[11/26 10:11:38      0s] 
[11/26 10:11:38      0s] Cadence Innovus(TM) Implementation System.
[11/26 10:11:38      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/26 10:11:38      0s] 
[11/26 10:11:38      0s] Version:	v23.12-s091_1, built Tue Jul 30 16:11:30 PDT 2024
[11/26 10:11:38      0s] Options:	
[11/26 10:11:38      0s] Date:		Tue Nov 26 10:11:38 2024
[11/26 10:11:38      0s] Host:		ecelinux-19.ece.cornell.edu (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 6252N CPU @ 2.30GHz 36608KB)
[11/26 10:11:38      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[11/26 10:11:38      0s] 
[11/26 10:11:38      0s] License:
[11/26 10:11:38      0s] 		[10:11:38.473969] Configured Lic search path (23.02-s005): 5280@flex.ece.cornell.edu

[11/26 10:11:38      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[11/26 10:11:38      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/26 10:11:38      0s] **WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
[11/26 10:11:50     11s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.12-s091_1 (64bit) 07/30/2024 16:11 (Linux 3.10.0-693.el7.x86_64)
[11/26 10:11:52     13s] @(#)CDS: NanoRoute 23.12-s091_1 NR240717-0458/23_12-UB (database version 18.20.633) {superthreading v2.20}
[11/26 10:11:52     13s] @(#)CDS: AAE 23.12-s024 (64bit) 07/30/2024 (Linux 3.10.0-693.el7.x86_64)
[11/26 10:11:52     13s] @(#)CDS: CTE 23.12-s018_1 () Jul 26 2024 06:03:48 ( )
[11/26 10:11:52     13s] @(#)CDS: SYNTECH 23.12-s010_1 () Jul 16 2024 00:01:03 ( )
[11/26 10:11:52     13s] @(#)CDS: CPE v23.12-s039
[11/26 10:11:52     13s] @(#)CDS: IQuantus/TQuantus 23.1.1-s122 (64bit) Tue May 28 20:12:45 PDT 2024 (Linux 3.10.0-693.el7.x86_64)
[11/26 10:11:52     13s] @(#)CDS: OA 22.61-p014 Tue Apr 16 14:38:48 2024
[11/26 10:11:52     13s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[11/26 10:11:52     13s] @(#)CDS: RCDB 11.15.0
[11/26 10:11:52     13s] @(#)CDS: STYLUS 23.10-a014_1 (03/28/2024 09:42 PDT)
[11/26 10:11:52     13s] @(#)CDS: IntegrityPlanner-23.12-15697 (23.12) (2024-06-27 11:26:54+0800)
[11/26 10:11:52     13s] @(#)CDS: SYNTHESIS_ENGINE 23.12-s086
[11/26 10:11:52     13s] Create and set the environment variable TMPDIR to /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe.

[11/26 10:11:52     13s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[11/26 10:11:53     14s] 
[11/26 10:11:53     14s] **INFO:  MMMC transition support version v31-84 
[11/26 10:11:53     14s] 
[11/26 10:11:53     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/26 10:11:53     14s] <CMD> suppressMessage ENCEXT-2799
[11/26 10:11:54     14s] <CMD> getVersion
[11/26 10:11:54     15s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[11/26 10:11:54     15s] [INFO] Loading Pegasus 23.23 fill procedures
[11/26 10:11:54     15s] **WARN: Tk package not loaded. The Pegasus fill DRC monitor is disabled.
[11/26 10:11:54     15s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/26 10:11:54     15s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/26 10:11:54     15s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/26 10:11:54     15s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/26 10:11:54     15s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[11/26 10:11:54     15s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[11/26 10:11:57     15s] <CMD> setMultiCpuUsage -acquireLicense 8
[11/26 10:12:02     15s] <CMD> setLibraryUnit -time 1ps
[11/26 10:12:02     15s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/26 10:12:02     15s] <CMD> set ::dft::debug_attribute 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_constraint_efficient_block_write_sdc 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_constraint_enable_improved_timing_update_flow 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_constraint_improve_collection_hash_function 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_constraint_performance_statistics_precision 2
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_efficient_set_timing_derate 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_backward_compatible_arrival_mode 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_dump_reset_clock 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_eco_group_based_worst_path 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_efficient_clocks_collection 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_efficient_get_lib_objects 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_efficient_hier_obj 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_efficient_save_mode 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_ignore_group_path_from_sdc 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_input_port_path_group_tag 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_input_port_path_group_tag 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_new_hierarchical_startpoints 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_enable_view_pruning_enhancements 4
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_is_imm_info_cached 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_latch_period_based_threshold 0.0001
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_report_disable_calculate_arrival_assert 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_report_enable_efficient_float_to_string_converter 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_report_enable_mtiohandler_efficient_register 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_report_enable_multithread_drv_reporting 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
[11/26 10:12:02     15s] <CMD> set dbgDualViewAwareXTree 1
[11/26 10:12:02     15s] <CMD> set defHierChar /
[11/26 10:12:02     15s] <CMD> set distributed_client_message_echo 1
[11/26 10:12:02     15s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/26 10:12:02     15s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/26 10:12:02     15s] <CMD> set enc_before_startup_file 0
[11/26 10:12:02     15s] <CMD> set enc_check_rename_command_name 1
[11/26 10:12:02     15s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/26 10:12:02     15s] <CMD> set init_gnd_net vss
[11/26 10:12:02     15s] <CMD> set init_lef_file {asap7_tech_4x_170803.lef asap7sc7p5t_24_R_4x_170912.lef}
[11/26 10:12:02     15s] <CMD> set init_mmmc_file Default.view
[11/26 10:12:02     15s] <CMD> set init_pwr_net vdd
[11/26 10:12:02     15s] <CMD> set init_verilog dist_sort.RVT.2300.syn.v
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set latch_time_borrow_mode max_borrow
[11/26 10:12:02     15s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
[11/26 10:12:02     15s] <CMD> set pegDefaultResScaleFactor 1
[11/26 10:12:02     15s] <CMD> set pegDetailResScaleFactor 1
[11/26 10:12:02     15s] <CMD> set pegEnableDualViewForTQuantus 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/26 10:12:02     15s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_aocv_efficient_accurate_mode 1
[11/26 10:12:02     15s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> unsuppressMessage -silent GLOBAL-100
[11/26 10:12:02     15s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> unsuppressMessage -silent GLOBAL-100
[11/26 10:12:02     15s] <CMD> set timing_aocv_enable_gba_combine_launch_capture 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_clock_root_frequency_compatibility 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_constraint_efficient_lib_pin 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_constraint_enable_add_brackets_name 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_constraint_enable_efficient_mode 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_constraint_enable_multi_thread_timing_update 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_context_enable_twcppr_interface_path_support 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_disable_backward_compatible_hierarchical_skip_pin_mode 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_disable_backward_compatible_save_restore_flow 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_disable_efficient_derate_mode 1
[11/26 10:12:02     15s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> unsuppressMessage -silent GLOBAL-100
[11/26 10:12:02     15s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> unsuppressMessage -silent GLOBAL-100
[11/26 10:12:02     15s] <CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[11/26 10:12:02     15s] <CMD> set timing_enable_backward_compatible_mmmc_mode 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_enable_efficient_unconstrained_report_timing 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_enable_new_power_view_mode 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_enable_view_based_tlatch_mode 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_enable_warning_on_partially_search_failure 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_extract_model_clock_style_backward_compatible 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_extract_model_disable_3d_arcs 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_extract_model_improved_waveform_cache 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_extract_model_internal_power_ground_rails 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_extract_model_invalidate_auto_validation 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_extract_model_validate_unconstrained_paths 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_extract_model_write_asymmetric_lvf 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
[11/26 10:12:02     15s] <CMD> set timing_library_ca_derate_data_consistency 0
[11/26 10:12:02     15s] <CMD> set timing_library_derate_thermal_upper_bound 3.40282e+38
[11/26 10:12:02     15s] <CMD> set timing_library_refactor_db_arc_processing 1
[11/26 10:12:02     15s] <CMD> set timing_library_refactor_db_arc_processing3 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_path_based_enable_high_slack_threshold 1e+30
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_path_based_override_distance 1e+30
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_pba_coverage_mode_depth_limit 10
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_report_backward_compatible_to_adjust 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_report_enable_eco_socv_derating_guardband 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_report_enable_efficient_collection_handling 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_report_enable_efficient_cone_marking 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_report_enable_improved_drv_reporting 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_report_enable_variable_verbose_fields 0
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_report_latch_analysis_compatibility 1
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 10:12:02     15s] <CMD> set timing_report_property_is_clock_new_flow_efficient 0
[11/26 10:12:02     15s] <CMD> set defStreamOutCheckUncolored false
[11/26 10:12:02     15s] <CMD> set init_lef_check_antenna 1
[11/26 10:12:02     15s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/26 10:12:02     15s] <CMD> set lefdefInputCheckColoredShape 0
[11/26 10:12:02     15s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/26 10:12:02     15s] <CMD> init_design
[11/26 10:12:03     15s] #% Begin Load MMMC data ... (date=11/26 10:12:03, mem=1785.5M)
[11/26 10:12:03     15s] #% End Load MMMC data ... (date=11/26 10:12:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1786.6M, current mem=1786.6M)
[11/26 10:12:03     15s] 
[11/26 10:12:03     15s] Loading LEF file asap7_tech_4x_170803.lef ...
[11/26 10:12:03     15s] 
[11/26 10:12:03     15s] Loading LEF file asap7sc7p5t_24_R_4x_170912.lef ...
[11/26 10:12:03     15s] Set DBUPerIGU to M1 pitch 576.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'A2O1A1Ixp33_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'A2O1A1O1Ixp25_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AND2x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AND2x4_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AND2x6_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AND3x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AND3x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AND3x4_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AND4x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AND4x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AND5x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AND5x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AO211x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AO21x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AO21x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AO221x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AO221x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AO222x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AO22x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (IMPLF-45):	Macro 'AO22x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 10:12:03     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 10:12:03     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 10:12:03     15s] SIZE height.
[11/26 10:12:03     15s] **WARN: (EMS-27):	Message (IMPLF-45) has exceeded the current message display limit of 20.
[11/26 10:12:03     15s] To increase the message display limit, refer to the product command reference manual.
[11/26 10:12:03     15s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/26 10:12:03     15s] Loading view definition file from Default.view
[11/26 10:12:03     15s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_INVBUF_RVT_TT.lib' ...
[11/26 10:12:03     15s] Read 27 cells in library 'asap7sc7p5t_22b_INVBUF_RVT_TT_170906' 
[11/26 10:12:03     15s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_AO_RVT_TT.lib' ...
[11/26 10:12:04     16s] Read 42 cells in library 'asap7sc7p5t_22b_AO_RVT_TT_170906' 
[11/26 10:12:04     16s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_OA_RVT_TT.lib' ...
[11/26 10:12:05     17s] Read 34 cells in library 'asap7sc7p5t_22b_OA_RVT_TT_170906' 
[11/26 10:12:05     17s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SEQ_RVT_TT.lib' ...
[11/26 10:12:05     17s] Read 26 cells in library 'asap7sc7p5t_22b_SEQ_RVT_TT_170906' 
[11/26 10:12:05     17s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib' ...
[11/26 10:12:05     17s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 11230)
[11/26 10:12:05     17s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 14483)
[11/26 10:12:05     17s] Read 56 cells in library 'asap7sc7p5t_22b_SIMPLE_RVT_TT_170906' 
[11/26 10:12:05     17s] Ending "PreSetAnalysisView" (total cpu=0:00:02.2, real=0:00:02.0, peak res=1942.2M, current mem=1808.4M)
[11/26 10:12:05     17s] *** End library_loading (cpu=0.04min, real=0.03min, mem=64.0M, fe_cpu=0.30min, fe_real=0.45min, fe_mem=1754.5M) ***
[11/26 10:12:05     17s] #% Begin Load netlist data ... (date=11/26 10:12:05, mem=1808.4M)
[11/26 10:12:05     17s] *** Begin netlist parsing (mem=1754.5M) ***
[11/26 10:12:05     17s] Created 185 new cells from 5 timing libraries.
[11/26 10:12:05     17s] Reading netlist ...
[11/26 10:12:05     17s] Backslashed names will retain backslash and a trailing blank character.
[11/26 10:12:05     17s] Reading verilog netlist 'dist_sort.RVT.2300.syn.v'
[11/26 10:12:05     17s] 
[11/26 10:12:05     17s] *** Memory Usage v#1 (Current mem = 1754.516M, initial mem = 844.516M) ***
[11/26 10:12:05     17s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1754.5M) ***
[11/26 10:12:05     17s] #% End Load netlist data ... (date=11/26 10:12:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1828.3M, current mem=1828.3M)
[11/26 10:12:05     17s] Top level cell is dist_sort.
[11/26 10:12:05     17s] Hooked 185 DB cells to tlib cells.
[11/26 10:12:05     17s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1852.2M, current mem=1852.2M)
[11/26 10:12:05     17s] Starting recursive module instantiation check.
[11/26 10:12:05     17s] No recursion found.
[11/26 10:12:05     17s] Building hierarchical netlist for Cell dist_sort ...
[11/26 10:12:05     17s] ***** UseNewTieNetMode *****.
[11/26 10:12:05     17s] *** Netlist is unique.
[11/26 10:12:05     17s] Set DBUPerIGU to techSite coreSite width 864.
[11/26 10:12:05     17s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[11/26 10:12:05     17s] ** info: there are 197 modules.
[11/26 10:12:05     17s] ** info: there are 7466 stdCell insts.
[11/26 10:12:05     17s] ** info: there are 7466 stdCell insts with at least one signal pin.
[11/26 10:12:05     17s] 
[11/26 10:12:05     17s] *** Memory Usage v#1 (Current mem = 1813.430M, initial mem = 844.516M) ***
[11/26 10:12:05     17s] Start create_tracks
[11/26 10:12:05     18s] Extraction setup Started for TopCell dist_sort 
[11/26 10:12:05     18s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/26 10:12:05     18s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/26 10:12:05     18s] eee: __QRC_SADV_USE_LE__ is set 0
[11/26 10:12:06     18s] Generating auto layer map file.
[11/26 10:12:06     18s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[11/26 10:12:06     18s] eee:        1	      M1	        2	       lisd	Metal          
[11/26 10:12:06     18s] eee:       34	      V1	        3	         v0	Via            
[11/26 10:12:06     18s] eee:        2	      M2	        4	         m1	Metal          
[11/26 10:12:06     18s] eee:       35	      V2	        5	         v1	Via            
[11/26 10:12:06     18s] eee:        3	      M3	        6	         m2	Metal          
[11/26 10:12:06     18s] eee:       36	      V3	        7	         v2	Via            
[11/26 10:12:06     18s] eee:        4	      M4	        8	         m3	Metal          
[11/26 10:12:06     18s] eee:       37	      V4	        9	         v3	Via            
[11/26 10:12:06     18s] eee:        5	      M5	       10	         m4	Metal          
[11/26 10:12:06     18s] eee:       38	      V5	       11	         v4	Via            
[11/26 10:12:06     18s] eee:        6	      M6	       12	         m5	Metal          
[11/26 10:12:06     18s] eee:       39	      V6	       13	         v5	Via            
[11/26 10:12:06     18s] eee:        7	      M7	       14	         m6	Metal          
[11/26 10:12:06     18s] eee:       40	      V7	       15	         v6	Via            
[11/26 10:12:06     18s] eee:        8	      M8	       16	         m7	Metal          
[11/26 10:12:06     18s] eee:       41	      V8	       17	         v7	Via            
[11/26 10:12:06     18s] eee:        9	      M9	       18	         m8	Metal          
[11/26 10:12:06     18s] eee:       42	      V9	       19	         v8	Via            
[11/26 10:12:06     18s] eee:       10	     Pad	       20	         m9	Metal          
[11/26 10:12:06     18s] eee: TechFile: /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/26 10:12:06     18s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 
[11/26 10:12:06     18s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 
[11/26 10:12:06     18s] eee: nrColor: 0 0 0 0 0 0 0 0 0 0 
[11/26 10:12:06     18s] eee: Save / Restore of RC patterns enabled 
[11/26 10:12:06     18s] eee: Pattern meta data file doesn't exist
[11/26 10:12:06     18s] eee: Pattern data restore failed for 1 tech files
[11/26 10:12:06     18s] eee: Pattern extraction started for 1 tech files
[11/26 10:12:06     18s] Importing multi-corner technology file(s) for preRoute extraction...
[11/26 10:12:06      0s] /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/26 10:12:06      0s] Generating auto layer map file.
[11/26 10:12:06      0s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[11/26 10:12:06      0s] eee:        1	      M1	        2	       lisd	Metal          
[11/26 10:12:06      0s] eee:       34	      V1	        3	         v0	Via            
[11/26 10:12:06      0s] eee:        2	      M2	        4	         m1	Metal          
[11/26 10:12:06      0s] eee:       35	      V2	        5	         v1	Via            
[11/26 10:12:06      0s] eee:        3	      M3	        6	         m2	Metal          
[11/26 10:12:06      0s] eee:       36	      V3	        7	         v2	Via            
[11/26 10:12:06      0s] eee:        4	      M4	        8	         m3	Metal          
[11/26 10:12:06      0s] eee:       37	      V4	        9	         v3	Via            
[11/26 10:12:06      0s] eee:        5	      M5	       10	         m4	Metal          
[11/26 10:12:06      0s] eee:       38	      V5	       11	         v4	Via            
[11/26 10:12:06      0s] eee:        6	      M6	       12	         m5	Metal          
[11/26 10:12:06      0s] eee:       39	      V6	       13	         v5	Via            
[11/26 10:12:06      0s] eee:        7	      M7	       14	         m6	Metal          
[11/26 10:12:06      0s] eee:       40	      V7	       15	         v6	Via            
[11/26 10:12:06      0s] eee:        8	      M8	       16	         m7	Metal          
[11/26 10:12:06      0s] eee:       41	      V8	       17	         v7	Via            
[11/26 10:12:06      0s] eee:        9	      M9	       18	         m8	Metal          
[11/26 10:12:06      0s] eee:       42	      V9	       19	         v8	Via            
[11/26 10:12:06      0s] eee:       10	     Pad	       20	         m9	Metal          

[11/26 10:12:09     19s] eee: Pattern extraction completed
[11/26 10:12:09     19s] Completed (cpu: 0:00:01.5 real: 0:00:04.0)
[11/26 10:12:09     19s] Set Shrink Factor to 1.00000
[11/26 10:12:09     19s] Summary of Active RC-Corners : 
[11/26 10:12:09     19s]  
[11/26 10:12:09     19s]  Analysis View: default_setup_view
[11/26 10:12:09     19s]     RC-Corner Name        : RC_corner_25
[11/26 10:12:09     19s]     RC-Corner Index       : 0
[11/26 10:12:09     19s]     RC-Corner Temperature : 25 Celsius
[11/26 10:12:09     19s]     RC-Corner Cap Table   : ''
[11/26 10:12:09     19s]     RC-Corner PreRoute Res Factor         : 1
[11/26 10:12:09     19s]     RC-Corner PreRoute Cap Factor         : 1
[11/26 10:12:09     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/26 10:12:09     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/26 10:12:09     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/26 10:12:09     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/26 10:12:09     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/26 10:12:09     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/26 10:12:09     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/26 10:12:09     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/26 10:12:09     19s]     RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
[11/26 10:12:09     19s]  
[11/26 10:12:09     19s]  Analysis View: default_hold_view
[11/26 10:12:09     19s]     RC-Corner Name        : RC_corner_25
[11/26 10:12:09     19s]     RC-Corner Index       : 0
[11/26 10:12:09     19s]     RC-Corner Temperature : 25 Celsius
[11/26 10:12:09     19s]     RC-Corner Cap Table   : ''
[11/26 10:12:09     19s]     RC-Corner PreRoute Res Factor         : 1
[11/26 10:12:09     19s]     RC-Corner PreRoute Cap Factor         : 1
[11/26 10:12:09     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/26 10:12:09     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/26 10:12:09     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/26 10:12:09     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/26 10:12:09     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/26 10:12:09     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/26 10:12:09     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/26 10:12:09     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/26 10:12:09     19s]     RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
[11/26 10:12:09     19s] eee: RC Grid memory allocated = 23520 (14 X 14 X 10 X 12b)
[11/26 10:12:09     19s] Updating RC Grid density data for preRoute extraction ...
[11/26 10:12:09     19s] eee: pegSigSF=1.070000
[11/26 10:12:09     19s] Initializing multi-corner resistance tables ...
[11/26 10:12:09     19s] eee: Grid unit RC data computation started
[11/26 10:12:09     19s] eee: Grid unit RC data computation completed
[11/26 10:12:09     19s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:12:09     19s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:12:09     19s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:12:09     19s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:12:09     19s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:12:09     19s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:12:09     19s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:12:09     19s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:12:09     19s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:12:09     19s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:12:09     19s] {RT RC_corner_25 0 2 10  {4 1} {6 0} {8 0} {9 0} 4}
[11/26 10:12:09     19s] eee: LAM-FP: thresh=1 ; dimX=920.611111 ; dimY=907.500000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:12:09     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.640700 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.601800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:12:09     19s] eee: NetCapCache creation started. (Current Mem: 1976.500M) 
[11/26 10:12:09     19s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 1976.500M) 
[11/26 10:12:09     19s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(132.568000, 130.680000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (13 X 13)
[11/26 10:12:09     19s] eee: Metal Layers Info:
[11/26 10:12:09     19s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:12:09     19s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:12:09     19s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:12:09     19s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:12:09     19s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:12:09     19s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:12:09     19s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:12:09     19s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.044 |  10.27 | V | 0 |  1 |
[11/26 10:12:09     19s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.288 |  0.038 |   7.26 | H | 0 |  1 |
[11/26 10:12:09     19s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.288 |  0.045 |   6.77 | V | 0 |  1 |
[11/26 10:12:09     19s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.384 |  0.039 |   5.20 | H | 0 |  1 |
[11/26 10:12:09     19s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.360 |  0.044 |   4.83 | V | 0 |  1 |
[11/26 10:12:09     19s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.384 |  0.042 |   4.83 | H | 0 |  1 |
[11/26 10:12:09     19s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:12:09     19s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:12:09     19s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/26 10:12:09     19s] *Info: initialize multi-corner CTS.
[11/26 10:12:09     19s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2178.1M, current mem=1913.3M)
[11/26 10:12:10     20s] Reading timing constraints file './dist_sort.RVT.2300.syn.sdc' ...
[11/26 10:12:10     20s] Current (total cpu=0:00:20.1, real=0:00:32.0, peak res=2278.7M, current mem=2278.7M)
[11/26 10:12:10     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./dist_sort.RVT.2300.syn.sdc, Line 8).
[11/26 10:12:10     20s] 
[11/26 10:12:10     20s] INFO (CTE): Reading of timing constraints file ./dist_sort.RVT.2300.syn.sdc completed, with 1 WARNING
[11/26 10:12:10     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2294.1M, current mem=2294.1M)
[11/26 10:12:10     20s] Current (total cpu=0:00:20.2, real=0:00:32.0, peak res=2294.1M, current mem=2294.1M)
[11/26 10:12:10     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:12:10     20s] 
[11/26 10:12:10     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/26 10:12:10     20s] Summary for sequential cells identification: 
[11/26 10:12:10     20s]   Identified SBFF number: 17
[11/26 10:12:10     20s]   Identified MBFF number: 0
[11/26 10:12:10     20s]   Identified SB Latch number: 6
[11/26 10:12:10     20s]   Identified MB Latch number: 0
[11/26 10:12:10     20s]   Not identified SBFF number: 0
[11/26 10:12:10     20s]   Not identified MBFF number: 0
[11/26 10:12:10     20s]   Not identified SB Latch number: 0
[11/26 10:12:10     20s]   Not identified MB Latch number: 0
[11/26 10:12:10     20s]   Number of sequential cells which are not FFs: 3
[11/26 10:12:10     20s] Total number of combinational cells: 159
[11/26 10:12:10     20s] Total number of sequential cells: 26
[11/26 10:12:10     20s] Total number of tristate cells: 0
[11/26 10:12:10     20s] Total number of level shifter cells: 0
[11/26 10:12:10     20s] Total number of power gating cells: 0
[11/26 10:12:10     20s] Total number of isolation cells: 0
[11/26 10:12:10     20s] Total number of power switch cells: 0
[11/26 10:12:10     20s] Total number of pulse generator cells: 0
[11/26 10:12:10     20s] Total number of always on buffers: 0
[11/26 10:12:10     20s] Total number of retention cells: 0
[11/26 10:12:10     20s] Total number of physical cells: 0
[11/26 10:12:10     20s] List of usable buffers: BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[11/26 10:12:10     20s] Total number of usable buffers: 14
[11/26 10:12:10     20s] List of unusable buffers:
[11/26 10:12:10     20s] Total number of unusable buffers: 0
[11/26 10:12:10     20s] List of usable inverters: INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[11/26 10:12:10     20s] Total number of usable inverters: 11
[11/26 10:12:10     20s] List of unusable inverters:
[11/26 10:12:10     20s] Total number of unusable inverters: 0
[11/26 10:12:10     20s] List of identified usable delay cells: HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[11/26 10:12:10     20s] Total number of identified usable delay cells: 2
[11/26 10:12:10     20s] List of identified unusable delay cells:
[11/26 10:12:10     20s] Total number of identified unusable delay cells: 0
[11/26 10:12:10     20s] 
[11/26 10:12:10     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/26 10:12:10     20s] 
[11/26 10:12:10     20s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:12:10     20s] 
[11/26 10:12:10     20s] TimeStamp Deleting Cell Server End ...
[11/26 10:12:10     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2313.9M, current mem=2313.9M)
[11/26 10:12:10     20s] 
[11/26 10:12:10     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:12:10     20s] Summary for sequential cells identification: 
[11/26 10:12:10     20s]   Identified SBFF number: 17
[11/26 10:12:10     20s]   Identified MBFF number: 0
[11/26 10:12:10     20s]   Identified SB Latch number: 6
[11/26 10:12:10     20s]   Identified MB Latch number: 0
[11/26 10:12:10     20s]   Not identified SBFF number: 0
[11/26 10:12:10     20s]   Not identified MBFF number: 0
[11/26 10:12:10     20s]   Not identified SB Latch number: 0
[11/26 10:12:10     20s]   Not identified MB Latch number: 0
[11/26 10:12:10     20s]   Number of sequential cells which are not FFs: 3
[11/26 10:12:10     20s]  Visiting view : default_setup_view
[11/26 10:12:10     20s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:12:10     20s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:12:10     20s]  Visiting view : default_hold_view
[11/26 10:12:10     20s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:12:10     20s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:12:10     20s] TLC MultiMap info (StdDelay):
[11/26 10:12:10     20s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:12:10     20s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:12:10     20s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:12:10     20s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:12:10     20s]  Setting StdDelay to: 4.2ps
[11/26 10:12:10     20s] 
[11/26 10:12:10     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:12:10     20s] 
[11/26 10:12:10     20s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:12:10     20s] 
[11/26 10:12:10     20s] TimeStamp Deleting Cell Server End ...
[11/26 10:12:10     20s] 
[11/26 10:12:10     20s] *** Summary of all messages that are not suppressed in this session:
[11/26 10:12:10     20s] Severity  ID               Count  Summary                                  
[11/26 10:12:10     20s] WARNING   IMPLF-45           196  Macro '%s' has no SITE statement and it ...
[11/26 10:12:10     20s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[11/26 10:12:10     20s] WARNING   TECHLIB-1277         2  The %s '%s' has been defined for %s %s '...
[11/26 10:12:10     20s] *** Message Summary: 199 warning(s), 0 error(s)
[11/26 10:12:10     20s] 
[11/26 10:12:10     20s] <CMD> floorPlan -site coreSite -d 200 200 5 5 5 5
[11/26 10:12:10     20s] The die width changes from 200.000000 to 200.016000 when snapping to grid "PlacementGrid".
[11/26 10:12:10     20s] The die height changes from 200.000000 to 200.016000 when snapping to grid "PlacementGrid".
[11/26 10:12:10     20s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/26 10:12:10     20s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/26 10:12:10     20s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/26 10:12:10     20s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/26 10:12:10     20s] Start create_tracks
[11/26 10:12:10     20s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/26 10:12:10     20s] <CMD> setDontUse asap7sc7p5t_22b_SEQ_RVT_TT_170906/*x2_ASAP7_75t_R true
[11/26 10:12:10     20s] <CMD> setDontUse asap7sc7p5t_22b_INVBUF_RVT_TT_170906/BUFx16f_ASAP7_75t_R true
[11/26 10:12:10     20s] <CMD> add_tracks -honor_pitch
[11/26 10:12:10     20s] Start create_tracks
[11/26 10:12:10     20s] <CMD> clearGlobalNets
[11/26 10:12:10     20s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -module {}
[11/26 10:12:10     20s] <CMD> globalNetConnect vss -type pgpin -pin VSS -inst * -module {}
[11/26 10:12:10     20s] <CMD> addWellTap -cell TAPCELL_ASAP7_75t_R -cellInterval 50 -inRowOffset 10.564 -prefix WELLTAP
[11/26 10:12:10     20s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:2272.7M, EPOCH TIME: 1732633930.410539
[11/26 10:12:10     20s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2272.7M, EPOCH TIME: 1732633930.410883
[11/26 10:12:10     20s] Processing tracks to init pin-track alignment.
[11/26 10:12:10     20s] z: 1, totalTracks: 1
[11/26 10:12:10     20s] z: 3, totalTracks: 1
[11/26 10:12:10     20s] z: 5, totalTracks: 1
[11/26 10:12:10     20s] z: 7, totalTracks: 1
[11/26 10:12:10     20s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:12:10     20s] Cell dist_sort LLGs are deleted
[11/26 10:12:10     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:10     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:10     20s] # Building dist_sort llgBox search-tree.
[11/26 10:12:10     20s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2272.7M, EPOCH TIME: 1732633930.419039
[11/26 10:12:10     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:10     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:10     20s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2272.7M, EPOCH TIME: 1732633930.419346
[11/26 10:12:10     20s] Max number of tech site patterns supported in site array is 256.
[11/26 10:12:10     20s] **WARN: (IMPSP-362):	Site 'coreSite' has one std.Cell height, so ignoring its X-symmetry.
[11/26 10:12:10     20s] Type 'man IMPSP-362' for more detail.
[11/26 10:12:10     20s] Core basic site is coreSite
[11/26 10:12:10     20s] DP-Init: Signature of floorplan is 42a58473dba8b000. Signature of routing blockage is 0.
[11/26 10:12:10     20s] After signature check, allow fast init is false, keep pre-filter is false.
[11/26 10:12:10     20s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 10:12:10     20s] Use non-trimmed site array because memory saving is not enough.
[11/26 10:12:10     20s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:12:10     20s] SiteArray: use 897,024 bytes
[11/26 10:12:10     20s] SiteArray: current memory after site array memory allocation 2273.6M
[11/26 10:12:10     20s] SiteArray: FP blocked sites are writable
[11/26 10:12:10     20s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x48f931e0): Create thread pool 0x7fed939d9dc0.
[11/26 10:12:10     20s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x48f931e0): 0 out of 1 thread pools are available.
[11/26 10:12:10     20s] Keep-away cache is enable on metals: 1-10
[11/26 10:12:10     20s] Estimated cell power/ground rail width = 0.135 um
[11/26 10:12:10     20s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:12:10     20s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:2401.6M, EPOCH TIME: 1732633930.428094
[11/26 10:12:10     20s] Process 0 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:12:10     20s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.000, REAL:0.000, MEM:2401.6M, EPOCH TIME: 1732633930.428170
[11/26 10:12:10     20s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:12:10     20s] Atter site array init, number of instance map data is 0.
[11/26 10:12:10     20s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.009, REAL:0.009, MEM:2401.6M, EPOCH TIME: 1732633930.428818
[11/26 10:12:10     20s] 
[11/26 10:12:10     20s] Scanning PG Shapes for Pre-Colorizing...Done.
[11/26 10:12:10     20s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:12:10     20s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:12:10     20s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.010, REAL:0.011, MEM:2401.6M, EPOCH TIME: 1732633930.430312
[11/26 10:12:10     20s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2401.6M, EPOCH TIME: 1732633930.430373
[11/26 10:12:10     20s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2401.6M, EPOCH TIME: 1732633930.430450
[11/26 10:12:10     20s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2401.6MB).
[11/26 10:12:10     20s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.018, REAL:0.020, MEM:2401.6M, EPOCH TIME: 1732633930.431098
[11/26 10:12:10     20s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.019, REAL:0.021, MEM:2401.6M, EPOCH TIME: 1732633930.431123
[11/26 10:12:10     20s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
[11/26 10:12:10     20s] Type 'man IMPSP-5134' for more detail.
[11/26 10:12:10     20s] **WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
[11/26 10:12:10     20s] Type 'man IMPSP-5134' for more detail.
[11/26 10:12:10     20s] For 875 new insts, OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2401.9M, EPOCH TIME: 1732633930.438273
[11/26 10:12:10     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:12:10     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:10     20s] Cell dist_sort LLGs are deleted
[11/26 10:12:10     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:10     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:10     20s] # Resetting pin-track-align track data.
[11/26 10:12:10     20s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.003, MEM:2401.0M, EPOCH TIME: 1732633930.441355
[11/26 10:12:10     20s] Inserted 875 well-taps <TAPCELL_ASAP7_75t_R> cells (prefix WELLTAP).
[11/26 10:12:10     20s] <CMD> saveDesign dist_sort.pre_power.enc
[11/26 10:12:10     20s] #% Begin save design ... (date=11/26 10:12:10, mem=2353.6M)
[11/26 10:12:10     20s] INFO: Current data have to be saved into a temporary db: 'dist_sort.pre_power.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.pre_power.enc.dat' after the old db was deleted.
[11/26 10:12:10     20s] % Begin Save ccopt configuration ... (date=11/26 10:12:10, mem=2353.6M)
[11/26 10:12:10     20s] % End Save ccopt configuration ... (date=11/26 10:12:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2355.3M, current mem=2355.3M)
[11/26 10:12:10     20s] % Begin Save netlist data ... (date=11/26 10:12:10, mem=2355.3M)
[11/26 10:12:10     20s] Writing Binary DB to dist_sort.pre_power.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/26 10:12:10     20s] % End Save netlist data ... (date=11/26 10:12:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.6M, current mem=2355.6M)
[11/26 10:12:10     20s] Saving symbol-table file ...
[11/26 10:12:10     20s] Saving congestion map file dist_sort.pre_power.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/26 10:12:10     20s] % Begin Save AAE data ... (date=11/26 10:12:10, mem=2356.1M)
[11/26 10:12:10     20s] Saving AAE Data ...
[11/26 10:12:10     20s] % End Save AAE data ... (date=11/26 10:12:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2362.5M, current mem=2355.7M)
[11/26 10:12:10     20s] Saving mode setting ...
[11/26 10:12:10     20s] Saving global file ...
[11/26 10:12:11     20s] % Begin Save floorplan data ... (date=11/26 10:12:10, mem=2361.3M)
[11/26 10:12:11     20s] Saving floorplan file ...
[11/26 10:12:11     20s] % End Save floorplan data ... (date=11/26 10:12:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2361.3M, current mem=2361.3M)
[11/26 10:12:11     20s] Saving PG file dist_sort.pre_power.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:12:11 2024)
[11/26 10:12:11     20s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2381.2M) ***
[11/26 10:12:11     20s] *info - save blackBox cells to lef file dist_sort.pre_power.enc.dat.tmp/dist_sort.bbox.lef
[11/26 10:12:11     20s] Saving Drc markers ...
[11/26 10:12:11     20s] ... No Drc file written since there is no markers found.
[11/26 10:12:11     20s] % Begin Save placement data ... (date=11/26 10:12:11, mem=2361.3M)
[11/26 10:12:11     20s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 10:12:11     20s] Save Adaptive View Pruning View Names to Binary file
[11/26 10:12:11     20s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2384.2M) ***
[11/26 10:12:11     20s] % End Save placement data ... (date=11/26 10:12:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2362.1M, current mem=2362.1M)
[11/26 10:12:11     20s] % Begin Save routing data ... (date=11/26 10:12:11, mem=2362.1M)
[11/26 10:12:11     20s] Saving route file ...
[11/26 10:12:11     20s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2381.2M) ***
[11/26 10:12:11     20s] % End Save routing data ... (date=11/26 10:12:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2362.4M, current mem=2362.4M)
[11/26 10:12:11     20s] Saving property file dist_sort.pre_power.enc.dat.tmp/dist_sort.prop
[11/26 10:12:11     20s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2384.2M) ***
[11/26 10:12:11     20s] Saving preRoute extracted patterns in file 'dist_sort.pre_power.enc.dat.tmp/dist_sort.techData.gz' ...
[11/26 10:12:11     20s] Saving preRoute extraction data in directory 'dist_sort.pre_power.enc.dat.tmp/extraction/' ...
[11/26 10:12:11     20s] eee: Checksum of RC Grid density data=120
[11/26 10:12:11     20s] % Begin Save power constraints data ... (date=11/26 10:12:11, mem=2366.6M)
[11/26 10:12:11     20s] % End Save power constraints data ... (date=11/26 10:12:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2366.6M, current mem=2366.6M)
[11/26 10:12:11     21s] Generated self-contained design dist_sort.pre_power.enc.dat.tmp
[11/26 10:12:11     21s] #% End save design ... (date=11/26 10:12:11, total cpu=0:00:00.8, real=0:00:01.0, peak res=2393.6M, current mem=2367.1M)
[11/26 10:12:11     21s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 10:12:11     21s] 
[11/26 10:12:11     21s] <CMD> addRing -nets {vdd vss } -around default_power_domain -center 1 -width 1.224 -spacing 0.5 -layer {left M1 right M1 bottom M2 top M2} -extend_corner {lb lt rb rt bl tl br tr} -snap_wire_center_to_grid grid
[11/26 10:12:11     21s] #% Begin addRing (date=11/26 10:12:11, mem=2367.1M)
[11/26 10:12:11     21s] 
[11/26 10:12:11     21s] 
[11/26 10:12:11     21s] viaInitial starts at Tue Nov 26 10:12:11 2024
viaInitial ends at Tue Nov 26 10:12:11 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2435.6M)
[11/26 10:12:11     21s] Ring generation is complete.
[11/26 10:12:11     21s] vias are now being generated.
[11/26 10:12:11     21s] addRing created 8 wires.
[11/26 10:12:11     21s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/26 10:12:11     21s] +--------+----------------+----------------+
[11/26 10:12:11     21s] |  Layer |     Created    |     Deleted    |
[11/26 10:12:11     21s] +--------+----------------+----------------+
[11/26 10:12:11     21s] |   M1   |        4       |       NA       |
[11/26 10:12:11     21s] |   V1   |        8       |        0       |
[11/26 10:12:11     21s] |   M2   |        4       |       NA       |
[11/26 10:12:11     21s] +--------+----------------+----------------+
[11/26 10:12:11     21s] #% End addRing (date=11/26 10:12:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2370.4M, current mem=2370.4M)
[11/26 10:12:11     21s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -nets {vdd vss } -layerChangeRange { M1 M3 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 Pad } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 Pad }
[11/26 10:12:11     21s] #% Begin sroute (date=11/26 10:12:11, mem=2370.4M)
[11/26 10:12:11     21s] *** Begin SPECIAL ROUTE on Tue Nov 26 10:12:11 2024 ***
[11/26 10:12:11     21s] SPECIAL ROUTE ran on directory: /home/sh2663/asap7_rundir/asic-final/apr
[11/26 10:12:11     21s] SPECIAL ROUTE ran on machine: ecelinux-19.ece.cornell.edu (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 2.29Ghz)
[11/26 10:12:11     21s] 
[11/26 10:12:11     21s] Begin option processing ...
[11/26 10:12:11     21s] srouteConnectPowerBump set to false
[11/26 10:12:11     21s] routeSelectNet set to "vdd vss"
[11/26 10:12:11     21s] routeSpecial set to true
[11/26 10:12:11     21s] srouteBlockPin set to "useLef"
[11/26 10:12:11     21s] srouteBottomLayerLimit set to 1
[11/26 10:12:11     21s] srouteBottomTargetLayerLimit set to 1
[11/26 10:12:11     21s] srouteConnectConverterPin set to false
[11/26 10:12:11     21s] srouteCrossoverViaBottomLayer set to 1
[11/26 10:12:11     21s] srouteCrossoverViaTopLayer set to 10
[11/26 10:12:11     21s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/26 10:12:11     21s] srouteFollowCorePinEnd set to 3
[11/26 10:12:11     21s] srouteJogControl set to "preferWithChanges differentLayer"
[11/26 10:12:11     21s] sroutePadPinAllPorts set to true
[11/26 10:12:11     21s] sroutePreserveExistingRoutes set to true
[11/26 10:12:11     21s] srouteRoutePowerBarPortOnBothDir set to true
[11/26 10:12:11     21s] srouteStopBlockPin set to "nearestTarget"
[11/26 10:12:11     21s] srouteTopLayerLimit set to 3
[11/26 10:12:11     21s] srouteTopTargetLayerLimit set to 10
[11/26 10:12:11     21s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 4081.00 megs.
[11/26 10:12:11     21s] 
[11/26 10:12:11     21s] Reading DB technology information...
[11/26 10:12:11     21s] Finished reading DB technology information.
[11/26 10:12:11     21s] Reading floorplan and netlist information...
[11/26 10:12:11     21s] Finished reading floorplan and netlist information.
[11/26 10:12:11     21s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/26 10:12:11     21s] Read in 21 layers, 10 routing layers, 1 overlap layer
[11/26 10:12:11     21s] Read in 1 nondefault rule, 0 used
[11/26 10:12:11     21s] Read in 196 macros, 50 used
[11/26 10:12:11     21s] Read in 924 components
[11/26 10:12:11     21s]   924 core components: 49 unplaced, 0 placed, 875 fixed
[11/26 10:12:11     21s] Read in 16 physical pins
[11/26 10:12:11     21s]   16 physical pins: 0 unplaced, 0 placed, 16 fixed
[11/26 10:12:11     21s] Read in 586 logical pins
[11/26 10:12:11     21s] Read in 586 nets
[11/26 10:12:11     21s] Read in 2 special nets, 2 routed
[11/26 10:12:11     21s] Read in 1864 terminals
[11/26 10:12:11     21s] 2 nets selected.
[11/26 10:12:11     21s] 
[11/26 10:12:11     21s] Begin power routing ...
[11/26 10:12:12     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 10:12:12     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 10:12:12     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 10:12:12     21s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[11/26 10:12:12     21s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/26 10:12:12     21s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[11/26 10:12:12     21s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[11/26 10:12:12     21s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 3.
[11/26 10:12:12     21s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/26 10:12:12     21s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/26 10:12:12     21s] Type 'man IMPSR-1256' for more detail.
[11/26 10:12:12     21s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/26 10:12:12     21s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/26 10:12:12     21s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/26 10:12:12     21s] Type 'man IMPSR-1256' for more detail.
[11/26 10:12:12     21s] Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/26 10:12:12     21s] ### info: trigger incremental cell import ( 196 new cells ).
[11/26 10:12:12     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 10:12:12     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 10:12:12     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 10:12:12     21s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[11/26 10:12:12     21s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_R does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/26 10:12:12     21s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/26 10:12:12     21s] CPU time for vdd FollowPin 0 seconds
[11/26 10:12:12     21s] CPU time for vss FollowPin 0 seconds
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 10:12:12     21s] Type 'man IMPPP-610' for more detail.
[11/26 10:12:12     21s] **WARN: (EMS-27):	Message (IMPPP-610) has exceeded the current message display limit of 20.
[11/26 10:12:12     21s] To increase the message display limit, refer to the product command reference manual.
[11/26 10:12:12     21s]   Number of IO ports routed: 0
[11/26 10:12:12     21s]   Number of Block ports routed: 0
[11/26 10:12:12     21s]   Number of Stripe ports routed: 0
[11/26 10:12:12     21s]   Number of Core ports routed: 352
[11/26 10:12:12     21s]   Number of Pad ports routed: 0
[11/26 10:12:12     21s]   Number of Power Bump ports routed: 0
[11/26 10:12:12     21s]   Number of Followpin connections: 176
[11/26 10:12:12     21s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 4081.00 megs.
[11/26 10:12:12     21s] 
[11/26 10:12:12     21s] 
[11/26 10:12:12     21s] 
[11/26 10:12:12     21s]  Begin updating DB with routing results ...
[11/26 10:12:12     21s]  Updating DB with 16 io pins ...
[11/26 10:12:12     21s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/26 10:12:12     21s] **WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
[11/26 10:12:12     21s] Temporarily expand pitch on layer M10 from 1280 to 11520 (9x).
[11/26 10:12:12     21s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 623 out of 623 tracks are narrower than 8.160um (space 8.000 + width 0.160).
[11/26 10:12:12     21s] Type 'man IMPTR-2108' for more detail.
[11/26 10:12:12     21s]  As a result, your trialRoute congestion could be incorrect.
[11/26 10:12:12     21s] Pin and blockage extraction finished
[11/26 10:12:12     21s] 
[11/26 10:12:12     21s] sroute created 704 wires.
[11/26 10:12:12     21s] ViaGen created 352 vias, deleted 0 via to avoid violation.
[11/26 10:12:12     21s] +--------+----------------+----------------+
[11/26 10:12:12     21s] |  Layer |     Created    |     Deleted    |
[11/26 10:12:12     21s] +--------+----------------+----------------+
[11/26 10:12:12     21s] |   M1   |       528      |       NA       |
[11/26 10:12:12     21s] |   V1   |       352      |        0       |
[11/26 10:12:12     21s] |   M2   |       176      |       NA       |
[11/26 10:12:12     21s] +--------+----------------+----------------+
[11/26 10:12:12     21s] #% End sroute (date=11/26 10:12:12, total cpu=0:00:00.4, real=0:00:01.0, peak res=2400.1M, current mem=2391.0M)
[11/26 10:12:12     21s] <CMD> saveDesign dist_sort.specialRoute.enc
[11/26 10:12:12     21s] #% Begin save design ... (date=11/26 10:12:12, mem=2391.0M)
[11/26 10:12:12     21s] INFO: Current data have to be saved into a temporary db: 'dist_sort.specialRoute.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.specialRoute.enc.dat' after the old db was deleted.
[11/26 10:12:12     21s] % Begin Save ccopt configuration ... (date=11/26 10:12:12, mem=2391.0M)
[11/26 10:12:12     21s] % End Save ccopt configuration ... (date=11/26 10:12:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2391.8M, current mem=2391.8M)
[11/26 10:12:12     21s] % Begin Save netlist data ... (date=11/26 10:12:12, mem=2391.8M)
[11/26 10:12:12     21s] Writing Binary DB to dist_sort.specialRoute.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/26 10:12:12     21s] % End Save netlist data ... (date=11/26 10:12:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2392.1M, current mem=2392.1M)
[11/26 10:12:12     21s] Saving symbol-table file ...
[11/26 10:12:12     21s] Saving congestion map file dist_sort.specialRoute.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/26 10:12:12     21s] % Begin Save AAE data ... (date=11/26 10:12:12, mem=2392.1M)
[11/26 10:12:12     21s] Saving AAE Data ...
[11/26 10:12:12     21s] % End Save AAE data ... (date=11/26 10:12:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2409.7M, current mem=2390.8M)
[11/26 10:12:12     21s] Saving mode setting ...
[11/26 10:12:12     21s] Saving global file ...
[11/26 10:12:12     22s] % Begin Save floorplan data ... (date=11/26 10:12:12, mem=2392.4M)
[11/26 10:12:12     22s] Saving floorplan file ...
[11/26 10:12:12     22s] % End Save floorplan data ... (date=11/26 10:12:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2392.5M, current mem=2392.5M)
[11/26 10:12:12     22s] Saving PG file dist_sort.specialRoute.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:12:12 2024)
[11/26 10:12:13     22s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2442.4M) ***
[11/26 10:12:13     22s] *info - save blackBox cells to lef file dist_sort.specialRoute.enc.dat.tmp/dist_sort.bbox.lef
[11/26 10:12:13     22s] Saving Drc markers ...
[11/26 10:12:13     22s] ... No Drc file written since there is no markers found.
[11/26 10:12:13     22s] % Begin Save placement data ... (date=11/26 10:12:13, mem=2392.5M)
[11/26 10:12:13     22s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 10:12:13     22s] Save Adaptive View Pruning View Names to Binary file
[11/26 10:12:13     22s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2446.4M) ***
[11/26 10:12:13     22s] % End Save placement data ... (date=11/26 10:12:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2392.7M, current mem=2392.7M)
[11/26 10:12:13     22s] % Begin Save routing data ... (date=11/26 10:12:13, mem=2392.7M)
[11/26 10:12:13     22s] Saving route file ...
[11/26 10:12:13     22s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2443.4M) ***
[11/26 10:12:13     22s] % End Save routing data ... (date=11/26 10:12:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2392.7M, current mem=2392.7M)
[11/26 10:12:13     22s] Saving property file dist_sort.specialRoute.enc.dat.tmp/dist_sort.prop
[11/26 10:12:13     22s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2446.4M) ***
[11/26 10:12:13     22s] Saving preRoute extracted patterns in file 'dist_sort.specialRoute.enc.dat.tmp/dist_sort.techData.gz' ...
[11/26 10:12:13     22s] Saving preRoute extraction data in directory 'dist_sort.specialRoute.enc.dat.tmp/extraction/' ...
[11/26 10:12:13     22s] eee: Checksum of RC Grid density data=120
[11/26 10:12:13     22s] % Begin Save power constraints data ... (date=11/26 10:12:13, mem=2394.3M)
[11/26 10:12:13     22s] % End Save power constraints data ... (date=11/26 10:12:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2394.3M, current mem=2394.3M)
[11/26 10:12:13     22s] Generated self-contained design dist_sort.specialRoute.enc.dat.tmp
[11/26 10:12:13     22s] #% End save design ... (date=11/26 10:12:13, total cpu=0:00:00.8, real=0:00:01.0, peak res=2421.3M, current mem=2393.2M)
[11/26 10:12:13     22s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 10:12:13     22s] 
[11/26 10:12:13     22s] <CMD> setViaGenMode -viarule_preference { M6_M5widePWR1p152 M5_M4widePWR0p864 M4_M3widePWR0p864 }
[11/26 10:12:13     22s] <CMD> setViaGenMode -bar_cut_orientation vertical
[11/26 10:12:13     22s] <CMD> saveDesign dist_sort.power_complete.enc
[11/26 10:12:13     22s] #% Begin save design ... (date=11/26 10:12:13, mem=2393.2M)
[11/26 10:12:13     22s] INFO: Current data have to be saved into a temporary db: 'dist_sort.power_complete.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.power_complete.enc.dat' after the old db was deleted.
[11/26 10:12:13     22s] % Begin Save ccopt configuration ... (date=11/26 10:12:13, mem=2393.2M)
[11/26 10:12:13     22s] % End Save ccopt configuration ... (date=11/26 10:12:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2393.3M, current mem=2393.3M)
[11/26 10:12:13     22s] % Begin Save netlist data ... (date=11/26 10:12:13, mem=2393.3M)
[11/26 10:12:13     22s] Writing Binary DB to dist_sort.power_complete.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/26 10:12:13     22s] % End Save netlist data ... (date=11/26 10:12:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2393.3M, current mem=2393.3M)
[11/26 10:12:13     22s] Saving symbol-table file ...
[11/26 10:12:13     22s] Saving congestion map file dist_sort.power_complete.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/26 10:12:13     22s] % Begin Save AAE data ... (date=11/26 10:12:13, mem=2393.3M)
[11/26 10:12:13     22s] Saving AAE Data ...
[11/26 10:12:14     22s] % End Save AAE data ... (date=11/26 10:12:13, total cpu=0:00:00.0, real=0:00:01.0, peak res=2393.3M, current mem=2391.8M)
[11/26 10:12:14     22s] Saving mode setting ...
[11/26 10:12:14     22s] Saving global file ...
[11/26 10:12:14     22s] % Begin Save floorplan data ... (date=11/26 10:12:14, mem=2391.8M)
[11/26 10:12:14     22s] Saving floorplan file ...
[11/26 10:12:14     22s] % End Save floorplan data ... (date=11/26 10:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2391.8M, current mem=2391.8M)
[11/26 10:12:14     22s] Saving PG file dist_sort.power_complete.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:12:14 2024)
[11/26 10:12:14     22s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2457.1M) ***
[11/26 10:12:14     22s] *info - save blackBox cells to lef file dist_sort.power_complete.enc.dat.tmp/dist_sort.bbox.lef
[11/26 10:12:14     22s] Saving Drc markers ...
[11/26 10:12:14     22s] ... No Drc file written since there is no markers found.
[11/26 10:12:14     22s] % Begin Save placement data ... (date=11/26 10:12:14, mem=2391.8M)
[11/26 10:12:14     22s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 10:12:14     22s] Save Adaptive View Pruning View Names to Binary file
[11/26 10:12:14     22s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2460.1M) ***
[11/26 10:12:14     22s] % End Save placement data ... (date=11/26 10:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2391.8M, current mem=2391.8M)
[11/26 10:12:14     23s] % Begin Save routing data ... (date=11/26 10:12:14, mem=2391.8M)
[11/26 10:12:14     23s] Saving route file ...
[11/26 10:12:14     23s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2457.1M) ***
[11/26 10:12:14     23s] % End Save routing data ... (date=11/26 10:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2391.8M, current mem=2391.8M)
[11/26 10:12:14     23s] Saving property file dist_sort.power_complete.enc.dat.tmp/dist_sort.prop
[11/26 10:12:14     23s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2460.1M) ***
[11/26 10:12:14     23s] Saving preRoute extracted patterns in file 'dist_sort.power_complete.enc.dat.tmp/dist_sort.techData.gz' ...
[11/26 10:12:14     23s] Saving preRoute extraction data in directory 'dist_sort.power_complete.enc.dat.tmp/extraction/' ...
[11/26 10:12:14     23s] eee: Checksum of RC Grid density data=120
[11/26 10:12:14     23s] % Begin Save power constraints data ... (date=11/26 10:12:14, mem=2393.4M)
[11/26 10:12:14     23s] % End Save power constraints data ... (date=11/26 10:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2393.4M, current mem=2393.4M)
[11/26 10:12:14     23s] Generated self-contained design dist_sort.power_complete.enc.dat.tmp
[11/26 10:12:15     23s] #% End save design ... (date=11/26 10:12:15, total cpu=0:00:00.8, real=0:00:02.0, peak res=2424.9M, current mem=2393.4M)
[11/26 10:12:15     23s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 10:12:15     23s] 
[11/26 10:12:15     23s] <CMD> timeDesign -prePlace
[11/26 10:12:15     23s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:00:23.4/0:00:35.9 (0.7), mem = 2472.1M
[11/26 10:12:15     23s] Info: 1 threads available for lower-level modules during optimization.
[11/26 10:12:15     23s] Set Using Default Delay Limit as 101.
[11/26 10:12:15     23s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/26 10:12:15     23s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[11/26 10:12:15     23s] Set Default Net Delay as 0 ps.
[11/26 10:12:15     23s] Set Default Net Load as 0 pF. 
[11/26 10:12:15     23s] Set Default Input Pin Transition as 1 ps.
[11/26 10:12:15     23s] INFO: setAnalysisMode clkSrcPath true -> false
[11/26 10:12:15     23s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[11/26 10:12:15     23s] Effort level <high> specified for reg2reg path_group
[11/26 10:12:15     23s] Cell dist_sort LLGs are deleted
[11/26 10:12:15     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:15     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:15     23s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2461.0M, EPOCH TIME: 1732633935.432814
[11/26 10:12:15     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:15     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:15     23s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2461.0M, EPOCH TIME: 1732633935.433218
[11/26 10:12:15     23s] Max number of tech site patterns supported in site array is 256.
[11/26 10:12:15     23s] Core basic site is coreSite
[11/26 10:12:15     23s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:12:15     23s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 10:12:15     23s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:12:15     23s] SiteArray: use 897,024 bytes
[11/26 10:12:15     23s] SiteArray: current memory after site array memory allocation 2461.9M
[11/26 10:12:15     23s] SiteArray: FP blocked sites are writable
[11/26 10:12:15     23s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2461.9M, EPOCH TIME: 1732633935.437262
[11/26 10:12:15     23s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:12:15     23s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2461.9M, EPOCH TIME: 1732633935.437742
[11/26 10:12:15     23s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:12:15     23s] Atter site array init, number of instance map data is 0.
[11/26 10:12:15     23s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.005, REAL:0.005, MEM:2461.9M, EPOCH TIME: 1732633935.438312
[11/26 10:12:15     23s] 
[11/26 10:12:15     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:12:15     23s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:12:15     23s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.008, MEM:2462.9M, EPOCH TIME: 1732633935.440802
[11/26 10:12:15     23s] Cell dist_sort LLGs are deleted
[11/26 10:12:15     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:12:15     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:15     23s] Starting delay calculation for Setup views
[11/26 10:12:15     23s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:12:16     24s] AAE DB initialization (MEM=2498.3 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/26 10:12:16     24s] #################################################################################
[11/26 10:12:16     24s] # Design Stage: PreRoute
[11/26 10:12:16     24s] # Design Name: dist_sort
[11/26 10:12:16     24s] # Design Mode: 90nm
[11/26 10:12:16     24s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:12:16     24s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:12:16     24s] # Signoff Settings: SI Off 
[11/26 10:12:16     24s] #################################################################################
[11/26 10:12:16     24s] Calculate delays in Single mode...
[11/26 10:12:16     24s] Topological Sorting (REAL = 0:00:00.0, MEM = 2530.9M, InitMEM = 2528.9M)
[11/26 10:12:16     24s] Start delay calculation (fullDC) (1 T). (MEM=2423.79)
[11/26 10:12:16     24s] siFlow : Timing analysis mode is single, using late cdB files
[11/26 10:12:16     24s] Start AAE Lib Loading. (MEM=2530.89)
[11/26 10:12:16     24s] End AAE Lib Loading. (MEM=2758.97 CPU=0:00:00.0 Real=0:00:00.0)
[11/26 10:12:16     24s] End AAE Lib Interpolated Model. (MEM=2758.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:12:17     25s] Total number of fetched objects 9983
[11/26 10:12:17     25s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:12:17     25s] End delay calculation. (MEM=2442.14 CPU=0:00:00.8 REAL=0:00:01.0)
[11/26 10:12:17     25s] End delay calculation (fullDC). (MEM=2427.55 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 10:12:17     25s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2940.3M) ***
[11/26 10:12:17     25s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:25.5 mem=2932.3M)
[11/26 10:12:17     25s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.009  |   N/A   | -0.009  |
|           TNS (ns):| -0.009  |   N/A   | -0.009  |
|    Violating Paths:|    1    |   N/A   |    1    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

Density: 34.182%
------------------------------------------------------------------

[11/26 10:12:17     25s] Resetting back High Fanout Nets as non-ideal
[11/26 10:12:17     25s] Set Using Default Delay Limit as 1000.
[11/26 10:12:17     25s] Set Default Net Delay as 1000 ps.
[11/26 10:12:17     25s] Set Default Input Pin Transition as 0.1 ps.
[11/26 10:12:17     25s] Set Default Net Load as 0.5 pF. 
[11/26 10:12:17     25s] Reported timing to dir ./timingReports
[11/26 10:12:17     25s] Total CPU time: 2.29 sec
[11/26 10:12:17     25s] Total Real time: 2.0 sec
[11/26 10:12:17     25s] Total Memory Usage: 2858.769531 Mbytes
[11/26 10:12:17     25s] Info: pop threads available for lower-level modules during optimization.
[11/26 10:12:17     25s] *** timeDesign #1 [finish] () : cpu/real = 0:00:02.3/0:00:02.4 (0.9), totSession cpu/real = 0:00:25.6/0:00:38.3 (0.7), mem = 2858.8M
[11/26 10:12:17     25s] 
[11/26 10:12:17     25s] =============================================================================================
[11/26 10:12:17     25s]  Final TAT Report : timeDesign #1                                               23.12-s091_1
[11/26 10:12:17     25s] =============================================================================================
[11/26 10:12:17     25s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:12:17     25s] ---------------------------------------------------------------------------------------------
[11/26 10:12:17     25s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:12:17     25s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:02.0 /  0:00:01.9    0.9
[11/26 10:12:17     25s] [ UpdateTimingGraph      ]      1   0:00:00.6  (  26.2 % )     0:00:01.9 /  0:00:01.9    1.0
[11/26 10:12:17     25s] [ FullDelayCalc          ]      1   0:00:01.2  (  49.4 % )     0:00:01.2 /  0:00:01.1    0.9
[11/26 10:12:17     25s] [ TimingUpdate           ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:12:17     25s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[11/26 10:12:17     25s] [ GenerateReports        ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.8
[11/26 10:12:17     25s] [ MISC                   ]          0:00:00.4  (  15.1 % )     0:00:00.4 /  0:00:00.3    1.0
[11/26 10:12:17     25s] ---------------------------------------------------------------------------------------------
[11/26 10:12:17     25s]  timeDesign #1 TOTAL                0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.3    0.9
[11/26 10:12:17     25s] ---------------------------------------------------------------------------------------------
[11/26 10:12:17     25s] <CMD> createBasicPathGroups
[11/26 10:12:17     25s] Created reg2reg path group
[11/26 10:12:17     25s] Effort level <high> specified for reg2reg path_group
[11/26 10:12:17     25s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[11/26 10:12:17     25s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/26 10:12:17     25s] <CMD> setPinAssignMode -maxLayer 3
[11/26 10:12:17     25s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/26 10:12:17     25s] <CMD> setNanoRouteMode -routeTopRoutingLayer 3
[11/26 10:12:17     25s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/26 10:12:17     25s] <CMD> setDesignMode -topRoutingLayer M3
[11/26 10:12:17     25s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[11/26 10:12:17     25s] <CMD> set_interactive_constraint_modes common
[11/26 10:12:17     25s] <CMD> report_clocks
[11/26 10:12:17     25s] <CMD> setOptMode -usefulSkew false -allEndPoints true -fixHoldAllowSetupTnsDegrade false -fixDrc true -fixFanoutLoad true -fixSISlew true -checkRoutingCongestion true
[11/26 10:12:17     25s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/26 10:12:17     25s] <CMD> setPinAssignMode -pinEditInBatch true
[11/26 10:12:17     25s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/26 10:12:17     25s] <CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin {clk rst {query[63]} {query[62]} {query[61]} {query[60]} {query[59]} {query[58]} {query[57]} {query[56]} {query[55]} {query[54]} {query[53]} {query[52]} {query[51]} {query[50]} {query[49]} {query[48]} {query[47]} {query[46]} {query[45]} {query[44]} {query[43]} {query[42]} {query[41]} {query[40]} {query[39]} {query[38]} {query[37]} {query[36]} {query[35]} {query[34]} {query[33]} {query[32]} {query[31]} {query[30]} {query[29]} {query[28]} {query[27]} {query[26]} {query[25]} {query[24]} {query[23]} {query[22]} {query[21]} {query[20]} {query[19]} {query[18]} {query[17]} {query[16]} {query[15]} {query[14]} {query[13]} {query[12]} {query[11]} {query[10]} {query[9]} {query[8]} {query[7]} {query[6]} {query[5]} {query[4]} {query[3]} {query[2]} {query[1]} {query[0]} {search_0[63]} {search_0[62]} {search_0[61]} {search_0[60]} {search_0[59]} {search_0[58]} {search_0[57]} {search_0[56]} {search_0[55]} {search_0[54]} {search_0[53]} {search_0[52]} {search_0[51]} {search_0[50]} {search_0[49]} {search_0[48]} {search_0[47]} {search_0[46]} {search_0[45]} {search_0[44]} {search_0[43]} {search_0[42]} {search_0[41]} {search_0[40]} {search_0[39]} {search_0[38]} {search_0[37]} {search_0[36]} {search_0[35]} {search_0[34]} {search_0[33]} {search_0[32]} {search_0[31]} {search_0[30]} {search_0[29]} {search_0[28]} {search_0[27]} {search_0[26]} {search_0[25]} {search_0[24]} {search_0[23]} {search_0[22]} {search_0[21]} {search_0[20]} {search_0[19]} {search_0[18]} {search_0[17]} {search_0[16]} {search_0[15]} {search_0[14]} {search_0[13]} {search_0[12]} {search_0[11]} {search_0[10]} {search_0[9]} {search_0[8]} {search_0[7]} {search_0[6]} {search_0[5]} {search_0[4]} {search_0[3]} {search_0[2]} {search_0[1]} {search_0[0]} {search_1[63]} {search_1[62]} {search_1[61]} {search_1[60]} {search_1[59]} {search_1[58]} {search_1[57]} {search_1[56]} {search_1[55]} {search_1[54]} {search_1[53]} {search_1[52]} {search_1[51]} {search_1[50]} {search_1[49]} {search_1[48]} {search_1[47]} {search_1[46]} {search_1[45]} {search_1[44]} {search_1[43]} {search_1[42]} {search_1[41]} {search_1[40]} {search_1[39]} {search_1[38]} {search_1[37]} {search_1[36]} {search_1[35]} {search_1[34]} {search_1[33]} {search_1[32]} {search_1[31]} {search_1[30]} {search_1[29]} {search_1[28]} {search_1[27]} {search_1[26]} {search_1[25]} {search_1[24]} {search_1[23]} {search_1[22]} {search_1[21]} {search_1[20]} {search_1[19]} {search_1[18]} {search_1[17]} {search_1[16]} {search_1[15]} {search_1[14]} {search_1[13]} {search_1[12]} {search_1[11]} {search_1[10]} {search_1[9]} {search_1[8]} {search_1[7]} {search_1[6]} {search_1[5]} {search_1[4]} {search_1[3]} {search_1[2]} {search_1[1]} {search_1[0]} {search_2[63]} {search_2[62]} {search_2[61]} {search_2[60]} {search_2[59]} {search_2[58]} {search_2[57]} {search_2[56]} {search_2[55]} {search_2[54]} {search_2[53]} {search_2[52]} {search_2[51]} {search_2[50]} {search_2[49]} {search_2[48]} {search_2[47]} {search_2[46]} {search_2[45]} {search_2[44]} {search_2[43]} {search_2[42]} {search_2[41]} {search_2[40]} {search_2[39]} {search_2[38]} {search_2[37]} {search_2[36]} {search_2[35]} {search_2[34]} {search_2[33]} {search_2[32]} {search_2[31]} {search_2[30]} {search_2[29]} {search_2[28]} {search_2[27]} {search_2[26]} {search_2[25]} {search_2[24]} {search_2[23]} {search_2[22]} {search_2[21]} {search_2[20]} {search_2[19]} {search_2[18]} {search_2[17]} {search_2[16]} {search_2[15]} {search_2[14]} {search_2[13]} {search_2[12]} {search_2[11]} {search_2[10]} {search_2[9]} {search_2[8]} {search_2[7]} {search_2[6]} {search_2[5]} {search_2[4]} {search_2[3]} {search_2[2]} {search_2[1]} {search_2[0]} {search_3[63]} {search_3[62]} {search_3[61]} {search_3[60]} {search_3[59]} {search_3[58]} {search_3[57]} {search_3[56]} {search_3[55]} {search_3[54]} {search_3[53]} {search_3[52]} {search_3[51]} {search_3[50]} {search_3[49]} {search_3[48]} {search_3[47]} {search_3[46]} {search_3[45]} {search_3[44]} {search_3[43]} {search_3[42]} {search_3[41]} {search_3[40]} {search_3[39]} {search_3[38]} {search_3[37]} {search_3[36]} {search_3[35]} {search_3[34]} {search_3[33]} {search_3[32]} {search_3[31]} {search_3[30]} {search_3[29]} {search_3[28]} {search_3[27]} {search_3[26]} {search_3[25]} {search_3[24]} {search_3[23]} {search_3[22]} {search_3[21]} {search_3[20]} {search_3[19]} {search_3[18]} {search_3[17]} {search_3[16]} {search_3[15]} {search_3[14]} {search_3[13]} {search_3[12]} {search_3[11]} {search_3[10]} {search_3[9]} {search_3[8]} {search_3[7]} {search_3[6]} {search_3[5]} {search_3[4]} {search_3[3]} {search_3[2]} {search_3[1]} {search_3[0]} {search_4[63]} {search_4[62]} {search_4[61]} {search_4[60]} {search_4[59]} {search_4[58]} {search_4[57]} {search_4[56]} {search_4[55]} {search_4[54]} {search_4[53]} {search_4[52]} {search_4[51]} {search_4[50]} {search_4[49]} {search_4[48]} {search_4[47]} {search_4[46]} {search_4[45]} {search_4[44]} {search_4[43]} {search_4[42]} {search_4[41]} {search_4[40]} {search_4[39]} {search_4[38]} {search_4[37]} {search_4[36]} {search_4[35]} {search_4[34]} {search_4[33]} {search_4[32]} {search_4[31]} {search_4[30]} {search_4[29]} {search_4[28]} {search_4[27]} {search_4[26]} {search_4[25]} {search_4[24]} {search_4[23]} {search_4[22]} {search_4[21]} {search_4[20]} {search_4[19]} {search_4[18]} {search_4[17]} {search_4[16]} {search_4[15]} {search_4[14]} {search_4[13]} {search_4[12]} {search_4[11]} {search_4[10]} {search_4[9]} {search_4[8]} {search_4[7]} {search_4[6]} {search_4[5]} {search_4[4]} {search_4[3]} {search_4[2]} {search_4[1]} {search_4[0]} {search_5[63]} {search_5[62]} {search_5[61]} {search_5[60]} {search_5[59]} {search_5[58]} {search_5[57]} {search_5[56]} {search_5[55]} {search_5[54]} {search_5[53]} {search_5[52]} {search_5[51]} {search_5[50]} {search_5[49]} {search_5[48]} {search_5[47]} {search_5[46]} {search_5[45]} {search_5[44]} {search_5[43]} {search_5[42]} {search_5[41]} {search_5[40]} {search_5[39]} {search_5[38]} {search_5[37]} {search_5[36]} {search_5[35]} {search_5[34]} {search_5[33]} {search_5[32]} {search_5[31]} {search_5[30]} {search_5[29]} {search_5[28]} {search_5[27]} {search_5[26]} {search_5[25]} {search_5[24]} {search_5[23]} {search_5[22]} {search_5[21]} {search_5[20]} {search_5[19]} {search_5[18]} {search_5[17]} {search_5[16]} {search_5[15]} {search_5[14]} {search_5[13]} {search_5[12]} {search_5[11]} {search_5[10]} {search_5[9]} {search_5[8]} {search_5[7]} {search_5[6]} {search_5[5]} {search_5[4]} {search_5[3]} {search_5[2]} {search_5[1]} {search_5[0]} {search_6[63]} {search_6[62]} {search_6[61]} {search_6[60]} {search_6[59]} {search_6[58]} {search_6[57]} {search_6[56]} {search_6[55]} {search_6[54]} {search_6[53]} {search_6[52]} {search_6[51]} {search_6[50]} {search_6[49]} {search_6[48]} {search_6[47]} {search_6[46]} {search_6[45]} {search_6[44]} {search_6[43]} {search_6[42]} {search_6[41]} {search_6[40]} {search_6[39]} {search_6[38]} {search_6[37]} {search_6[36]} {search_6[35]} {search_6[34]} {search_6[33]} {search_6[32]} {search_6[31]} {search_6[30]} {search_6[29]} {search_6[28]} {search_6[27]} {search_6[26]} {search_6[25]} {search_6[24]} {search_6[23]} {search_6[22]} {search_6[21]} {search_6[20]} {search_6[19]} {search_6[18]} {search_6[17]} {search_6[16]} {search_6[15]} {search_6[14]} {search_6[13]} {search_6[12]} {search_6[11]} {search_6[10]} {search_6[9]} {search_6[8]} {search_6[7]} {search_6[6]} {search_6[5]} {search_6[4]} {search_6[3]} {search_6[2]} {search_6[1]} {search_6[0]} {search_7[63]} {search_7[62]} {search_7[61]} {search_7[60]} {search_7[59]} {search_7[58]} {search_7[57]} {search_7[56]} {search_7[55]} {search_7[54]} {search_7[53]} {search_7[52]} {search_7[51]} {search_7[50]} {search_7[49]} {search_7[48]} {search_7[47]} {search_7[46]} {search_7[45]} {search_7[44]} {search_7[43]} {search_7[42]} {search_7[41]} {search_7[40]} {search_7[39]} {search_7[38]} {search_7[37]} {search_7[36]} {search_7[35]} {search_7[34]} {search_7[33]} {search_7[32]} {search_7[31]} {search_7[30]} {search_7[29]} {search_7[28]} {search_7[27]} {search_7[26]} {search_7[25]} {search_7[24]} {search_7[23]} {search_7[22]} {search_7[21]} {search_7[20]} {search_7[19]} {search_7[18]} {search_7[17]} {search_7[16]} {search_7[15]} {search_7[14]} {search_7[13]} {search_7[12]} {search_7[11]} {search_7[10]} {search_7[9]} {search_7[8]} {search_7[7]} {search_7[6]} {search_7[5]} {search_7[4]} {search_7[3]} {search_7[2]} {search_7[1]} {search_7[0]} in_valid } -snap TRACK
[11/26 10:12:17     25s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/26 10:12:17     25s] Successfully spread [579] pins.
[11/26 10:12:17     25s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2880.1M).
[11/26 10:12:17     25s] <CMD> setPinAssignMode -pinEditInBatch false
[11/26 10:12:17     25s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/26 10:12:17     25s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/26 10:12:17     25s] <CMD> setPinAssignMode -pinEditInBatch true
[11/26 10:12:17     25s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/26 10:12:17     25s] <CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin { addr_1st[2] addr_1st[1] addr_1st[0] addr_2nd[2] addr_2nd[1] addr_2nd[0] out_valid } -snap TRACK
[11/26 10:12:17     25s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/26 10:12:17     25s] Successfully spread [7] pins.
[11/26 10:12:17     25s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2881.1M).
[11/26 10:12:17     25s] <CMD> setPinAssignMode -pinEditInBatch false
[11/26 10:12:17     25s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/26 10:12:17     25s] <CMD> saveDesign dist_sort.pin.enc
[11/26 10:12:17     25s] #% Begin save design ... (date=11/26 10:12:17, mem=2444.6M)
[11/26 10:12:17     25s] INFO: Current data have to be saved into a temporary db: 'dist_sort.pin.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.pin.enc.dat' after the old db was deleted.
[11/26 10:12:17     26s] % Begin Save ccopt configuration ... (date=11/26 10:12:17, mem=2444.6M)
[11/26 10:12:17     26s] % End Save ccopt configuration ... (date=11/26 10:12:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=2444.8M, current mem=2444.8M)
[11/26 10:12:17     26s] % Begin Save netlist data ... (date=11/26 10:12:17, mem=2444.8M)
[11/26 10:12:17     26s] Writing Binary DB to dist_sort.pin.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/26 10:12:18     26s] % End Save netlist data ... (date=11/26 10:12:17, total cpu=0:00:00.0, real=0:00:01.0, peak res=2445.2M, current mem=2445.2M)
[11/26 10:12:18     26s] Saving symbol-table file ...
[11/26 10:12:18     26s] Saving congestion map file dist_sort.pin.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/26 10:12:18     26s] % Begin Save AAE data ... (date=11/26 10:12:18, mem=2445.2M)
[11/26 10:12:18     26s] Saving AAE Data ...
[11/26 10:12:18     26s] % End Save AAE data ... (date=11/26 10:12:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2446.2M, current mem=2446.2M)
[11/26 10:12:18     26s] Saving mode setting ...
[11/26 10:12:18     26s] Saving global file ...
[11/26 10:12:18     26s] % Begin Save floorplan data ... (date=11/26 10:12:18, mem=2447.5M)
[11/26 10:12:18     26s] Saving floorplan file ...
[11/26 10:12:18     26s] % End Save floorplan data ... (date=11/26 10:12:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2447.5M, current mem=2447.5M)
[11/26 10:12:18     26s] Saving PG file dist_sort.pin.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:12:18 2024)
[11/26 10:12:18     26s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2888.6M) ***
[11/26 10:12:18     26s] *info - save blackBox cells to lef file dist_sort.pin.enc.dat.tmp/dist_sort.bbox.lef
[11/26 10:12:18     26s] Saving Drc markers ...
[11/26 10:12:18     26s] ... No Drc file written since there is no markers found.
[11/26 10:12:18     26s] % Begin Save placement data ... (date=11/26 10:12:18, mem=2447.5M)
[11/26 10:12:18     26s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 10:12:18     26s] Save Adaptive View Pruning View Names to Binary file
[11/26 10:12:18     26s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2891.6M) ***
[11/26 10:12:18     26s] % End Save placement data ... (date=11/26 10:12:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2447.6M, current mem=2447.6M)
[11/26 10:12:18     26s] % Begin Save routing data ... (date=11/26 10:12:18, mem=2447.6M)
[11/26 10:12:18     26s] Saving route file ...
[11/26 10:12:18     26s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2888.6M) ***
[11/26 10:12:18     26s] % End Save routing data ... (date=11/26 10:12:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2447.6M, current mem=2447.6M)
[11/26 10:12:18     26s] Saving property file dist_sort.pin.enc.dat.tmp/dist_sort.prop
[11/26 10:12:18     26s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2891.6M) ***
[11/26 10:12:18     26s] Saving preRoute extracted patterns in file 'dist_sort.pin.enc.dat.tmp/dist_sort.techData.gz' ...
[11/26 10:12:18     26s] Saving preRoute extraction data in directory 'dist_sort.pin.enc.dat.tmp/extraction/' ...
[11/26 10:12:18     26s] eee: Checksum of RC Grid density data=120
[11/26 10:12:18     26s] % Begin Save power constraints data ... (date=11/26 10:12:18, mem=2448.6M)
[11/26 10:12:18     26s] % End Save power constraints data ... (date=11/26 10:12:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2448.6M, current mem=2448.6M)
[11/26 10:12:19     26s] Generated self-contained design dist_sort.pin.enc.dat.tmp
[11/26 10:12:19     26s] #% End save design ... (date=11/26 10:12:19, total cpu=0:00:00.8, real=0:00:02.0, peak res=2480.4M, current mem=2449.0M)
[11/26 10:12:19     26s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 10:12:19     26s] 
[11/26 10:12:19     26s] <CMD> setPlaceMode -place_global_timing_effort high
[11/26 10:12:19     26s] <CMD> setPlaceMode -place_global_reorder_scan false
[11/26 10:12:19     26s] <CMD> setPlaceMode -place_global_cong_effort high
[11/26 10:12:19     26s] <CMD> place_opt_design
[11/26 10:12:19     26s] #% Begin place_opt_design (date=11/26 10:12:19, mem=2449.1M)
[11/26 10:12:19     26s] **INFO: User settings:
[11/26 10:12:19     26s] setDesignMode -topRoutingLayer                    M3
[11/26 10:12:19     26s] setDelayCalMode -enable_high_fanout               true
[11/26 10:12:19     26s] setDelayCalMode -enable_ideal_seq_async_pins      false
[11/26 10:12:19     26s] setDelayCalMode -engine                           aae
[11/26 10:12:19     26s] setDelayCalMode -ignoreNetLoad                    true
[11/26 10:12:19     26s] setDelayCalMode -socv_accuracy_mode               low
[11/26 10:12:19     26s] setOptMode -opt_all_end_points                    true
[11/26 10:12:19     26s] setOptMode -opt_consider_routing_congestion       true
[11/26 10:12:19     26s] setOptMode -opt_drv                               true
[11/26 10:12:19     26s] setOptMode -opt_fix_fanout_load                   true
[11/26 10:12:19     26s] setOptMode -opt_hold_allow_setup_tns_degradation  false
[11/26 10:12:19     26s] setOptMode -opt_post_route_fix_si_transitions     true
[11/26 10:12:19     26s] setOptMode -opt_skew                              false
[11/26 10:12:19     26s] setPlaceMode -place_global_cong_effort            high
[11/26 10:12:19     26s] setPlaceMode -place_global_reorder_scan           false
[11/26 10:12:19     26s] setPlaceMode -place_global_timing_effort          high
[11/26 10:12:19     26s] setAnalysisMode -analysisType                     single
[11/26 10:12:19     26s] setAnalysisMode -clkSrcPath                       false
[11/26 10:12:19     26s] setAnalysisMode -clockPropagation                 forcedIdeal
[11/26 10:12:19     26s] setRouteMode -earlyGlobalMaxRouteLayer            3
[11/26 10:12:19     26s] 
[11/26 10:12:19     26s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:00:26.9/0:00:40.1 (0.7), mem = 2908.7M
[11/26 10:12:19     26s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/26 10:12:19     26s] *** Starting GigaPlace ***
[11/26 10:12:19     26s] -earlyGlobalBlockTracks {}                # string, default="", private
[11/26 10:12:19     26s] -earlyGlobalCapacityScreen {}             # string, default="", private
[11/26 10:12:19     26s] There is no track adjustment
[11/26 10:12:19     26s] Starting place_opt_design V2 flow
[11/26 10:12:19     26s] #optDebug: fT-E <X 2 3 1 0>
[11/26 10:12:19     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:2908.7M, EPOCH TIME: 1732633939.350608
[11/26 10:12:19     26s] Processing tracks to init pin-track alignment.
[11/26 10:12:19     26s] z: 1, totalTracks: 1
[11/26 10:12:19     26s] z: 3, totalTracks: 1
[11/26 10:12:19     26s] z: 5, totalTracks: 1
[11/26 10:12:19     26s] z: 7, totalTracks: 1
[11/26 10:12:19     26s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:12:19     26s] Cell dist_sort LLGs are deleted
[11/26 10:12:19     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:19     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:19     26s] # Building dist_sort llgBox search-tree.
[11/26 10:12:19     26s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2908.8M, EPOCH TIME: 1732633939.356022
[11/26 10:12:19     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:19     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:19     26s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2908.8M, EPOCH TIME: 1732633939.356480
[11/26 10:12:19     26s] Max number of tech site patterns supported in site array is 256.
[11/26 10:12:19     26s] Core basic site is coreSite
[11/26 10:12:19     26s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:12:19     26s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 10:12:19     26s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:12:19     26s] SiteArray: use 897,024 bytes
[11/26 10:12:19     26s] SiteArray: current memory after site array memory allocation 2909.7M
[11/26 10:12:19     26s] SiteArray: FP blocked sites are writable
[11/26 10:12:19     26s] Keep-away cache is enable on metals: 1-10
[11/26 10:12:19     26s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:12:19     26s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2909.7M, EPOCH TIME: 1732633939.360467
[11/26 10:12:19     26s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:12:19     26s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:2909.7M, EPOCH TIME: 1732633939.360898
[11/26 10:12:19     26s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:12:19     26s] Atter site array init, number of instance map data is 0.
[11/26 10:12:19     26s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.005, REAL:0.005, MEM:2909.7M, EPOCH TIME: 1732633939.361562
[11/26 10:12:19     26s] 
[11/26 10:12:19     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:12:19     26s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:12:19     26s] OPERPROF:     Starting CMU at level 3, MEM:2909.7M, EPOCH TIME: 1732633939.363345
[11/26 10:12:19     26s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2909.7M, EPOCH TIME: 1732633939.363868
[11/26 10:12:19     26s] 
[11/26 10:12:19     26s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:12:19     26s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.009, MEM:2909.7M, EPOCH TIME: 1732633939.364649
[11/26 10:12:19     26s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2909.7M, EPOCH TIME: 1732633939.364690
[11/26 10:12:19     26s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2909.7M, EPOCH TIME: 1732633939.364798
[11/26 10:12:19     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2909.7MB).
[11/26 10:12:19     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.016, MEM:2909.7M, EPOCH TIME: 1732633939.366901
[11/26 10:12:19     26s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2909.7M, EPOCH TIME: 1732633939.367303
[11/26 10:12:19     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:12:19     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:19     26s] Cell dist_sort LLGs are deleted
[11/26 10:12:19     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:19     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:19     26s] # Resetting pin-track-align track data.
[11/26 10:12:19     26s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.003, MEM:2909.7M, EPOCH TIME: 1732633939.370341
[11/26 10:12:19     26s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.9/0:00:40.1 (0.7), mem = 2909.7M
[11/26 10:12:19     26s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 10:12:19     26s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 7, percentage of missing scan cell = 0.00% (0 / 7)
[11/26 10:12:19     26s] no activity file in design. spp won't run.
[11/26 10:12:19     27s] {MMLU 0 0 9983}
[11/26 10:12:19     27s] [oiLAM] Zs 3, 11
[11/26 10:12:19     27s] ### Creating LA Mngr. totSessionCpu=0:00:27.0 mem=2909.7M
[11/26 10:12:19     27s] ### Creating LA Mngr, finished. totSessionCpu=0:00:27.0 mem=2909.7M
[11/26 10:12:19     27s] Info: 1 threads available for lower-level modules during optimization.
[11/26 10:12:19     27s] *** Start deleteBufferTree ***
[11/26 10:12:19     27s] Info: Detect buffers to remove automatically.
[11/26 10:12:19     27s] Analyzing netlist ...
[11/26 10:12:19     27s] Updating netlist
[11/26 10:12:19     27s] 
[11/26 10:12:19     27s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:12:19     27s] *summary: 26 instances (buffers/inverters) removed
[11/26 10:12:19     27s] *** Finish deleteBufferTree (0:00:00.3) ***
[11/26 10:12:19     27s] Info: pop threads available for lower-level modules during optimization.
[11/26 10:12:19     27s] Info: 1 threads available for lower-level modules during optimization.
[11/26 10:12:19     27s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2919.2M, EPOCH TIME: 1732633939.904870
[11/26 10:12:19     27s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[11/26 10:12:19     27s]  Deleted 0 physical inst  (cell - / prefix -).
[11/26 10:12:19     27s] Did not delete 875 physical insts as they were marked preplaced.
[11/26 10:12:19     27s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.001, REAL:0.001, MEM:2919.2M, EPOCH TIME: 1732633939.905857
[11/26 10:12:19     27s] INFO: #ExclusiveGroups=0
[11/26 10:12:19     27s] INFO: There are no Exclusive Groups.
[11/26 10:12:19     27s] No user-set net weight.
[11/26 10:12:19     27s] Net fanout histogram:
[11/26 10:12:19     27s] 2		: 6889 (69.2%) nets
[11/26 10:12:19     27s] 3		: 1532 (15.4%) nets
[11/26 10:12:19     27s] 4     -	14	: 1510 (15.2%) nets
[11/26 10:12:19     27s] 15    -	39	: 29 (0.3%) nets
[11/26 10:12:19     27s] 40    -	79	: 0 (0.0%) nets
[11/26 10:12:19     27s] 80    -	159	: 0 (0.0%) nets
[11/26 10:12:19     27s] 160   -	319	: 0 (0.0%) nets
[11/26 10:12:19     27s] 320   -	639	: 0 (0.0%) nets
[11/26 10:12:19     27s] 640   -	1279	: 0 (0.0%) nets
[11/26 10:12:19     27s] 1280  -	2559	: 0 (0.0%) nets
[11/26 10:12:19     27s] 2560  -	5119	: 0 (0.0%) nets
[11/26 10:12:19     27s] 5120+		: 0 (0.0%) nets
[11/26 10:12:19     27s] no activity file in design. spp won't run.
[11/26 10:12:19     27s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpEffort=medium 
[11/26 10:12:19     27s] Scan chains were not defined.
[11/26 10:12:19     27s] Processing tracks to init pin-track alignment.
[11/26 10:12:19     27s] z: 1, totalTracks: 1
[11/26 10:12:19     27s] z: 3, totalTracks: 1
[11/26 10:12:19     27s] z: 5, totalTracks: 1
[11/26 10:12:19     27s] z: 7, totalTracks: 1
[11/26 10:12:19     27s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:12:19     27s] Cell dist_sort LLGs are deleted
[11/26 10:12:19     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:19     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:19     27s] # Building dist_sort llgBox search-tree.
[11/26 10:12:19     27s] #std cell=8318 (875 fixed + 7443 movable) #buf cell=0 #inv cell=1729 #block=0 (0 floating + 0 preplaced)
[11/26 10:12:19     27s] #ioInst=0 #net=9960 #term=26288 #term/net=2.64, #fixedIo=0, #floatIo=0, #fixedPin=586, #floatPin=0
[11/26 10:12:19     27s] stdCell: 8318 single + 0 double + 0 multi
[11/26 10:12:19     27s] #unpreplaced instances with one term = 1
[11/26 10:12:19     27s] Total standard cell length = 11.5856 (mm), area = 0.0125 (mm^2)
[11/26 10:12:19     27s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2919.2M, EPOCH TIME: 1732633939.915909
[11/26 10:12:19     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:19     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:12:19     27s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2919.2M, EPOCH TIME: 1732633939.916020
[11/26 10:12:19     27s] Max number of tech site patterns supported in site array is 256.
[11/26 10:12:19     27s] Core basic site is coreSite
[11/26 10:12:19     27s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:12:19     27s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 10:12:19     27s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:12:19     27s] SiteArray: use 897,024 bytes
[11/26 10:12:19     27s] SiteArray: current memory after site array memory allocation 2919.2M
[11/26 10:12:19     27s] SiteArray: FP blocked sites are writable
[11/26 10:12:19     27s] Keep-away cache is enable on metals: 1-10
[11/26 10:12:19     27s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:12:19     27s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2919.2M, EPOCH TIME: 1732633939.920253
[11/26 10:12:19     27s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:12:19     27s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2919.2M, EPOCH TIME: 1732633939.920742
[11/26 10:12:19     27s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:12:19     27s] Atter site array init, number of instance map data is 0.
[11/26 10:12:19     27s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.005, MEM:2919.2M, EPOCH TIME: 1732633939.921293
[11/26 10:12:19     27s] 
[11/26 10:12:19     27s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:12:19     27s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:12:19     27s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.007, MEM:2919.2M, EPOCH TIME: 1732633939.923321
[11/26 10:12:19     27s] 
[11/26 10:12:19     27s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:12:19     27s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:12:19     27s] Average module density = 0.341.
[11/26 10:12:19     27s] Density for the design = 0.341.
[11/26 10:12:19     27s]        = stdcell_area 51887 sites (12104 um^2) / alloc_area 152075 sites (35476 um^2).
[11/26 10:12:19     27s] Pin Density = 0.1709.
[11/26 10:12:19     27s]             = total # of pins 26288 / total area 153825.
[11/26 10:12:19     27s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2919.2M, EPOCH TIME: 1732633939.925976
[11/26 10:12:19     27s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.001, REAL:0.001, MEM:2919.2M, EPOCH TIME: 1732633939.926922
[11/26 10:12:19     27s] OPERPROF: Starting pre-place ADS at level 1, MEM:2919.2M, EPOCH TIME: 1732633939.927234
[11/26 10:12:19     27s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2919.2M, EPOCH TIME: 1732633939.929587
[11/26 10:12:19     27s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2919.2M, EPOCH TIME: 1732633939.929631
[11/26 10:12:19     27s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2919.2M, EPOCH TIME: 1732633939.929664
[11/26 10:12:19     27s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2919.2M, EPOCH TIME: 1732633939.930062
[11/26 10:12:19     27s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2919.2M, EPOCH TIME: 1732633939.930088
[11/26 10:12:19     27s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2919.2M, EPOCH TIME: 1732633939.930247
[11/26 10:12:19     27s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2919.2M, EPOCH TIME: 1732633939.930557
[11/26 10:12:19     27s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2919.2M, EPOCH TIME: 1732633939.930609
[11/26 10:12:19     27s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:2919.2M, EPOCH TIME: 1732633939.930628
[11/26 10:12:19     27s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2919.2M, EPOCH TIME: 1732633939.930713
[11/26 10:12:19     27s] ADSU 0.341 -> 0.356. site 152075.000 -> 145615.000. GS 8.640
[11/26 10:12:19     27s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.006, REAL:0.007, MEM:2919.2M, EPOCH TIME: 1732633939.934557
[11/26 10:12:19     27s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2899.2M, EPOCH TIME: 1732633939.936190
[11/26 10:12:19     27s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2899.2M, EPOCH TIME: 1732633939.936412
[11/26 10:12:19     27s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2899.2M, EPOCH TIME: 1732633939.936595
[11/26 10:12:19     27s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.001, REAL:0.000, MEM:2899.2M, EPOCH TIME: 1732633939.936625
[11/26 10:12:19     27s] Initial padding reaches pin density 0.477 for top
[11/26 10:12:19     27s] InitPadU 0.356 -> 0.538 for top
[11/26 10:12:19     27s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2899.2M, EPOCH TIME: 1732633939.945094
[11/26 10:12:19     27s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2899.2M, EPOCH TIME: 1732633939.945157
[11/26 10:12:19     27s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2899.2M, EPOCH TIME: 1732633939.945450
[11/26 10:12:19     27s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.001, MEM:2899.2M, EPOCH TIME: 1732633939.946579
[11/26 10:12:19     27s] === lastAutoLevel = 9 
[11/26 10:12:19     27s] Ignore, current top cell is dist_sort.
[11/26 10:12:19     27s] Unignore, current top cell is dist_sort.
[11/26 10:12:19     27s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2899.2M, EPOCH TIME: 1732633939.950948
[11/26 10:12:19     27s] no activity file in design. spp won't run.
[11/26 10:12:19     27s] [spp] 0
[11/26 10:12:19     27s] [adp] 0:1:1:3
[11/26 10:12:19     27s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.001, REAL:0.001, MEM:2899.2M, EPOCH TIME: 1732633939.952360
[11/26 10:12:19     27s] Ignore, current top cell is dist_sort.
[11/26 10:12:19     27s] Clock gating cells determined by native netlist tracing.
[11/26 10:12:19     27s] no activity file in design. spp won't run.
[11/26 10:12:19     27s] no activity file in design. spp won't run.
[11/26 10:12:19     27s] Unignore, current top cell is dist_sort.
[11/26 10:12:19     27s] OPERPROF: Starting NP-MAIN at level 1, MEM:2899.2M, EPOCH TIME: 1732633939.953420
[11/26 10:12:20     27s] OPERPROF:   Starting NP-Place at level 2, MEM:2916.4M, EPOCH TIME: 1732633940.970543
[11/26 10:12:21     27s] Iteration  1: Total net bbox = 1.461e+05 (1.13e+05 3.30e+04)
[11/26 10:12:21     27s]               Est.  stn bbox = 1.520e+05 (1.16e+05 3.56e+04)
[11/26 10:12:21     27s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2921.4M
[11/26 10:12:21     27s] Iteration  2: Total net bbox = 1.461e+05 (1.13e+05 3.30e+04)
[11/26 10:12:21     27s]               Est.  stn bbox = 1.520e+05 (1.16e+05 3.56e+04)
[11/26 10:12:21     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2921.4M
[11/26 10:12:21     27s] OPERPROF:     Starting InitSKP at level 3, MEM:2921.4M, EPOCH TIME: 1732633941.084461
[11/26 10:12:21     27s] Ignore, current top cell is dist_sort.
[11/26 10:12:21     27s] 
[11/26 10:12:21     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:12:21     27s] TLC MultiMap info (StdDelay):
[11/26 10:12:21     27s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:12:21     27s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:12:21     27s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:12:21     27s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:12:21     27s]  Setting StdDelay to: 4.2ps
[11/26 10:12:21     27s] 
[11/26 10:12:21     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:12:21     27s] 
[11/26 10:12:21     27s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:12:21     27s] 
[11/26 10:12:21     27s] TimeStamp Deleting Cell Server End ...
[11/26 10:12:21     27s] 
[11/26 10:12:21     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:12:21     27s] TLC MultiMap info (StdDelay):
[11/26 10:12:21     27s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:12:21     27s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:12:21     27s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:12:21     27s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:12:21     27s]  Setting StdDelay to: 4.2ps
[11/26 10:12:21     27s] 
[11/26 10:12:21     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:12:22     28s] 
[11/26 10:12:22     28s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:12:22     28s] 
[11/26 10:12:22     28s] TimeStamp Deleting Cell Server End ...
[11/26 10:12:22     28s] 
[11/26 10:12:22     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:12:22     28s] TLC MultiMap info (StdDelay):
[11/26 10:12:22     28s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:12:22     28s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:12:22     28s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:12:22     28s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:12:22     28s]  Setting StdDelay to: 4.2ps
[11/26 10:12:22     28s] 
[11/26 10:12:22     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:12:23     30s] Unignore, current top cell is dist_sort.
[11/26 10:12:23     30s] *** Finished SKP initialization (cpu=0:00:02.6, real=0:00:02.0)***
[11/26 10:12:23     30s] OPERPROF:     Finished InitSKP at level 3, CPU:2.579, REAL:2.596, MEM:3057.0M, EPOCH TIME: 1732633943.680039
[11/26 10:12:23     30s] SKP will use view:
[11/26 10:12:23     30s]   default_setup_view
[11/26 10:12:23     30s] exp_mt_sequential is set from setPlaceMode option to 1
[11/26 10:12:23     30s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/26 10:12:23     30s] place_exp_mt_interval set to default 32
[11/26 10:12:23     30s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/26 10:12:26     32s] Iteration  3: Total net bbox = 1.090e+05 (8.15e+04 2.75e+04)
[11/26 10:12:26     32s]               Est.  stn bbox = 1.155e+05 (8.47e+04 3.08e+04)
[11/26 10:12:26     32s]               cpu = 0:00:05.2 real = 0:00:05.0 mem = 3104.0M
[11/26 10:12:31     37s] Iteration  4: Total net bbox = 9.951e+04 (6.95e+04 3.00e+04)
[11/26 10:12:31     37s]               Est.  stn bbox = 1.072e+05 (7.29e+04 3.43e+04)
[11/26 10:12:31     37s]               cpu = 0:00:05.1 real = 0:00:05.0 mem = 3123.0M
[11/26 10:12:31     37s] Iteration  5: Total net bbox = 9.951e+04 (6.95e+04 3.00e+04)
[11/26 10:12:31     37s]               Est.  stn bbox = 1.072e+05 (7.29e+04 3.43e+04)
[11/26 10:12:31     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3123.0M
[11/26 10:12:31     37s] OPERPROF:   Finished NP-Place at level 2, CPU:10.426, REAL:10.612, MEM:3123.0M, EPOCH TIME: 1732633951.582507
[11/26 10:12:31     37s] OPERPROF: Finished NP-MAIN at level 1, CPU:10.449, REAL:11.635, MEM:3123.0M, EPOCH TIME: 1732633951.588882
[11/26 10:12:31     37s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3123.0M, EPOCH TIME: 1732633951.591298
[11/26 10:12:31     37s] Ignore, current top cell is dist_sort.
[11/26 10:12:31     37s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:12:31     37s] Unignore, current top cell is dist_sort.
[11/26 10:12:31     37s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.002, REAL:0.001, MEM:3123.0M, EPOCH TIME: 1732633951.592507
[11/26 10:12:31     37s] OPERPROF: Starting NP-MAIN at level 1, MEM:3123.0M, EPOCH TIME: 1732633951.592869
[11/26 10:12:31     37s] OPERPROF:   Starting NP-Place at level 2, MEM:3123.0M, EPOCH TIME: 1732633951.609163
[11/26 10:12:34     41s] Iteration  6: Total net bbox = 1.241e+05 (8.43e+04 3.99e+04)
[11/26 10:12:34     41s]               Est.  stn bbox = 1.333e+05 (8.85e+04 4.49e+04)
[11/26 10:12:34     41s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 3109.0M
[11/26 10:12:34     41s] OPERPROF:   Finished NP-Place at level 2, CPU:3.127, REAL:3.191, MEM:3109.0M, EPOCH TIME: 1732633954.799908
[11/26 10:12:34     41s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.150, REAL:3.214, MEM:3109.0M, EPOCH TIME: 1732633954.806749
[11/26 10:12:34     41s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3109.0M, EPOCH TIME: 1732633954.807285
[11/26 10:12:34     41s] Ignore, current top cell is dist_sort.
[11/26 10:12:34     41s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:12:34     41s] Unignore, current top cell is dist_sort.
[11/26 10:12:34     41s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3109.0M, EPOCH TIME: 1732633954.808147
[11/26 10:12:34     41s] Ignore, current top cell is dist_sort.
[11/26 10:12:34     41s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3109.0M, EPOCH TIME: 1732633954.808316
[11/26 10:12:34     41s] Starting Early Global Route rough congestion estimation: mem = 3109.0M
[11/26 10:12:34     41s] (I)      Initializing eGR engine (rough)
[11/26 10:12:34     41s] Set min layer with default ( 2 )
[11/26 10:12:34     41s] Set max layer with parameter ( 3 )
[11/26 10:12:34     41s] (I)      clean place blk overflow:
[11/26 10:12:34     41s] (I)      H : enabled 0.60 0
[11/26 10:12:34     41s] (I)      V : enabled 0.60 0
[11/26 10:12:34     41s] (I)      Initializing eGR engine (rough)
[11/26 10:12:34     41s] Set min layer with default ( 2 )
[11/26 10:12:34     41s] Set max layer with parameter ( 3 )
[11/26 10:12:34     41s] (I)      clean place blk overflow:
[11/26 10:12:34     41s] (I)      H : enabled 0.60 0
[11/26 10:12:34     41s] (I)      V : enabled 0.60 0
[11/26 10:12:34     41s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 10:12:34     41s] (I)      Running eGR Rough flow
[11/26 10:12:34     41s] (I)      # wire layers (front) : 11
[11/26 10:12:34     41s] (I)      # wire layers (back)  : 0
[11/26 10:12:34     41s] (I)      min wire layer : 1
[11/26 10:12:34     41s] (I)      max wire layer : 10
[11/26 10:12:34     41s] (I)      # cut layers (front) : 10
[11/26 10:12:34     41s] (I)      # cut layers (back)  : 0
[11/26 10:12:34     41s] (I)      min cut layer : 1
[11/26 10:12:34     41s] (I)      max cut layer : 9
[11/26 10:12:34     41s] (I)      ================================ Layers ================================
[11/26 10:12:34     41s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:34     41s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:12:34     41s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:34     41s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:12:34     41s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:12:34     41s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:34     41s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:12:34     41s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:34     41s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:12:34     41s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:34     41s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:12:34     41s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:12:34     41s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:12:34     41s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:12:34     41s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:12:34     41s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:12:34     41s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:12:34     41s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:12:34     41s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:12:34     41s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:12:34     41s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:12:34     41s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:12:34     41s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:12:34     41s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:12:34     41s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:34     41s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:12:34     41s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:12:34     41s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:12:34     41s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:12:34     41s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:34     41s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 10:12:34     41s] (I)      == Non-default Options ==
[11/26 10:12:34     41s] (I)      Print mode                                         : 2
[11/26 10:12:34     41s] (I)      Stop if highly congested                           : false
[11/26 10:12:34     41s] (I)      Local connection modeling                          : true
[11/26 10:12:34     41s] (I)      Maximum routing layer                              : 3
[11/26 10:12:34     41s] (I)      Top routing layer                                  : 3
[11/26 10:12:34     41s] (I)      Assign partition pins                              : false
[11/26 10:12:34     41s] (I)      Support large GCell                                : true
[11/26 10:12:34     41s] (I)      Number of threads                                  : 1
[11/26 10:12:34     41s] (I)      Number of rows per GCell                           : 11
[11/26 10:12:34     41s] (I)      Max num rows per GCell                             : 32
[11/26 10:12:34     41s] (I)      Route tie net to shape                             : auto
[11/26 10:12:34     41s] (I)      Method to set GCell size                           : row
[11/26 10:12:34     41s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:12:34     41s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:12:34     41s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:34     41s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:34     41s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:34     41s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:34     41s] (I)      ============== Pin Summary ==============
[11/26 10:12:34     41s] (I)      +-------+--------+---------+------------+
[11/26 10:12:34     41s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:12:34     41s] (I)      +-------+--------+---------+------------+
[11/26 10:12:34     41s] (I)      |     1 |  17936 |   69.78 |        Pin |
[11/26 10:12:34     41s] (I)      |     2 |   7766 |   30.22 |        Pin |
[11/26 10:12:34     41s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:12:34     41s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:12:34     41s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:12:34     41s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:12:34     41s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:12:34     41s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:12:34     41s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:12:34     41s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:12:34     41s] (I)      +-------+--------+---------+------------+
[11/26 10:12:34     41s] (I)      Custom ignore net properties:
[11/26 10:12:34     41s] (I)      1 : NotLegal
[11/26 10:12:34     41s] (I)      Default ignore net properties:
[11/26 10:12:34     41s] (I)      1 : Special
[11/26 10:12:34     41s] (I)      2 : Analog
[11/26 10:12:34     41s] (I)      3 : Fixed
[11/26 10:12:34     41s] (I)      4 : Skipped
[11/26 10:12:34     41s] (I)      5 : MixedSignal
[11/26 10:12:34     41s] (I)      Prerouted net properties:
[11/26 10:12:34     41s] (I)      1 : NotLegal
[11/26 10:12:34     41s] (I)      2 : Special
[11/26 10:12:34     41s] (I)      3 : Analog
[11/26 10:12:34     41s] (I)      4 : Fixed
[11/26 10:12:34     41s] (I)      5 : Skipped
[11/26 10:12:34     41s] (I)      6 : MixedSignal
[11/26 10:12:34     41s] (I)      Early global route reroute all routable nets
[11/26 10:12:34     41s] (I)      Use row-based GCell size
[11/26 10:12:34     41s] (I)      Use row-based GCell align
[11/26 10:12:34     41s] (I)      layer 0 area = 170496
[11/26 10:12:34     41s] (I)      layer 1 area = 170496
[11/26 10:12:34     41s] (I)      layer 2 area = 170496
[11/26 10:12:34     41s] (I)      GCell unit size   : 4320
[11/26 10:12:34     41s] (I)      GCell multiplier  : 11
[11/26 10:12:34     41s] (I)      GCell row height  : 4320
[11/26 10:12:34     41s] (I)      Actual row height : 4320
[11/26 10:12:34     41s] (I)      GCell align ref   : 20160 20160
[11/26 10:12:34     41s] (I)      Track table information for default rule: 
[11/26 10:12:34     41s] (I)      M1 has single uniform track structure
[11/26 10:12:34     41s] (I)      M2 has non-uniform track structure
[11/26 10:12:34     41s] (I)      M3 has single uniform track structure
[11/26 10:12:34     41s] (I)      M4 has single uniform track structure
[11/26 10:12:34     41s] (I)      M5 has single uniform track structure
[11/26 10:12:34     41s] (I)      M6 has single uniform track structure
[11/26 10:12:34     41s] (I)      M7 has single uniform track structure
[11/26 10:12:34     41s] (I)      M8 has single uniform track structure
[11/26 10:12:34     41s] (I)      M9 has single uniform track structure
[11/26 10:12:34     41s] (I)      Pad has single uniform track structure
[11/26 10:12:34     41s] (I)      ============== Default via ===============
[11/26 10:12:34     41s] (I)      +---+------------------+-----------------+
[11/26 10:12:34     41s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:12:34     41s] (I)      +---+------------------+-----------------+
[11/26 10:12:34     41s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:12:34     41s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:12:34     41s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:12:34     41s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:12:34     41s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:12:34     41s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:12:34     41s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:12:34     41s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:12:34     41s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:12:34     41s] (I)      +---+------------------+-----------------+
[11/26 10:12:34     41s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:12:34     41s] (I)      Read 540 PG shapes
[11/26 10:12:34     41s] (I)      Read 0 clock shapes
[11/26 10:12:34     41s] (I)      Read 0 other shapes
[11/26 10:12:34     41s] (I)      #Routing Blockages  : 0
[11/26 10:12:34     41s] (I)      #Bump Blockages     : 0
[11/26 10:12:34     41s] (I)      #Instance Blockages : 7808
[11/26 10:12:34     41s] (I)      #PG Blockages       : 540
[11/26 10:12:34     41s] (I)      #Halo Blockages     : 0
[11/26 10:12:34     41s] (I)      #Boundary Blockages : 0
[11/26 10:12:34     41s] (I)      #Clock Blockages    : 0
[11/26 10:12:34     41s] (I)      #Other Blockages    : 0
[11/26 10:12:34     41s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:12:34     41s] (I)      #prerouted nets         : 0
[11/26 10:12:34     41s] (I)      #prerouted special nets : 0
[11/26 10:12:34     41s] (I)      #prerouted wires        : 0
[11/26 10:12:34     41s] (I)      Read 9960 nets ( ignored 0 )
[11/26 10:12:34     41s] (I)        Front-side 9960 ( ignored 0 )
[11/26 10:12:34     41s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:12:34     41s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:12:34     41s] (I)      dcls route internal nets
[11/26 10:12:34     41s] (I)      dcls route interface nets
[11/26 10:12:34     41s] (I)      dcls route common nets
[11/26 10:12:34     41s] (I)      dcls route top nets
[11/26 10:12:34     41s] (I)      Reading macro buffers
[11/26 10:12:34     41s] (I)      Number of macro buffers: 0
[11/26 10:12:34     41s] (I)      early_global_route_priority property id does not exist.
[11/26 10:12:34     41s] (I)      Read Num Blocks=8348  Num Prerouted Wires=0  Num CS=0
[11/26 10:12:34     41s] (I)      Layer 1 (H) : #blockages 8348 : #preroutes 0
[11/26 10:12:34     41s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:12:34     41s] (I)      Number of ignored nets                =      0
[11/26 10:12:34     41s] (I)      Number of connected nets              =      0
[11/26 10:12:34     41s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:12:34     41s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:12:34     41s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:12:34     41s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:12:34     41s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:12:34     41s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:12:34     41s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:12:34     41s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 10:12:34     41s] (I)      Ndr track 0 does not exist
[11/26 10:12:34     41s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:12:34     41s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:12:34     41s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:12:34     41s] (I)      Site width          :   864  (dbu)
[11/26 10:12:34     41s] (I)      Row height          :  4320  (dbu)
[11/26 10:12:34     41s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:12:34     41s] (I)      GCell width         : 47520  (dbu)
[11/26 10:12:34     41s] (I)      GCell height        : 47520  (dbu)
[11/26 10:12:34     41s] (I)      Grid                :    17    17     3
[11/26 10:12:34     41s] (I)      Layer numbers       :     1     2     3
[11/26 10:12:34     41s] (I)      Layer name         :    M1    M2    M3
[11/26 10:12:34     41s] (I)      Vertical capacity   :     0     0 47520
[11/26 10:12:34     41s] (I)      Horizontal capacity :     0 47520     0
[11/26 10:12:34     41s] (I)      Default wire width  :   288   288   288
[11/26 10:12:34     41s] (I)      Default wire space  :   288   288   288
[11/26 10:12:34     41s] (I)      Default wire pitch  :   576   576   576
[11/26 10:12:34     41s] (I)      Default pitch size  :   576   576   576
[11/26 10:12:34     41s] (I)      First track coord   :   576  2880   576
[11/26 10:12:34     41s] (I)      Num tracks per GCell: 82.50 82.50 82.50
[11/26 10:12:34     41s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:12:34     41s] (I)      --------------------------------------------------------
[11/26 10:12:34     41s] 
[11/26 10:12:34     41s] (I)      ============ Routing rule table ============
[11/26 10:12:34     41s] (I)      Rule id: 0  Rule name: (Default)  Nets: 9960
[11/26 10:12:34     41s] (I)      ========================================
[11/26 10:12:34     41s] (I)      
[11/26 10:12:34     41s] (I)      ==== NDR : (Default) ====
[11/26 10:12:34     41s] (I)      +--------------+--------+
[11/26 10:12:34     41s] (I)      |           ID |      0 |
[11/26 10:12:34     41s] (I)      |      Default |    yes |
[11/26 10:12:34     41s] (I)      |  Clk Special |     no |
[11/26 10:12:34     41s] (I)      | Hard spacing |     no |
[11/26 10:12:34     41s] (I)      |    NDR track | (none) |
[11/26 10:12:34     41s] (I)      |      NDR via | (none) |
[11/26 10:12:34     41s] (I)      |  Extra space |      0 |
[11/26 10:12:34     41s] (I)      |      Shields |      0 |
[11/26 10:12:34     41s] (I)      |   Demand (H) |      1 |
[11/26 10:12:34     41s] (I)      |   Demand (V) |      1 |
[11/26 10:12:34     41s] (I)      |        #Nets |   9960 |
[11/26 10:12:34     41s] (I)      +--------------+--------+
[11/26 10:12:34     41s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:34     41s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:12:34     41s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:34     41s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:12:34     41s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:12:34     41s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:34     41s] (I)      =============== Blocked Tracks ===============
[11/26 10:12:34     41s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:34     41s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:12:34     41s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:34     41s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:12:34     41s] (I)      |     2 |   21964 |     5942 |        27.05% |
[11/26 10:12:34     41s] (I)      |     3 |   23596 |        0 |         0.00% |
[11/26 10:12:34     41s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:34     41s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3.01 MB )
[11/26 10:12:34     41s] (I)      Reset routing kernel
[11/26 10:12:34     41s] (I)      numLocalWires=18248  numGlobalNetBranches=3593  numLocalNetBranches=5538
[11/26 10:12:34     41s] (I)      totalPins=26288  totalGlobalPin=12492 (47.52%)
[11/26 10:12:34     41s] (I)      total 2D Cap : 41711 = (18115 H, 23596 V)
[11/26 10:12:34     41s] (I)      total 2D Demand : 1427 = (1427 H, 0 V)
[11/26 10:12:34     41s] (I)      init route region map
[11/26 10:12:34     41s] (I)      #blocked GCells = 0
[11/26 10:12:34     41s] (I)      #regions = 1
[11/26 10:12:34     41s] (I)      init safety region map
[11/26 10:12:34     41s] (I)      #blocked GCells = 0
[11/26 10:12:34     41s] (I)      #regions = 1
[11/26 10:12:34     41s] (I)      
[11/26 10:12:34     41s] (I)      ============  Phase 1a Route ============
[11/26 10:12:34     41s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:12:34     41s] (I)      Usage: 10323 = (6903 H, 3420 V) = (38.11% H, 14.49% V) = (8.201e+04um H, 4.063e+04um V)
[11/26 10:12:34     41s] (I)      
[11/26 10:12:34     41s] (I)      ============  Phase 1b Route ============
[11/26 10:12:34     41s] (I)      Usage: 10348 = (6903 H, 3445 V) = (38.11% H, 14.60% V) = (8.201e+04um H, 4.093e+04um V)
[11/26 10:12:34     41s] (I)      eGR overflow: 100.98% H + 0.00% V
[11/26 10:12:34     41s] 
[11/26 10:12:34     41s] (I)      Updating congestion map
[11/26 10:12:34     41s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 10:12:34     41s] (I)      Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 3.01 MB )
[11/26 10:12:34     41s] Finished Early Global Route rough congestion estimation: mem = 3100.2M
[11/26 10:12:34     41s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.058, REAL:0.074, MEM:3100.2M, EPOCH TIME: 1732633954.882278
[11/26 10:12:34     41s] earlyGlobalRoute rough estimation gcell size 11 row height
[11/26 10:12:34     41s] Unignore, current top cell is dist_sort.
[11/26 10:12:34     41s] OPERPROF: Starting CDPad at level 1, MEM:3100.2M, EPOCH TIME: 1732633954.882747
[11/26 10:12:34     41s] CDPadU 0.538 -> 0.674. R=0.356, N=7443, GS=11.880
[11/26 10:12:34     41s] OPERPROF: Finished CDPad at level 1, CPU:0.017, REAL:0.018, MEM:3100.2M, EPOCH TIME: 1732633954.900309
[11/26 10:12:34     41s] OPERPROF: Starting NP-MAIN at level 1, MEM:3100.2M, EPOCH TIME: 1732633954.900800
[11/26 10:12:34     41s] OPERPROF:   Starting NP-Place at level 2, MEM:3100.2M, EPOCH TIME: 1732633954.920416
[11/26 10:12:34     41s] AB param 99.9% (7436/7443).
[11/26 10:12:34     41s] OPERPROF:   Finished NP-Place at level 2, CPU:0.043, REAL:0.043, MEM:3111.7M, EPOCH TIME: 1732633954.963721
[11/26 10:12:34     41s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.069, REAL:0.070, MEM:3111.7M, EPOCH TIME: 1732633954.970805
[11/26 10:12:34     41s] Global placement CDP is working on the full area.
[11/26 10:12:34     41s] OPERPROF: Starting NP-MAIN at level 1, MEM:3111.7M, EPOCH TIME: 1732633954.971230
[11/26 10:12:34     41s] OPERPROF:   Starting NP-Place at level 2, MEM:3111.7M, EPOCH TIME: 1732633954.989193
[11/26 10:12:38     44s] OPERPROF:   Finished NP-Place at level 2, CPU:3.559, REAL:3.631, MEM:3109.7M, EPOCH TIME: 1732633958.620597
[11/26 10:12:38     44s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.584, REAL:3.656, MEM:3109.7M, EPOCH TIME: 1732633958.627508
[11/26 10:12:38     44s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3109.7M, EPOCH TIME: 1732633958.627989
[11/26 10:12:38     44s] Ignore, current top cell is dist_sort.
[11/26 10:12:38     44s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:12:38     44s] Unignore, current top cell is dist_sort.
[11/26 10:12:38     44s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3109.7M, EPOCH TIME: 1732633958.628926
[11/26 10:12:38     44s] Ignore, current top cell is dist_sort.
[11/26 10:12:38     44s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3109.7M, EPOCH TIME: 1732633958.629068
[11/26 10:12:38     44s] Starting Early Global Route rough congestion estimation: mem = 3109.7M
[11/26 10:12:38     44s] (I)      Initializing eGR engine (rough)
[11/26 10:12:38     44s] Set min layer with default ( 2 )
[11/26 10:12:38     44s] Set max layer with parameter ( 3 )
[11/26 10:12:38     44s] (I)      clean place blk overflow:
[11/26 10:12:38     44s] (I)      H : enabled 0.60 0
[11/26 10:12:38     44s] (I)      V : enabled 0.60 0
[11/26 10:12:38     44s] (I)      Initializing eGR engine (rough)
[11/26 10:12:38     44s] Set min layer with default ( 2 )
[11/26 10:12:38     44s] Set max layer with parameter ( 3 )
[11/26 10:12:38     44s] (I)      clean place blk overflow:
[11/26 10:12:38     44s] (I)      H : enabled 0.60 0
[11/26 10:12:38     44s] (I)      V : enabled 0.60 0
[11/26 10:12:38     44s] (I)      Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 10:12:38     44s] (I)      Running eGR Rough flow
[11/26 10:12:38     44s] (I)      # wire layers (front) : 11
[11/26 10:12:38     44s] (I)      # wire layers (back)  : 0
[11/26 10:12:38     44s] (I)      min wire layer : 1
[11/26 10:12:38     44s] (I)      max wire layer : 10
[11/26 10:12:38     44s] (I)      # cut layers (front) : 10
[11/26 10:12:38     44s] (I)      # cut layers (back)  : 0
[11/26 10:12:38     44s] (I)      min cut layer : 1
[11/26 10:12:38     44s] (I)      max cut layer : 9
[11/26 10:12:38     44s] (I)      ================================ Layers ================================
[11/26 10:12:38     44s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:38     44s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:12:38     44s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:38     44s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:12:38     44s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:12:38     44s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:38     44s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:12:38     44s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:38     44s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:12:38     44s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:38     44s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:12:38     44s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:12:38     44s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:12:38     44s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:12:38     44s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:12:38     44s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:12:38     44s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:12:38     44s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:12:38     44s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:12:38     44s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:12:38     44s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:12:38     44s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:12:38     44s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:12:38     44s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:12:38     44s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:38     44s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:12:38     44s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:12:38     44s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:12:38     44s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:12:38     44s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:38     44s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 10:12:38     44s] (I)      == Non-default Options ==
[11/26 10:12:38     44s] (I)      Print mode                                         : 2
[11/26 10:12:38     44s] (I)      Stop if highly congested                           : false
[11/26 10:12:38     44s] (I)      Local connection modeling                          : true
[11/26 10:12:38     44s] (I)      Maximum routing layer                              : 3
[11/26 10:12:38     44s] (I)      Top routing layer                                  : 3
[11/26 10:12:38     44s] (I)      Assign partition pins                              : false
[11/26 10:12:38     44s] (I)      Support large GCell                                : true
[11/26 10:12:38     44s] (I)      Number of threads                                  : 1
[11/26 10:12:38     44s] (I)      Number of rows per GCell                           : 11
[11/26 10:12:38     44s] (I)      Max num rows per GCell                             : 32
[11/26 10:12:38     44s] (I)      Route tie net to shape                             : auto
[11/26 10:12:38     44s] (I)      Method to set GCell size                           : row
[11/26 10:12:38     44s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:12:38     44s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:12:38     44s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:38     44s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:38     44s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:38     44s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:38     44s] (I)      ============== Pin Summary ==============
[11/26 10:12:38     44s] (I)      +-------+--------+---------+------------+
[11/26 10:12:38     44s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:12:38     44s] (I)      +-------+--------+---------+------------+
[11/26 10:12:38     44s] (I)      |     1 |  17936 |   69.78 |        Pin |
[11/26 10:12:38     44s] (I)      |     2 |   7766 |   30.22 |        Pin |
[11/26 10:12:38     44s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:12:38     44s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:12:38     44s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:12:38     44s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:12:38     44s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:12:38     44s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:12:38     44s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:12:38     44s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:12:38     44s] (I)      +-------+--------+---------+------------+
[11/26 10:12:38     44s] (I)      Custom ignore net properties:
[11/26 10:12:38     44s] (I)      1 : NotLegal
[11/26 10:12:38     44s] (I)      Default ignore net properties:
[11/26 10:12:38     44s] (I)      1 : Special
[11/26 10:12:38     44s] (I)      2 : Analog
[11/26 10:12:38     44s] (I)      3 : Fixed
[11/26 10:12:38     44s] (I)      4 : Skipped
[11/26 10:12:38     44s] (I)      5 : MixedSignal
[11/26 10:12:38     44s] (I)      Prerouted net properties:
[11/26 10:12:38     44s] (I)      1 : NotLegal
[11/26 10:12:38     44s] (I)      2 : Special
[11/26 10:12:38     44s] (I)      3 : Analog
[11/26 10:12:38     44s] (I)      4 : Fixed
[11/26 10:12:38     44s] (I)      5 : Skipped
[11/26 10:12:38     44s] (I)      6 : MixedSignal
[11/26 10:12:38     44s] (I)      Early global route reroute all routable nets
[11/26 10:12:38     44s] (I)      Use row-based GCell size
[11/26 10:12:38     44s] (I)      Use row-based GCell align
[11/26 10:12:38     44s] (I)      layer 0 area = 170496
[11/26 10:12:38     44s] (I)      layer 1 area = 170496
[11/26 10:12:38     44s] (I)      layer 2 area = 170496
[11/26 10:12:38     44s] (I)      GCell unit size   : 4320
[11/26 10:12:38     44s] (I)      GCell multiplier  : 11
[11/26 10:12:38     44s] (I)      GCell row height  : 4320
[11/26 10:12:38     44s] (I)      Actual row height : 4320
[11/26 10:12:38     44s] (I)      GCell align ref   : 20160 20160
[11/26 10:12:38     44s] (I)      Track table information for default rule: 
[11/26 10:12:38     44s] (I)      M1 has single uniform track structure
[11/26 10:12:38     44s] (I)      M2 has non-uniform track structure
[11/26 10:12:38     44s] (I)      M3 has single uniform track structure
[11/26 10:12:38     44s] (I)      M4 has single uniform track structure
[11/26 10:12:38     44s] (I)      M5 has single uniform track structure
[11/26 10:12:38     44s] (I)      M6 has single uniform track structure
[11/26 10:12:38     44s] (I)      M7 has single uniform track structure
[11/26 10:12:38     44s] (I)      M8 has single uniform track structure
[11/26 10:12:38     44s] (I)      M9 has single uniform track structure
[11/26 10:12:38     44s] (I)      Pad has single uniform track structure
[11/26 10:12:38     44s] (I)      ============== Default via ===============
[11/26 10:12:38     44s] (I)      +---+------------------+-----------------+
[11/26 10:12:38     44s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:12:38     44s] (I)      +---+------------------+-----------------+
[11/26 10:12:38     44s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:12:38     44s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:12:38     44s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:12:38     44s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:12:38     44s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:12:38     44s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:12:38     44s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:12:38     44s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:12:38     44s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:12:38     44s] (I)      +---+------------------+-----------------+
[11/26 10:12:38     44s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:12:38     44s] (I)      Read 540 PG shapes
[11/26 10:12:38     44s] (I)      Read 0 clock shapes
[11/26 10:12:38     44s] (I)      Read 0 other shapes
[11/26 10:12:38     44s] (I)      #Routing Blockages  : 0
[11/26 10:12:38     44s] (I)      #Bump Blockages     : 0
[11/26 10:12:38     44s] (I)      #Instance Blockages : 7808
[11/26 10:12:38     44s] (I)      #PG Blockages       : 540
[11/26 10:12:38     44s] (I)      #Halo Blockages     : 0
[11/26 10:12:38     44s] (I)      #Boundary Blockages : 0
[11/26 10:12:38     44s] (I)      #Clock Blockages    : 0
[11/26 10:12:38     44s] (I)      #Other Blockages    : 0
[11/26 10:12:38     44s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:12:38     44s] (I)      #prerouted nets         : 0
[11/26 10:12:38     44s] (I)      #prerouted special nets : 0
[11/26 10:12:38     44s] (I)      #prerouted wires        : 0
[11/26 10:12:38     44s] (I)      Read 9960 nets ( ignored 0 )
[11/26 10:12:38     44s] (I)        Front-side 9960 ( ignored 0 )
[11/26 10:12:38     44s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:12:38     44s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:12:38     44s] (I)      dcls route internal nets
[11/26 10:12:38     44s] (I)      dcls route interface nets
[11/26 10:12:38     44s] (I)      dcls route common nets
[11/26 10:12:38     44s] (I)      dcls route top nets
[11/26 10:12:38     44s] (I)      Reading macro buffers
[11/26 10:12:38     44s] (I)      Number of macro buffers: 0
[11/26 10:12:38     44s] (I)      early_global_route_priority property id does not exist.
[11/26 10:12:38     44s] (I)      Read Num Blocks=8348  Num Prerouted Wires=0  Num CS=0
[11/26 10:12:38     44s] (I)      Layer 1 (H) : #blockages 8348 : #preroutes 0
[11/26 10:12:38     44s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:12:38     44s] (I)      Number of ignored nets                =      0
[11/26 10:12:38     44s] (I)      Number of connected nets              =      0
[11/26 10:12:38     44s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:12:38     44s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:12:38     44s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:12:38     44s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:12:38     44s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:12:38     44s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:12:38     44s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:12:38     44s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 10:12:38     44s] (I)      Ndr track 0 does not exist
[11/26 10:12:38     44s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:12:38     44s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:12:38     44s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:12:38     44s] (I)      Site width          :   864  (dbu)
[11/26 10:12:38     44s] (I)      Row height          :  4320  (dbu)
[11/26 10:12:38     44s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:12:38     44s] (I)      GCell width         : 47520  (dbu)
[11/26 10:12:38     44s] (I)      GCell height        : 47520  (dbu)
[11/26 10:12:38     44s] (I)      Grid                :    17    17     3
[11/26 10:12:38     44s] (I)      Layer numbers       :     1     2     3
[11/26 10:12:38     44s] (I)      Layer name         :    M1    M2    M3
[11/26 10:12:38     44s] (I)      Vertical capacity   :     0     0 47520
[11/26 10:12:38     44s] (I)      Horizontal capacity :     0 47520     0
[11/26 10:12:38     44s] (I)      Default wire width  :   288   288   288
[11/26 10:12:38     44s] (I)      Default wire space  :   288   288   288
[11/26 10:12:38     44s] (I)      Default wire pitch  :   576   576   576
[11/26 10:12:38     44s] (I)      Default pitch size  :   576   576   576
[11/26 10:12:38     44s] (I)      First track coord   :   576  2880   576
[11/26 10:12:38     44s] (I)      Num tracks per GCell: 82.50 82.50 82.50
[11/26 10:12:38     44s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:12:38     44s] (I)      --------------------------------------------------------
[11/26 10:12:38     44s] 
[11/26 10:12:38     44s] (I)      ============ Routing rule table ============
[11/26 10:12:38     44s] (I)      Rule id: 0  Rule name: (Default)  Nets: 9960
[11/26 10:12:38     44s] (I)      ========================================
[11/26 10:12:38     44s] (I)      
[11/26 10:12:38     44s] (I)      ==== NDR : (Default) ====
[11/26 10:12:38     44s] (I)      +--------------+--------+
[11/26 10:12:38     44s] (I)      |           ID |      0 |
[11/26 10:12:38     44s] (I)      |      Default |    yes |
[11/26 10:12:38     44s] (I)      |  Clk Special |     no |
[11/26 10:12:38     44s] (I)      | Hard spacing |     no |
[11/26 10:12:38     44s] (I)      |    NDR track | (none) |
[11/26 10:12:38     44s] (I)      |      NDR via | (none) |
[11/26 10:12:38     44s] (I)      |  Extra space |      0 |
[11/26 10:12:38     44s] (I)      |      Shields |      0 |
[11/26 10:12:38     44s] (I)      |   Demand (H) |      1 |
[11/26 10:12:38     44s] (I)      |   Demand (V) |      1 |
[11/26 10:12:38     44s] (I)      |        #Nets |   9960 |
[11/26 10:12:38     44s] (I)      +--------------+--------+
[11/26 10:12:38     44s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:38     44s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:12:38     44s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:38     44s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:12:38     44s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:12:38     44s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:38     44s] (I)      =============== Blocked Tracks ===============
[11/26 10:12:38     44s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:38     44s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:12:38     44s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:38     44s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:12:38     44s] (I)      |     2 |   21964 |     7560 |        34.42% |
[11/26 10:12:38     44s] (I)      |     3 |   23596 |        0 |         0.00% |
[11/26 10:12:38     44s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:38     44s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3.01 MB )
[11/26 10:12:38     44s] (I)      Reset routing kernel
[11/26 10:12:38     44s] (I)      numLocalWires=17363  numGlobalNetBranches=3331  numLocalNetBranches=5360
[11/26 10:12:38     44s] (I)      totalPins=26288  totalGlobalPin=13147 (50.01%)
[11/26 10:12:38     44s] (I)      total 2D Cap : 41294 = (17698 H, 23596 V)
[11/26 10:12:38     44s] (I)      total 2D Demand : 1385 = (1385 H, 0 V)
[11/26 10:12:38     44s] (I)      init route region map
[11/26 10:12:38     44s] (I)      #blocked GCells = 0
[11/26 10:12:38     44s] (I)      #regions = 1
[11/26 10:12:38     44s] (I)      init safety region map
[11/26 10:12:38     44s] (I)      #blocked GCells = 0
[11/26 10:12:38     44s] (I)      #regions = 1
[11/26 10:12:38     44s] (I)      
[11/26 10:12:38     44s] (I)      ============  Phase 1a Route ============
[11/26 10:12:38     44s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:12:38     44s] (I)      Usage: 12694 = (8175 H, 4519 V) = (46.19% H, 19.15% V) = (9.712e+04um H, 5.369e+04um V)
[11/26 10:12:38     44s] (I)      
[11/26 10:12:38     44s] (I)      ============  Phase 1b Route ============
[11/26 10:12:38     44s] (I)      Usage: 12725 = (8176 H, 4549 V) = (46.20% H, 19.28% V) = (9.713e+04um H, 5.404e+04um V)
[11/26 10:12:38     44s] (I)      eGR overflow: 34.46% H + 0.00% V
[11/26 10:12:38     44s] 
[11/26 10:12:38     44s] (I)      Updating congestion map
[11/26 10:12:38     44s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 10:12:38     44s] (I)      Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.07 sec, Curr Mem: 3.01 MB )
[11/26 10:12:38     44s] Finished Early Global Route rough congestion estimation: mem = 3100.9M
[11/26 10:12:38     44s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.057, REAL:0.072, MEM:3100.9M, EPOCH TIME: 1732633958.701430
[11/26 10:12:38     44s] earlyGlobalRoute rough estimation gcell size 11 row height
[11/26 10:12:38     44s] Unignore, current top cell is dist_sort.
[11/26 10:12:38     44s] OPERPROF: Starting CDPad at level 1, MEM:3100.9M, EPOCH TIME: 1732633958.701804
[11/26 10:12:38     44s] CDPadU 0.674 -> 0.725. R=0.356, N=7443, GS=11.880
[11/26 10:12:38     44s] OPERPROF: Finished CDPad at level 1, CPU:0.017, REAL:0.018, MEM:3100.9M, EPOCH TIME: 1732633958.719397
[11/26 10:12:38     44s] OPERPROF: Starting NP-MAIN at level 1, MEM:3100.9M, EPOCH TIME: 1732633958.719888
[11/26 10:12:38     44s] OPERPROF:   Starting NP-Place at level 2, MEM:3100.9M, EPOCH TIME: 1732633958.739436
[11/26 10:12:38     44s] AB param 99.8% (7429/7443).
[11/26 10:12:38     44s] OPERPROF:   Finished NP-Place at level 2, CPU:0.043, REAL:0.044, MEM:3111.0M, EPOCH TIME: 1732633958.782947
[11/26 10:12:38     44s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.069, REAL:0.070, MEM:3111.0M, EPOCH TIME: 1732633958.789796
[11/26 10:12:38     44s] Global placement CDP is working on the full area.
[11/26 10:12:38     44s] OPERPROF: Starting NP-MAIN at level 1, MEM:3111.0M, EPOCH TIME: 1732633958.790211
[11/26 10:12:38     44s] OPERPROF:   Starting NP-Place at level 2, MEM:3111.0M, EPOCH TIME: 1732633958.806537
[11/26 10:12:42     48s] OPERPROF:   Finished NP-Place at level 2, CPU:3.736, REAL:3.782, MEM:3111.0M, EPOCH TIME: 1732633962.589013
[11/26 10:12:42     48s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.760, REAL:3.806, MEM:3111.0M, EPOCH TIME: 1732633962.596199
[11/26 10:12:42     48s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3111.0M, EPOCH TIME: 1732633962.596718
[11/26 10:12:42     48s] Ignore, current top cell is dist_sort.
[11/26 10:12:42     48s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:12:42     48s] Unignore, current top cell is dist_sort.
[11/26 10:12:42     48s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3111.0M, EPOCH TIME: 1732633962.597672
[11/26 10:12:42     48s] Ignore, current top cell is dist_sort.
[11/26 10:12:42     48s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3111.0M, EPOCH TIME: 1732633962.597823
[11/26 10:12:42     48s] Starting Early Global Route rough congestion estimation: mem = 3111.0M
[11/26 10:12:42     48s] (I)      Initializing eGR engine (rough)
[11/26 10:12:42     48s] Set min layer with default ( 2 )
[11/26 10:12:42     48s] Set max layer with parameter ( 3 )
[11/26 10:12:42     48s] (I)      clean place blk overflow:
[11/26 10:12:42     48s] (I)      H : enabled 0.60 0
[11/26 10:12:42     48s] (I)      V : enabled 0.60 0
[11/26 10:12:42     48s] (I)      Initializing eGR engine (rough)
[11/26 10:12:42     48s] Set min layer with default ( 2 )
[11/26 10:12:42     48s] Set max layer with parameter ( 3 )
[11/26 10:12:42     48s] (I)      clean place blk overflow:
[11/26 10:12:42     48s] (I)      H : enabled 0.60 0
[11/26 10:12:42     48s] (I)      V : enabled 0.60 0
[11/26 10:12:42     48s] (I)      Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 10:12:42     48s] (I)      Running eGR Rough flow
[11/26 10:12:42     48s] (I)      # wire layers (front) : 11
[11/26 10:12:42     48s] (I)      # wire layers (back)  : 0
[11/26 10:12:42     48s] (I)      min wire layer : 1
[11/26 10:12:42     48s] (I)      max wire layer : 10
[11/26 10:12:42     48s] (I)      # cut layers (front) : 10
[11/26 10:12:42     48s] (I)      # cut layers (back)  : 0
[11/26 10:12:42     48s] (I)      min cut layer : 1
[11/26 10:12:42     48s] (I)      max cut layer : 9
[11/26 10:12:42     48s] (I)      ================================ Layers ================================
[11/26 10:12:42     48s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:42     48s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:12:42     48s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:42     48s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:12:42     48s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:12:42     48s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:42     48s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:12:42     48s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:42     48s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:12:42     48s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:42     48s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:12:42     48s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:12:42     48s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:12:42     48s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:12:42     48s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:12:42     48s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:12:42     48s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:12:42     48s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:12:42     48s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:12:42     48s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:12:42     48s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:12:42     48s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:12:42     48s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:12:42     48s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:12:42     48s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:42     48s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:12:42     48s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:12:42     48s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:12:42     48s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:12:42     48s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:42     48s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 10:12:42     48s] (I)      == Non-default Options ==
[11/26 10:12:42     48s] (I)      Print mode                                         : 2
[11/26 10:12:42     48s] (I)      Stop if highly congested                           : false
[11/26 10:12:42     48s] (I)      Local connection modeling                          : true
[11/26 10:12:42     48s] (I)      Maximum routing layer                              : 3
[11/26 10:12:42     48s] (I)      Top routing layer                                  : 3
[11/26 10:12:42     48s] (I)      Assign partition pins                              : false
[11/26 10:12:42     48s] (I)      Support large GCell                                : true
[11/26 10:12:42     48s] (I)      Number of threads                                  : 1
[11/26 10:12:42     48s] (I)      Number of rows per GCell                           : 11
[11/26 10:12:42     48s] (I)      Max num rows per GCell                             : 32
[11/26 10:12:42     48s] (I)      Route tie net to shape                             : auto
[11/26 10:12:42     48s] (I)      Method to set GCell size                           : row
[11/26 10:12:42     48s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:12:42     48s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:12:42     48s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:42     48s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:42     48s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:42     48s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:42     48s] (I)      ============== Pin Summary ==============
[11/26 10:12:42     48s] (I)      +-------+--------+---------+------------+
[11/26 10:12:42     48s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:12:42     48s] (I)      +-------+--------+---------+------------+
[11/26 10:12:42     48s] (I)      |     1 |  17936 |   69.78 |        Pin |
[11/26 10:12:42     48s] (I)      |     2 |   7766 |   30.22 |        Pin |
[11/26 10:12:42     48s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:12:42     48s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:12:42     48s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:12:42     48s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:12:42     48s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:12:42     48s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:12:42     48s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:12:42     48s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:12:42     48s] (I)      +-------+--------+---------+------------+
[11/26 10:12:42     48s] (I)      Custom ignore net properties:
[11/26 10:12:42     48s] (I)      1 : NotLegal
[11/26 10:12:42     48s] (I)      Default ignore net properties:
[11/26 10:12:42     48s] (I)      1 : Special
[11/26 10:12:42     48s] (I)      2 : Analog
[11/26 10:12:42     48s] (I)      3 : Fixed
[11/26 10:12:42     48s] (I)      4 : Skipped
[11/26 10:12:42     48s] (I)      5 : MixedSignal
[11/26 10:12:42     48s] (I)      Prerouted net properties:
[11/26 10:12:42     48s] (I)      1 : NotLegal
[11/26 10:12:42     48s] (I)      2 : Special
[11/26 10:12:42     48s] (I)      3 : Analog
[11/26 10:12:42     48s] (I)      4 : Fixed
[11/26 10:12:42     48s] (I)      5 : Skipped
[11/26 10:12:42     48s] (I)      6 : MixedSignal
[11/26 10:12:42     48s] (I)      Early global route reroute all routable nets
[11/26 10:12:42     48s] (I)      Use row-based GCell size
[11/26 10:12:42     48s] (I)      Use row-based GCell align
[11/26 10:12:42     48s] (I)      layer 0 area = 170496
[11/26 10:12:42     48s] (I)      layer 1 area = 170496
[11/26 10:12:42     48s] (I)      layer 2 area = 170496
[11/26 10:12:42     48s] (I)      GCell unit size   : 4320
[11/26 10:12:42     48s] (I)      GCell multiplier  : 11
[11/26 10:12:42     48s] (I)      GCell row height  : 4320
[11/26 10:12:42     48s] (I)      Actual row height : 4320
[11/26 10:12:42     48s] (I)      GCell align ref   : 20160 20160
[11/26 10:12:42     48s] (I)      Track table information for default rule: 
[11/26 10:12:42     48s] (I)      M1 has single uniform track structure
[11/26 10:12:42     48s] (I)      M2 has non-uniform track structure
[11/26 10:12:42     48s] (I)      M3 has single uniform track structure
[11/26 10:12:42     48s] (I)      M4 has single uniform track structure
[11/26 10:12:42     48s] (I)      M5 has single uniform track structure
[11/26 10:12:42     48s] (I)      M6 has single uniform track structure
[11/26 10:12:42     48s] (I)      M7 has single uniform track structure
[11/26 10:12:42     48s] (I)      M8 has single uniform track structure
[11/26 10:12:42     48s] (I)      M9 has single uniform track structure
[11/26 10:12:42     48s] (I)      Pad has single uniform track structure
[11/26 10:12:42     48s] (I)      ============== Default via ===============
[11/26 10:12:42     48s] (I)      +---+------------------+-----------------+
[11/26 10:12:42     48s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:12:42     48s] (I)      +---+------------------+-----------------+
[11/26 10:12:42     48s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:12:42     48s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:12:42     48s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:12:42     48s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:12:42     48s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:12:42     48s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:12:42     48s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:12:42     48s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:12:42     48s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:12:42     48s] (I)      +---+------------------+-----------------+
[11/26 10:12:42     48s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:12:42     48s] (I)      Read 540 PG shapes
[11/26 10:12:42     48s] (I)      Read 0 clock shapes
[11/26 10:12:42     48s] (I)      Read 0 other shapes
[11/26 10:12:42     48s] (I)      #Routing Blockages  : 0
[11/26 10:12:42     48s] (I)      #Bump Blockages     : 0
[11/26 10:12:42     48s] (I)      #Instance Blockages : 7808
[11/26 10:12:42     48s] (I)      #PG Blockages       : 540
[11/26 10:12:42     48s] (I)      #Halo Blockages     : 0
[11/26 10:12:42     48s] (I)      #Boundary Blockages : 0
[11/26 10:12:42     48s] (I)      #Clock Blockages    : 0
[11/26 10:12:42     48s] (I)      #Other Blockages    : 0
[11/26 10:12:42     48s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:12:42     48s] (I)      #prerouted nets         : 0
[11/26 10:12:42     48s] (I)      #prerouted special nets : 0
[11/26 10:12:42     48s] (I)      #prerouted wires        : 0
[11/26 10:12:42     48s] (I)      Read 9960 nets ( ignored 0 )
[11/26 10:12:42     48s] (I)        Front-side 9960 ( ignored 0 )
[11/26 10:12:42     48s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:12:42     48s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:12:42     48s] (I)      dcls route internal nets
[11/26 10:12:42     48s] (I)      dcls route interface nets
[11/26 10:12:42     48s] (I)      dcls route common nets
[11/26 10:12:42     48s] (I)      dcls route top nets
[11/26 10:12:42     48s] (I)      Reading macro buffers
[11/26 10:12:42     48s] (I)      Number of macro buffers: 0
[11/26 10:12:42     48s] (I)      early_global_route_priority property id does not exist.
[11/26 10:12:42     48s] (I)      Read Num Blocks=8348  Num Prerouted Wires=0  Num CS=0
[11/26 10:12:42     48s] (I)      Layer 1 (H) : #blockages 8348 : #preroutes 0
[11/26 10:12:42     48s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:12:42     48s] (I)      Number of ignored nets                =      0
[11/26 10:12:42     48s] (I)      Number of connected nets              =      0
[11/26 10:12:42     48s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:12:42     48s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:12:42     48s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:12:42     48s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:12:42     48s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:12:42     48s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:12:42     48s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:12:42     48s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 10:12:42     48s] (I)      Ndr track 0 does not exist
[11/26 10:12:42     48s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:12:42     48s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:12:42     48s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:12:42     48s] (I)      Site width          :   864  (dbu)
[11/26 10:12:42     48s] (I)      Row height          :  4320  (dbu)
[11/26 10:12:42     48s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:12:42     48s] (I)      GCell width         : 47520  (dbu)
[11/26 10:12:42     48s] (I)      GCell height        : 47520  (dbu)
[11/26 10:12:42     48s] (I)      Grid                :    17    17     3
[11/26 10:12:42     48s] (I)      Layer numbers       :     1     2     3
[11/26 10:12:42     48s] (I)      Layer name         :    M1    M2    M3
[11/26 10:12:42     48s] (I)      Vertical capacity   :     0     0 47520
[11/26 10:12:42     48s] (I)      Horizontal capacity :     0 47520     0
[11/26 10:12:42     48s] (I)      Default wire width  :   288   288   288
[11/26 10:12:42     48s] (I)      Default wire space  :   288   288   288
[11/26 10:12:42     48s] (I)      Default wire pitch  :   576   576   576
[11/26 10:12:42     48s] (I)      Default pitch size  :   576   576   576
[11/26 10:12:42     48s] (I)      First track coord   :   576  2880   576
[11/26 10:12:42     48s] (I)      Num tracks per GCell: 82.50 82.50 82.50
[11/26 10:12:42     48s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:12:42     48s] (I)      --------------------------------------------------------
[11/26 10:12:42     48s] 
[11/26 10:12:42     48s] (I)      ============ Routing rule table ============
[11/26 10:12:42     48s] (I)      Rule id: 0  Rule name: (Default)  Nets: 9960
[11/26 10:12:42     48s] (I)      ========================================
[11/26 10:12:42     48s] (I)      
[11/26 10:12:42     48s] (I)      ==== NDR : (Default) ====
[11/26 10:12:42     48s] (I)      +--------------+--------+
[11/26 10:12:42     48s] (I)      |           ID |      0 |
[11/26 10:12:42     48s] (I)      |      Default |    yes |
[11/26 10:12:42     48s] (I)      |  Clk Special |     no |
[11/26 10:12:42     48s] (I)      | Hard spacing |     no |
[11/26 10:12:42     48s] (I)      |    NDR track | (none) |
[11/26 10:12:42     48s] (I)      |      NDR via | (none) |
[11/26 10:12:42     48s] (I)      |  Extra space |      0 |
[11/26 10:12:42     48s] (I)      |      Shields |      0 |
[11/26 10:12:42     48s] (I)      |   Demand (H) |      1 |
[11/26 10:12:42     48s] (I)      |   Demand (V) |      1 |
[11/26 10:12:42     48s] (I)      |        #Nets |   9960 |
[11/26 10:12:42     48s] (I)      +--------------+--------+
[11/26 10:12:42     48s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:42     48s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:12:42     48s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:42     48s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:12:42     48s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:12:42     48s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:42     48s] (I)      =============== Blocked Tracks ===============
[11/26 10:12:42     48s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:42     48s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:12:42     48s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:42     48s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:12:42     48s] (I)      |     2 |   21964 |     7947 |        36.18% |
[11/26 10:12:42     48s] (I)      |     3 |   23596 |        0 |         0.00% |
[11/26 10:12:42     48s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:42     48s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.01 MB )
[11/26 10:12:42     48s] (I)      Reset routing kernel
[11/26 10:12:42     48s] (I)      numLocalWires=17396  numGlobalNetBranches=3425  numLocalNetBranches=5286
[11/26 10:12:42     48s] (I)      totalPins=26288  totalGlobalPin=13181 (50.14%)
[11/26 10:12:42     48s] (I)      total 2D Cap : 41223 = (17627 H, 23596 V)
[11/26 10:12:42     48s] (I)      total 2D Demand : 1388 = (1388 H, 0 V)
[11/26 10:12:42     48s] (I)      init route region map
[11/26 10:12:42     48s] (I)      #blocked GCells = 0
[11/26 10:12:42     48s] (I)      #regions = 1
[11/26 10:12:42     48s] (I)      init safety region map
[11/26 10:12:42     48s] (I)      #blocked GCells = 0
[11/26 10:12:42     48s] (I)      #regions = 1
[11/26 10:12:42     48s] (I)      
[11/26 10:12:42     48s] (I)      ============  Phase 1a Route ============
[11/26 10:12:42     48s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:12:42     48s] (I)      Usage: 13608 = (8974 H, 4634 V) = (50.91% H, 19.64% V) = (1.066e+05um H, 5.505e+04um V)
[11/26 10:12:42     48s] (I)      
[11/26 10:12:42     48s] (I)      ============  Phase 1b Route ============
[11/26 10:12:42     48s] (I)      Usage: 13627 = (8975 H, 4652 V) = (50.92% H, 19.72% V) = (1.066e+05um H, 5.527e+04um V)
[11/26 10:12:42     48s] (I)      eGR overflow: 16.00% H + 0.00% V
[11/26 10:12:42     48s] 
[11/26 10:12:42     48s] (I)      Updating congestion map
[11/26 10:12:42     48s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 10:12:42     48s] (I)      Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.07 sec, Curr Mem: 3.01 MB )
[11/26 10:12:42     48s] Finished Early Global Route rough congestion estimation: mem = 3101.2M
[11/26 10:12:42     48s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.057, REAL:0.073, MEM:3101.2M, EPOCH TIME: 1732633962.670993
[11/26 10:12:42     48s] earlyGlobalRoute rough estimation gcell size 11 row height
[11/26 10:12:42     48s] Unignore, current top cell is dist_sort.
[11/26 10:12:42     48s] OPERPROF: Starting CDPad at level 1, MEM:3101.2M, EPOCH TIME: 1732633962.671408
[11/26 10:12:42     48s] CDPadU 0.725 -> 0.798. R=0.356, N=7443, GS=11.880
[11/26 10:12:42     48s] OPERPROF: Finished CDPad at level 1, CPU:0.017, REAL:0.018, MEM:3101.2M, EPOCH TIME: 1732633962.689204
[11/26 10:12:42     48s] OPERPROF: Starting NP-MAIN at level 1, MEM:3101.2M, EPOCH TIME: 1732633962.689675
[11/26 10:12:42     48s] OPERPROF:   Starting NP-Place at level 2, MEM:3101.2M, EPOCH TIME: 1732633962.710224
[11/26 10:12:42     48s] AB param 99.8% (7428/7443).
[11/26 10:12:42     48s] OPERPROF:   Finished NP-Place at level 2, CPU:0.044, REAL:0.045, MEM:3111.3M, EPOCH TIME: 1732633962.754815
[11/26 10:12:42     48s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.073, REAL:0.074, MEM:3111.3M, EPOCH TIME: 1732633962.763593
[11/26 10:12:42     48s] Global placement CDP is working on the full area.
[11/26 10:12:42     48s] OPERPROF: Starting NP-MAIN at level 1, MEM:3111.3M, EPOCH TIME: 1732633962.764112
[11/26 10:12:42     48s] OPERPROF:   Starting NP-Place at level 2, MEM:3111.3M, EPOCH TIME: 1732633962.781968
[11/26 10:12:46     52s] OPERPROF:   Finished NP-Place at level 2, CPU:3.706, REAL:3.780, MEM:3112.5M, EPOCH TIME: 1732633966.561882
[11/26 10:12:46     52s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.731, REAL:3.805, MEM:3112.5M, EPOCH TIME: 1732633966.569194
[11/26 10:12:46     52s] Iteration  7: Total net bbox = 1.745e+05 (1.21e+05 5.36e+04)
[11/26 10:12:46     52s]               Est.  stn bbox = 1.862e+05 (1.27e+05 5.91e+04)
[11/26 10:12:46     52s]               cpu = 0:00:11.5 real = 0:00:12.0 mem = 3112.5M
[11/26 10:12:46     52s] Iteration  8: Total net bbox = 1.745e+05 (1.21e+05 5.36e+04)
[11/26 10:12:46     52s]               Est.  stn bbox = 1.862e+05 (1.27e+05 5.91e+04)
[11/26 10:12:46     52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3112.5M
[11/26 10:12:46     52s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3112.5M, EPOCH TIME: 1732633966.588379
[11/26 10:12:46     52s] Ignore, current top cell is dist_sort.
[11/26 10:12:46     52s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:12:46     52s] Unignore, current top cell is dist_sort.
[11/26 10:12:46     52s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3112.5M, EPOCH TIME: 1732633966.589094
[11/26 10:12:46     52s] OPERPROF: Starting NP-MAIN at level 1, MEM:3112.5M, EPOCH TIME: 1732633966.589440
[11/26 10:12:46     52s] OPERPROF:   Starting NP-Place at level 2, MEM:3112.5M, EPOCH TIME: 1732633966.605965
[11/26 10:12:50     56s] OPERPROF:   Finished NP-Place at level 2, CPU:3.828, REAL:3.908, MEM:3108.5M, EPOCH TIME: 1732633970.513613
[11/26 10:12:50     56s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.852, REAL:3.931, MEM:3108.5M, EPOCH TIME: 1732633970.520734
[11/26 10:12:50     56s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3108.5M, EPOCH TIME: 1732633970.521264
[11/26 10:12:50     56s] Ignore, current top cell is dist_sort.
[11/26 10:12:50     56s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:12:50     56s] Unignore, current top cell is dist_sort.
[11/26 10:12:50     56s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3108.5M, EPOCH TIME: 1732633970.522261
[11/26 10:12:50     56s] Ignore, current top cell is dist_sort.
[11/26 10:12:50     56s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3108.5M, EPOCH TIME: 1732633970.522402
[11/26 10:12:50     56s] Starting Early Global Route rough congestion estimation: mem = 3108.5M
[11/26 10:12:50     56s] (I)      Initializing eGR engine (rough)
[11/26 10:12:50     56s] Set min layer with default ( 2 )
[11/26 10:12:50     56s] Set max layer with parameter ( 3 )
[11/26 10:12:50     56s] (I)      clean place blk overflow:
[11/26 10:12:50     56s] (I)      H : enabled 0.60 0
[11/26 10:12:50     56s] (I)      V : enabled 0.60 0
[11/26 10:12:50     56s] (I)      Initializing eGR engine (rough)
[11/26 10:12:50     56s] Set min layer with default ( 2 )
[11/26 10:12:50     56s] Set max layer with parameter ( 3 )
[11/26 10:12:50     56s] (I)      clean place blk overflow:
[11/26 10:12:50     56s] (I)      H : enabled 0.60 0
[11/26 10:12:50     56s] (I)      V : enabled 0.60 0
[11/26 10:12:50     56s] (I)      Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 10:12:50     56s] (I)      Running eGR Rough flow
[11/26 10:12:50     56s] (I)      # wire layers (front) : 11
[11/26 10:12:50     56s] (I)      # wire layers (back)  : 0
[11/26 10:12:50     56s] (I)      min wire layer : 1
[11/26 10:12:50     56s] (I)      max wire layer : 10
[11/26 10:12:50     56s] (I)      # cut layers (front) : 10
[11/26 10:12:50     56s] (I)      # cut layers (back)  : 0
[11/26 10:12:50     56s] (I)      min cut layer : 1
[11/26 10:12:50     56s] (I)      max cut layer : 9
[11/26 10:12:50     56s] (I)      ================================ Layers ================================
[11/26 10:12:50     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:50     56s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:12:50     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:50     56s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:12:50     56s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:12:50     56s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:50     56s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:12:50     56s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:50     56s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:12:50     56s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:50     56s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:12:50     56s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:12:50     56s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:12:50     56s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:12:50     56s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:12:50     56s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:12:50     56s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:12:50     56s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:12:50     56s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:12:50     56s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:12:50     56s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:12:50     56s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:12:50     56s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:12:50     56s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:12:50     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:50     56s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:12:50     56s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:12:50     56s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:12:50     56s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:12:50     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:50     56s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 10:12:50     56s] (I)      == Non-default Options ==
[11/26 10:12:50     56s] (I)      Print mode                                         : 2
[11/26 10:12:50     56s] (I)      Stop if highly congested                           : false
[11/26 10:12:50     56s] (I)      Local connection modeling                          : true
[11/26 10:12:50     56s] (I)      Maximum routing layer                              : 3
[11/26 10:12:50     56s] (I)      Top routing layer                                  : 3
[11/26 10:12:50     56s] (I)      Assign partition pins                              : false
[11/26 10:12:50     56s] (I)      Support large GCell                                : true
[11/26 10:12:50     56s] (I)      Number of threads                                  : 1
[11/26 10:12:50     56s] (I)      Number of rows per GCell                           : 6
[11/26 10:12:50     56s] (I)      Max num rows per GCell                             : 32
[11/26 10:12:50     56s] (I)      Route tie net to shape                             : auto
[11/26 10:12:50     56s] (I)      Method to set GCell size                           : row
[11/26 10:12:50     56s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:12:50     56s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:12:50     56s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:50     56s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:50     56s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:50     56s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:50     56s] (I)      ============== Pin Summary ==============
[11/26 10:12:50     56s] (I)      +-------+--------+---------+------------+
[11/26 10:12:50     56s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:12:50     56s] (I)      +-------+--------+---------+------------+
[11/26 10:12:50     56s] (I)      |     1 |  17936 |   69.78 |        Pin |
[11/26 10:12:50     56s] (I)      |     2 |   7766 |   30.22 |        Pin |
[11/26 10:12:50     56s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:12:50     56s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:12:50     56s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:12:50     56s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:12:50     56s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:12:50     56s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:12:50     56s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:12:50     56s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:12:50     56s] (I)      +-------+--------+---------+------------+
[11/26 10:12:50     56s] (I)      Custom ignore net properties:
[11/26 10:12:50     56s] (I)      1 : NotLegal
[11/26 10:12:50     56s] (I)      Default ignore net properties:
[11/26 10:12:50     56s] (I)      1 : Special
[11/26 10:12:50     56s] (I)      2 : Analog
[11/26 10:12:50     56s] (I)      3 : Fixed
[11/26 10:12:50     56s] (I)      4 : Skipped
[11/26 10:12:50     56s] (I)      5 : MixedSignal
[11/26 10:12:50     56s] (I)      Prerouted net properties:
[11/26 10:12:50     56s] (I)      1 : NotLegal
[11/26 10:12:50     56s] (I)      2 : Special
[11/26 10:12:50     56s] (I)      3 : Analog
[11/26 10:12:50     56s] (I)      4 : Fixed
[11/26 10:12:50     56s] (I)      5 : Skipped
[11/26 10:12:50     56s] (I)      6 : MixedSignal
[11/26 10:12:50     56s] (I)      Early global route reroute all routable nets
[11/26 10:12:50     56s] (I)      Use row-based GCell size
[11/26 10:12:50     56s] (I)      Use row-based GCell align
[11/26 10:12:50     56s] (I)      layer 0 area = 170496
[11/26 10:12:50     56s] (I)      layer 1 area = 170496
[11/26 10:12:50     56s] (I)      layer 2 area = 170496
[11/26 10:12:50     56s] (I)      GCell unit size   : 4320
[11/26 10:12:50     56s] (I)      GCell multiplier  : 6
[11/26 10:12:50     56s] (I)      GCell row height  : 4320
[11/26 10:12:50     56s] (I)      Actual row height : 4320
[11/26 10:12:50     56s] (I)      GCell align ref   : 20160 20160
[11/26 10:12:50     56s] (I)      Track table information for default rule: 
[11/26 10:12:50     56s] (I)      M1 has single uniform track structure
[11/26 10:12:50     56s] (I)      M2 has non-uniform track structure
[11/26 10:12:50     56s] (I)      M3 has single uniform track structure
[11/26 10:12:50     56s] (I)      M4 has single uniform track structure
[11/26 10:12:50     56s] (I)      M5 has single uniform track structure
[11/26 10:12:50     56s] (I)      M6 has single uniform track structure
[11/26 10:12:50     56s] (I)      M7 has single uniform track structure
[11/26 10:12:50     56s] (I)      M8 has single uniform track structure
[11/26 10:12:50     56s] (I)      M9 has single uniform track structure
[11/26 10:12:50     56s] (I)      Pad has single uniform track structure
[11/26 10:12:50     56s] (I)      ============== Default via ===============
[11/26 10:12:50     56s] (I)      +---+------------------+-----------------+
[11/26 10:12:50     56s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:12:50     56s] (I)      +---+------------------+-----------------+
[11/26 10:12:50     56s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:12:50     56s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:12:50     56s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:12:50     56s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:12:50     56s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:12:50     56s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:12:50     56s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:12:50     56s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:12:50     56s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:12:50     56s] (I)      +---+------------------+-----------------+
[11/26 10:12:50     56s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:12:50     56s] (I)      Read 540 PG shapes
[11/26 10:12:50     56s] (I)      Read 0 clock shapes
[11/26 10:12:50     56s] (I)      Read 0 other shapes
[11/26 10:12:50     56s] (I)      #Routing Blockages  : 0
[11/26 10:12:50     56s] (I)      #Bump Blockages     : 0
[11/26 10:12:50     56s] (I)      #Instance Blockages : 7808
[11/26 10:12:50     56s] (I)      #PG Blockages       : 540
[11/26 10:12:50     56s] (I)      #Halo Blockages     : 0
[11/26 10:12:50     56s] (I)      #Boundary Blockages : 0
[11/26 10:12:50     56s] (I)      #Clock Blockages    : 0
[11/26 10:12:50     56s] (I)      #Other Blockages    : 0
[11/26 10:12:50     56s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:12:50     56s] (I)      #prerouted nets         : 0
[11/26 10:12:50     56s] (I)      #prerouted special nets : 0
[11/26 10:12:50     56s] (I)      #prerouted wires        : 0
[11/26 10:12:50     56s] (I)      Read 9960 nets ( ignored 0 )
[11/26 10:12:50     56s] (I)        Front-side 9960 ( ignored 0 )
[11/26 10:12:50     56s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:12:50     56s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:12:50     56s] (I)      dcls route internal nets
[11/26 10:12:50     56s] (I)      dcls route interface nets
[11/26 10:12:50     56s] (I)      dcls route common nets
[11/26 10:12:50     56s] (I)      dcls route top nets
[11/26 10:12:50     56s] (I)      Reading macro buffers
[11/26 10:12:50     56s] (I)      Number of macro buffers: 0
[11/26 10:12:50     56s] (I)      early_global_route_priority property id does not exist.
[11/26 10:12:50     56s] (I)      Read Num Blocks=8348  Num Prerouted Wires=0  Num CS=0
[11/26 10:12:50     56s] (I)      Layer 1 (H) : #blockages 8348 : #preroutes 0
[11/26 10:12:50     56s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:12:50     56s] (I)      Number of ignored nets                =      0
[11/26 10:12:50     56s] (I)      Number of connected nets              =      0
[11/26 10:12:50     56s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:12:50     56s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:12:50     56s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:12:50     56s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:12:50     56s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:12:50     56s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:12:50     56s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:12:50     56s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 10:12:50     56s] (I)      Ndr track 0 does not exist
[11/26 10:12:50     56s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:12:50     56s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:12:50     56s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:12:50     56s] (I)      Site width          :   864  (dbu)
[11/26 10:12:50     56s] (I)      Row height          :  4320  (dbu)
[11/26 10:12:50     56s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:12:50     56s] (I)      GCell width         : 25920  (dbu)
[11/26 10:12:50     56s] (I)      GCell height        : 25920  (dbu)
[11/26 10:12:50     56s] (I)      Grid                :    31    31     3
[11/26 10:12:50     56s] (I)      Layer numbers       :     1     2     3
[11/26 10:12:50     56s] (I)      Layer name         :    M1    M2    M3
[11/26 10:12:50     56s] (I)      Vertical capacity   :     0     0 25920
[11/26 10:12:50     56s] (I)      Horizontal capacity :     0 25920     0
[11/26 10:12:50     56s] (I)      Default wire width  :   288   288   288
[11/26 10:12:50     56s] (I)      Default wire space  :   288   288   288
[11/26 10:12:50     56s] (I)      Default wire pitch  :   576   576   576
[11/26 10:12:50     56s] (I)      Default pitch size  :   576   576   576
[11/26 10:12:50     56s] (I)      First track coord   :   576  2880   576
[11/26 10:12:50     56s] (I)      Num tracks per GCell: 45.00 45.00 45.00
[11/26 10:12:50     56s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:12:50     56s] (I)      --------------------------------------------------------
[11/26 10:12:50     56s] 
[11/26 10:12:50     56s] (I)      ============ Routing rule table ============
[11/26 10:12:50     56s] (I)      Rule id: 0  Rule name: (Default)  Nets: 9960
[11/26 10:12:50     56s] (I)      ========================================
[11/26 10:12:50     56s] (I)      
[11/26 10:12:50     56s] (I)      ==== NDR : (Default) ====
[11/26 10:12:50     56s] (I)      +--------------+--------+
[11/26 10:12:50     56s] (I)      |           ID |      0 |
[11/26 10:12:50     56s] (I)      |      Default |    yes |
[11/26 10:12:50     56s] (I)      |  Clk Special |     no |
[11/26 10:12:50     56s] (I)      | Hard spacing |     no |
[11/26 10:12:50     56s] (I)      |    NDR track | (none) |
[11/26 10:12:50     56s] (I)      |      NDR via | (none) |
[11/26 10:12:50     56s] (I)      |  Extra space |      0 |
[11/26 10:12:50     56s] (I)      |      Shields |      0 |
[11/26 10:12:50     56s] (I)      |   Demand (H) |      1 |
[11/26 10:12:50     56s] (I)      |   Demand (V) |      1 |
[11/26 10:12:50     56s] (I)      |        #Nets |   9960 |
[11/26 10:12:50     56s] (I)      +--------------+--------+
[11/26 10:12:50     56s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:50     56s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:12:50     56s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:50     56s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:12:50     56s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:12:50     56s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:50     56s] (I)      =============== Blocked Tracks ===============
[11/26 10:12:50     56s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:50     56s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:12:50     56s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:50     56s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:12:50     56s] (I)      |     2 |   40052 |    11797 |        29.45% |
[11/26 10:12:50     56s] (I)      |     3 |   43028 |        0 |         0.00% |
[11/26 10:12:50     56s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:50     56s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3.01 MB )
[11/26 10:12:50     56s] (I)      Reset routing kernel
[11/26 10:12:50     56s] (I)      numLocalWires=12229  numGlobalNetBranches=2867  numLocalNetBranches=3264
[11/26 10:12:50     56s] (I)      totalPins=26288  totalGlobalPin=17369 (66.07%)
[11/26 10:12:50     56s] (I)      total 2D Cap : 75188 = (32160 H, 43028 V)
[11/26 10:12:50     56s] (I)      total 2D Demand : 1990 = (1990 H, 0 V)
[11/26 10:12:50     56s] (I)      init route region map
[11/26 10:12:50     56s] (I)      #blocked GCells = 0
[11/26 10:12:50     56s] (I)      #regions = 1
[11/26 10:12:50     56s] (I)      init safety region map
[11/26 10:12:50     56s] (I)      #blocked GCells = 0
[11/26 10:12:50     56s] (I)      #regions = 1
[11/26 10:12:50     56s] (I)      
[11/26 10:12:50     56s] (I)      ============  Phase 1a Route ============
[11/26 10:12:50     56s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:12:50     56s] (I)      Usage: 27130 = (18353 H, 8777 V) = (57.07% H, 20.40% V) = (1.189e+05um H, 5.687e+04um V)
[11/26 10:12:50     56s] (I)      
[11/26 10:12:50     56s] (I)      ============  Phase 1b Route ============
[11/26 10:12:50     56s] (I)      Usage: 27145 = (18356 H, 8789 V) = (57.08% H, 20.43% V) = (1.189e+05um H, 5.695e+04um V)
[11/26 10:12:50     56s] (I)      eGR overflow: 7.39% H + 0.00% V
[11/26 10:12:50     56s] 
[11/26 10:12:50     56s] (I)      Updating congestion map
[11/26 10:12:50     56s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 10:12:50     56s] (I)      Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 3.01 MB )
[11/26 10:12:50     56s] Finished Early Global Route rough congestion estimation: mem = 3102.6M
[11/26 10:12:50     56s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.059, REAL:0.073, MEM:3102.6M, EPOCH TIME: 1732633970.595058
[11/26 10:12:50     56s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/26 10:12:50     56s] Unignore, current top cell is dist_sort.
[11/26 10:12:50     56s] OPERPROF: Starting CDPad at level 1, MEM:3102.6M, EPOCH TIME: 1732633970.595422
[11/26 10:12:50     56s] CDPadU 0.797 -> 0.928. R=0.356, N=7443, GS=6.480
[11/26 10:12:50     56s] OPERPROF: Finished CDPad at level 1, CPU:0.019, REAL:0.019, MEM:3102.6M, EPOCH TIME: 1732633970.614747
[11/26 10:12:50     56s] OPERPROF: Starting NP-MAIN at level 1, MEM:3102.6M, EPOCH TIME: 1732633970.615202
[11/26 10:12:50     56s] OPERPROF:   Starting NP-Place at level 2, MEM:3102.6M, EPOCH TIME: 1732633970.634127
[11/26 10:12:50     56s] AB param 74.4% (5537/7443).
[11/26 10:12:50     56s] OPERPROF:   Finished NP-Place at level 2, CPU:0.052, REAL:0.052, MEM:3110.8M, EPOCH TIME: 1732633970.686266
[11/26 10:12:50     56s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.077, REAL:0.078, MEM:3110.8M, EPOCH TIME: 1732633970.693297
[11/26 10:12:50     56s] Global placement CDP is working on the full area.
[11/26 10:12:50     56s] OPERPROF: Starting NP-MAIN at level 1, MEM:3110.8M, EPOCH TIME: 1732633970.693764
[11/26 10:12:50     56s] OPERPROF:   Starting NP-Place at level 2, MEM:3110.8M, EPOCH TIME: 1732633970.711453
[11/26 10:12:54     60s] OPERPROF:   Finished NP-Place at level 2, CPU:3.563, REAL:3.638, MEM:3110.8M, EPOCH TIME: 1732633974.349035
[11/26 10:12:54     60s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.587, REAL:3.662, MEM:3110.8M, EPOCH TIME: 1732633974.356072
[11/26 10:12:54     60s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3110.8M, EPOCH TIME: 1732633974.356630
[11/26 10:12:54     60s] Ignore, current top cell is dist_sort.
[11/26 10:12:54     60s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:12:54     60s] Unignore, current top cell is dist_sort.
[11/26 10:12:54     60s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3110.8M, EPOCH TIME: 1732633974.357423
[11/26 10:12:54     60s] Ignore, current top cell is dist_sort.
[11/26 10:12:54     60s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3110.8M, EPOCH TIME: 1732633974.357571
[11/26 10:12:54     60s] Starting Early Global Route rough congestion estimation: mem = 3110.8M
[11/26 10:12:54     60s] (I)      Initializing eGR engine (rough)
[11/26 10:12:54     60s] Set min layer with default ( 2 )
[11/26 10:12:54     60s] Set max layer with parameter ( 3 )
[11/26 10:12:54     60s] (I)      clean place blk overflow:
[11/26 10:12:54     60s] (I)      H : enabled 0.60 0
[11/26 10:12:54     60s] (I)      V : enabled 0.60 0
[11/26 10:12:54     60s] (I)      Initializing eGR engine (rough)
[11/26 10:12:54     60s] Set min layer with default ( 2 )
[11/26 10:12:54     60s] Set max layer with parameter ( 3 )
[11/26 10:12:54     60s] (I)      clean place blk overflow:
[11/26 10:12:54     60s] (I)      H : enabled 0.60 0
[11/26 10:12:54     60s] (I)      V : enabled 0.60 0
[11/26 10:12:54     60s] (I)      Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 10:12:54     60s] (I)      Running eGR Rough flow
[11/26 10:12:54     60s] (I)      # wire layers (front) : 11
[11/26 10:12:54     60s] (I)      # wire layers (back)  : 0
[11/26 10:12:54     60s] (I)      min wire layer : 1
[11/26 10:12:54     60s] (I)      max wire layer : 10
[11/26 10:12:54     60s] (I)      # cut layers (front) : 10
[11/26 10:12:54     60s] (I)      # cut layers (back)  : 0
[11/26 10:12:54     60s] (I)      min cut layer : 1
[11/26 10:12:54     60s] (I)      max cut layer : 9
[11/26 10:12:54     60s] (I)      ================================ Layers ================================
[11/26 10:12:54     60s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:54     60s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:12:54     60s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:54     60s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:12:54     60s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:12:54     60s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:54     60s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:12:54     60s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:54     60s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:12:54     60s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:54     60s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:12:54     60s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:12:54     60s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:12:54     60s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:12:54     60s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:12:54     60s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:12:54     60s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:12:54     60s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:12:54     60s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:12:54     60s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:12:54     60s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:12:54     60s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:12:54     60s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:12:54     60s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:12:54     60s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:54     60s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:12:54     60s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:12:54     60s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:12:54     60s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:12:54     60s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:54     60s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 10:12:54     60s] (I)      == Non-default Options ==
[11/26 10:12:54     60s] (I)      Print mode                                         : 2
[11/26 10:12:54     60s] (I)      Stop if highly congested                           : false
[11/26 10:12:54     60s] (I)      Local connection modeling                          : true
[11/26 10:12:54     60s] (I)      Maximum routing layer                              : 3
[11/26 10:12:54     60s] (I)      Top routing layer                                  : 3
[11/26 10:12:54     60s] (I)      Assign partition pins                              : false
[11/26 10:12:54     60s] (I)      Support large GCell                                : true
[11/26 10:12:54     60s] (I)      Number of threads                                  : 1
[11/26 10:12:54     60s] (I)      Number of rows per GCell                           : 6
[11/26 10:12:54     60s] (I)      Max num rows per GCell                             : 32
[11/26 10:12:54     60s] (I)      Route tie net to shape                             : auto
[11/26 10:12:54     60s] (I)      Method to set GCell size                           : row
[11/26 10:12:54     60s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:12:54     60s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:12:54     60s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:54     60s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:54     60s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:54     60s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:12:54     60s] (I)      ============== Pin Summary ==============
[11/26 10:12:54     60s] (I)      +-------+--------+---------+------------+
[11/26 10:12:54     60s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:12:54     60s] (I)      +-------+--------+---------+------------+
[11/26 10:12:54     60s] (I)      |     1 |  17936 |   69.78 |        Pin |
[11/26 10:12:54     60s] (I)      |     2 |   7766 |   30.22 |        Pin |
[11/26 10:12:54     60s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:12:54     60s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:12:54     60s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:12:54     60s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:12:54     60s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:12:54     60s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:12:54     60s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:12:54     60s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:12:54     60s] (I)      +-------+--------+---------+------------+
[11/26 10:12:54     60s] (I)      Custom ignore net properties:
[11/26 10:12:54     60s] (I)      1 : NotLegal
[11/26 10:12:54     60s] (I)      Default ignore net properties:
[11/26 10:12:54     60s] (I)      1 : Special
[11/26 10:12:54     60s] (I)      2 : Analog
[11/26 10:12:54     60s] (I)      3 : Fixed
[11/26 10:12:54     60s] (I)      4 : Skipped
[11/26 10:12:54     60s] (I)      5 : MixedSignal
[11/26 10:12:54     60s] (I)      Prerouted net properties:
[11/26 10:12:54     60s] (I)      1 : NotLegal
[11/26 10:12:54     60s] (I)      2 : Special
[11/26 10:12:54     60s] (I)      3 : Analog
[11/26 10:12:54     60s] (I)      4 : Fixed
[11/26 10:12:54     60s] (I)      5 : Skipped
[11/26 10:12:54     60s] (I)      6 : MixedSignal
[11/26 10:12:54     60s] (I)      Early global route reroute all routable nets
[11/26 10:12:54     60s] (I)      Use row-based GCell size
[11/26 10:12:54     60s] (I)      Use row-based GCell align
[11/26 10:12:54     60s] (I)      layer 0 area = 170496
[11/26 10:12:54     60s] (I)      layer 1 area = 170496
[11/26 10:12:54     60s] (I)      layer 2 area = 170496
[11/26 10:12:54     60s] (I)      GCell unit size   : 4320
[11/26 10:12:54     60s] (I)      GCell multiplier  : 6
[11/26 10:12:54     60s] (I)      GCell row height  : 4320
[11/26 10:12:54     60s] (I)      Actual row height : 4320
[11/26 10:12:54     60s] (I)      GCell align ref   : 20160 20160
[11/26 10:12:54     60s] (I)      Track table information for default rule: 
[11/26 10:12:54     60s] (I)      M1 has single uniform track structure
[11/26 10:12:54     60s] (I)      M2 has non-uniform track structure
[11/26 10:12:54     60s] (I)      M3 has single uniform track structure
[11/26 10:12:54     60s] (I)      M4 has single uniform track structure
[11/26 10:12:54     60s] (I)      M5 has single uniform track structure
[11/26 10:12:54     60s] (I)      M6 has single uniform track structure
[11/26 10:12:54     60s] (I)      M7 has single uniform track structure
[11/26 10:12:54     60s] (I)      M8 has single uniform track structure
[11/26 10:12:54     60s] (I)      M9 has single uniform track structure
[11/26 10:12:54     60s] (I)      Pad has single uniform track structure
[11/26 10:12:54     60s] (I)      ============== Default via ===============
[11/26 10:12:54     60s] (I)      +---+------------------+-----------------+
[11/26 10:12:54     60s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:12:54     60s] (I)      +---+------------------+-----------------+
[11/26 10:12:54     60s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:12:54     60s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:12:54     60s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:12:54     60s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:12:54     60s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:12:54     60s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:12:54     60s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:12:54     60s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:12:54     60s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:12:54     60s] (I)      +---+------------------+-----------------+
[11/26 10:12:54     60s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:12:54     60s] (I)      Read 540 PG shapes
[11/26 10:12:54     60s] (I)      Read 0 clock shapes
[11/26 10:12:54     60s] (I)      Read 0 other shapes
[11/26 10:12:54     60s] (I)      #Routing Blockages  : 0
[11/26 10:12:54     60s] (I)      #Bump Blockages     : 0
[11/26 10:12:54     60s] (I)      #Instance Blockages : 7808
[11/26 10:12:54     60s] (I)      #PG Blockages       : 540
[11/26 10:12:54     60s] (I)      #Halo Blockages     : 0
[11/26 10:12:54     60s] (I)      #Boundary Blockages : 0
[11/26 10:12:54     60s] (I)      #Clock Blockages    : 0
[11/26 10:12:54     60s] (I)      #Other Blockages    : 0
[11/26 10:12:54     60s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:12:54     60s] (I)      #prerouted nets         : 0
[11/26 10:12:54     60s] (I)      #prerouted special nets : 0
[11/26 10:12:54     60s] (I)      #prerouted wires        : 0
[11/26 10:12:54     60s] (I)      Read 9960 nets ( ignored 0 )
[11/26 10:12:54     60s] (I)        Front-side 9960 ( ignored 0 )
[11/26 10:12:54     60s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:12:54     60s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:12:54     60s] (I)      dcls route internal nets
[11/26 10:12:54     60s] (I)      dcls route interface nets
[11/26 10:12:54     60s] (I)      dcls route common nets
[11/26 10:12:54     60s] (I)      dcls route top nets
[11/26 10:12:54     60s] (I)      Reading macro buffers
[11/26 10:12:54     60s] (I)      Number of macro buffers: 0
[11/26 10:12:54     60s] (I)      early_global_route_priority property id does not exist.
[11/26 10:12:54     60s] (I)      Read Num Blocks=8348  Num Prerouted Wires=0  Num CS=0
[11/26 10:12:54     60s] (I)      Layer 1 (H) : #blockages 8348 : #preroutes 0
[11/26 10:12:54     60s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:12:54     60s] (I)      Number of ignored nets                =      0
[11/26 10:12:54     60s] (I)      Number of connected nets              =      0
[11/26 10:12:54     60s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:12:54     60s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:12:54     60s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:12:54     60s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:12:54     60s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:12:54     60s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:12:54     60s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:12:54     60s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 10:12:54     60s] (I)      Ndr track 0 does not exist
[11/26 10:12:54     60s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:12:54     60s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:12:54     60s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:12:54     60s] (I)      Site width          :   864  (dbu)
[11/26 10:12:54     60s] (I)      Row height          :  4320  (dbu)
[11/26 10:12:54     60s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:12:54     60s] (I)      GCell width         : 25920  (dbu)
[11/26 10:12:54     60s] (I)      GCell height        : 25920  (dbu)
[11/26 10:12:54     60s] (I)      Grid                :    31    31     3
[11/26 10:12:54     60s] (I)      Layer numbers       :     1     2     3
[11/26 10:12:54     60s] (I)      Layer name         :    M1    M2    M3
[11/26 10:12:54     60s] (I)      Vertical capacity   :     0     0 25920
[11/26 10:12:54     60s] (I)      Horizontal capacity :     0 25920     0
[11/26 10:12:54     60s] (I)      Default wire width  :   288   288   288
[11/26 10:12:54     60s] (I)      Default wire space  :   288   288   288
[11/26 10:12:54     60s] (I)      Default wire pitch  :   576   576   576
[11/26 10:12:54     60s] (I)      Default pitch size  :   576   576   576
[11/26 10:12:54     60s] (I)      First track coord   :   576  2880   576
[11/26 10:12:54     60s] (I)      Num tracks per GCell: 45.00 45.00 45.00
[11/26 10:12:54     60s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:12:54     60s] (I)      --------------------------------------------------------
[11/26 10:12:54     60s] 
[11/26 10:12:54     60s] (I)      ============ Routing rule table ============
[11/26 10:12:54     60s] (I)      Rule id: 0  Rule name: (Default)  Nets: 9960
[11/26 10:12:54     60s] (I)      ========================================
[11/26 10:12:54     60s] (I)      
[11/26 10:12:54     60s] (I)      ==== NDR : (Default) ====
[11/26 10:12:54     60s] (I)      +--------------+--------+
[11/26 10:12:54     60s] (I)      |           ID |      0 |
[11/26 10:12:54     60s] (I)      |      Default |    yes |
[11/26 10:12:54     60s] (I)      |  Clk Special |     no |
[11/26 10:12:54     60s] (I)      | Hard spacing |     no |
[11/26 10:12:54     60s] (I)      |    NDR track | (none) |
[11/26 10:12:54     60s] (I)      |      NDR via | (none) |
[11/26 10:12:54     60s] (I)      |  Extra space |      0 |
[11/26 10:12:54     60s] (I)      |      Shields |      0 |
[11/26 10:12:54     60s] (I)      |   Demand (H) |      1 |
[11/26 10:12:54     60s] (I)      |   Demand (V) |      1 |
[11/26 10:12:54     60s] (I)      |        #Nets |   9960 |
[11/26 10:12:54     60s] (I)      +--------------+--------+
[11/26 10:12:54     60s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:54     60s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:12:54     60s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:54     60s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:12:54     60s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:12:54     60s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:54     60s] (I)      =============== Blocked Tracks ===============
[11/26 10:12:54     60s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:54     60s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:12:54     60s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:54     60s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:12:54     60s] (I)      |     2 |   40052 |    11852 |        29.59% |
[11/26 10:12:54     60s] (I)      |     3 |   43028 |        0 |         0.00% |
[11/26 10:12:54     60s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:54     60s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3.01 MB )
[11/26 10:12:54     60s] (I)      Reset routing kernel
[11/26 10:12:54     60s] (I)      numLocalWires=12328  numGlobalNetBranches=2721  numLocalNetBranches=3452
[11/26 10:12:54     60s] (I)      totalPins=26288  totalGlobalPin=17224 (65.52%)
[11/26 10:12:54     60s] (I)      total 2D Cap : 75207 = (32179 H, 43028 V)
[11/26 10:12:54     60s] (I)      total 2D Demand : 2043 = (2043 H, 0 V)
[11/26 10:12:54     60s] (I)      init route region map
[11/26 10:12:54     60s] (I)      #blocked GCells = 0
[11/26 10:12:54     60s] (I)      #regions = 1
[11/26 10:12:54     60s] (I)      init safety region map
[11/26 10:12:54     60s] (I)      #blocked GCells = 0
[11/26 10:12:54     60s] (I)      #regions = 1
[11/26 10:12:54     60s] (I)      
[11/26 10:12:54     60s] (I)      ============  Phase 1a Route ============
[11/26 10:12:54     60s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:12:54     60s] (I)      Usage: 28184 = (19194 H, 8990 V) = (59.65% H, 20.89% V) = (1.244e+05um H, 5.826e+04um V)
[11/26 10:12:54     60s] (I)      
[11/26 10:12:54     60s] (I)      ============  Phase 1b Route ============
[11/26 10:12:54     60s] (I)      Usage: 28201 = (19200 H, 9001 V) = (59.67% H, 20.92% V) = (1.244e+05um H, 5.833e+04um V)
[11/26 10:12:54     60s] (I)      eGR overflow: 2.86% H + 0.00% V
[11/26 10:12:54     60s] 
[11/26 10:12:54     60s] (I)      Updating congestion map
[11/26 10:12:54     60s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 10:12:54     60s] (I)      Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.07 sec, Curr Mem: 3.01 MB )
[11/26 10:12:54     60s] Finished Early Global Route rough congestion estimation: mem = 3105.0M
[11/26 10:12:54     60s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.061, REAL:0.073, MEM:3105.0M, EPOCH TIME: 1732633974.430745
[11/26 10:12:54     60s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/26 10:12:54     60s] Unignore, current top cell is dist_sort.
[11/26 10:12:54     60s] OPERPROF: Starting CDPad at level 1, MEM:3105.0M, EPOCH TIME: 1732633974.431251
[11/26 10:12:54     60s] CDPadU 0.928 -> 0.981. R=0.356, N=7443, GS=6.480
[11/26 10:12:54     60s] OPERPROF: Finished CDPad at level 1, CPU:0.019, REAL:0.020, MEM:3105.0M, EPOCH TIME: 1732633974.450788
[11/26 10:12:54     60s] OPERPROF: Starting NP-MAIN at level 1, MEM:3105.0M, EPOCH TIME: 1732633974.451277
[11/26 10:12:54     60s] OPERPROF:   Starting NP-Place at level 2, MEM:3105.0M, EPOCH TIME: 1732633974.470677
[11/26 10:12:54     60s] AB param 32.4% (2411/7443).
[11/26 10:12:54     60s] OPERPROF:   Finished NP-Place at level 2, CPU:0.055, REAL:0.055, MEM:3111.8M, EPOCH TIME: 1732633974.525995
[11/26 10:12:54     60s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.081, REAL:0.082, MEM:3111.8M, EPOCH TIME: 1732633974.533519
[11/26 10:12:54     60s] Global placement CDP is working on the full area.
[11/26 10:12:54     60s] OPERPROF: Starting NP-MAIN at level 1, MEM:3111.8M, EPOCH TIME: 1732633974.534009
[11/26 10:12:54     60s] OPERPROF:   Starting NP-Place at level 2, MEM:3111.8M, EPOCH TIME: 1732633974.551914
[11/26 10:12:58     63s] OPERPROF:   Finished NP-Place at level 2, CPU:3.453, REAL:3.523, MEM:3111.8M, EPOCH TIME: 1732633978.074526
[11/26 10:12:58     63s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.478, REAL:3.548, MEM:3111.8M, EPOCH TIME: 1732633978.081703
[11/26 10:12:58     63s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3111.8M, EPOCH TIME: 1732633978.082211
[11/26 10:12:58     63s] Ignore, current top cell is dist_sort.
[11/26 10:12:58     63s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:12:58     63s] Unignore, current top cell is dist_sort.
[11/26 10:12:58     63s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3111.8M, EPOCH TIME: 1732633978.083108
[11/26 10:12:58     63s] Ignore, current top cell is dist_sort.
[11/26 10:12:58     63s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3111.8M, EPOCH TIME: 1732633978.083259
[11/26 10:12:58     63s] Starting Early Global Route rough congestion estimation: mem = 3111.8M
[11/26 10:12:58     63s] (I)      Initializing eGR engine (rough)
[11/26 10:12:58     63s] Set min layer with default ( 2 )
[11/26 10:12:58     63s] Set max layer with parameter ( 3 )
[11/26 10:12:58     63s] (I)      clean place blk overflow:
[11/26 10:12:58     63s] (I)      H : enabled 0.60 0
[11/26 10:12:58     63s] (I)      V : enabled 0.60 0
[11/26 10:12:58     63s] (I)      Initializing eGR engine (rough)
[11/26 10:12:58     63s] Set min layer with default ( 2 )
[11/26 10:12:58     63s] Set max layer with parameter ( 3 )
[11/26 10:12:58     63s] (I)      clean place blk overflow:
[11/26 10:12:58     63s] (I)      H : enabled 0.60 0
[11/26 10:12:58     63s] (I)      V : enabled 0.60 0
[11/26 10:12:58     63s] (I)      Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 10:12:58     63s] (I)      Running eGR Rough flow
[11/26 10:12:58     63s] (I)      # wire layers (front) : 11
[11/26 10:12:58     63s] (I)      # wire layers (back)  : 0
[11/26 10:12:58     63s] (I)      min wire layer : 1
[11/26 10:12:58     63s] (I)      max wire layer : 10
[11/26 10:12:58     63s] (I)      # cut layers (front) : 10
[11/26 10:12:58     63s] (I)      # cut layers (back)  : 0
[11/26 10:12:58     63s] (I)      min cut layer : 1
[11/26 10:12:58     63s] (I)      max cut layer : 9
[11/26 10:12:58     63s] (I)      ================================ Layers ================================
[11/26 10:12:58     63s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:58     63s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:12:58     63s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:58     63s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:12:58     63s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:12:58     63s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:58     63s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:12:58     63s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:58     63s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:12:58     63s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:12:58     63s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:12:58     63s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:12:58     63s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:12:58     63s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:12:58     63s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:12:58     63s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:12:58     63s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:12:58     63s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:12:58     63s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:12:58     63s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:12:58     63s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:12:58     63s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:12:58     63s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:12:58     63s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:12:58     63s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:58     63s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:12:58     63s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:12:58     63s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:12:58     63s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:12:58     63s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:12:58     63s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 10:12:58     63s] (I)      == Non-default Options ==
[11/26 10:12:58     63s] (I)      Print mode                                         : 2
[11/26 10:12:58     63s] (I)      Stop if highly congested                           : false
[11/26 10:12:58     63s] (I)      Local connection modeling                          : true
[11/26 10:12:58     63s] (I)      Maximum routing layer                              : 3
[11/26 10:12:58     63s] (I)      Top routing layer                                  : 3
[11/26 10:12:58     63s] (I)      Assign partition pins                              : false
[11/26 10:12:58     63s] (I)      Support large GCell                                : true
[11/26 10:12:58     63s] (I)      Number of threads                                  : 1
[11/26 10:12:58     63s] (I)      Number of rows per GCell                           : 6
[11/26 10:12:58     63s] (I)      Max num rows per GCell                             : 32
[11/26 10:12:58     63s] (I)      Route tie net to shape                             : auto
[11/26 10:12:58     63s] (I)      Method to set GCell size                           : row
[11/26 10:12:58     63s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:12:58     63s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:12:58     63s] **WARN: (EMS-27):	Message (IMPPSP-1321) has exceeded the current message display limit of 20.
[11/26 10:12:58     63s] To increase the message display limit, refer to the product command reference manual.
[11/26 10:12:58     63s] (I)      ============== Pin Summary ==============
[11/26 10:12:58     63s] (I)      +-------+--------+---------+------------+
[11/26 10:12:58     63s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:12:58     63s] (I)      +-------+--------+---------+------------+
[11/26 10:12:58     63s] (I)      |     1 |  17936 |   69.78 |        Pin |
[11/26 10:12:58     63s] (I)      |     2 |   7766 |   30.22 |        Pin |
[11/26 10:12:58     63s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:12:58     63s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:12:58     63s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:12:58     63s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:12:58     63s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:12:58     63s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:12:58     63s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:12:58     63s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:12:58     63s] (I)      +-------+--------+---------+------------+
[11/26 10:12:58     63s] (I)      Custom ignore net properties:
[11/26 10:12:58     63s] (I)      1 : NotLegal
[11/26 10:12:58     63s] (I)      Default ignore net properties:
[11/26 10:12:58     63s] (I)      1 : Special
[11/26 10:12:58     63s] (I)      2 : Analog
[11/26 10:12:58     63s] (I)      3 : Fixed
[11/26 10:12:58     63s] (I)      4 : Skipped
[11/26 10:12:58     63s] (I)      5 : MixedSignal
[11/26 10:12:58     63s] (I)      Prerouted net properties:
[11/26 10:12:58     63s] (I)      1 : NotLegal
[11/26 10:12:58     63s] (I)      2 : Special
[11/26 10:12:58     63s] (I)      3 : Analog
[11/26 10:12:58     63s] (I)      4 : Fixed
[11/26 10:12:58     63s] (I)      5 : Skipped
[11/26 10:12:58     63s] (I)      6 : MixedSignal
[11/26 10:12:58     63s] (I)      Early global route reroute all routable nets
[11/26 10:12:58     63s] (I)      Use row-based GCell size
[11/26 10:12:58     63s] (I)      Use row-based GCell align
[11/26 10:12:58     63s] (I)      layer 0 area = 170496
[11/26 10:12:58     63s] (I)      layer 1 area = 170496
[11/26 10:12:58     63s] (I)      layer 2 area = 170496
[11/26 10:12:58     63s] (I)      GCell unit size   : 4320
[11/26 10:12:58     63s] (I)      GCell multiplier  : 6
[11/26 10:12:58     63s] (I)      GCell row height  : 4320
[11/26 10:12:58     63s] (I)      Actual row height : 4320
[11/26 10:12:58     63s] (I)      GCell align ref   : 20160 20160
[11/26 10:12:58     63s] (I)      Track table information for default rule: 
[11/26 10:12:58     63s] (I)      M1 has single uniform track structure
[11/26 10:12:58     63s] (I)      M2 has non-uniform track structure
[11/26 10:12:58     63s] (I)      M3 has single uniform track structure
[11/26 10:12:58     63s] (I)      M4 has single uniform track structure
[11/26 10:12:58     63s] (I)      M5 has single uniform track structure
[11/26 10:12:58     63s] (I)      M6 has single uniform track structure
[11/26 10:12:58     63s] (I)      M7 has single uniform track structure
[11/26 10:12:58     63s] (I)      M8 has single uniform track structure
[11/26 10:12:58     63s] (I)      M9 has single uniform track structure
[11/26 10:12:58     63s] (I)      Pad has single uniform track structure
[11/26 10:12:58     63s] (I)      ============== Default via ===============
[11/26 10:12:58     63s] (I)      +---+------------------+-----------------+
[11/26 10:12:58     63s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:12:58     63s] (I)      +---+------------------+-----------------+
[11/26 10:12:58     63s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:12:58     63s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:12:58     63s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:12:58     63s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:12:58     63s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:12:58     63s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:12:58     63s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:12:58     63s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:12:58     63s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:12:58     63s] (I)      +---+------------------+-----------------+
[11/26 10:12:58     63s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:12:58     63s] (I)      Read 540 PG shapes
[11/26 10:12:58     63s] (I)      Read 0 clock shapes
[11/26 10:12:58     63s] (I)      Read 0 other shapes
[11/26 10:12:58     63s] (I)      #Routing Blockages  : 0
[11/26 10:12:58     63s] (I)      #Bump Blockages     : 0
[11/26 10:12:58     63s] (I)      #Instance Blockages : 7808
[11/26 10:12:58     63s] (I)      #PG Blockages       : 540
[11/26 10:12:58     63s] (I)      #Halo Blockages     : 0
[11/26 10:12:58     63s] (I)      #Boundary Blockages : 0
[11/26 10:12:58     63s] (I)      #Clock Blockages    : 0
[11/26 10:12:58     63s] (I)      #Other Blockages    : 0
[11/26 10:12:58     63s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:12:58     63s] (I)      #prerouted nets         : 0
[11/26 10:12:58     63s] (I)      #prerouted special nets : 0
[11/26 10:12:58     63s] (I)      #prerouted wires        : 0
[11/26 10:12:58     63s] (I)      Read 9960 nets ( ignored 0 )
[11/26 10:12:58     63s] (I)        Front-side 9960 ( ignored 0 )
[11/26 10:12:58     63s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:12:58     63s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:12:58     63s] (I)      dcls route internal nets
[11/26 10:12:58     63s] (I)      dcls route interface nets
[11/26 10:12:58     63s] (I)      dcls route common nets
[11/26 10:12:58     63s] (I)      dcls route top nets
[11/26 10:12:58     63s] (I)      Reading macro buffers
[11/26 10:12:58     63s] (I)      Number of macro buffers: 0
[11/26 10:12:58     63s] (I)      early_global_route_priority property id does not exist.
[11/26 10:12:58     63s] (I)      Read Num Blocks=8348  Num Prerouted Wires=0  Num CS=0
[11/26 10:12:58     63s] (I)      Layer 1 (H) : #blockages 8348 : #preroutes 0
[11/26 10:12:58     63s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:12:58     63s] (I)      Number of ignored nets                =      0
[11/26 10:12:58     63s] (I)      Number of connected nets              =      0
[11/26 10:12:58     63s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:12:58     63s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:12:58     63s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:12:58     63s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:12:58     63s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:12:58     63s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:12:58     63s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:12:58     63s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 10:12:58     63s] (I)      Ndr track 0 does not exist
[11/26 10:12:58     63s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:12:58     63s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:12:58     63s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:12:58     63s] (I)      Site width          :   864  (dbu)
[11/26 10:12:58     63s] (I)      Row height          :  4320  (dbu)
[11/26 10:12:58     63s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:12:58     63s] (I)      GCell width         : 25920  (dbu)
[11/26 10:12:58     63s] (I)      GCell height        : 25920  (dbu)
[11/26 10:12:58     63s] (I)      Grid                :    31    31     3
[11/26 10:12:58     63s] (I)      Layer numbers       :     1     2     3
[11/26 10:12:58     63s] (I)      Layer name         :    M1    M2    M3
[11/26 10:12:58     63s] (I)      Vertical capacity   :     0     0 25920
[11/26 10:12:58     63s] (I)      Horizontal capacity :     0 25920     0
[11/26 10:12:58     63s] (I)      Default wire width  :   288   288   288
[11/26 10:12:58     63s] (I)      Default wire space  :   288   288   288
[11/26 10:12:58     63s] (I)      Default wire pitch  :   576   576   576
[11/26 10:12:58     63s] (I)      Default pitch size  :   576   576   576
[11/26 10:12:58     63s] (I)      First track coord   :   576  2880   576
[11/26 10:12:58     63s] (I)      Num tracks per GCell: 45.00 45.00 45.00
[11/26 10:12:58     63s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:12:58     63s] (I)      --------------------------------------------------------
[11/26 10:12:58     63s] 
[11/26 10:12:58     63s] (I)      ============ Routing rule table ============
[11/26 10:12:58     63s] (I)      Rule id: 0  Rule name: (Default)  Nets: 9960
[11/26 10:12:58     63s] (I)      ========================================
[11/26 10:12:58     63s] (I)      
[11/26 10:12:58     63s] (I)      ==== NDR : (Default) ====
[11/26 10:12:58     63s] (I)      +--------------+--------+
[11/26 10:12:58     63s] (I)      |           ID |      0 |
[11/26 10:12:58     63s] (I)      |      Default |    yes |
[11/26 10:12:58     63s] (I)      |  Clk Special |     no |
[11/26 10:12:58     63s] (I)      | Hard spacing |     no |
[11/26 10:12:58     63s] (I)      |    NDR track | (none) |
[11/26 10:12:58     63s] (I)      |      NDR via | (none) |
[11/26 10:12:58     63s] (I)      |  Extra space |      0 |
[11/26 10:12:58     63s] (I)      |      Shields |      0 |
[11/26 10:12:58     63s] (I)      |   Demand (H) |      1 |
[11/26 10:12:58     63s] (I)      |   Demand (V) |      1 |
[11/26 10:12:58     63s] (I)      |        #Nets |   9960 |
[11/26 10:12:58     63s] (I)      +--------------+--------+
[11/26 10:12:58     63s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:58     63s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:12:58     63s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:58     63s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:12:58     63s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:12:58     63s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:12:58     63s] (I)      =============== Blocked Tracks ===============
[11/26 10:12:58     63s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:58     63s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:12:58     63s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:58     63s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:12:58     63s] (I)      |     2 |   40052 |    11746 |        29.33% |
[11/26 10:12:58     63s] (I)      |     3 |   43028 |        0 |         0.00% |
[11/26 10:12:58     63s] (I)      +-------+---------+----------+---------------+
[11/26 10:12:58     63s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3.01 MB )
[11/26 10:12:58     63s] (I)      Reset routing kernel
[11/26 10:12:58     63s] (I)      numLocalWires=12380  numGlobalNetBranches=2772  numLocalNetBranches=3434
[11/26 10:12:58     63s] (I)      totalPins=26288  totalGlobalPin=17171 (65.32%)
[11/26 10:12:58     63s] (I)      total 2D Cap : 75262 = (32234 H, 43028 V)
[11/26 10:12:58     63s] (I)      total 2D Demand : 2033 = (2033 H, 0 V)
[11/26 10:12:58     63s] (I)      init route region map
[11/26 10:12:58     63s] (I)      #blocked GCells = 0
[11/26 10:12:58     63s] (I)      #regions = 1
[11/26 10:12:58     63s] (I)      init safety region map
[11/26 10:12:58     63s] (I)      #blocked GCells = 0
[11/26 10:12:58     63s] (I)      #regions = 1
[11/26 10:12:58     63s] (I)      
[11/26 10:12:58     63s] (I)      ============  Phase 1a Route ============
[11/26 10:12:58     63s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:12:58     63s] (I)      Usage: 28216 = (19326 H, 8890 V) = (59.96% H, 20.66% V) = (1.252e+05um H, 5.761e+04um V)
[11/26 10:12:58     63s] (I)      
[11/26 10:12:58     63s] (I)      ============  Phase 1b Route ============
[11/26 10:12:58     63s] (I)      Usage: 28246 = (19331 H, 8915 V) = (59.97% H, 20.72% V) = (1.253e+05um H, 5.777e+04um V)
[11/26 10:12:58     63s] (I)      eGR overflow: 4.15% H + 0.00% V
[11/26 10:12:58     63s] 
[11/26 10:12:58     63s] (I)      Updating congestion map
[11/26 10:12:58     63s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 10:12:58     63s] (I)      Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.07 sec, Curr Mem: 3.01 MB )
[11/26 10:12:58     63s] Finished Early Global Route rough congestion estimation: mem = 3105.0M
[11/26 10:12:58     63s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.059, REAL:0.074, MEM:3105.0M, EPOCH TIME: 1732633978.157426
[11/26 10:12:58     63s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/26 10:12:58     63s] Unignore, current top cell is dist_sort.
[11/26 10:12:58     63s] OPERPROF: Starting CDPad at level 1, MEM:3105.0M, EPOCH TIME: 1732633978.157946
[11/26 10:12:58     63s] CDPadU 0.981 -> 0.995. R=0.356, N=7443, GS=6.480
[11/26 10:12:58     63s] OPERPROF: Finished CDPad at level 1, CPU:0.019, REAL:0.020, MEM:3105.0M, EPOCH TIME: 1732633978.178267
[11/26 10:12:58     63s] OPERPROF: Starting NP-MAIN at level 1, MEM:3105.0M, EPOCH TIME: 1732633978.178744
[11/26 10:12:58     63s] OPERPROF:   Starting NP-Place at level 2, MEM:3105.0M, EPOCH TIME: 1732633978.199202
[11/26 10:12:58     63s] AB param 13.7% (1016/7443).
[11/26 10:12:58     63s] OPERPROF:   Finished NP-Place at level 2, CPU:0.053, REAL:0.053, MEM:3113.2M, EPOCH TIME: 1732633978.252272
[11/26 10:12:58     64s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.080, REAL:0.081, MEM:3113.2M, EPOCH TIME: 1732633978.259562
[11/26 10:12:58     64s] Global placement CDP is working on the selected area.
[11/26 10:12:58     64s] OPERPROF: Starting NP-MAIN at level 1, MEM:3113.2M, EPOCH TIME: 1732633978.260538
[11/26 10:12:58     64s] OPERPROF:   Starting NP-Place at level 2, MEM:3113.2M, EPOCH TIME: 1732633978.275977
[11/26 10:12:58     64s] OPERPROF:   Finished NP-Place at level 2, CPU:0.532, REAL:0.580, MEM:3110.2M, EPOCH TIME: 1732633978.856025
[11/26 10:12:58     64s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.554, REAL:0.601, MEM:3110.2M, EPOCH TIME: 1732633978.861970
[11/26 10:12:58     64s] Iteration  9: Total net bbox = 1.806e+05 (1.27e+05 5.36e+04)
[11/26 10:12:58     64s]               Est.  stn bbox = 1.927e+05 (1.34e+05 5.90e+04)
[11/26 10:12:58     64s]               cpu = 0:00:12.0 real = 0:00:12.0 mem = 3110.2M
[11/26 10:12:58     64s] Iteration 10: Total net bbox = 1.806e+05 (1.27e+05 5.36e+04)
[11/26 10:12:58     64s]               Est.  stn bbox = 1.927e+05 (1.34e+05 5.90e+04)
[11/26 10:12:58     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3110.2M
[11/26 10:12:58     64s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3110.2M, EPOCH TIME: 1732633978.881143
[11/26 10:12:58     64s] Ignore, current top cell is dist_sort.
[11/26 10:12:58     64s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:12:58     64s] Unignore, current top cell is dist_sort.
[11/26 10:12:58     64s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3110.2M, EPOCH TIME: 1732633978.881958
[11/26 10:12:58     64s] OPERPROF: Starting NP-MAIN at level 1, MEM:3110.2M, EPOCH TIME: 1732633978.882334
[11/26 10:12:58     64s] OPERPROF:   Starting NP-Place at level 2, MEM:3110.2M, EPOCH TIME: 1732633978.899790
[11/26 10:13:01     67s] OPERPROF:   Finished NP-Place at level 2, CPU:2.779, REAL:2.838, MEM:3113.1M, EPOCH TIME: 1732633981.737517
[11/26 10:13:01     67s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.804, REAL:2.862, MEM:3113.1M, EPOCH TIME: 1732633981.744639
[11/26 10:13:01     67s] Legalizing MH Cells... 0 / 0 (level 6) on dist_sort
[11/26 10:13:01     67s] MH legal: No MH instances from GP
[11/26 10:13:01     67s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 10:13:01     67s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3113.1M, DRC: 0)
[11/26 10:13:01     67s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3113.1M, EPOCH TIME: 1732633981.745446
[11/26 10:13:01     67s] Ignore, current top cell is dist_sort.
[11/26 10:13:01     67s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:13:01     67s] Unignore, current top cell is dist_sort.
[11/26 10:13:01     67s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3113.1M, EPOCH TIME: 1732633981.746271
[11/26 10:13:01     67s] Ignore, current top cell is dist_sort.
[11/26 10:13:01     67s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3113.1M, EPOCH TIME: 1732633981.746412
[11/26 10:13:01     67s] Starting Early Global Route rough congestion estimation: mem = 3113.1M
[11/26 10:13:01     67s] (I)      Initializing eGR engine (rough)
[11/26 10:13:01     67s] Set min layer with default ( 2 )
[11/26 10:13:01     67s] Set max layer with parameter ( 3 )
[11/26 10:13:01     67s] (I)      clean place blk overflow:
[11/26 10:13:01     67s] (I)      H : enabled 0.60 0
[11/26 10:13:01     67s] (I)      V : enabled 0.60 0
[11/26 10:13:01     67s] (I)      Initializing eGR engine (rough)
[11/26 10:13:01     67s] Set min layer with default ( 2 )
[11/26 10:13:01     67s] Set max layer with parameter ( 3 )
[11/26 10:13:01     67s] (I)      clean place blk overflow:
[11/26 10:13:01     67s] (I)      H : enabled 0.60 0
[11/26 10:13:01     67s] (I)      V : enabled 0.60 0
[11/26 10:13:01     67s] (I)      Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 10:13:01     67s] (I)      Running eGR Rough flow
[11/26 10:13:01     67s] (I)      # wire layers (front) : 11
[11/26 10:13:01     67s] (I)      # wire layers (back)  : 0
[11/26 10:13:01     67s] (I)      min wire layer : 1
[11/26 10:13:01     67s] (I)      max wire layer : 10
[11/26 10:13:01     67s] (I)      # cut layers (front) : 10
[11/26 10:13:01     67s] (I)      # cut layers (back)  : 0
[11/26 10:13:01     67s] (I)      min cut layer : 1
[11/26 10:13:01     67s] (I)      max cut layer : 9
[11/26 10:13:01     67s] (I)      ================================ Layers ================================
[11/26 10:13:01     67s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:01     67s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:13:01     67s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:01     67s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:13:01     67s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:13:01     67s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:01     67s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:13:01     67s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:01     67s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:13:01     67s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:01     67s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:13:01     67s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:13:01     67s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:13:01     67s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:13:01     67s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:13:01     67s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:13:01     67s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:13:01     67s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:13:01     67s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:13:01     67s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:13:01     67s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:13:01     67s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:13:01     67s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:13:01     67s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:13:01     67s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:01     67s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:13:01     67s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:13:01     67s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:13:01     67s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:13:01     67s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:01     67s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 10:13:01     67s] (I)      == Non-default Options ==
[11/26 10:13:01     67s] (I)      Print mode                                         : 2
[11/26 10:13:01     67s] (I)      Stop if highly congested                           : false
[11/26 10:13:01     67s] (I)      Local connection modeling                          : true
[11/26 10:13:01     67s] (I)      Maximum routing layer                              : 3
[11/26 10:13:01     67s] (I)      Top routing layer                                  : 3
[11/26 10:13:01     67s] (I)      Assign partition pins                              : false
[11/26 10:13:01     67s] (I)      Support large GCell                                : true
[11/26 10:13:01     67s] (I)      Number of threads                                  : 1
[11/26 10:13:01     67s] (I)      Number of rows per GCell                           : 3
[11/26 10:13:01     67s] (I)      Max num rows per GCell                             : 32
[11/26 10:13:01     67s] (I)      Route tie net to shape                             : auto
[11/26 10:13:01     67s] (I)      Method to set GCell size                           : row
[11/26 10:13:01     67s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:13:01     67s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:13:01     67s] (I)      ============== Pin Summary ==============
[11/26 10:13:01     67s] (I)      +-------+--------+---------+------------+
[11/26 10:13:01     67s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:13:01     67s] (I)      +-------+--------+---------+------------+
[11/26 10:13:01     67s] (I)      |     1 |  17936 |   69.78 |        Pin |
[11/26 10:13:01     67s] (I)      |     2 |   7766 |   30.22 |        Pin |
[11/26 10:13:01     67s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:13:01     67s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:13:01     67s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:13:01     67s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:13:01     67s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:13:01     67s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:13:01     67s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:13:01     67s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:13:01     67s] (I)      +-------+--------+---------+------------+
[11/26 10:13:01     67s] (I)      Custom ignore net properties:
[11/26 10:13:01     67s] (I)      1 : NotLegal
[11/26 10:13:01     67s] (I)      Default ignore net properties:
[11/26 10:13:01     67s] (I)      1 : Special
[11/26 10:13:01     67s] (I)      2 : Analog
[11/26 10:13:01     67s] (I)      3 : Fixed
[11/26 10:13:01     67s] (I)      4 : Skipped
[11/26 10:13:01     67s] (I)      5 : MixedSignal
[11/26 10:13:01     67s] (I)      Prerouted net properties:
[11/26 10:13:01     67s] (I)      1 : NotLegal
[11/26 10:13:01     67s] (I)      2 : Special
[11/26 10:13:01     67s] (I)      3 : Analog
[11/26 10:13:01     67s] (I)      4 : Fixed
[11/26 10:13:01     67s] (I)      5 : Skipped
[11/26 10:13:01     67s] (I)      6 : MixedSignal
[11/26 10:13:01     67s] (I)      Early global route reroute all routable nets
[11/26 10:13:01     67s] (I)      Use row-based GCell size
[11/26 10:13:01     67s] (I)      Use row-based GCell align
[11/26 10:13:01     67s] (I)      layer 0 area = 170496
[11/26 10:13:01     67s] (I)      layer 1 area = 170496
[11/26 10:13:01     67s] (I)      layer 2 area = 170496
[11/26 10:13:01     67s] (I)      GCell unit size   : 4320
[11/26 10:13:01     67s] (I)      GCell multiplier  : 3
[11/26 10:13:01     67s] (I)      GCell row height  : 4320
[11/26 10:13:01     67s] (I)      Actual row height : 4320
[11/26 10:13:01     67s] (I)      GCell align ref   : 20160 20160
[11/26 10:13:01     67s] (I)      Track table information for default rule: 
[11/26 10:13:01     67s] (I)      M1 has single uniform track structure
[11/26 10:13:01     67s] (I)      M2 has non-uniform track structure
[11/26 10:13:01     67s] (I)      M3 has single uniform track structure
[11/26 10:13:01     67s] (I)      M4 has single uniform track structure
[11/26 10:13:01     67s] (I)      M5 has single uniform track structure
[11/26 10:13:01     67s] (I)      M6 has single uniform track structure
[11/26 10:13:01     67s] (I)      M7 has single uniform track structure
[11/26 10:13:01     67s] (I)      M8 has single uniform track structure
[11/26 10:13:01     67s] (I)      M9 has single uniform track structure
[11/26 10:13:01     67s] (I)      Pad has single uniform track structure
[11/26 10:13:01     67s] (I)      ============== Default via ===============
[11/26 10:13:01     67s] (I)      +---+------------------+-----------------+
[11/26 10:13:01     67s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:13:01     67s] (I)      +---+------------------+-----------------+
[11/26 10:13:01     67s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:13:01     67s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:13:01     67s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:13:01     67s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:13:01     67s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:13:01     67s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:13:01     67s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:13:01     67s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:13:01     67s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:13:01     67s] (I)      +---+------------------+-----------------+
[11/26 10:13:01     67s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:13:01     67s] (I)      Read 540 PG shapes
[11/26 10:13:01     67s] (I)      Read 0 clock shapes
[11/26 10:13:01     67s] (I)      Read 0 other shapes
[11/26 10:13:01     67s] (I)      #Routing Blockages  : 0
[11/26 10:13:01     67s] (I)      #Bump Blockages     : 0
[11/26 10:13:01     67s] (I)      #Instance Blockages : 7808
[11/26 10:13:01     67s] (I)      #PG Blockages       : 540
[11/26 10:13:01     67s] (I)      #Halo Blockages     : 0
[11/26 10:13:01     67s] (I)      #Boundary Blockages : 0
[11/26 10:13:01     67s] (I)      #Clock Blockages    : 0
[11/26 10:13:01     67s] (I)      #Other Blockages    : 0
[11/26 10:13:01     67s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:13:01     67s] (I)      #prerouted nets         : 0
[11/26 10:13:01     67s] (I)      #prerouted special nets : 0
[11/26 10:13:01     67s] (I)      #prerouted wires        : 0
[11/26 10:13:01     67s] (I)      Read 9960 nets ( ignored 0 )
[11/26 10:13:01     67s] (I)        Front-side 9960 ( ignored 0 )
[11/26 10:13:01     67s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:13:01     67s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:13:01     67s] (I)      dcls route internal nets
[11/26 10:13:01     67s] (I)      dcls route interface nets
[11/26 10:13:01     67s] (I)      dcls route common nets
[11/26 10:13:01     67s] (I)      dcls route top nets
[11/26 10:13:01     67s] (I)      Reading macro buffers
[11/26 10:13:01     67s] (I)      Number of macro buffers: 0
[11/26 10:13:01     67s] (I)      early_global_route_priority property id does not exist.
[11/26 10:13:01     67s] (I)      Read Num Blocks=8348  Num Prerouted Wires=0  Num CS=0
[11/26 10:13:01     67s] (I)      Layer 1 (H) : #blockages 8348 : #preroutes 0
[11/26 10:13:01     67s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:13:01     67s] (I)      Number of ignored nets                =      0
[11/26 10:13:01     67s] (I)      Number of connected nets              =      0
[11/26 10:13:01     67s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:13:01     67s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:13:01     67s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:13:01     67s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:13:01     67s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:13:01     67s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:13:01     67s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:13:01     67s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 10:13:01     67s] (I)      Ndr track 0 does not exist
[11/26 10:13:01     67s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:13:01     67s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:13:01     67s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:13:01     67s] (I)      Site width          :   864  (dbu)
[11/26 10:13:01     67s] (I)      Row height          :  4320  (dbu)
[11/26 10:13:01     67s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:13:01     67s] (I)      GCell width         : 12960  (dbu)
[11/26 10:13:01     67s] (I)      GCell height        : 12960  (dbu)
[11/26 10:13:01     67s] (I)      Grid                :    62    62     3
[11/26 10:13:01     67s] (I)      Layer numbers       :     1     2     3
[11/26 10:13:01     67s] (I)      Layer name         :    M1    M2    M3
[11/26 10:13:01     67s] (I)      Vertical capacity   :     0     0 12960
[11/26 10:13:01     67s] (I)      Horizontal capacity :     0 12960     0
[11/26 10:13:01     67s] (I)      Default wire width  :   288   288   288
[11/26 10:13:01     67s] (I)      Default wire space  :   288   288   288
[11/26 10:13:01     67s] (I)      Default wire pitch  :   576   576   576
[11/26 10:13:01     67s] (I)      Default pitch size  :   576   576   576
[11/26 10:13:01     67s] (I)      First track coord   :   576  2880   576
[11/26 10:13:01     67s] (I)      Num tracks per GCell: 22.50 22.50 22.50
[11/26 10:13:01     67s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:13:01     67s] (I)      --------------------------------------------------------
[11/26 10:13:01     67s] 
[11/26 10:13:01     67s] (I)      ============ Routing rule table ============
[11/26 10:13:01     67s] (I)      Rule id: 0  Rule name: (Default)  Nets: 9960
[11/26 10:13:01     67s] (I)      ========================================
[11/26 10:13:01     67s] (I)      
[11/26 10:13:01     67s] (I)      ==== NDR : (Default) ====
[11/26 10:13:01     67s] (I)      +--------------+--------+
[11/26 10:13:01     67s] (I)      |           ID |      0 |
[11/26 10:13:01     67s] (I)      |      Default |    yes |
[11/26 10:13:01     67s] (I)      |  Clk Special |     no |
[11/26 10:13:01     67s] (I)      | Hard spacing |     no |
[11/26 10:13:01     67s] (I)      |    NDR track | (none) |
[11/26 10:13:01     67s] (I)      |      NDR via | (none) |
[11/26 10:13:01     67s] (I)      |  Extra space |      0 |
[11/26 10:13:01     67s] (I)      |      Shields |      0 |
[11/26 10:13:01     67s] (I)      |   Demand (H) |      1 |
[11/26 10:13:01     67s] (I)      |   Demand (V) |      1 |
[11/26 10:13:01     67s] (I)      |        #Nets |   9960 |
[11/26 10:13:01     67s] (I)      +--------------+--------+
[11/26 10:13:01     67s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:01     67s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:13:01     67s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:01     67s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:13:01     67s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:13:01     67s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:01     67s] (I)      =============== Blocked Tracks ===============
[11/26 10:13:01     67s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:01     67s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:13:01     67s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:01     67s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:13:01     67s] (I)      |     2 |   80104 |    17787 |        22.20% |
[11/26 10:13:01     67s] (I)      |     3 |   86056 |        0 |         0.00% |
[11/26 10:13:01     67s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:01     67s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.01 MB )
[11/26 10:13:01     67s] (I)      Reset routing kernel
[11/26 10:13:01     67s] (I)      numLocalWires=7844  numGlobalNetBranches=2128  numLocalNetBranches=1811
[11/26 10:13:01     67s] (I)      totalPins=26288  totalGlobalPin=20750 (78.93%)
[11/26 10:13:01     67s] (I)      total 2D Cap : 152179 = (66123 H, 86056 V)
[11/26 10:13:01     67s] (I)      total 2D Demand : 2577 = (2577 H, 0 V)
[11/26 10:13:01     67s] (I)      init route region map
[11/26 10:13:01     67s] (I)      #blocked GCells = 0
[11/26 10:13:01     67s] (I)      #regions = 1
[11/26 10:13:01     67s] (I)      init safety region map
[11/26 10:13:01     67s] (I)      #blocked GCells = 0
[11/26 10:13:01     67s] (I)      #regions = 1
[11/26 10:13:01     67s] (I)      
[11/26 10:13:01     67s] (I)      ============  Phase 1a Route ============
[11/26 10:13:01     67s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:13:01     67s] (I)      Usage: 57125 = (39420 H, 17705 V) = (59.62% H, 20.57% V) = (1.277e+05um H, 5.736e+04um V)
[11/26 10:13:01     67s] (I)      
[11/26 10:13:01     67s] (I)      ============  Phase 1b Route ============
[11/26 10:13:01     67s] (I)      Usage: 57213 = (39429 H, 17784 V) = (59.63% H, 20.67% V) = (1.277e+05um H, 5.762e+04um V)
[11/26 10:13:01     67s] (I)      eGR overflow: 8.54% H + 0.00% V
[11/26 10:13:01     67s] 
[11/26 10:13:01     67s] (I)      Updating congestion map
[11/26 10:13:01     67s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 10:13:01     67s] (I)      Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3.01 MB )
[11/26 10:13:01     67s] Finished Early Global Route rough congestion estimation: mem = 3106.2M
[11/26 10:13:01     67s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.068, REAL:0.081, MEM:3106.2M, EPOCH TIME: 1732633981.827470
[11/26 10:13:01     67s] earlyGlobalRoute rough estimation gcell size 3 row height
[11/26 10:13:01     67s] Unignore, current top cell is dist_sort.
[11/26 10:13:01     67s] OPERPROF: Starting CDPad at level 1, MEM:3106.2M, EPOCH TIME: 1732633981.827901
[11/26 10:13:01     67s] CDPadU 0.994 -> 0.999. R=0.356, N=7443, GS=3.240
[11/26 10:13:01     67s] OPERPROF: Finished CDPad at level 1, CPU:0.025, REAL:0.026, MEM:3106.2M, EPOCH TIME: 1732633981.853803
[11/26 10:13:01     67s] OPERPROF: Starting NP-MAIN at level 1, MEM:3106.2M, EPOCH TIME: 1732633981.854287
[11/26 10:13:01     67s] OPERPROF:   Starting NP-Place at level 2, MEM:3106.2M, EPOCH TIME: 1732633981.873705
[11/26 10:13:01     67s] AB param 14.8% (1100/7443).
[11/26 10:13:01     67s] OPERPROF:   Finished NP-Place at level 2, CPU:0.052, REAL:0.052, MEM:3114.5M, EPOCH TIME: 1732633981.925785
[11/26 10:13:01     67s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.078, REAL:0.079, MEM:3114.5M, EPOCH TIME: 1732633981.933186
[11/26 10:13:01     67s] Global placement CDP is working on the selected area.
[11/26 10:13:01     67s] OPERPROF: Starting NP-MAIN at level 1, MEM:3114.5M, EPOCH TIME: 1732633981.934261
[11/26 10:13:01     67s] OPERPROF:   Starting NP-Place at level 2, MEM:3114.5M, EPOCH TIME: 1732633981.949766
[11/26 10:13:02     67s] OPERPROF:   Finished NP-Place at level 2, CPU:0.389, REAL:0.418, MEM:3110.5M, EPOCH TIME: 1732633982.367504
[11/26 10:13:02     67s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.411, REAL:0.439, MEM:3110.5M, EPOCH TIME: 1732633982.373621
[11/26 10:13:02     67s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3110.5M, EPOCH TIME: 1732633982.374338
[11/26 10:13:02     67s] Ignore, current top cell is dist_sort.
[11/26 10:13:02     67s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:13:02     67s] Unignore, current top cell is dist_sort.
[11/26 10:13:02     67s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3110.5M, EPOCH TIME: 1732633982.375314
[11/26 10:13:02     67s] Ignore, current top cell is dist_sort.
[11/26 10:13:02     67s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3110.5M, EPOCH TIME: 1732633982.375462
[11/26 10:13:02     67s] Starting Early Global Route rough congestion estimation: mem = 3110.5M
[11/26 10:13:02     67s] (I)      Initializing eGR engine (rough)
[11/26 10:13:02     67s] Set min layer with default ( 2 )
[11/26 10:13:02     67s] Set max layer with parameter ( 3 )
[11/26 10:13:02     67s] (I)      clean place blk overflow:
[11/26 10:13:02     67s] (I)      H : enabled 0.60 0
[11/26 10:13:02     67s] (I)      V : enabled 0.60 0
[11/26 10:13:02     67s] (I)      Initializing eGR engine (rough)
[11/26 10:13:02     67s] Set min layer with default ( 2 )
[11/26 10:13:02     67s] Set max layer with parameter ( 3 )
[11/26 10:13:02     67s] (I)      clean place blk overflow:
[11/26 10:13:02     67s] (I)      H : enabled 0.60 0
[11/26 10:13:02     67s] (I)      V : enabled 0.60 0
[11/26 10:13:02     67s] (I)      Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 10:13:02     67s] (I)      Running eGR Rough flow
[11/26 10:13:02     67s] (I)      # wire layers (front) : 11
[11/26 10:13:02     67s] (I)      # wire layers (back)  : 0
[11/26 10:13:02     67s] (I)      min wire layer : 1
[11/26 10:13:02     67s] (I)      max wire layer : 10
[11/26 10:13:02     67s] (I)      # cut layers (front) : 10
[11/26 10:13:02     67s] (I)      # cut layers (back)  : 0
[11/26 10:13:02     67s] (I)      min cut layer : 1
[11/26 10:13:02     67s] (I)      max cut layer : 9
[11/26 10:13:02     67s] (I)      ================================ Layers ================================
[11/26 10:13:02     67s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:02     67s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:13:02     67s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:02     67s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:13:02     67s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:13:02     67s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:02     67s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:13:02     67s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:02     67s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:13:02     67s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:02     67s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:13:02     67s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:13:02     67s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:13:02     67s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:13:02     67s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:13:02     67s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:13:02     67s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:13:02     67s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:13:02     67s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:13:02     67s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:13:02     67s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:13:02     67s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:13:02     67s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:13:02     67s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:13:02     67s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:02     67s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:13:02     67s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:13:02     67s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:13:02     67s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:13:02     67s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:02     67s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 10:13:02     67s] (I)      == Non-default Options ==
[11/26 10:13:02     67s] (I)      Print mode                                         : 2
[11/26 10:13:02     67s] (I)      Stop if highly congested                           : false
[11/26 10:13:02     67s] (I)      Local connection modeling                          : true
[11/26 10:13:02     67s] (I)      Maximum routing layer                              : 3
[11/26 10:13:02     67s] (I)      Top routing layer                                  : 3
[11/26 10:13:02     67s] (I)      Assign partition pins                              : false
[11/26 10:13:02     67s] (I)      Support large GCell                                : true
[11/26 10:13:02     67s] (I)      Number of threads                                  : 1
[11/26 10:13:02     67s] (I)      Number of rows per GCell                           : 3
[11/26 10:13:02     67s] (I)      Max num rows per GCell                             : 32
[11/26 10:13:02     67s] (I)      Route tie net to shape                             : auto
[11/26 10:13:02     67s] (I)      Method to set GCell size                           : row
[11/26 10:13:02     67s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:13:02     67s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:13:02     67s] (I)      ============== Pin Summary ==============
[11/26 10:13:02     67s] (I)      +-------+--------+---------+------------+
[11/26 10:13:02     67s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:13:02     67s] (I)      +-------+--------+---------+------------+
[11/26 10:13:02     67s] (I)      |     1 |  17936 |   69.78 |        Pin |
[11/26 10:13:02     67s] (I)      |     2 |   7766 |   30.22 |        Pin |
[11/26 10:13:02     67s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:13:02     67s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:13:02     67s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:13:02     67s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:13:02     67s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:13:02     67s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:13:02     67s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:13:02     67s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:13:02     67s] (I)      +-------+--------+---------+------------+
[11/26 10:13:02     67s] (I)      Custom ignore net properties:
[11/26 10:13:02     67s] (I)      1 : NotLegal
[11/26 10:13:02     67s] (I)      Default ignore net properties:
[11/26 10:13:02     67s] (I)      1 : Special
[11/26 10:13:02     67s] (I)      2 : Analog
[11/26 10:13:02     67s] (I)      3 : Fixed
[11/26 10:13:02     67s] (I)      4 : Skipped
[11/26 10:13:02     67s] (I)      5 : MixedSignal
[11/26 10:13:02     67s] (I)      Prerouted net properties:
[11/26 10:13:02     67s] (I)      1 : NotLegal
[11/26 10:13:02     67s] (I)      2 : Special
[11/26 10:13:02     67s] (I)      3 : Analog
[11/26 10:13:02     67s] (I)      4 : Fixed
[11/26 10:13:02     67s] (I)      5 : Skipped
[11/26 10:13:02     67s] (I)      6 : MixedSignal
[11/26 10:13:02     67s] (I)      Early global route reroute all routable nets
[11/26 10:13:02     67s] (I)      Use row-based GCell size
[11/26 10:13:02     67s] (I)      Use row-based GCell align
[11/26 10:13:02     67s] (I)      layer 0 area = 170496
[11/26 10:13:02     67s] (I)      layer 1 area = 170496
[11/26 10:13:02     67s] (I)      layer 2 area = 170496
[11/26 10:13:02     67s] (I)      GCell unit size   : 4320
[11/26 10:13:02     67s] (I)      GCell multiplier  : 3
[11/26 10:13:02     67s] (I)      GCell row height  : 4320
[11/26 10:13:02     67s] (I)      Actual row height : 4320
[11/26 10:13:02     67s] (I)      GCell align ref   : 20160 20160
[11/26 10:13:02     67s] (I)      Track table information for default rule: 
[11/26 10:13:02     67s] (I)      M1 has single uniform track structure
[11/26 10:13:02     67s] (I)      M2 has non-uniform track structure
[11/26 10:13:02     67s] (I)      M3 has single uniform track structure
[11/26 10:13:02     67s] (I)      M4 has single uniform track structure
[11/26 10:13:02     67s] (I)      M5 has single uniform track structure
[11/26 10:13:02     67s] (I)      M6 has single uniform track structure
[11/26 10:13:02     67s] (I)      M7 has single uniform track structure
[11/26 10:13:02     67s] (I)      M8 has single uniform track structure
[11/26 10:13:02     67s] (I)      M9 has single uniform track structure
[11/26 10:13:02     67s] (I)      Pad has single uniform track structure
[11/26 10:13:02     67s] (I)      ============== Default via ===============
[11/26 10:13:02     67s] (I)      +---+------------------+-----------------+
[11/26 10:13:02     67s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:13:02     67s] (I)      +---+------------------+-----------------+
[11/26 10:13:02     67s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:13:02     67s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:13:02     67s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:13:02     67s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:13:02     67s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:13:02     67s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:13:02     67s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:13:02     67s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:13:02     67s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:13:02     67s] (I)      +---+------------------+-----------------+
[11/26 10:13:02     68s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:13:02     68s] (I)      Read 540 PG shapes
[11/26 10:13:02     68s] (I)      Read 0 clock shapes
[11/26 10:13:02     68s] (I)      Read 0 other shapes
[11/26 10:13:02     68s] (I)      #Routing Blockages  : 0
[11/26 10:13:02     68s] (I)      #Bump Blockages     : 0
[11/26 10:13:02     68s] (I)      #Instance Blockages : 7808
[11/26 10:13:02     68s] (I)      #PG Blockages       : 540
[11/26 10:13:02     68s] (I)      #Halo Blockages     : 0
[11/26 10:13:02     68s] (I)      #Boundary Blockages : 0
[11/26 10:13:02     68s] (I)      #Clock Blockages    : 0
[11/26 10:13:02     68s] (I)      #Other Blockages    : 0
[11/26 10:13:02     68s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:13:02     68s] (I)      #prerouted nets         : 0
[11/26 10:13:02     68s] (I)      #prerouted special nets : 0
[11/26 10:13:02     68s] (I)      #prerouted wires        : 0
[11/26 10:13:02     68s] (I)      Read 9960 nets ( ignored 0 )
[11/26 10:13:02     68s] (I)        Front-side 9960 ( ignored 0 )
[11/26 10:13:02     68s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:13:02     68s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:13:02     68s] (I)      dcls route internal nets
[11/26 10:13:02     68s] (I)      dcls route interface nets
[11/26 10:13:02     68s] (I)      dcls route common nets
[11/26 10:13:02     68s] (I)      dcls route top nets
[11/26 10:13:02     68s] (I)      Reading macro buffers
[11/26 10:13:02     68s] (I)      Number of macro buffers: 0
[11/26 10:13:02     68s] (I)      early_global_route_priority property id does not exist.
[11/26 10:13:02     68s] (I)      Read Num Blocks=8348  Num Prerouted Wires=0  Num CS=0
[11/26 10:13:02     68s] (I)      Layer 1 (H) : #blockages 8348 : #preroutes 0
[11/26 10:13:02     68s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:13:02     68s] (I)      Number of ignored nets                =      0
[11/26 10:13:02     68s] (I)      Number of connected nets              =      0
[11/26 10:13:02     68s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:13:02     68s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:13:02     68s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:13:02     68s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:13:02     68s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:13:02     68s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:13:02     68s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:13:02     68s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 10:13:02     68s] (I)      Ndr track 0 does not exist
[11/26 10:13:02     68s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:13:02     68s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:13:02     68s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:13:02     68s] (I)      Site width          :   864  (dbu)
[11/26 10:13:02     68s] (I)      Row height          :  4320  (dbu)
[11/26 10:13:02     68s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:13:02     68s] (I)      GCell width         : 12960  (dbu)
[11/26 10:13:02     68s] (I)      GCell height        : 12960  (dbu)
[11/26 10:13:02     68s] (I)      Grid                :    62    62     3
[11/26 10:13:02     68s] (I)      Layer numbers       :     1     2     3
[11/26 10:13:02     68s] (I)      Layer name         :    M1    M2    M3
[11/26 10:13:02     68s] (I)      Vertical capacity   :     0     0 12960
[11/26 10:13:02     68s] (I)      Horizontal capacity :     0 12960     0
[11/26 10:13:02     68s] (I)      Default wire width  :   288   288   288
[11/26 10:13:02     68s] (I)      Default wire space  :   288   288   288
[11/26 10:13:02     68s] (I)      Default wire pitch  :   576   576   576
[11/26 10:13:02     68s] (I)      Default pitch size  :   576   576   576
[11/26 10:13:02     68s] (I)      First track coord   :   576  2880   576
[11/26 10:13:02     68s] (I)      Num tracks per GCell: 22.50 22.50 22.50
[11/26 10:13:02     68s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:13:02     68s] (I)      --------------------------------------------------------
[11/26 10:13:02     68s] 
[11/26 10:13:02     68s] (I)      ============ Routing rule table ============
[11/26 10:13:02     68s] (I)      Rule id: 0  Rule name: (Default)  Nets: 9960
[11/26 10:13:02     68s] (I)      ========================================
[11/26 10:13:02     68s] (I)      
[11/26 10:13:02     68s] (I)      ==== NDR : (Default) ====
[11/26 10:13:02     68s] (I)      +--------------+--------+
[11/26 10:13:02     68s] (I)      |           ID |      0 |
[11/26 10:13:02     68s] (I)      |      Default |    yes |
[11/26 10:13:02     68s] (I)      |  Clk Special |     no |
[11/26 10:13:02     68s] (I)      | Hard spacing |     no |
[11/26 10:13:02     68s] (I)      |    NDR track | (none) |
[11/26 10:13:02     68s] (I)      |      NDR via | (none) |
[11/26 10:13:02     68s] (I)      |  Extra space |      0 |
[11/26 10:13:02     68s] (I)      |      Shields |      0 |
[11/26 10:13:02     68s] (I)      |   Demand (H) |      1 |
[11/26 10:13:02     68s] (I)      |   Demand (V) |      1 |
[11/26 10:13:02     68s] (I)      |        #Nets |   9960 |
[11/26 10:13:02     68s] (I)      +--------------+--------+
[11/26 10:13:02     68s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:02     68s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:13:02     68s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:02     68s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:13:02     68s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:13:02     68s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:02     68s] (I)      =============== Blocked Tracks ===============
[11/26 10:13:02     68s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:02     68s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:13:02     68s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:02     68s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:13:02     68s] (I)      |     2 |   80104 |    17730 |        22.13% |
[11/26 10:13:02     68s] (I)      |     3 |   86056 |        0 |         0.00% |
[11/26 10:13:02     68s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:02     68s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.01 MB )
[11/26 10:13:02     68s] (I)      Reset routing kernel
[11/26 10:13:02     68s] (I)      numLocalWires=7872  numGlobalNetBranches=2148  numLocalNetBranches=1805
[11/26 10:13:02     68s] (I)      totalPins=26288  totalGlobalPin=20748 (78.93%)
[11/26 10:13:02     68s] (I)      total 2D Cap : 152151 = (66095 H, 86056 V)
[11/26 10:13:02     68s] (I)      total 2D Demand : 2576 = (2576 H, 0 V)
[11/26 10:13:02     68s] (I)      init route region map
[11/26 10:13:02     68s] (I)      #blocked GCells = 0
[11/26 10:13:02     68s] (I)      #regions = 1
[11/26 10:13:02     68s] (I)      init safety region map
[11/26 10:13:02     68s] (I)      #blocked GCells = 0
[11/26 10:13:02     68s] (I)      #regions = 1
[11/26 10:13:02     68s] (I)      
[11/26 10:13:02     68s] (I)      ============  Phase 1a Route ============
[11/26 10:13:02     68s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:13:02     68s] (I)      Usage: 57106 = (39490 H, 17616 V) = (59.75% H, 20.47% V) = (1.279e+05um H, 5.708e+04um V)
[11/26 10:13:02     68s] (I)      
[11/26 10:13:02     68s] (I)      ============  Phase 1b Route ============
[11/26 10:13:02     68s] (I)      Usage: 57193 = (39496 H, 17697 V) = (59.76% H, 20.56% V) = (1.280e+05um H, 5.734e+04um V)
[11/26 10:13:02     68s] (I)      eGR overflow: 7.86% H + 0.00% V
[11/26 10:13:02     68s] 
[11/26 10:13:02     68s] (I)      Updating congestion map
[11/26 10:13:02     68s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 10:13:02     68s] (I)      Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 3.01 MB )
[11/26 10:13:02     68s] Finished Early Global Route rough congestion estimation: mem = 3106.3M
[11/26 10:13:02     68s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.069, REAL:0.084, MEM:3106.3M, EPOCH TIME: 1732633982.458997
[11/26 10:13:02     68s] earlyGlobalRoute rough estimation gcell size 3 row height
[11/26 10:13:02     68s] Unignore, current top cell is dist_sort.
[11/26 10:13:02     68s] OPERPROF: Starting CDPad at level 1, MEM:3106.3M, EPOCH TIME: 1732633982.459445
[11/26 10:13:02     68s] CDPadU 0.998 -> 1.000. R=0.356, N=7443, GS=3.240
[11/26 10:13:02     68s] OPERPROF: Finished CDPad at level 1, CPU:0.025, REAL:0.026, MEM:3106.3M, EPOCH TIME: 1732633982.485220
[11/26 10:13:02     68s] OPERPROF: Starting NP-MAIN at level 1, MEM:3106.3M, EPOCH TIME: 1732633982.485696
[11/26 10:13:02     68s] OPERPROF:   Starting NP-Place at level 2, MEM:3106.3M, EPOCH TIME: 1732633982.505305
[11/26 10:13:02     68s] AB param 19.3% (1436/7443).
[11/26 10:13:02     68s] OPERPROF:   Finished NP-Place at level 2, CPU:0.053, REAL:0.053, MEM:3114.5M, EPOCH TIME: 1732633982.558278
[11/26 10:13:02     68s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.079, REAL:0.080, MEM:3114.5M, EPOCH TIME: 1732633982.565296
[11/26 10:13:02     68s] Global placement CDP is working on the selected area.
[11/26 10:13:02     68s] OPERPROF: Starting NP-MAIN at level 1, MEM:3114.5M, EPOCH TIME: 1732633982.566111
[11/26 10:13:02     68s] OPERPROF:   Starting NP-Place at level 2, MEM:3114.5M, EPOCH TIME: 1732633982.580574
[11/26 10:13:03     68s] OPERPROF:   Finished NP-Place at level 2, CPU:0.465, REAL:0.497, MEM:3114.5M, EPOCH TIME: 1732633983.078027
[11/26 10:13:03     68s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.486, REAL:0.518, MEM:3114.5M, EPOCH TIME: 1732633983.084268
[11/26 10:13:03     68s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3114.5M, EPOCH TIME: 1732633983.085022
[11/26 10:13:03     68s] Ignore, current top cell is dist_sort.
[11/26 10:13:03     68s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:13:03     68s] Unignore, current top cell is dist_sort.
[11/26 10:13:03     68s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3114.5M, EPOCH TIME: 1732633983.085763
[11/26 10:13:03     68s] Ignore, current top cell is dist_sort.
[11/26 10:13:03     68s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3114.5M, EPOCH TIME: 1732633983.085909
[11/26 10:13:03     68s] Starting Early Global Route rough congestion estimation: mem = 3114.5M
[11/26 10:13:03     68s] (I)      Initializing eGR engine (rough)
[11/26 10:13:03     68s] Set min layer with default ( 2 )
[11/26 10:13:03     68s] Set max layer with parameter ( 3 )
[11/26 10:13:03     68s] (I)      clean place blk overflow:
[11/26 10:13:03     68s] (I)      H : enabled 0.60 0
[11/26 10:13:03     68s] (I)      V : enabled 0.60 0
[11/26 10:13:03     68s] (I)      Initializing eGR engine (rough)
[11/26 10:13:03     68s] Set min layer with default ( 2 )
[11/26 10:13:03     68s] Set max layer with parameter ( 3 )
[11/26 10:13:03     68s] (I)      clean place blk overflow:
[11/26 10:13:03     68s] (I)      H : enabled 0.60 0
[11/26 10:13:03     68s] (I)      V : enabled 0.60 0
[11/26 10:13:03     68s] (I)      Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 10:13:03     68s] (I)      Running eGR Rough flow
[11/26 10:13:03     68s] (I)      # wire layers (front) : 11
[11/26 10:13:03     68s] (I)      # wire layers (back)  : 0
[11/26 10:13:03     68s] (I)      min wire layer : 1
[11/26 10:13:03     68s] (I)      max wire layer : 10
[11/26 10:13:03     68s] (I)      # cut layers (front) : 10
[11/26 10:13:03     68s] (I)      # cut layers (back)  : 0
[11/26 10:13:03     68s] (I)      min cut layer : 1
[11/26 10:13:03     68s] (I)      max cut layer : 9
[11/26 10:13:03     68s] (I)      ================================ Layers ================================
[11/26 10:13:03     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:03     68s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:13:03     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:03     68s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:13:03     68s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:13:03     68s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:03     68s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:13:03     68s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:03     68s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:13:03     68s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:03     68s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:13:03     68s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:13:03     68s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:13:03     68s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:13:03     68s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:13:03     68s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:13:03     68s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:13:03     68s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:13:03     68s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:13:03     68s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:13:03     68s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:13:03     68s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:13:03     68s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:13:03     68s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:13:03     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:03     68s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:13:03     68s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:13:03     68s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:13:03     68s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:13:03     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:03     68s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 10:13:03     68s] (I)      == Non-default Options ==
[11/26 10:13:03     68s] (I)      Print mode                                         : 2
[11/26 10:13:03     68s] (I)      Stop if highly congested                           : false
[11/26 10:13:03     68s] (I)      Local connection modeling                          : true
[11/26 10:13:03     68s] (I)      Maximum routing layer                              : 3
[11/26 10:13:03     68s] (I)      Top routing layer                                  : 3
[11/26 10:13:03     68s] (I)      Assign partition pins                              : false
[11/26 10:13:03     68s] (I)      Support large GCell                                : true
[11/26 10:13:03     68s] (I)      Number of threads                                  : 1
[11/26 10:13:03     68s] (I)      Number of rows per GCell                           : 3
[11/26 10:13:03     68s] (I)      Max num rows per GCell                             : 32
[11/26 10:13:03     68s] (I)      Route tie net to shape                             : auto
[11/26 10:13:03     68s] (I)      Method to set GCell size                           : row
[11/26 10:13:03     68s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:13:03     68s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:13:03     68s] (I)      ============== Pin Summary ==============
[11/26 10:13:03     68s] (I)      +-------+--------+---------+------------+
[11/26 10:13:03     68s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:13:03     68s] (I)      +-------+--------+---------+------------+
[11/26 10:13:03     68s] (I)      |     1 |  17936 |   69.78 |        Pin |
[11/26 10:13:03     68s] (I)      |     2 |   7766 |   30.22 |        Pin |
[11/26 10:13:03     68s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:13:03     68s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:13:03     68s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:13:03     68s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:13:03     68s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:13:03     68s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:13:03     68s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:13:03     68s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:13:03     68s] (I)      +-------+--------+---------+------------+
[11/26 10:13:03     68s] (I)      Custom ignore net properties:
[11/26 10:13:03     68s] (I)      1 : NotLegal
[11/26 10:13:03     68s] (I)      Default ignore net properties:
[11/26 10:13:03     68s] (I)      1 : Special
[11/26 10:13:03     68s] (I)      2 : Analog
[11/26 10:13:03     68s] (I)      3 : Fixed
[11/26 10:13:03     68s] (I)      4 : Skipped
[11/26 10:13:03     68s] (I)      5 : MixedSignal
[11/26 10:13:03     68s] (I)      Prerouted net properties:
[11/26 10:13:03     68s] (I)      1 : NotLegal
[11/26 10:13:03     68s] (I)      2 : Special
[11/26 10:13:03     68s] (I)      3 : Analog
[11/26 10:13:03     68s] (I)      4 : Fixed
[11/26 10:13:03     68s] (I)      5 : Skipped
[11/26 10:13:03     68s] (I)      6 : MixedSignal
[11/26 10:13:03     68s] (I)      Early global route reroute all routable nets
[11/26 10:13:03     68s] (I)      Use row-based GCell size
[11/26 10:13:03     68s] (I)      Use row-based GCell align
[11/26 10:13:03     68s] (I)      layer 0 area = 170496
[11/26 10:13:03     68s] (I)      layer 1 area = 170496
[11/26 10:13:03     68s] (I)      layer 2 area = 170496
[11/26 10:13:03     68s] (I)      GCell unit size   : 4320
[11/26 10:13:03     68s] (I)      GCell multiplier  : 3
[11/26 10:13:03     68s] (I)      GCell row height  : 4320
[11/26 10:13:03     68s] (I)      Actual row height : 4320
[11/26 10:13:03     68s] (I)      GCell align ref   : 20160 20160
[11/26 10:13:03     68s] (I)      Track table information for default rule: 
[11/26 10:13:03     68s] (I)      M1 has single uniform track structure
[11/26 10:13:03     68s] (I)      M2 has non-uniform track structure
[11/26 10:13:03     68s] (I)      M3 has single uniform track structure
[11/26 10:13:03     68s] (I)      M4 has single uniform track structure
[11/26 10:13:03     68s] (I)      M5 has single uniform track structure
[11/26 10:13:03     68s] (I)      M6 has single uniform track structure
[11/26 10:13:03     68s] (I)      M7 has single uniform track structure
[11/26 10:13:03     68s] (I)      M8 has single uniform track structure
[11/26 10:13:03     68s] (I)      M9 has single uniform track structure
[11/26 10:13:03     68s] (I)      Pad has single uniform track structure
[11/26 10:13:03     68s] (I)      ============== Default via ===============
[11/26 10:13:03     68s] (I)      +---+------------------+-----------------+
[11/26 10:13:03     68s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:13:03     68s] (I)      +---+------------------+-----------------+
[11/26 10:13:03     68s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:13:03     68s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:13:03     68s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:13:03     68s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:13:03     68s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:13:03     68s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:13:03     68s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:13:03     68s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:13:03     68s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:13:03     68s] (I)      +---+------------------+-----------------+
[11/26 10:13:03     68s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:13:03     68s] (I)      Read 540 PG shapes
[11/26 10:13:03     68s] (I)      Read 0 clock shapes
[11/26 10:13:03     68s] (I)      Read 0 other shapes
[11/26 10:13:03     68s] (I)      #Routing Blockages  : 0
[11/26 10:13:03     68s] (I)      #Bump Blockages     : 0
[11/26 10:13:03     68s] (I)      #Instance Blockages : 7808
[11/26 10:13:03     68s] (I)      #PG Blockages       : 540
[11/26 10:13:03     68s] (I)      #Halo Blockages     : 0
[11/26 10:13:03     68s] (I)      #Boundary Blockages : 0
[11/26 10:13:03     68s] (I)      #Clock Blockages    : 0
[11/26 10:13:03     68s] (I)      #Other Blockages    : 0
[11/26 10:13:03     68s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:13:03     68s] (I)      #prerouted nets         : 0
[11/26 10:13:03     68s] (I)      #prerouted special nets : 0
[11/26 10:13:03     68s] (I)      #prerouted wires        : 0
[11/26 10:13:03     68s] (I)      Read 9960 nets ( ignored 0 )
[11/26 10:13:03     68s] (I)        Front-side 9960 ( ignored 0 )
[11/26 10:13:03     68s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:13:03     68s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:13:03     68s] (I)      dcls route internal nets
[11/26 10:13:03     68s] (I)      dcls route interface nets
[11/26 10:13:03     68s] (I)      dcls route common nets
[11/26 10:13:03     68s] (I)      dcls route top nets
[11/26 10:13:03     68s] (I)      Reading macro buffers
[11/26 10:13:03     68s] (I)      Number of macro buffers: 0
[11/26 10:13:03     68s] (I)      early_global_route_priority property id does not exist.
[11/26 10:13:03     68s] (I)      Read Num Blocks=8348  Num Prerouted Wires=0  Num CS=0
[11/26 10:13:03     68s] (I)      Layer 1 (H) : #blockages 8348 : #preroutes 0
[11/26 10:13:03     68s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:13:03     68s] (I)      Number of ignored nets                =      0
[11/26 10:13:03     68s] (I)      Number of connected nets              =      0
[11/26 10:13:03     68s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:13:03     68s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:13:03     68s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:13:03     68s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:13:03     68s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:13:03     68s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:13:03     68s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:13:03     68s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 10:13:03     68s] (I)      Ndr track 0 does not exist
[11/26 10:13:03     68s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:13:03     68s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:13:03     68s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:13:03     68s] (I)      Site width          :   864  (dbu)
[11/26 10:13:03     68s] (I)      Row height          :  4320  (dbu)
[11/26 10:13:03     68s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:13:03     68s] (I)      GCell width         : 12960  (dbu)
[11/26 10:13:03     68s] (I)      GCell height        : 12960  (dbu)
[11/26 10:13:03     68s] (I)      Grid                :    62    62     3
[11/26 10:13:03     68s] (I)      Layer numbers       :     1     2     3
[11/26 10:13:03     68s] (I)      Layer name         :    M1    M2    M3
[11/26 10:13:03     68s] (I)      Vertical capacity   :     0     0 12960
[11/26 10:13:03     68s] (I)      Horizontal capacity :     0 12960     0
[11/26 10:13:03     68s] (I)      Default wire width  :   288   288   288
[11/26 10:13:03     68s] (I)      Default wire space  :   288   288   288
[11/26 10:13:03     68s] (I)      Default wire pitch  :   576   576   576
[11/26 10:13:03     68s] (I)      Default pitch size  :   576   576   576
[11/26 10:13:03     68s] (I)      First track coord   :   576  2880   576
[11/26 10:13:03     68s] (I)      Num tracks per GCell: 22.50 22.50 22.50
[11/26 10:13:03     68s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:13:03     68s] (I)      --------------------------------------------------------
[11/26 10:13:03     68s] 
[11/26 10:13:03     68s] (I)      ============ Routing rule table ============
[11/26 10:13:03     68s] (I)      Rule id: 0  Rule name: (Default)  Nets: 9960
[11/26 10:13:03     68s] (I)      ========================================
[11/26 10:13:03     68s] (I)      
[11/26 10:13:03     68s] (I)      ==== NDR : (Default) ====
[11/26 10:13:03     68s] (I)      +--------------+--------+
[11/26 10:13:03     68s] (I)      |           ID |      0 |
[11/26 10:13:03     68s] (I)      |      Default |    yes |
[11/26 10:13:03     68s] (I)      |  Clk Special |     no |
[11/26 10:13:03     68s] (I)      | Hard spacing |     no |
[11/26 10:13:03     68s] (I)      |    NDR track | (none) |
[11/26 10:13:03     68s] (I)      |      NDR via | (none) |
[11/26 10:13:03     68s] (I)      |  Extra space |      0 |
[11/26 10:13:03     68s] (I)      |      Shields |      0 |
[11/26 10:13:03     68s] (I)      |   Demand (H) |      1 |
[11/26 10:13:03     68s] (I)      |   Demand (V) |      1 |
[11/26 10:13:03     68s] (I)      |        #Nets |   9960 |
[11/26 10:13:03     68s] (I)      +--------------+--------+
[11/26 10:13:03     68s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:03     68s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:13:03     68s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:03     68s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:13:03     68s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:13:03     68s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:03     68s] (I)      =============== Blocked Tracks ===============
[11/26 10:13:03     68s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:03     68s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:13:03     68s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:03     68s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:13:03     68s] (I)      |     2 |   80104 |    17736 |        22.14% |
[11/26 10:13:03     68s] (I)      |     3 |   86056 |        0 |         0.00% |
[11/26 10:13:03     68s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:03     68s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.01 MB )
[11/26 10:13:03     68s] (I)      Reset routing kernel
[11/26 10:13:03     68s] (I)      numLocalWires=7888  numGlobalNetBranches=2149  numLocalNetBranches=1813
[11/26 10:13:03     68s] (I)      totalPins=26288  totalGlobalPin=20725 (78.84%)
[11/26 10:13:03     68s] (I)      total 2D Cap : 152138 = (66082 H, 86056 V)
[11/26 10:13:03     68s] (I)      total 2D Demand : 2574 = (2574 H, 0 V)
[11/26 10:13:03     68s] (I)      init route region map
[11/26 10:13:03     68s] (I)      #blocked GCells = 0
[11/26 10:13:03     68s] (I)      #regions = 1
[11/26 10:13:03     68s] (I)      init safety region map
[11/26 10:13:03     68s] (I)      #blocked GCells = 0
[11/26 10:13:03     68s] (I)      #regions = 1
[11/26 10:13:03     68s] (I)      
[11/26 10:13:03     68s] (I)      ============  Phase 1a Route ============
[11/26 10:13:03     68s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:13:03     68s] (I)      Usage: 57279 = (39655 H, 17624 V) = (60.01% H, 20.48% V) = (1.285e+05um H, 5.710e+04um V)
[11/26 10:13:03     68s] (I)      
[11/26 10:13:03     68s] (I)      ============  Phase 1b Route ============
[11/26 10:13:03     68s] (I)      Usage: 57360 = (39659 H, 17701 V) = (60.01% H, 20.57% V) = (1.285e+05um H, 5.735e+04um V)
[11/26 10:13:03     68s] (I)      eGR overflow: 8.04% H + 0.00% V
[11/26 10:13:03     68s] 
[11/26 10:13:03     68s] (I)      Updating congestion map
[11/26 10:13:03     68s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 10:13:03     68s] (I)      Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 3.02 MB )
[11/26 10:13:03     68s] Finished Early Global Route rough congestion estimation: mem = 3108.7M
[11/26 10:13:03     68s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.071, REAL:0.086, MEM:3108.7M, EPOCH TIME: 1732633983.171930
[11/26 10:13:03     68s] earlyGlobalRoute rough estimation gcell size 3 row height
[11/26 10:13:03     68s] Unignore, current top cell is dist_sort.
[11/26 10:13:03     68s] OPERPROF: Starting CDPad at level 1, MEM:3108.7M, EPOCH TIME: 1732633983.172321
[11/26 10:13:03     68s] CDPadU 1.000 -> 1.000. R=0.356, N=7443, GS=3.240
[11/26 10:13:03     68s] OPERPROF: Finished CDPad at level 1, CPU:0.025, REAL:0.026, MEM:3108.7M, EPOCH TIME: 1732633983.198106
[11/26 10:13:03     68s] OPERPROF: Starting NP-MAIN at level 1, MEM:3108.7M, EPOCH TIME: 1732633983.198688
[11/26 10:13:03     68s] OPERPROF:   Starting NP-Place at level 2, MEM:3108.7M, EPOCH TIME: 1732633983.217964
[11/26 10:13:03     68s] AB param 46.7% (3474/7443).
[11/26 10:13:03     68s] OPERPROF:   Finished NP-Place at level 2, CPU:0.052, REAL:0.053, MEM:3115.5M, EPOCH TIME: 1732633983.270502
[11/26 10:13:03     68s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.079, REAL:0.079, MEM:3115.5M, EPOCH TIME: 1732633983.277774
[11/26 10:13:03     68s] Global placement CDP is working on the selected area.
[11/26 10:13:03     68s] OPERPROF: Starting NP-MAIN at level 1, MEM:3115.5M, EPOCH TIME: 1732633983.278701
[11/26 10:13:03     68s] OPERPROF:   Starting NP-Place at level 2, MEM:3115.5M, EPOCH TIME: 1732633983.295500
[11/26 10:13:04     69s] OPERPROF:   Finished NP-Place at level 2, CPU:0.814, REAL:0.855, MEM:3113.5M, EPOCH TIME: 1732633984.150739
[11/26 10:13:04     69s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.837, REAL:0.879, MEM:3113.5M, EPOCH TIME: 1732633984.157401
[11/26 10:13:04     69s] Iteration 11: Total net bbox = 1.821e+05 (1.29e+05 5.34e+04)
[11/26 10:13:04     69s]               Est.  stn bbox = 1.942e+05 (1.35e+05 5.89e+04)
[11/26 10:13:04     69s]               cpu = 0:00:05.1 real = 0:00:06.0 mem = 3113.5M
[11/26 10:13:04     69s] Iteration 12: Total net bbox = 1.821e+05 (1.29e+05 5.34e+04)
[11/26 10:13:04     69s]               Est.  stn bbox = 1.942e+05 (1.35e+05 5.89e+04)
[11/26 10:13:04     69s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3113.5M
[11/26 10:13:04     69s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3113.5M, EPOCH TIME: 1732633984.178650
[11/26 10:13:04     69s] Ignore, current top cell is dist_sort.
[11/26 10:13:04     69s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:13:04     69s] Unignore, current top cell is dist_sort.
[11/26 10:13:04     69s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.002, REAL:0.001, MEM:3113.5M, EPOCH TIME: 1732633984.179664
[11/26 10:13:04     69s] Legalizing MH Cells... 0 / 0 (level 9) on dist_sort
[11/26 10:13:04     69s] MH legal: No MH instances from GP
[11/26 10:13:04     69s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 10:13:04     69s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3113.5M, DRC: 0)
[11/26 10:13:04     69s] OPERPROF: Starting NP-MAIN at level 1, MEM:3113.5M, EPOCH TIME: 1732633984.180343
[11/26 10:13:04     69s] OPERPROF:   Starting NP-Place at level 2, MEM:3113.5M, EPOCH TIME: 1732633984.198130
[11/26 10:13:16     81s] GP RA stats: MHOnly 0 nrInst 7443 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/26 10:13:17     83s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3150.0M, EPOCH TIME: 1732633997.786411
[11/26 10:13:17     83s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.001, REAL:0.002, MEM:3152.0M, EPOCH TIME: 1732633997.788121
[11/26 10:13:17     83s] OPERPROF:   Finished NP-Place at level 2, CPU:13.366, REAL:13.591, MEM:3136.0M, EPOCH TIME: 1732633997.789069
[11/26 10:13:17     83s] OPERPROF: Finished NP-MAIN at level 1, CPU:13.391, REAL:13.616, MEM:3120.0M, EPOCH TIME: 1732633997.796304
[11/26 10:13:17     83s] Iteration 13: Total net bbox = 1.768e+05 (1.23e+05 5.36e+04)
[11/26 10:13:17     83s]               Est.  stn bbox = 1.884e+05 (1.30e+05 5.89e+04)
[11/26 10:13:17     83s]               cpu = 0:00:13.4 real = 0:00:13.0 mem = 3120.0M
[11/26 10:13:17     83s] [adp] clock
[11/26 10:13:17     83s] [adp] weight, nr nets, wire length
[11/26 10:13:17     83s] [adp]      0        1  286.885750
[11/26 10:13:17     83s] [adp] data
[11/26 10:13:17     83s] [adp] weight, nr nets, wire length
[11/26 10:13:17     83s] [adp]      0     9959  176477.295500
[11/26 10:13:17     83s] [adp] 0.000000|0.000000|0.000000
[11/26 10:13:17     83s] Iteration 14: Total net bbox = 1.768e+05 (1.23e+05 5.36e+04)
[11/26 10:13:17     83s]               Est.  stn bbox = 1.884e+05 (1.30e+05 5.89e+04)
[11/26 10:13:17     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3120.0M
[11/26 10:13:17     83s] Clear WL Bound Manager after Global Placement... 
[11/26 10:13:17     83s] Finished Global Placement (cpu=0:00:55.6, real=0:00:58.0, mem=3120.0M)
[11/26 10:13:17     83s] Keep Tdgp Graph and DB for later use
[11/26 10:13:17     83s] Info: 0 clock gating cells identified, 0 (on average) moved 0/13
[11/26 10:13:17     83s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3120.0M, EPOCH TIME: 1732633997.818693
[11/26 10:13:17     83s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3120.0M, EPOCH TIME: 1732633997.818713
[11/26 10:13:17     83s] Ignore, current top cell is dist_sort.
[11/26 10:13:17     83s] Saved padding area to DB
[11/26 10:13:17     83s] Cell dist_sort LLGs are deleted
[11/26 10:13:17     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:13:17     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:17     83s] # Resetting pin-track-align track data.
[11/26 10:13:17     83s] Solver runtime cpu: 0:00:48.9 real: 0:00:50.0
[11/26 10:13:17     83s] Core Placement runtime cpu: 0:00:54.7 real: 0:00:58.0
[11/26 10:13:17     83s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3120.0M, EPOCH TIME: 1732633997.823588
[11/26 10:13:17     83s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3120.0M, EPOCH TIME: 1732633997.823884
[11/26 10:13:17     83s] Processing tracks to init pin-track alignment.
[11/26 10:13:17     83s] z: 1, totalTracks: 1
[11/26 10:13:17     83s] z: 3, totalTracks: 1
[11/26 10:13:17     83s] z: 5, totalTracks: 1
[11/26 10:13:17     83s] z: 7, totalTracks: 1
[11/26 10:13:17     83s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:13:17     83s] Cell dist_sort LLGs are deleted
[11/26 10:13:17     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:17     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:17     83s] # Building dist_sort llgBox search-tree.
[11/26 10:13:17     83s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3120.0M, EPOCH TIME: 1732633997.827664
[11/26 10:13:17     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:17     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:17     83s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3120.0M, EPOCH TIME: 1732633997.828054
[11/26 10:13:17     83s] Max number of tech site patterns supported in site array is 256.
[11/26 10:13:17     83s] Core basic site is coreSite
[11/26 10:13:17     83s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:13:17     83s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:13:17     83s] Fast DP-INIT is on for default
[11/26 10:13:17     83s] Keep-away cache is enable on metals: 1-10
[11/26 10:13:17     83s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:13:17     83s] Atter site array init, number of instance map data is 0.
[11/26 10:13:17     83s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.004, REAL:0.004, MEM:3120.0M, EPOCH TIME: 1732633997.831926
[11/26 10:13:17     83s] 
[11/26 10:13:17     83s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:17     83s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:17     83s] OPERPROF:       Starting CMU at level 4, MEM:3120.0M, EPOCH TIME: 1732633997.833866
[11/26 10:13:17     83s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3120.0M, EPOCH TIME: 1732633997.834329
[11/26 10:13:17     83s] 
[11/26 10:13:17     83s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:13:17     83s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.007, REAL:0.007, MEM:3120.0M, EPOCH TIME: 1732633997.834965
[11/26 10:13:17     83s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3120.0M, EPOCH TIME: 1732633997.835007
[11/26 10:13:17     83s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3120.0M, EPOCH TIME: 1732633997.835097
[11/26 10:13:17     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3120.0MB).
[11/26 10:13:17     83s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.014, MEM:3120.0M, EPOCH TIME: 1732633997.837406
[11/26 10:13:17     83s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.014, MEM:3120.0M, EPOCH TIME: 1732633997.837439
[11/26 10:13:17     83s] TDRefine: refinePlace mode is spiral
[11/26 10:13:17     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.1
[11/26 10:13:17     83s] OPERPROF: Starting Refine-Place at level 1, MEM:3120.0M, EPOCH TIME: 1732633997.837830
[11/26 10:13:17     83s] *** Starting refinePlace (0:01:23 mem=3120.0M) ***
[11/26 10:13:17     83s] Total net bbox length = 1.768e+05 (1.232e+05 5.357e+04) (ext = 1.459e+04)
[11/26 10:13:17     83s] 
[11/26 10:13:17     83s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:17     83s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:17     83s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:13:17     83s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3120.0M, EPOCH TIME: 1732633997.844388
[11/26 10:13:17     83s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:3120.0M, EPOCH TIME: 1732633997.844994
[11/26 10:13:17     83s] Set min layer with default ( 2 )
[11/26 10:13:17     83s] Set max layer with parameter ( 3 )
[11/26 10:13:17     83s] Set min layer with default ( 2 )
[11/26 10:13:17     83s] Set max layer with parameter ( 3 )
[11/26 10:13:17     83s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3120.0M, EPOCH TIME: 1732633997.848807
[11/26 10:13:17     83s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3120.0M, EPOCH TIME: 1732633997.849059
[11/26 10:13:17     83s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3120.0M, EPOCH TIME: 1732633997.849204
[11/26 10:13:17     83s] Starting refinePlace ...
[11/26 10:13:17     83s] Set min layer with default ( 2 )
[11/26 10:13:17     83s] Set max layer with parameter ( 3 )
[11/26 10:13:17     83s] Set min layer with default ( 2 )
[11/26 10:13:17     83s] Set max layer with parameter ( 3 )
[11/26 10:13:17     83s] DDP initSite1 nrRow 175 nrJob 175
[11/26 10:13:17     83s] DDP markSite nrRow 175 nrJob 175
[11/26 10:13:17     83s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/26 10:13:17     83s] ** Cut row section cpu time 0:00:00.0.
[11/26 10:13:17     83s]  ** Cut row section real time 0:00:00.0.
[11/26 10:13:17     83s]    Spread Effort: high, standalone mode, useDDP on.
[11/26 10:13:17     83s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3120.0MB) @(0:01:23 - 0:01:23).
[11/26 10:13:17     83s] Move report: preRPlace moves 7443 insts, mean move: 0.12 um, max move: 3.34 um 
[11/26 10:13:17     83s] 	Max move on inst (DP_OP_682J1_124_2455_U312): (164.35, 60.11) --> (165.53, 57.96)
[11/26 10:13:17     83s] 	Length: 14 sites, height: 1 rows, site name: coreSite, cell type: FAx1_ASAP7_75t_R
[11/26 10:13:17     83s] 	Violation at original loc: Placement Blockage Violation
[11/26 10:13:17     83s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3120.0M, EPOCH TIME: 1732633997.895819
[11/26 10:13:17     83s] Tweakage: fix icg 0, fix clk 0.
[11/26 10:13:17     83s] Tweakage: density cost 0, scale 0.4.
[11/26 10:13:17     83s] Tweakage: activity cost 0, scale 1.0.
[11/26 10:13:17     83s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3120.0M, EPOCH TIME: 1732633997.904279
[11/26 10:13:17     83s] Cut to 2 partitions.
[11/26 10:13:17     83s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3120.0M, EPOCH TIME: 1732633997.908021
[11/26 10:13:17     83s] Tweakage swap 364 pairs.
[11/26 10:13:18     83s] Tweakage perm 136 insts, flip 2708 insts.
[11/26 10:13:18     83s] Tweakage perm 54 insts, flip 169 insts.
[11/26 10:13:18     83s] Tweakage swap 88 pairs.
[11/26 10:13:18     83s] Tweakage perm 27 insts, flip 42 insts.
[11/26 10:13:18     83s] Tweakage perm 6 insts, flip 2 insts.
[11/26 10:13:18     83s] Tweakage swap 165 pairs.
[11/26 10:13:18     83s] Tweakage swap 24 pairs.
[11/26 10:13:18     83s] Tweakage perm 55 insts, flip 340 insts.
[11/26 10:13:18     83s] Tweakage perm 10 insts, flip 11 insts.
[11/26 10:13:18     83s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.535, REAL:0.537, MEM:3120.0M, EPOCH TIME: 1732633998.445145
[11/26 10:13:18     83s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.538, REAL:0.543, MEM:3120.0M, EPOCH TIME: 1732633998.446812
[11/26 10:13:18     83s] Cleanup congestion map
[11/26 10:13:18     83s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.549, REAL:0.553, MEM:3120.0M, EPOCH TIME: 1732633998.448587
[11/26 10:13:18     83s] Move report: Congestion aware Tweak moves 1192 insts, mean move: 2.26 um, max move: 25.06 um 
[11/26 10:13:18     83s] 	Max move on inst (DP_OP_681J1_123_2455_U255): (110.23, 9.36) --> (85.18, 9.36)
[11/26 10:13:18     83s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:01.0, mem=3120.0mb) @(0:01:23 - 0:01:24).
[11/26 10:13:18     83s] Cleanup congestion map
[11/26 10:13:18     83s] 
[11/26 10:13:18     83s]  === Spiral for Logical I: (movable: 7443) ===
[11/26 10:13:18     83s] 
[11/26 10:13:18     83s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:13:18     83s] 
[11/26 10:13:18     83s]  Info: 0 filler has been deleted!
[11/26 10:13:18     83s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:13:18     83s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:13:18     83s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:13:18     83s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3088.0MB) @(0:01:24 - 0:01:24).
[11/26 10:13:18     83s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:13:18     83s] Move report: Detail placement moves 7443 insts, mean move: 0.45 um, max move: 25.09 um 
[11/26 10:13:18     83s] 	Max move on inst (DP_OP_681J1_123_2455_U255): (110.26, 9.36) --> (85.18, 9.36)
[11/26 10:13:18     83s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3088.0MB
[11/26 10:13:18     83s] Statistics of distance of Instance movement in refine placement:
[11/26 10:13:18     83s]   maximum (X+Y) =        25.09 um
[11/26 10:13:18     83s]   inst (DP_OP_681J1_123_2455_U255) with max move: (110.26, 9.3615) -> (85.176, 9.36)
[11/26 10:13:18     83s]   mean    (X+Y) =         0.45 um
[11/26 10:13:18     83s] Summary Report:
[11/26 10:13:18     83s] Instances move: 7443 (out of 7443 movable)
[11/26 10:13:18     83s] Instances flipped: 0
[11/26 10:13:18     83s] Mean displacement: 0.45 um
[11/26 10:13:18     83s] Max displacement: 25.09 um (Instance: DP_OP_681J1_123_2455_U255) (110.26, 9.3615) -> (85.176, 9.36)
[11/26 10:13:18     83s] 	Length: 14 sites, height: 1 rows, site name: coreSite, cell type: FAx1_ASAP7_75t_R
[11/26 10:13:18     83s] 	Violation at original loc: Overlapping with other instance
[11/26 10:13:18     83s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:13:18     83s] Total instances moved : 7443
[11/26 10:13:18     83s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.717, REAL:0.726, MEM:3088.0M, EPOCH TIME: 1732633998.574798
[11/26 10:13:18     83s] Total net bbox length = 1.733e+05 (1.195e+05 5.385e+04) (ext = 1.462e+04)
[11/26 10:13:18     83s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3088.0MB
[11/26 10:13:18     83s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=3088.0MB) @(0:01:23 - 0:01:24).
[11/26 10:13:18     83s] *** Finished refinePlace (0:01:24 mem=3088.0M) ***
[11/26 10:13:18     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.1
[11/26 10:13:18     83s] OPERPROF: Finished Refine-Place at level 1, CPU:0.731, REAL:0.741, MEM:3088.0M, EPOCH TIME: 1732633998.578561
[11/26 10:13:18     83s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3088.0M, EPOCH TIME: 1732633998.578849
[11/26 10:13:18     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8318).
[11/26 10:13:18     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:18     83s] Cell dist_sort LLGs are deleted
[11/26 10:13:18     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:18     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:18     83s] # Resetting pin-track-align track data.
[11/26 10:13:18     83s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.007, REAL:0.008, MEM:3077.0M, EPOCH TIME: 1732633998.586963
[11/26 10:13:18     83s] *** Finished Initial Placement (cpu=0:00:56.4, real=0:00:59.0, mem=3077.0M) ***
[11/26 10:13:18     83s] Processing tracks to init pin-track alignment.
[11/26 10:13:18     83s] z: 1, totalTracks: 1
[11/26 10:13:18     83s] z: 3, totalTracks: 1
[11/26 10:13:18     83s] z: 5, totalTracks: 1
[11/26 10:13:18     83s] z: 7, totalTracks: 1
[11/26 10:13:18     83s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:13:18     83s] Cell dist_sort LLGs are deleted
[11/26 10:13:18     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:18     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:18     83s] # Building dist_sort llgBox search-tree.
[11/26 10:13:18     83s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3077.0M, EPOCH TIME: 1732633998.590507
[11/26 10:13:18     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:18     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:18     83s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3077.0M, EPOCH TIME: 1732633998.590606
[11/26 10:13:18     83s] Max number of tech site patterns supported in site array is 256.
[11/26 10:13:18     83s] Core basic site is coreSite
[11/26 10:13:18     83s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:13:18     83s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:13:18     83s] Fast DP-INIT is on for default
[11/26 10:13:18     83s] Keep-away cache is enable on metals: 1-10
[11/26 10:13:18     83s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:13:18     83s] Atter site array init, number of instance map data is 0.
[11/26 10:13:18     83s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.004, MEM:3077.0M, EPOCH TIME: 1732633998.594648
[11/26 10:13:18     83s] 
[11/26 10:13:18     83s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:18     83s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:18     83s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3077.0M, EPOCH TIME: 1732633998.596638
[11/26 10:13:18     83s] default core: bins with density > 0.750 =  2.47 % ( 8 / 324 )
[11/26 10:13:18     83s] Density distribution unevenness ratio = 21.158%
[11/26 10:13:18     83s] Density distribution unevenness ratio (U70) = 1.812%
[11/26 10:13:18     83s] Density distribution unevenness ratio (U80) = 0.848%
[11/26 10:13:18     83s] Density distribution unevenness ratio (U90) = 0.289%
[11/26 10:13:18     83s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3077.0M, EPOCH TIME: 1732633998.600882
[11/26 10:13:18     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:13:18     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:18     83s] Cell dist_sort LLGs are deleted
[11/26 10:13:18     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:18     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:18     83s] # Resetting pin-track-align track data.
[11/26 10:13:18     83s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.004, REAL:0.005, MEM:3077.0M, EPOCH TIME: 1732633998.605665
[11/26 10:13:18     83s] 
[11/26 10:13:18     83s] *** Start incrementalPlace ***
[11/26 10:13:18     83s] User Input Parameters:
[11/26 10:13:18     83s] - Congestion Driven    : On
[11/26 10:13:18     83s] - Timing Driven        : On
[11/26 10:13:18     83s] - Area-Violation Based : On
[11/26 10:13:18     83s] - Start Rollback Level : -5
[11/26 10:13:18     83s] - Legalized            : On
[11/26 10:13:18     83s] - Window Based         : Off
[11/26 10:13:18     83s] - eDen incr mode       : Off
[11/26 10:13:18     83s] - Small incr mode      : Off
[11/26 10:13:18     83s] 
[11/26 10:13:18     83s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3077.0M, EPOCH TIME: 1732633998.619869
[11/26 10:13:18     83s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3077.0M, EPOCH TIME: 1732633998.619936
[11/26 10:13:18     83s] No Views given, use default active views for adaptive view pruning
[11/26 10:13:18     83s] Active views:
[11/26 10:13:18     83s]   default_setup_view
[11/26 10:13:18     83s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3077.0M, EPOCH TIME: 1732633998.621375
[11/26 10:13:18     83s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.004, MEM:3077.0M, EPOCH TIME: 1732633998.625393
[11/26 10:13:18     83s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3077.0M, EPOCH TIME: 1732633998.625478
[11/26 10:13:18     83s] Starting Early Global Route congestion estimation: mem = 3077.0M
[11/26 10:13:18     83s] (I)      Initializing eGR engine (regular)
[11/26 10:13:18     83s] Set min layer with default ( 2 )
[11/26 10:13:18     83s] Set max layer with parameter ( 3 )
[11/26 10:13:18     83s] (I)      clean place blk overflow:
[11/26 10:13:18     83s] (I)      H : enabled 1.00 0
[11/26 10:13:18     83s] (I)      V : enabled 1.00 0
[11/26 10:13:18     83s] (I)      Initializing eGR engine (regular)
[11/26 10:13:18     83s] Set min layer with default ( 2 )
[11/26 10:13:18     83s] Set max layer with parameter ( 3 )
[11/26 10:13:18     83s] (I)      clean place blk overflow:
[11/26 10:13:18     83s] (I)      H : enabled 1.00 0
[11/26 10:13:18     83s] (I)      V : enabled 1.00 0
[11/26 10:13:18     83s] (I)      Started Early Global Route kernel ( Curr Mem: 2.98 MB )
[11/26 10:13:18     83s] (I)      Running eGR Regular flow
[11/26 10:13:18     83s] (I)      # wire layers (front) : 11
[11/26 10:13:18     83s] (I)      # wire layers (back)  : 0
[11/26 10:13:18     83s] (I)      min wire layer : 1
[11/26 10:13:18     83s] (I)      max wire layer : 10
[11/26 10:13:18     83s] (I)      # cut layers (front) : 10
[11/26 10:13:18     83s] (I)      # cut layers (back)  : 0
[11/26 10:13:18     83s] (I)      min cut layer : 1
[11/26 10:13:18     83s] (I)      max cut layer : 9
[11/26 10:13:18     83s] (I)      ================================ Layers ================================
[11/26 10:13:18     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:18     83s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:13:18     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:18     83s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:13:18     83s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:13:18     83s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:18     83s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:13:18     83s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:18     83s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:13:18     83s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:18     83s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:13:18     83s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:13:18     83s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:13:18     83s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:13:18     83s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:13:18     83s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:13:18     83s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:13:18     83s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:13:18     83s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:13:18     83s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:13:18     83s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:13:18     83s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:13:18     83s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:13:18     83s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:13:18     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:18     83s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:13:18     83s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:13:18     83s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:13:18     83s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:13:18     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:18     83s] (I)      Started Import and model ( Curr Mem: 2.98 MB )
[11/26 10:13:18     83s] (I)      == Non-default Options ==
[11/26 10:13:18     83s] (I)      Maximum routing layer                              : 3
[11/26 10:13:18     83s] (I)      Top routing layer                                  : 3
[11/26 10:13:18     83s] (I)      Number of threads                                  : 1
[11/26 10:13:18     83s] (I)      Route tie net to shape                             : auto
[11/26 10:13:18     83s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 10:13:18     83s] (I)      Method to set GCell size                           : row
[11/26 10:13:18     83s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:13:18     83s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:13:18     83s] (I)      ============== Pin Summary ==============
[11/26 10:13:18     83s] (I)      +-------+--------+---------+------------+
[11/26 10:13:18     83s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:13:18     83s] (I)      +-------+--------+---------+------------+
[11/26 10:13:18     83s] (I)      |     1 |  17936 |   69.78 |        Pin |
[11/26 10:13:18     83s] (I)      |     2 |   7766 |   30.22 |        Pin |
[11/26 10:13:18     83s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:13:18     83s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:13:18     83s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:13:18     83s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:13:18     83s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:13:18     83s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:13:18     83s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:13:18     83s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:13:18     83s] (I)      +-------+--------+---------+------------+
[11/26 10:13:18     83s] (I)      Custom ignore net properties:
[11/26 10:13:18     83s] (I)      1 : NotLegal
[11/26 10:13:18     83s] (I)      Default ignore net properties:
[11/26 10:13:18     83s] (I)      1 : Special
[11/26 10:13:18     83s] (I)      2 : Analog
[11/26 10:13:18     83s] (I)      3 : Fixed
[11/26 10:13:18     83s] (I)      4 : Skipped
[11/26 10:13:18     83s] (I)      5 : MixedSignal
[11/26 10:13:18     83s] (I)      Prerouted net properties:
[11/26 10:13:18     83s] (I)      1 : NotLegal
[11/26 10:13:18     83s] (I)      2 : Special
[11/26 10:13:18     83s] (I)      3 : Analog
[11/26 10:13:18     83s] (I)      4 : Fixed
[11/26 10:13:18     83s] (I)      5 : Skipped
[11/26 10:13:18     83s] (I)      6 : MixedSignal
[11/26 10:13:18     83s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:13:18     83s] (I)      Use row-based GCell size
[11/26 10:13:18     83s] (I)      Use row-based GCell align
[11/26 10:13:18     83s] (I)      layer 0 area = 170496
[11/26 10:13:18     83s] (I)      layer 1 area = 170496
[11/26 10:13:18     83s] (I)      layer 2 area = 170496
[11/26 10:13:18     83s] (I)      GCell unit size   : 4320
[11/26 10:13:18     83s] (I)      GCell multiplier  : 1
[11/26 10:13:18     83s] (I)      GCell row height  : 4320
[11/26 10:13:18     83s] (I)      Actual row height : 4320
[11/26 10:13:18     83s] (I)      GCell align ref   : 20160 20160
[11/26 10:13:18     83s] [NR-eGR] Track table information for default rule: 
[11/26 10:13:18     83s] [NR-eGR] M1 has single uniform track structure
[11/26 10:13:18     83s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:13:18     83s] [NR-eGR] M3 has single uniform track structure
[11/26 10:13:18     83s] [NR-eGR] M4 has single uniform track structure
[11/26 10:13:18     83s] [NR-eGR] M5 has single uniform track structure
[11/26 10:13:18     83s] [NR-eGR] M6 has single uniform track structure
[11/26 10:13:18     83s] [NR-eGR] M7 has single uniform track structure
[11/26 10:13:18     83s] [NR-eGR] M8 has single uniform track structure
[11/26 10:13:18     83s] [NR-eGR] M9 has single uniform track structure
[11/26 10:13:18     83s] [NR-eGR] Pad has single uniform track structure
[11/26 10:13:18     83s] (I)      ============== Default via ===============
[11/26 10:13:18     83s] (I)      +---+------------------+-----------------+
[11/26 10:13:18     83s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:13:18     83s] (I)      +---+------------------+-----------------+
[11/26 10:13:18     83s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:13:18     83s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:13:18     83s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:13:18     83s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:13:18     83s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:13:18     83s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:13:18     83s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:13:18     83s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:13:18     83s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:13:18     83s] (I)      +---+------------------+-----------------+
[11/26 10:13:18     83s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:13:18     83s] [NR-eGR] Read 540 PG shapes
[11/26 10:13:18     83s] [NR-eGR] Read 0 clock shapes
[11/26 10:13:18     83s] [NR-eGR] Read 0 other shapes
[11/26 10:13:18     83s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:13:18     83s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:13:18     83s] [NR-eGR] #Instance Blockages : 7808
[11/26 10:13:18     83s] [NR-eGR] #PG Blockages       : 540
[11/26 10:13:18     83s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:13:18     83s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:13:18     83s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:13:18     83s] [NR-eGR] #Other Blockages    : 0
[11/26 10:13:18     83s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:13:18     83s] [NR-eGR] #prerouted nets         : 0
[11/26 10:13:18     83s] [NR-eGR] #prerouted special nets : 0
[11/26 10:13:18     83s] [NR-eGR] #prerouted wires        : 0
[11/26 10:13:18     83s] [NR-eGR] Read 9960 nets ( ignored 0 )
[11/26 10:13:18     83s] (I)        Front-side 9960 ( ignored 0 )
[11/26 10:13:18     83s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:13:18     83s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:13:18     83s] (I)      dcls route internal nets
[11/26 10:13:18     83s] (I)      dcls route interface nets
[11/26 10:13:18     83s] (I)      dcls route common nets
[11/26 10:13:18     83s] (I)      dcls route top nets
[11/26 10:13:18     83s] (I)      Reading macro buffers
[11/26 10:13:18     83s] (I)      Number of macro buffers: 0
[11/26 10:13:18     83s] (I)      early_global_route_priority property id does not exist.
[11/26 10:13:18     83s] (I)      Read Num Blocks=8348  Num Prerouted Wires=0  Num CS=0
[11/26 10:13:18     83s] (I)      Layer 1 (H) : #blockages 8348 : #preroutes 0
[11/26 10:13:18     83s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:13:18     83s] (I)      Number of ignored nets                =      0
[11/26 10:13:18     83s] (I)      Number of connected nets              =      0
[11/26 10:13:18     83s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:13:18     83s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:13:18     83s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:13:18     83s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:13:18     83s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:13:18     83s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:13:18     83s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:13:18     83s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 10:13:18     83s] (I)      Ndr track 0 does not exist
[11/26 10:13:18     83s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:13:18     83s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:13:18     83s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:13:18     83s] (I)      Site width          :   864  (dbu)
[11/26 10:13:18     83s] (I)      Row height          :  4320  (dbu)
[11/26 10:13:18     83s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:13:18     83s] (I)      GCell width         :  4320  (dbu)
[11/26 10:13:18     83s] (I)      GCell height        :  4320  (dbu)
[11/26 10:13:18     83s] (I)      Grid                :   185   185     3
[11/26 10:13:18     83s] (I)      Layer numbers       :     1     2     3
[11/26 10:13:18     83s] (I)      Layer name         :    M1    M2    M3
[11/26 10:13:18     83s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:13:18     83s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:13:18     83s] (I)      Default wire width  :   288   288   288
[11/26 10:13:18     83s] (I)      Default wire space  :   288   288   288
[11/26 10:13:18     83s] (I)      Default wire pitch  :   576   576   576
[11/26 10:13:18     83s] (I)      Default pitch size  :   576   576   576
[11/26 10:13:18     83s] (I)      First track coord   :   576  2880   576
[11/26 10:13:18     83s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:13:18     83s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:13:18     83s] (I)      --------------------------------------------------------
[11/26 10:13:18     83s] 
[11/26 10:13:18     83s] [NR-eGR] ============ Routing rule table ============
[11/26 10:13:18     83s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 9960
[11/26 10:13:18     83s] [NR-eGR] ========================================
[11/26 10:13:18     83s] [NR-eGR] 
[11/26 10:13:18     83s] (I)      ==== NDR : (Default) ====
[11/26 10:13:18     83s] (I)      +--------------+--------+
[11/26 10:13:18     83s] (I)      |           ID |      0 |
[11/26 10:13:18     83s] (I)      |      Default |    yes |
[11/26 10:13:18     83s] (I)      |  Clk Special |     no |
[11/26 10:13:18     83s] (I)      | Hard spacing |     no |
[11/26 10:13:18     83s] (I)      |    NDR track | (none) |
[11/26 10:13:18     83s] (I)      |      NDR via | (none) |
[11/26 10:13:18     83s] (I)      |  Extra space |      0 |
[11/26 10:13:18     83s] (I)      |      Shields |      0 |
[11/26 10:13:18     83s] (I)      |   Demand (H) |      1 |
[11/26 10:13:18     83s] (I)      |   Demand (V) |      1 |
[11/26 10:13:18     83s] (I)      |        #Nets |   9960 |
[11/26 10:13:18     83s] (I)      +--------------+--------+
[11/26 10:13:18     83s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:18     83s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:13:18     83s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:18     83s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:13:18     83s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:13:18     83s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:18     83s] (I)      =============== Blocked Tracks ===============
[11/26 10:13:18     83s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:18     83s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:13:18     83s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:18     83s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:13:18     83s] (I)      |     2 |  239020 |    36647 |        15.33% |
[11/26 10:13:18     83s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:13:18     83s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:18     83s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2.98 MB )
[11/26 10:13:18     83s] (I)      Reset routing kernel
[11/26 10:13:18     83s] (I)      Started Global Routing ( Curr Mem: 2.98 MB )
[11/26 10:13:18     83s] (I)      totalPins=26288  totalGlobalPin=25897 (98.51%)
[11/26 10:13:18     83s] (I)      ================= Net Group Info =================
[11/26 10:13:18     83s] (I)      +----+----------------+--------------+-----------+
[11/26 10:13:18     83s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:13:18     83s] (I)      +----+----------------+--------------+-----------+
[11/26 10:13:18     83s] (I)      |  1 |           9960 |        M2(2) |     M3(3) |
[11/26 10:13:18     83s] (I)      +----+----------------+--------------+-----------+
[11/26 10:13:18     83s] (I)      total 2D Cap : 462124 = (205344 H, 256780 V)
[11/26 10:13:18     83s] (I)      total 2D Demand : 391 = (391 H, 0 V)
[11/26 10:13:18     83s] (I)      init route region map
[11/26 10:13:18     83s] (I)      #blocked GCells = 0
[11/26 10:13:18     83s] (I)      #regions = 1
[11/26 10:13:18     83s] (I)      init safety region map
[11/26 10:13:18     83s] (I)      #blocked GCells = 0
[11/26 10:13:18     83s] (I)      #regions = 1
[11/26 10:13:18     83s] (I)      Adjusted 0 GCells for pin access
[11/26 10:13:18     83s] [NR-eGR] Layer group 1: route 9960 net(s) in layer range [2, 3]
[11/26 10:13:18     83s] (I)      
[11/26 10:13:18     83s] (I)      ============  Phase 1a Route ============
[11/26 10:13:18     83s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:13:18     83s] (I)      Usage: 164169 = (111335 H, 52834 V) = (54.22% H, 20.58% V) = (1.202e+05um H, 5.706e+04um V)
[11/26 10:13:18     83s] (I)      
[11/26 10:13:18     83s] (I)      ============  Phase 1b Route ============
[11/26 10:13:18     83s] (I)      Usage: 164380 = (111370 H, 53010 V) = (54.24% H, 20.64% V) = (1.203e+05um H, 5.725e+04um V)
[11/26 10:13:18     83s] (I)      Overflow of layer group 1: 9.93% H + 0.04% V. EstWL: 1.775304e+05um
[11/26 10:13:18     83s] (I)      Congestion metric : 11.26%H 0.06%V, 11.32%HV
[11/26 10:13:18     83s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:13:18     83s] (I)      
[11/26 10:13:18     83s] (I)      ============  Phase 1c Route ============
[11/26 10:13:18     83s] (I)      Level2 Grid: 37 x 37
[11/26 10:13:18     84s] (I)      Usage: 164559 = (111372 H, 53187 V) = (54.24% H, 20.71% V) = (1.203e+05um H, 5.744e+04um V)
[11/26 10:13:18     84s] (I)      
[11/26 10:13:18     84s] (I)      ============  Phase 1d Route ============
[11/26 10:13:18     84s] (I)      Usage: 166063 = (111466 H, 54597 V) = (54.28% H, 21.26% V) = (1.204e+05um H, 5.896e+04um V)
[11/26 10:13:18     84s] (I)      
[11/26 10:13:18     84s] (I)      ============  Phase 1e Route ============
[11/26 10:13:18     84s] (I)      Usage: 166063 = (111466 H, 54597 V) = (54.28% H, 21.26% V) = (1.204e+05um H, 5.896e+04um V)
[11/26 10:13:18     84s] [NR-eGR] Early Global Route overflow of layer group 1: 7.91% H + 0.05% V. EstWL: 1.793480e+05um
[11/26 10:13:18     84s] (I)      
[11/26 10:13:18     84s] (I)      ============  Phase 1l Route ============
[11/26 10:13:19     84s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:13:19     84s] (I)      Layer  2:     207096    119108      2842        2760      252540    ( 1.08%) 
[11/26 10:13:19     84s] (I)      Layer  3:     255392     54566        16           0      255300    ( 0.00%) 
[11/26 10:13:19     84s] (I)      Total:        462488    173674      2858        2760      507840    ( 0.54%) 
[11/26 10:13:19     84s] (I)      
[11/26 10:13:19     84s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:13:19     84s] [NR-eGR]                        OverCon           OverCon            
[11/26 10:13:19     84s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 10:13:19     84s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 10:13:19     84s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:13:19     84s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:13:19     84s] [NR-eGR]      M2 ( 2)      1963( 5.83%)       107( 0.32%)   ( 6.15%) 
[11/26 10:13:19     84s] [NR-eGR]      M3 ( 3)        16( 0.05%)         0( 0.00%)   ( 0.05%) 
[11/26 10:13:19     84s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:13:19     84s] [NR-eGR]        Total      1979( 2.92%)       107( 0.16%)   ( 3.08%) 
[11/26 10:13:19     84s] [NR-eGR] 
[11/26 10:13:19     84s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 2.99 MB )
[11/26 10:13:19     84s] (I)      Updating congestion map
[11/26 10:13:19     84s] (I)      total 2D Cap : 465150 = (208370 H, 256780 V)
[11/26 10:13:19     84s] [NR-eGR] Overflow after Early Global Route 6.11% H + 0.05% V
[11/26 10:13:19     84s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.39 sec, Curr Mem: 2.99 MB )
[11/26 10:13:19     84s] Early Global Route congestion estimation runtime: 0.39 seconds, mem = 3080.2M
[11/26 10:13:19     84s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.373, REAL:0.392, MEM:3080.2M, EPOCH TIME: 1732633999.017614
[11/26 10:13:19     84s] OPERPROF: Starting HotSpotCal at level 1, MEM:3080.2M, EPOCH TIME: 1732633999.017647
[11/26 10:13:19     84s] [hotspot] +------------+---------------+---------------+
[11/26 10:13:19     84s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:13:19     84s] [hotspot] +------------+---------------+---------------+
[11/26 10:13:19     84s] [hotspot] | normalized |          4.00 |         26.22 |
[11/26 10:13:19     84s] [hotspot] +------------+---------------+---------------+
[11/26 10:13:19     84s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.00, normalized total congestion hotspot area = 26.22 (area is in unit of 4 std-cell row bins)
[11/26 10:13:19     84s] [hotspot] max/total 4.00/26.22, big hotspot (>10) total 0.00
[11/26 10:13:19     84s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:13:19     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:13:19     84s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:13:19     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:13:19     84s] [hotspot] |  1  |    69.84    91.44    78.48   100.08 |        3.11   |             NA                |
[11/26 10:13:19     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:13:19     84s] [hotspot] |  2  |    43.92   100.08    52.56   108.72 |        3.11   |             NA                |
[11/26 10:13:19     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:13:19     84s] [hotspot] |  3  |    78.48    26.64    87.12    35.28 |        0.89   |             NA                |
[11/26 10:13:19     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:13:19     84s] [hotspot] |  4  |    65.52    30.96    74.16    39.60 |        0.89   |             NA                |
[11/26 10:13:19     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:13:19     84s] [hotspot] |  5  |    48.24    56.88    56.88    65.52 |        0.89   |             NA                |
[11/26 10:13:19     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:13:19     84s] Top 5 hotspots total area: 8.89
[11/26 10:13:19     84s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3096.2M, EPOCH TIME: 1732633999.022080
[11/26 10:13:19     84s] Skipped repairing congestion.
[11/26 10:13:19     84s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3096.2M, EPOCH TIME: 1732633999.022462
[11/26 10:13:19     84s] Starting Early Global Route wiring: mem = 3096.2M
[11/26 10:13:19     84s] (I)      Running track assignment and export wires
[11/26 10:13:19     84s] (I)      Delete wires for 9960 nets 
[11/26 10:13:19     84s] (I)      ============= Track Assignment ============
[11/26 10:13:19     84s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.00 MB )
[11/26 10:13:19     84s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 10:13:19     84s] (I)      Run Multi-thread track assignment
[11/26 10:13:19     84s] (I)      Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.00 MB )
[11/26 10:13:19     84s] (I)      Started Export ( Curr Mem: 3.00 MB )
[11/26 10:13:19     84s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 10:13:19     84s] [NR-eGR] Total eGR-routed clock nets wire length: 290um, number of vias: 23
[11/26 10:13:19     84s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:13:19     84s] [NR-eGR]              Length (um)   Vias 
[11/26 10:13:19     84s] [NR-eGR] --------------------------------
[11/26 10:13:19     84s] [NR-eGR]  M1   (1V)             0  17936 
[11/26 10:13:19     84s] [NR-eGR]  M2   (2H)        123301  42411 
[11/26 10:13:19     84s] [NR-eGR]  M3   (3V)         61221      0 
[11/26 10:13:19     84s] [NR-eGR]  M4   (4H)             0      0 
[11/26 10:13:19     84s] [NR-eGR]  M5   (5V)             0      0 
[11/26 10:13:19     84s] [NR-eGR]  M6   (6H)             0      0 
[11/26 10:13:19     84s] [NR-eGR]  M7   (7V)             0      0 
[11/26 10:13:19     84s] [NR-eGR]  M8   (8H)             0      0 
[11/26 10:13:19     84s] [NR-eGR]  M9   (9V)             0      0 
[11/26 10:13:19     84s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 10:13:19     84s] [NR-eGR] --------------------------------
[11/26 10:13:19     84s] [NR-eGR]       Total       184521  60347 
[11/26 10:13:19     84s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:13:19     84s] [NR-eGR] Total half perimeter of net bounding box: 173304um
[11/26 10:13:19     84s] [NR-eGR] Total length: 184521um, number of vias: 60347
[11/26 10:13:19     84s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:13:19     84s] (I)      == Layer wire length by net rule ==
[11/26 10:13:19     84s] (I)                    Default 
[11/26 10:13:19     84s] (I)      ----------------------
[11/26 10:13:19     84s] (I)       M1   (1V)        0um 
[11/26 10:13:19     84s] (I)       M2   (2H)   123301um 
[11/26 10:13:19     84s] (I)       M3   (3V)    61221um 
[11/26 10:13:19     84s] (I)       M4   (4H)        0um 
[11/26 10:13:19     84s] (I)       M5   (5V)        0um 
[11/26 10:13:19     84s] (I)       M6   (6H)        0um 
[11/26 10:13:19     84s] (I)       M7   (7V)        0um 
[11/26 10:13:19     84s] (I)       M8   (8H)        0um 
[11/26 10:13:19     84s] (I)       M9   (9V)        0um 
[11/26 10:13:19     84s] (I)       Pad  (10H)       0um 
[11/26 10:13:19     84s] (I)      ----------------------
[11/26 10:13:19     84s] (I)            Total  184521um 
[11/26 10:13:19     84s] (I)      == Layer via count by net rule ==
[11/26 10:13:19     84s] (I)                   Default 
[11/26 10:13:19     84s] (I)      ---------------------
[11/26 10:13:19     84s] (I)       M1   (1V)     17936 
[11/26 10:13:19     84s] (I)       M2   (2H)     42411 
[11/26 10:13:19     84s] (I)       M3   (3V)         0 
[11/26 10:13:19     84s] (I)       M4   (4H)         0 
[11/26 10:13:19     84s] (I)       M5   (5V)         0 
[11/26 10:13:19     84s] (I)       M6   (6H)         0 
[11/26 10:13:19     84s] (I)       M7   (7V)         0 
[11/26 10:13:19     84s] (I)       M8   (8H)         0 
[11/26 10:13:19     84s] (I)       M9   (9V)         0 
[11/26 10:13:19     84s] (I)       Pad  (10H)        0 
[11/26 10:13:19     84s] (I)      ---------------------
[11/26 10:13:19     84s] (I)            Total    60347 
[11/26 10:13:19     84s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.00 MB )
[11/26 10:13:19     84s] eee: RC Grid memory freed = 23520 (14 X 14 X 10 X 12b)
[11/26 10:13:19     84s] (I)      Global routing data unavailable, rerun eGR
[11/26 10:13:19     84s] (I)      Initializing eGR engine (regular)
[11/26 10:13:19     84s] Set min layer with default ( 2 )
[11/26 10:13:19     84s] Set max layer with parameter ( 3 )
[11/26 10:13:19     84s] (I)      clean place blk overflow:
[11/26 10:13:19     84s] (I)      H : enabled 1.00 0
[11/26 10:13:19     84s] (I)      V : enabled 1.00 0
[11/26 10:13:19     84s] Early Global Route wiring runtime: 0.12 seconds, mem = 3096.2M
[11/26 10:13:19     84s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.117, REAL:0.122, MEM:3096.2M, EPOCH TIME: 1732633999.144105
[11/26 10:13:19     84s] 0 delay mode for cte disabled.
[11/26 10:13:19     84s] SKP cleared!
[11/26 10:13:19     84s] 
[11/26 10:13:19     84s] *** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:01.0)***
[11/26 10:13:19     84s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3096.2M, EPOCH TIME: 1732633999.186243
[11/26 10:13:19     84s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3096.2M, EPOCH TIME: 1732633999.186318
[11/26 10:13:19     84s] Tdgp not enabled or already been cleared! skip clearing
[11/26 10:13:19     84s] **placeDesign ... cpu = 0: 0:57, real = 0: 1: 0, mem = 3066.2M **
[11/26 10:13:19     84s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 10:13:19     84s] VSMManager cleared!
[11/26 10:13:19     84s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:57.6/0:00:59.9 (1.0), totSession cpu/real = 0:01:24.5/0:01:40.0 (0.8), mem = 3066.2M
[11/26 10:13:19     84s] 
[11/26 10:13:19     84s] =============================================================================================
[11/26 10:13:19     84s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.12-s091_1
[11/26 10:13:19     84s] =============================================================================================
[11/26 10:13:19     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:13:19     84s] ---------------------------------------------------------------------------------------------
[11/26 10:13:19     84s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:13:19     84s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:19     84s] [ RefinePlace            ]      1   0:00:00.7  (   1.2 % )     0:00:00.7 /  0:00:00.7    1.0
[11/26 10:13:19     84s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 10:13:19     84s] [ TimingUpdate           ]      3   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:13:19     84s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:19     84s] [ MISC                   ]          0:00:58.9  (  98.4 % )     0:00:58.9 /  0:00:56.6    1.0
[11/26 10:13:19     84s] ---------------------------------------------------------------------------------------------
[11/26 10:13:19     84s]  GlobalPlace #1 TOTAL               0:00:59.9  ( 100.0 % )     0:00:59.9 /  0:00:57.6    1.0
[11/26 10:13:19     84s] ---------------------------------------------------------------------------------------------
[11/26 10:13:19     84s] Enable CTE adjustment.
[11/26 10:13:19     84s] Enable Layer aware incrSKP.
[11/26 10:13:19     84s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2558.1M, totSessionCpu=0:01:24 **
[11/26 10:13:19     84s] 
[11/26 10:13:19     84s] Active Setup views: default_setup_view 
[11/26 10:13:19     84s] GigaOpt running with 1 threads.
[11/26 10:13:19     84s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:24.5/0:01:40.0 (0.8), mem = 3066.2M
[11/26 10:13:19     84s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 10:13:19     84s] OPERPROF: Starting DPlace-Init at level 1, MEM:3066.2M, EPOCH TIME: 1732633999.281893
[11/26 10:13:19     84s] Processing tracks to init pin-track alignment.
[11/26 10:13:19     84s] z: 1, totalTracks: 1
[11/26 10:13:19     84s] z: 3, totalTracks: 1
[11/26 10:13:19     84s] z: 5, totalTracks: 1
[11/26 10:13:19     84s] z: 7, totalTracks: 1
[11/26 10:13:19     84s] #spOpts: minPadR=1.1 genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:13:19     84s] Cell dist_sort LLGs are deleted
[11/26 10:13:19     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:19     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:19     84s] # Building dist_sort llgBox search-tree.
[11/26 10:13:19     84s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3066.2M, EPOCH TIME: 1732633999.286160
[11/26 10:13:19     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:19     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:19     84s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3066.2M, EPOCH TIME: 1732633999.286583
[11/26 10:13:19     84s] Max number of tech site patterns supported in site array is 256.
[11/26 10:13:19     84s] Core basic site is coreSite
[11/26 10:13:19     84s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:13:19     84s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:13:19     84s] Fast DP-INIT is on for default
[11/26 10:13:19     84s] Keep-away cache is enable on metals: 1-10
[11/26 10:13:19     84s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:13:19     84s] Atter site array init, number of instance map data is 0.
[11/26 10:13:19     84s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.003, REAL:0.004, MEM:3066.2M, EPOCH TIME: 1732633999.290315
[11/26 10:13:19     84s] 
[11/26 10:13:19     84s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:19     84s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:19     84s] OPERPROF:     Starting CMU at level 3, MEM:3066.2M, EPOCH TIME: 1732633999.292071
[11/26 10:13:19     84s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3066.2M, EPOCH TIME: 1732633999.292404
[11/26 10:13:19     84s] 
[11/26 10:13:19     84s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:13:19     84s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.007, MEM:3066.2M, EPOCH TIME: 1732633999.293125
[11/26 10:13:19     84s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3066.2M, EPOCH TIME: 1732633999.293167
[11/26 10:13:19     84s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3066.2M, EPOCH TIME: 1732633999.293273
[11/26 10:13:19     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3066.2MB).
[11/26 10:13:19     84s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.014, MEM:3066.2M, EPOCH TIME: 1732633999.295517
[11/26 10:13:19     84s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3066.2M, EPOCH TIME: 1732633999.295549
[11/26 10:13:19     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:13:19     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:19     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:19     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:19     84s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:3066.2M, EPOCH TIME: 1732633999.306094
[11/26 10:13:19     84s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 10:13:19     84s] Updating RC Grid density data for preRoute extraction ...
[11/26 10:13:19     84s] eee: pegSigSF=1.070000
[11/26 10:13:19     84s] Initializing multi-corner resistance tables ...
[11/26 10:13:19     84s] eee: Grid unit RC data computation started
[11/26 10:13:19     84s] eee: Grid unit RC data computation completed
[11/26 10:13:19     84s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:13:19     84s] eee: l=2 avDens=0.431914 usedTrk=11694.080644 availTrk=27075.000000 sigTrk=11694.080644
[11/26 10:13:19     84s] eee: l=3 avDens=0.224478 usedTrk=5673.684350 availTrk=25275.000000 sigTrk=5673.684350
[11/26 10:13:19     84s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:19     84s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:19     84s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:19     84s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:19     84s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:19     84s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:19     84s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:19     84s] {RT RC_corner_25 0 2 3  0}
[11/26 10:13:19     84s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:13:19     84s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:13:19     84s] eee: NetCapCache creation started. (Current Mem: 3066.184M) 
[11/26 10:13:19     84s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3066.184M) 
[11/26 10:13:19     84s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:13:19     84s] eee: Metal Layers Info:
[11/26 10:13:19     84s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:13:19     84s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:13:19     84s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:13:19     84s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:13:19     84s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:13:19     84s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:13:19     84s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:13:19     84s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:13:19     84s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:13:19     84s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:13:19     84s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:13:19     84s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:13:19     84s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:13:19     84s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:13:19     84s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:13:19     84s] 
[11/26 10:13:19     84s] Creating Lib Analyzer ...
[11/26 10:13:19     84s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:13:19     84s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:13:19     84s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:13:19     84s] 
[11/26 10:13:19     84s] {RT RC_corner_25 0 2 3  0}
[11/26 10:13:19     84s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=3072.2M
[11/26 10:13:19     84s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=3072.2M
[11/26 10:13:19     84s] Creating Lib Analyzer, finished. 
[11/26 10:13:19     84s] #optDebug: fT-S <1 2 3 1 0>
[11/26 10:13:19     84s] Info: IPO magic value 0x8055BEEF.
[11/26 10:13:19     84s] Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
[11/26 10:13:19     84s]       SynthesisEngine workers will not check out additional licenses.
[11/26 10:13:33     84s] **INFO: Using Advanced Metric Collection system.
[11/26 10:13:34     85s] **optDesign ... cpu = 0:00:01, real = 0:00:15, mem = 2566.5M, totSessionCpu=0:01:26 **
[11/26 10:13:34     85s] #optDebug: { P: 90 W: 6195 FE: standard PE: none LDR: 1}
[11/26 10:13:34     85s] *** optDesign -preCTS ***
[11/26 10:13:34     85s] DRC Margin: user margin 0.0; extra margin 0.2
[11/26 10:13:34     85s] Setup Target Slack: user slack 0; extra slack 0.0
[11/26 10:13:34     85s] Hold Target Slack: user slack 0
[11/26 10:13:34     85s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3072.2M, EPOCH TIME: 1732634014.534028
[11/26 10:13:34     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:34     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:34     85s] 
[11/26 10:13:34     85s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:34     85s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:34     85s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3072.2M, EPOCH TIME: 1732634014.539745
[11/26 10:13:34     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:13:34     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:34     85s] Multi-VT timing optimization disabled based on library information.
[11/26 10:13:34     85s] 
[11/26 10:13:34     85s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:13:34     85s] Deleting Lib Analyzer.
[11/26 10:13:34     85s] 
[11/26 10:13:34     85s] TimeStamp Deleting Cell Server End ...
[11/26 10:13:34     85s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:13:34     85s] 
[11/26 10:13:34     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:13:34     85s] Summary for sequential cells identification: 
[11/26 10:13:34     85s]   Identified SBFF number: 17
[11/26 10:13:34     85s]   Identified MBFF number: 0
[11/26 10:13:34     85s]   Identified SB Latch number: 6
[11/26 10:13:34     85s]   Identified MB Latch number: 0
[11/26 10:13:34     85s]   Not identified SBFF number: 0
[11/26 10:13:34     85s]   Not identified MBFF number: 0
[11/26 10:13:34     85s]   Not identified SB Latch number: 0
[11/26 10:13:34     85s]   Not identified MB Latch number: 0
[11/26 10:13:34     85s]   Number of sequential cells which are not FFs: 3
[11/26 10:13:34     85s]  Visiting view : default_setup_view
[11/26 10:13:34     85s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:13:34     85s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:13:34     85s]  Visiting view : default_hold_view
[11/26 10:13:34     85s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:13:34     85s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:13:34     85s] TLC MultiMap info (StdDelay):
[11/26 10:13:34     85s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:13:34     85s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:13:34     85s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:13:34     85s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:13:34     85s]  Setting StdDelay to: 4.2ps
[11/26 10:13:34     85s] 
[11/26 10:13:34     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:13:34     85s] 
[11/26 10:13:34     85s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:13:34     85s] 
[11/26 10:13:34     85s] TimeStamp Deleting Cell Server End ...
[11/26 10:13:34     85s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3072.2M, EPOCH TIME: 1732634014.580499
[11/26 10:13:34     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:34     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:34     85s] Cell dist_sort LLGs are deleted
[11/26 10:13:34     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:34     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:34     85s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3065.2M, EPOCH TIME: 1732634014.581015
[11/26 10:13:34     85s] 
[11/26 10:13:34     85s] Creating Lib Analyzer ...
[11/26 10:13:34     85s] 
[11/26 10:13:34     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:13:34     85s] Summary for sequential cells identification: 
[11/26 10:13:34     85s]   Identified SBFF number: 17
[11/26 10:13:34     85s]   Identified MBFF number: 0
[11/26 10:13:34     85s]   Identified SB Latch number: 6
[11/26 10:13:34     85s]   Identified MB Latch number: 0
[11/26 10:13:34     85s]   Not identified SBFF number: 0
[11/26 10:13:34     85s]   Not identified MBFF number: 0
[11/26 10:13:34     85s]   Not identified SB Latch number: 0
[11/26 10:13:34     85s]   Not identified MB Latch number: 0
[11/26 10:13:34     85s]   Number of sequential cells which are not FFs: 3
[11/26 10:13:34     85s]  Visiting view : default_setup_view
[11/26 10:13:34     85s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 10:13:34     85s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:13:34     85s]  Visiting view : default_hold_view
[11/26 10:13:34     85s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 10:13:34     85s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:13:34     85s] TLC MultiMap info (StdDelay):
[11/26 10:13:34     85s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:13:34     85s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.3ps
[11/26 10:13:34     85s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:13:34     85s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.3ps
[11/26 10:13:34     85s]  Setting StdDelay to: 4.3ps
[11/26 10:13:34     85s] 
[11/26 10:13:34     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:13:34     85s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:13:34     85s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:13:34     85s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:13:34     85s] 
[11/26 10:13:34     85s] {RT RC_corner_25 0 2 3  0}
[11/26 10:13:34     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:26 mem=3073.2M
[11/26 10:13:34     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:26 mem=3073.2M
[11/26 10:13:34     85s] Creating Lib Analyzer, finished. 
[11/26 10:13:34     85s] ### Creating TopoMgr, started
[11/26 10:13:34     85s] ### Creating TopoMgr, finished
[11/26 10:13:34     85s] #optDebug: Start CG creation (mem=3073.2M)
[11/26 10:13:34     85s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:34     86s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:34     86s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:34     86s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:34     86s] ToF 135.6527um
[11/26 10:13:35     86s] (cpu=0:00:00.2, mem=3129.5M)
[11/26 10:13:35     86s]  ...processing cgPrt (cpu=0:00:00.2, mem=3129.5M)
[11/26 10:13:35     86s]  ...processing cgEgp (cpu=0:00:00.2, mem=3129.5M)
[11/26 10:13:35     86s]  ...processing cgPbk (cpu=0:00:00.2, mem=3129.5M)
[11/26 10:13:35     86s]  ...processing cgNrb(cpu=0:00:00.2, mem=3129.5M)
[11/26 10:13:35     86s]  ...processing cgObs (cpu=0:00:00.2, mem=3129.5M)
[11/26 10:13:35     86s]  ...processing cgCon (cpu=0:00:00.2, mem=3129.5M)
[11/26 10:13:35     86s]  ...processing cgPdm (cpu=0:00:00.2, mem=3129.5M)
[11/26 10:13:35     86s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3129.5M)
[11/26 10:13:35     86s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:35     86s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:35     86s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:35     86s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:35     86s] {MMLU 0 0 9960}
[11/26 10:13:35     86s] [oiLAM] Zs 3, 11
[11/26 10:13:35     86s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=3129.5M
[11/26 10:13:35     86s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=3129.5M
[11/26 10:13:35     86s] Running pre-eGR process
[11/26 10:13:35     86s] [NR-eGR] Started Early Global Route ( Curr Mem: 2.99 MB )
[11/26 10:13:35     86s] (I)      Initializing eGR engine (regular)
[11/26 10:13:35     86s] Set min layer with default ( 2 )
[11/26 10:13:35     86s] Set max layer with parameter ( 3 )
[11/26 10:13:35     86s] (I)      clean place blk overflow:
[11/26 10:13:35     86s] (I)      H : enabled 1.00 0
[11/26 10:13:35     86s] (I)      V : enabled 1.00 0
[11/26 10:13:35     86s] (I)      Initializing eGR engine (regular)
[11/26 10:13:35     86s] Set min layer with default ( 2 )
[11/26 10:13:35     86s] Set max layer with parameter ( 3 )
[11/26 10:13:35     86s] (I)      clean place blk overflow:
[11/26 10:13:35     86s] (I)      H : enabled 1.00 0
[11/26 10:13:35     86s] (I)      V : enabled 1.00 0
[11/26 10:13:35     86s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.99 MB )
[11/26 10:13:35     86s] (I)      Running eGR Regular flow
[11/26 10:13:35     86s] (I)      # wire layers (front) : 11
[11/26 10:13:35     86s] (I)      # wire layers (back)  : 0
[11/26 10:13:35     86s] (I)      min wire layer : 1
[11/26 10:13:35     86s] (I)      max wire layer : 10
[11/26 10:13:35     86s] (I)      # cut layers (front) : 10
[11/26 10:13:35     86s] (I)      # cut layers (back)  : 0
[11/26 10:13:35     86s] (I)      min cut layer : 1
[11/26 10:13:35     86s] (I)      max cut layer : 9
[11/26 10:13:35     86s] (I)      ================================ Layers ================================
[11/26 10:13:35     86s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:35     86s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:13:35     86s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:35     86s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:13:35     86s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:13:35     86s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:35     86s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:13:35     86s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:35     86s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:13:35     86s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:13:35     86s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:13:35     86s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:13:35     86s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:13:35     86s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:13:35     86s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:13:35     86s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:13:35     86s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:13:35     86s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:13:35     86s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:13:35     86s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:13:35     86s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:13:35     86s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:13:35     86s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:13:35     86s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:13:35     86s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:35     86s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:13:35     86s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:13:35     86s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:13:35     86s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:13:35     86s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:13:35     86s] (I)      Started Import and model ( Curr Mem: 2.99 MB )
[11/26 10:13:35     86s] (I)      Number of ignored instance 0
[11/26 10:13:35     86s] (I)      Number of inbound cells 0
[11/26 10:13:35     86s] (I)      Number of opened ILM blockages 0
[11/26 10:13:35     86s] (I)      Number of instances temporarily fixed by detailed placement 875
[11/26 10:13:35     86s] (I)      numMoveCells=7443, numMacros=0  numPads=586  numMultiRowHeightInsts=0
[11/26 10:13:35     86s] (I)      cell height: 4320, count: 7443
[11/26 10:13:35     86s] (I)      Number of nets = 9960 ( 0 ignored )
[11/26 10:13:35     86s] (I)      rowRegion is not equal to core box, resetting core box
[11/26 10:13:35     86s] (I)      rowRegion : (20160, 20160) - (779616, 776160)
[11/26 10:13:35     86s] (I)      coreBox   : (20160, 20160) - (779904, 779904)
[11/26 10:13:35     86s] (I)      Identified Clock instances: Flop 7, Clock buffer/inverter 0, Gate 0, Logic 0
[11/26 10:13:35     86s] (I)      == Non-default Options ==
[11/26 10:13:35     86s] (I)      Maximum routing layer                              : 3
[11/26 10:13:35     86s] (I)      Top routing layer                                  : 3
[11/26 10:13:35     86s] (I)      Buffering-aware routing                            : true
[11/26 10:13:35     86s] (I)      Spread congestion away from blockages              : true
[11/26 10:13:35     86s] (I)      Number of threads                                  : 1
[11/26 10:13:35     86s] (I)      Overflow penalty cost                              : 10
[11/26 10:13:35     86s] (I)      Punch through distance                             : 691.927000
[11/26 10:13:35     86s] (I)      Source-to-sink ratio                               : 0.300000
[11/26 10:13:35     86s] (I)      Route tie net to shape                             : auto
[11/26 10:13:35     86s] (I)      Method to set GCell size                           : row
[11/26 10:13:35     86s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:13:35     86s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:13:35     86s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:13:35     86s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:13:35     86s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:13:35     86s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:13:35     86s] (I)      ============== Pin Summary ==============
[11/26 10:13:35     86s] (I)      +-------+--------+---------+------------+
[11/26 10:13:35     86s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:13:35     86s] (I)      +-------+--------+---------+------------+
[11/26 10:13:35     86s] (I)      |     1 |  17936 |   69.78 |        Pin |
[11/26 10:13:35     86s] (I)      |     2 |   7766 |   30.22 |        Pin |
[11/26 10:13:35     86s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:13:35     86s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:13:35     86s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:13:35     86s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:13:35     86s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:13:35     86s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:13:35     86s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:13:35     86s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:13:35     86s] (I)      +-------+--------+---------+------------+
[11/26 10:13:35     86s] (I)      Custom ignore net properties:
[11/26 10:13:35     86s] (I)      1 : NotLegal
[11/26 10:13:35     86s] (I)      Default ignore net properties:
[11/26 10:13:35     86s] (I)      1 : Special
[11/26 10:13:35     86s] (I)      2 : Analog
[11/26 10:13:35     86s] (I)      3 : Fixed
[11/26 10:13:35     86s] (I)      4 : Skipped
[11/26 10:13:35     86s] (I)      5 : MixedSignal
[11/26 10:13:35     86s] (I)      Prerouted net properties:
[11/26 10:13:35     86s] (I)      1 : NotLegal
[11/26 10:13:35     86s] (I)      2 : Special
[11/26 10:13:35     86s] (I)      3 : Analog
[11/26 10:13:35     86s] (I)      4 : Fixed
[11/26 10:13:35     86s] (I)      5 : Skipped
[11/26 10:13:35     86s] (I)      6 : MixedSignal
[11/26 10:13:35     86s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:13:35     86s] (I)      Use row-based GCell size
[11/26 10:13:35     86s] (I)      Use row-based GCell align
[11/26 10:13:35     86s] (I)      layer 0 area = 170496
[11/26 10:13:35     86s] (I)      layer 1 area = 170496
[11/26 10:13:35     86s] (I)      layer 2 area = 170496
[11/26 10:13:35     86s] (I)      GCell unit size   : 4320
[11/26 10:13:35     86s] (I)      GCell multiplier  : 1
[11/26 10:13:35     86s] (I)      GCell row height  : 4320
[11/26 10:13:35     86s] (I)      Actual row height : 4320
[11/26 10:13:35     86s] (I)      GCell align ref   : 20160 20160
[11/26 10:13:35     86s] [NR-eGR] Track table information for default rule: 
[11/26 10:13:35     86s] [NR-eGR] M1 has single uniform track structure
[11/26 10:13:35     86s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:13:35     86s] [NR-eGR] M3 has single uniform track structure
[11/26 10:13:35     86s] [NR-eGR] M4 has single uniform track structure
[11/26 10:13:35     86s] [NR-eGR] M5 has single uniform track structure
[11/26 10:13:35     86s] [NR-eGR] M6 has single uniform track structure
[11/26 10:13:35     86s] [NR-eGR] M7 has single uniform track structure
[11/26 10:13:35     86s] [NR-eGR] M8 has single uniform track structure
[11/26 10:13:35     86s] [NR-eGR] M9 has single uniform track structure
[11/26 10:13:35     86s] [NR-eGR] Pad has single uniform track structure
[11/26 10:13:35     86s] (I)      ============== Default via ===============
[11/26 10:13:35     86s] (I)      +---+------------------+-----------------+
[11/26 10:13:35     86s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:13:35     86s] (I)      +---+------------------+-----------------+
[11/26 10:13:35     86s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:13:35     86s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:13:35     86s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:13:35     86s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:13:35     86s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:13:35     86s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:13:35     86s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:13:35     86s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:13:35     86s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:13:35     86s] (I)      +---+------------------+-----------------+
[11/26 10:13:35     86s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:13:35     86s] [NR-eGR] Read 540 PG shapes
[11/26 10:13:35     86s] [NR-eGR] Read 0 clock shapes
[11/26 10:13:35     86s] [NR-eGR] Read 0 other shapes
[11/26 10:13:35     86s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:13:35     86s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:13:35     86s] [NR-eGR] #Instance Blockages : 7808
[11/26 10:13:35     86s] [NR-eGR] #PG Blockages       : 540
[11/26 10:13:35     86s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:13:35     86s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:13:35     86s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:13:35     86s] [NR-eGR] #Other Blockages    : 0
[11/26 10:13:35     86s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:13:35     86s] [NR-eGR] #prerouted nets         : 0
[11/26 10:13:35     86s] [NR-eGR] #prerouted special nets : 0
[11/26 10:13:35     86s] [NR-eGR] #prerouted wires        : 0
[11/26 10:13:35     86s] [NR-eGR] Read 9960 nets ( ignored 0 )
[11/26 10:13:35     86s] (I)        Front-side 9960 ( ignored 0 )
[11/26 10:13:35     86s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:13:35     86s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:13:35     86s] (I)      dcls route internal nets
[11/26 10:13:35     86s] (I)      dcls route interface nets
[11/26 10:13:35     86s] (I)      dcls route common nets
[11/26 10:13:35     86s] (I)      dcls route top nets
[11/26 10:13:35     86s] (I)      Reading macro buffers
[11/26 10:13:35     86s] (I)      Number of macro buffers: 0
[11/26 10:13:35     86s] (I)      early_global_route_priority property id does not exist.
[11/26 10:13:35     86s] (I)      Read Num Blocks=8348  Num Prerouted Wires=0  Num CS=0
[11/26 10:13:35     86s] (I)      Layer 1 (H) : #blockages 8348 : #preroutes 0
[11/26 10:13:35     86s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:13:35     86s] (I)      Number of ignored nets                =      0
[11/26 10:13:35     86s] (I)      Number of connected nets              =      0
[11/26 10:13:35     86s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:13:35     86s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:13:35     86s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:13:35     86s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:13:35     86s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:13:35     86s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:13:35     86s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:13:35     86s] (I)      Constructing bin map
[11/26 10:13:35     86s] (I)      Initialize bin information with width=8640 height=8640
[11/26 10:13:35     86s] (I)      Done constructing bin map
[11/26 10:13:35     86s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 10:13:35     86s] (I)      Ndr track 0 does not exist
[11/26 10:13:35     86s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:13:35     86s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:13:35     86s] (I)      Core area           : (20160, 20160) - (779616, 776160)
[11/26 10:13:35     86s] (I)      Site width          :   864  (dbu)
[11/26 10:13:35     86s] (I)      Row height          :  4320  (dbu)
[11/26 10:13:35     86s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:13:35     86s] (I)      GCell width         :  4320  (dbu)
[11/26 10:13:35     86s] (I)      GCell height        :  4320  (dbu)
[11/26 10:13:35     86s] (I)      Grid                :   185   185     3
[11/26 10:13:35     86s] (I)      Layer numbers       :     1     2     3
[11/26 10:13:35     86s] (I)      Layer name         :    M1    M2    M3
[11/26 10:13:35     86s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:13:35     86s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:13:35     86s] (I)      Default wire width  :   288   288   288
[11/26 10:13:35     86s] (I)      Default wire space  :   288   288   288
[11/26 10:13:35     86s] (I)      Default wire pitch  :   576   576   576
[11/26 10:13:35     86s] (I)      Default pitch size  :   576   576   576
[11/26 10:13:35     86s] (I)      First track coord   :   576  2880   576
[11/26 10:13:35     86s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:13:35     86s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:13:35     86s] (I)      --------------------------------------------------------
[11/26 10:13:35     86s] 
[11/26 10:13:35     86s] [NR-eGR] ============ Routing rule table ============
[11/26 10:13:35     86s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 9960
[11/26 10:13:35     86s] [NR-eGR] ========================================
[11/26 10:13:35     86s] [NR-eGR] 
[11/26 10:13:35     86s] (I)      ==== NDR : (Default) ====
[11/26 10:13:35     86s] (I)      +--------------+--------+
[11/26 10:13:35     86s] (I)      |           ID |      0 |
[11/26 10:13:35     86s] (I)      |      Default |    yes |
[11/26 10:13:35     86s] (I)      |  Clk Special |     no |
[11/26 10:13:35     86s] (I)      | Hard spacing |     no |
[11/26 10:13:35     86s] (I)      |    NDR track | (none) |
[11/26 10:13:35     86s] (I)      |      NDR via | (none) |
[11/26 10:13:35     86s] (I)      |  Extra space |      0 |
[11/26 10:13:35     86s] (I)      |      Shields |      0 |
[11/26 10:13:35     86s] (I)      |   Demand (H) |      1 |
[11/26 10:13:35     86s] (I)      |   Demand (V) |      1 |
[11/26 10:13:35     86s] (I)      |        #Nets |   9960 |
[11/26 10:13:35     86s] (I)      +--------------+--------+
[11/26 10:13:35     86s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:35     86s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:13:35     86s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:35     86s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:13:35     86s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:13:35     86s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:13:35     86s] (I)      =============== Blocked Tracks ===============
[11/26 10:13:35     86s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:35     86s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:13:35     86s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:35     86s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:13:35     86s] (I)      |     2 |  239020 |    36647 |        15.33% |
[11/26 10:13:35     86s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:13:35     86s] (I)      +-------+---------+----------+---------------+
[11/26 10:13:35     86s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 3.00 MB )
[11/26 10:13:35     86s] (I)      Reset routing kernel
[11/26 10:13:35     86s] (I)      Started Global Routing ( Curr Mem: 3.00 MB )
[11/26 10:13:35     86s] (I)      totalPins=26288  totalGlobalPin=25897 (98.51%)
[11/26 10:13:35     86s] (I)      ================= Net Group Info =================
[11/26 10:13:35     86s] (I)      +----+----------------+--------------+-----------+
[11/26 10:13:35     86s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:13:35     86s] (I)      +----+----------------+--------------+-----------+
[11/26 10:13:35     86s] (I)      |  1 |           9960 |        M2(2) |     M3(3) |
[11/26 10:13:35     86s] (I)      +----+----------------+--------------+-----------+
[11/26 10:13:35     86s] (I)      total 2D Cap : 462124 = (205344 H, 256780 V)
[11/26 10:13:35     86s] (I)      total 2D Demand : 391 = (391 H, 0 V)
[11/26 10:13:35     86s] (I)      init route region map
[11/26 10:13:35     86s] (I)      #blocked GCells = 0
[11/26 10:13:35     86s] (I)      #regions = 1
[11/26 10:13:35     86s] (I)      init safety region map
[11/26 10:13:35     86s] (I)      #blocked GCells = 0
[11/26 10:13:35     86s] (I)      #regions = 1
[11/26 10:13:35     86s] (I)      Adjusted 0 GCells for pin access
[11/26 10:13:35     86s] (I)      #blocked areas for congestion spreading : 0
[11/26 10:13:35     86s] [NR-eGR] Layer group 1: route 9960 net(s) in layer range [2, 3]
[11/26 10:13:35     86s] (I)      
[11/26 10:13:35     86s] (I)      ============  Phase 1a Route ============
[11/26 10:13:35     86s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:13:35     86s] (I)      Usage: 164266 = (111383 H, 52883 V) = (54.24% H, 20.59% V) = (1.203e+05um H, 5.711e+04um V)
[11/26 10:13:35     86s] (I)      
[11/26 10:13:35     86s] (I)      ============  Phase 1b Route ============
[11/26 10:13:35     86s] (I)      Usage: 164581 = (111459 H, 53122 V) = (54.28% H, 20.69% V) = (1.204e+05um H, 5.737e+04um V)
[11/26 10:13:35     86s] (I)      Overflow of layer group 1: 9.66% H + 0.05% V. EstWL: 1.777475e+05um
[11/26 10:13:35     86s] (I)      Congestion metric : 10.95%H 0.08%V, 11.03%HV
[11/26 10:13:35     86s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:13:35     86s] (I)      
[11/26 10:13:35     86s] (I)      ============  Phase 1c Route ============
[11/26 10:13:35     86s] (I)      Level2 Grid: 37 x 37
[11/26 10:13:35     86s] (I)      Usage: 164618 = (111459 H, 53159 V) = (54.28% H, 20.70% V) = (1.204e+05um H, 5.741e+04um V)
[11/26 10:13:35     86s] (I)      
[11/26 10:13:35     86s] (I)      ============  Phase 1d Route ============
[11/26 10:13:35     86s] (I)      Usage: 165361 = (111554 H, 53807 V) = (54.33% H, 20.95% V) = (1.205e+05um H, 5.811e+04um V)
[11/26 10:13:35     86s] (I)      
[11/26 10:13:35     86s] (I)      ============  Phase 1e Route ============
[11/26 10:13:35     86s] (I)      Usage: 165361 = (111554 H, 53807 V) = (54.33% H, 20.95% V) = (1.205e+05um H, 5.811e+04um V)
[11/26 10:13:35     86s] [NR-eGR] Early Global Route overflow of layer group 1: 7.91% H + 0.07% V. EstWL: 1.785899e+05um
[11/26 10:13:35     86s] (I)      
[11/26 10:13:35     86s] (I)      ============  Phase 1l Route ============
[11/26 10:13:35     86s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:13:35     86s] (I)      Layer  2:     207096    119124      2869        2760      252540    ( 1.08%) 
[11/26 10:13:35     86s] (I)      Layer  3:     255392     53774        27           0      255300    ( 0.00%) 
[11/26 10:13:35     86s] (I)      Total:        462488    172898      2896        2760      507840    ( 0.54%) 
[11/26 10:13:35     86s] (I)      
[11/26 10:13:35     86s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:13:35     86s] [NR-eGR]                        OverCon           OverCon            
[11/26 10:13:35     86s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 10:13:35     86s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 10:13:35     86s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:13:35     86s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:13:35     86s] [NR-eGR]      M2 ( 2)      1995( 5.92%)       103( 0.31%)   ( 6.23%) 
[11/26 10:13:35     86s] [NR-eGR]      M3 ( 3)        21( 0.06%)         1( 0.00%)   ( 0.06%) 
[11/26 10:13:35     86s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:13:35     86s] [NR-eGR]        Total      2016( 2.98%)       104( 0.15%)   ( 3.13%) 
[11/26 10:13:35     86s] [NR-eGR] 
[11/26 10:13:35     86s] (I)      Finished Global Routing ( CPU: 0.35 sec, Real: 0.36 sec, Curr Mem: 3.00 MB )
[11/26 10:13:35     86s] (I)      Updating congestion map
[11/26 10:13:35     86s] (I)      total 2D Cap : 465150 = (208370 H, 256780 V)
[11/26 10:13:35     86s] [NR-eGR] Overflow after Early Global Route 6.20% H + 0.06% V
[11/26 10:13:35     86s] (I)      Running track assignment and export wires
[11/26 10:13:35     86s] (I)      Delete wires for 9960 nets 
[11/26 10:13:35     86s] (I)      ============= Track Assignment ============
[11/26 10:13:35     86s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.00 MB )
[11/26 10:13:35     86s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 10:13:35     86s] (I)      Run Multi-thread track assignment
[11/26 10:13:35     86s] (I)      Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.00 MB )
[11/26 10:13:35     86s] (I)      Started Export ( Curr Mem: 3.00 MB )
[11/26 10:13:35     86s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 10:13:35     86s] [NR-eGR] Total eGR-routed clock nets wire length: 290um, number of vias: 23
[11/26 10:13:35     86s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:13:35     86s] [NR-eGR]              Length (um)   Vias 
[11/26 10:13:35     86s] [NR-eGR] --------------------------------
[11/26 10:13:35     86s] [NR-eGR]  M1   (1V)             0  17936 
[11/26 10:13:35     86s] [NR-eGR]  M2   (2H)        123342  42250 
[11/26 10:13:35     86s] [NR-eGR]  M3   (3V)         60417      0 
[11/26 10:13:35     86s] [NR-eGR]  M4   (4H)             0      0 
[11/26 10:13:35     86s] [NR-eGR]  M5   (5V)             0      0 
[11/26 10:13:35     86s] [NR-eGR]  M6   (6H)             0      0 
[11/26 10:13:35     86s] [NR-eGR]  M7   (7V)             0      0 
[11/26 10:13:35     86s] [NR-eGR]  M8   (8H)             0      0 
[11/26 10:13:35     86s] [NR-eGR]  M9   (9V)             0      0 
[11/26 10:13:35     86s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 10:13:35     86s] [NR-eGR] --------------------------------
[11/26 10:13:35     86s] [NR-eGR]       Total       183760  60186 
[11/26 10:13:35     86s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:13:35     86s] [NR-eGR] Total half perimeter of net bounding box: 173304um
[11/26 10:13:35     86s] [NR-eGR] Total length: 183760um, number of vias: 60186
[11/26 10:13:35     86s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:13:35     86s] (I)      == Layer wire length by net rule ==
[11/26 10:13:35     86s] (I)                    Default 
[11/26 10:13:35     86s] (I)      ----------------------
[11/26 10:13:35     86s] (I)       M1   (1V)        0um 
[11/26 10:13:35     86s] (I)       M2   (2H)   123342um 
[11/26 10:13:35     86s] (I)       M3   (3V)    60417um 
[11/26 10:13:35     86s] (I)       M4   (4H)        0um 
[11/26 10:13:35     86s] (I)       M5   (5V)        0um 
[11/26 10:13:35     86s] (I)       M6   (6H)        0um 
[11/26 10:13:35     86s] (I)       M7   (7V)        0um 
[11/26 10:13:35     86s] (I)       M8   (8H)        0um 
[11/26 10:13:35     86s] (I)       M9   (9V)        0um 
[11/26 10:13:35     86s] (I)       Pad  (10H)       0um 
[11/26 10:13:35     86s] (I)      ----------------------
[11/26 10:13:35     86s] (I)            Total  183760um 
[11/26 10:13:35     86s] (I)      == Layer via count by net rule ==
[11/26 10:13:35     86s] (I)                   Default 
[11/26 10:13:35     86s] (I)      ---------------------
[11/26 10:13:35     86s] (I)       M1   (1V)     17936 
[11/26 10:13:35     86s] (I)       M2   (2H)     42250 
[11/26 10:13:35     86s] (I)       M3   (3V)         0 
[11/26 10:13:35     86s] (I)       M4   (4H)         0 
[11/26 10:13:35     86s] (I)       M5   (5V)         0 
[11/26 10:13:35     86s] (I)       M6   (6H)         0 
[11/26 10:13:35     86s] (I)       M7   (7V)         0 
[11/26 10:13:35     86s] (I)       M8   (8H)         0 
[11/26 10:13:35     86s] (I)       M9   (9V)         0 
[11/26 10:13:35     86s] (I)       Pad  (10H)        0 
[11/26 10:13:35     86s] (I)      ---------------------
[11/26 10:13:35     86s] (I)            Total    60186 
[11/26 10:13:35     86s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.00 MB )
[11/26 10:13:35     86s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 10:13:35     86s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.55 sec, Curr Mem: 3.00 MB )
[11/26 10:13:35     86s] [NR-eGR] Finished Early Global Route ( CPU: 0.53 sec, Real: 0.56 sec, Curr Mem: 2.99 MB )
[11/26 10:13:35     86s] (I)      =========================================== Runtime Summary ============================================
[11/26 10:13:35     86s] (I)       Step                                                       %      Start     Finish      Real       CPU 
[11/26 10:13:35     86s] (I)      --------------------------------------------------------------------------------------------------------
[11/26 10:13:35     86s] (I)       Early Global Route                                   100.00%  60.30 sec  60.86 sec  0.56 sec  0.53 sec 
[11/26 10:13:35     86s] (I)       +-Early Global Route kernel                           98.47%  60.31 sec  60.86 sec  0.55 sec  0.52 sec 
[11/26 10:13:35     86s] (I)       | +-Import and model                                  10.42%  60.31 sec  60.37 sec  0.06 sec  0.04 sec 
[11/26 10:13:35     86s] (I)       | | +-Create place DB                                  4.09%  60.31 sec  60.34 sec  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)       | | | +-Import place data                              4.07%  60.31 sec  60.34 sec  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Read instances and placement                 0.86%  60.31 sec  60.32 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Read nets                                    2.09%  60.32 sec  60.33 sec  0.01 sec  0.01 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Read rows                                    0.63%  60.33 sec  60.33 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Read module constraints                      0.00%  60.34 sec  60.34 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | +-Create route DB                                  5.13%  60.34 sec  60.36 sec  0.03 sec  0.02 sec 
[11/26 10:13:35     86s] (I)       | | | +-Import route data (1T)                         5.08%  60.34 sec  60.36 sec  0.03 sec  0.02 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Read blockages ( Layer 2-3 )                 0.66%  60.35 sec  60.35 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Read routing blockages                     0.00%  60.35 sec  60.35 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Read bump blockages                        0.00%  60.35 sec  60.35 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Read instance blockages                    0.34%  60.35 sec  60.35 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Read PG blockages                          0.20%  60.35 sec  60.35 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | | | +-Allocate memory for PG via list          0.01%  60.35 sec  60.35 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Read clock blockages                       0.00%  60.35 sec  60.35 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Read other blockages                       0.00%  60.35 sec  60.35 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Read halo blockages                        0.01%  60.35 sec  60.35 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  60.35 sec  60.35 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Read blackboxes                              0.00%  60.35 sec  60.35 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Read prerouted                               0.01%  60.35 sec  60.35 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Read nets                                    0.42%  60.35 sec  60.35 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Set up via pillars                           0.24%  60.36 sec  60.36 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Initialize 3D grid graph                     0.04%  60.36 sec  60.36 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Model blockage capacity                      0.85%  60.36 sec  60.36 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Initialize 3D capacity                     0.71%  60.36 sec  60.36 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | +-Read aux data                                    0.34%  60.36 sec  60.37 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | +-Others data preparation                          0.15%  60.37 sec  60.37 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | +-Create route kernel                              0.49%  60.37 sec  60.37 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | +-Global Routing                                    63.89%  60.37 sec  60.73 sec  0.36 sec  0.35 sec 
[11/26 10:13:35     86s] (I)       | | +-Initialization                                   0.63%  60.37 sec  60.38 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | +-Net group 1                                     62.44%  60.38 sec  60.72 sec  0.35 sec  0.34 sec 
[11/26 10:13:35     86s] (I)       | | | +-Generate topology                              1.44%  60.38 sec  60.38 sec  0.01 sec  0.01 sec 
[11/26 10:13:35     86s] (I)       | | | +-Phase 1a                                       4.70%  60.39 sec  60.42 sec  0.03 sec  0.03 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Pattern routing (1T)                         3.39%  60.39 sec  60.41 sec  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Pattern Routing Avoiding Blockages           0.50%  60.41 sec  60.42 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Add via demand to 2D                         0.55%  60.42 sec  60.42 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | +-Phase 1b                                       7.11%  60.42 sec  60.46 sec  0.04 sec  0.04 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Monotonic routing (1T)                       4.98%  60.42 sec  60.45 sec  0.03 sec  0.03 sec 
[11/26 10:13:35     86s] (I)       | | | +-Phase 1c                                       4.09%  60.46 sec  60.48 sec  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Two level Routing                            4.07%  60.46 sec  60.48 sec  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Two Level Routing (Regular)                3.15%  60.46 sec  60.48 sec  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Two Level Routing (Strong)                 0.11%  60.48 sec  60.48 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.05%  60.48 sec  60.48 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | +-Phase 1d                                      35.28%  60.48 sec  60.68 sec  0.20 sec  0.20 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Detoured routing (1T)                       35.23%  60.48 sec  60.68 sec  0.20 sec  0.20 sec 
[11/26 10:13:35     86s] (I)       | | | +-Phase 1e                                       0.77%  60.68 sec  60.68 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Route legalization                           0.66%  60.68 sec  60.68 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Legalize Blockage Violations               0.56%  60.68 sec  60.68 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | | | +-Legalize Reach Aware Violations            0.06%  60.68 sec  60.68 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | | +-Phase 1l                                       7.20%  60.68 sec  60.72 sec  0.04 sec  0.04 sec 
[11/26 10:13:35     86s] (I)       | | | | +-Layer assignment (1T)                        6.96%  60.69 sec  60.72 sec  0.04 sec  0.04 sec 
[11/26 10:13:35     86s] (I)       | +-Export cong map                                    0.95%  60.73 sec  60.73 sec  0.01 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | +-Export 2D cong map                               0.46%  60.73 sec  60.73 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | +-Extract Global 3D Wires                            0.70%  60.74 sec  60.74 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | +-Track Assignment (1T)                             12.93%  60.74 sec  60.81 sec  0.07 sec  0.07 sec 
[11/26 10:13:35     86s] (I)       | | +-Initialization                                   0.21%  60.74 sec  60.74 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | +-Track Assignment Kernel                         12.10%  60.74 sec  60.81 sec  0.07 sec  0.07 sec 
[11/26 10:13:35     86s] (I)       | | +-Free Memory                                      0.00%  60.81 sec  60.81 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | +-Export                                             8.56%  60.81 sec  60.86 sec  0.05 sec  0.05 sec 
[11/26 10:13:35     86s] (I)       | | +-Export DB wires                                  4.30%  60.81 sec  60.84 sec  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)       | | | +-Export all nets                                3.09%  60.81 sec  60.83 sec  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)       | | | +-Set wire vias                                  0.91%  60.83 sec  60.84 sec  0.01 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | | +-Report wirelength                                2.40%  60.84 sec  60.85 sec  0.01 sec  0.01 sec 
[11/26 10:13:35     86s] (I)       | | +-Update net boxes                                 1.75%  60.85 sec  60.86 sec  0.01 sec  0.01 sec 
[11/26 10:13:35     86s] (I)       | | +-Update timing                                    0.00%  60.86 sec  60.86 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)       | +-Postprocess design                                 0.10%  60.86 sec  60.86 sec  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)      ========================== Summary by functions ==========================
[11/26 10:13:35     86s] (I)       Lv  Step                                           %      Real       CPU 
[11/26 10:13:35     86s] (I)      --------------------------------------------------------------------------
[11/26 10:13:35     86s] (I)        0  Early Global Route                       100.00%  0.56 sec  0.53 sec 
[11/26 10:13:35     86s] (I)        1  Early Global Route kernel                 98.47%  0.55 sec  0.52 sec 
[11/26 10:13:35     86s] (I)        2  Global Routing                            63.89%  0.36 sec  0.35 sec 
[11/26 10:13:35     86s] (I)        2  Track Assignment (1T)                     12.93%  0.07 sec  0.07 sec 
[11/26 10:13:35     86s] (I)        2  Import and model                          10.42%  0.06 sec  0.04 sec 
[11/26 10:13:35     86s] (I)        2  Export                                     8.56%  0.05 sec  0.05 sec 
[11/26 10:13:35     86s] (I)        2  Export cong map                            0.95%  0.01 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        2  Extract Global 3D Wires                    0.70%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        2  Postprocess design                         0.10%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        3  Net group 1                               62.44%  0.35 sec  0.34 sec 
[11/26 10:13:35     86s] (I)        3  Track Assignment Kernel                   12.10%  0.07 sec  0.07 sec 
[11/26 10:13:35     86s] (I)        3  Create route DB                            5.13%  0.03 sec  0.02 sec 
[11/26 10:13:35     86s] (I)        3  Export DB wires                            4.30%  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)        3  Create place DB                            4.09%  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)        3  Report wirelength                          2.40%  0.01 sec  0.01 sec 
[11/26 10:13:35     86s] (I)        3  Update net boxes                           1.75%  0.01 sec  0.01 sec 
[11/26 10:13:35     86s] (I)        3  Initialization                             0.84%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        3  Create route kernel                        0.49%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        3  Export 2D cong map                         0.46%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        3  Read aux data                              0.34%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        3  Others data preparation                    0.15%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        3  Free Memory                                0.00%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        3  Update timing                              0.00%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        4  Phase 1d                                  35.28%  0.20 sec  0.20 sec 
[11/26 10:13:35     86s] (I)        4  Phase 1l                                   7.20%  0.04 sec  0.04 sec 
[11/26 10:13:35     86s] (I)        4  Phase 1b                                   7.11%  0.04 sec  0.04 sec 
[11/26 10:13:35     86s] (I)        4  Import route data (1T)                     5.08%  0.03 sec  0.02 sec 
[11/26 10:13:35     86s] (I)        4  Phase 1a                                   4.70%  0.03 sec  0.03 sec 
[11/26 10:13:35     86s] (I)        4  Phase 1c                                   4.09%  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)        4  Import place data                          4.07%  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)        4  Export all nets                            3.09%  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)        4  Generate topology                          1.44%  0.01 sec  0.01 sec 
[11/26 10:13:35     86s] (I)        4  Set wire vias                              0.91%  0.01 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        4  Phase 1e                                   0.77%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        5  Detoured routing (1T)                     35.23%  0.20 sec  0.20 sec 
[11/26 10:13:35     86s] (I)        5  Layer assignment (1T)                      6.96%  0.04 sec  0.04 sec 
[11/26 10:13:35     86s] (I)        5  Monotonic routing (1T)                     4.98%  0.03 sec  0.03 sec 
[11/26 10:13:35     86s] (I)        5  Two level Routing                          4.07%  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)        5  Pattern routing (1T)                       3.39%  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)        5  Read nets                                  2.51%  0.01 sec  0.01 sec 
[11/26 10:13:35     86s] (I)        5  Read instances and placement               0.86%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        5  Model blockage capacity                    0.85%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        5  Read blockages ( Layer 2-3 )               0.66%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        5  Route legalization                         0.66%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        5  Read rows                                  0.63%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        5  Add via demand to 2D                       0.55%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        5  Pattern Routing Avoiding Blockages         0.50%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        5  Set up via pillars                         0.24%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        5  Initialize 3D grid graph                   0.04%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        5  Read prerouted                             0.01%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        5  Read module constraints                    0.00%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        5  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        6  Two Level Routing (Regular)                3.15%  0.02 sec  0.02 sec 
[11/26 10:13:35     86s] (I)        6  Initialize 3D capacity                     0.71%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        6  Legalize Blockage Violations               0.56%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        6  Read instance blockages                    0.34%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        6  Read PG blockages                          0.20%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        6  Two Level Routing (Strong)                 0.11%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        6  Legalize Reach Aware Violations            0.06%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.05%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        6  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        6  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        6  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        6  Read bump blockages                        0.00%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] (I)        7  Allocate memory for PG via list            0.01%  0.00 sec  0.00 sec 
[11/26 10:13:35     86s] Running post-eGR process
[11/26 10:13:35     86s] Extraction called for design 'dist_sort' of instances=8318 and nets=9962 using extraction engine 'preRoute' .
[11/26 10:13:35     86s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 10:13:35     86s] Type 'man IMPEXT-3530' for more detail.
[11/26 10:13:35     86s] PreRoute RC Extraction called for design dist_sort.
[11/26 10:13:35     86s] RC Extraction called in multi-corner(1) mode.
[11/26 10:13:35     86s] RCMode: PreRoute
[11/26 10:13:35     86s]       RC Corner Indexes            0   
[11/26 10:13:35     86s] Capacitance Scaling Factor   : 1.00000 
[11/26 10:13:35     86s] Resistance Scaling Factor    : 1.00000 
[11/26 10:13:35     86s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 10:13:35     86s] Clock Res. Scaling Factor    : 1.00000 
[11/26 10:13:35     86s] Shrink Factor                : 1.00000
[11/26 10:13:35     86s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 10:13:35     86s] Using Quantus QRC technology file ...
[11/26 10:13:35     86s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 10:13:35     86s] Updating RC Grid density data for preRoute extraction ...
[11/26 10:13:35     86s] eee: pegSigSF=1.070000
[11/26 10:13:35     86s] Initializing multi-corner resistance tables ...
[11/26 10:13:35     86s] eee: Grid unit RC data computation started
[11/26 10:13:35     86s] eee: Grid unit RC data computation completed
[11/26 10:13:35     86s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:13:35     86s] eee: l=2 avDens=0.430264 usedTrk=11649.389384 availTrk=27075.000000 sigTrk=11649.389384
[11/26 10:13:35     86s] eee: l=3 avDens=0.224680 usedTrk=5594.535603 availTrk=24900.000000 sigTrk=5594.535603
[11/26 10:13:35     86s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:35     86s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:35     86s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:35     86s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:35     86s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:35     86s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:35     86s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:13:35     86s] {RT RC_corner_25 0 2 3  0}
[11/26 10:13:35     86s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:13:35     86s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:13:35     86s] eee: NetCapCache creation started. (Current Mem: 3101.254M) 
[11/26 10:13:35     86s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3101.254M) 
[11/26 10:13:35     86s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:13:35     86s] eee: Metal Layers Info:
[11/26 10:13:35     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:13:35     86s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:13:35     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:13:35     86s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:13:35     86s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:13:35     86s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:13:35     86s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:13:35     86s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:13:35     86s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:13:35     86s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:13:35     86s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:13:35     86s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:13:35     86s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:13:35     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:13:35     86s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:13:35     86s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3101.254M)
[11/26 10:13:35     86s] Cell dist_sort LLGs are deleted
[11/26 10:13:35     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:35     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:35     86s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3101.3M, EPOCH TIME: 1732634015.758991
[11/26 10:13:35     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:35     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:35     86s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3101.3M, EPOCH TIME: 1732634015.759440
[11/26 10:13:35     86s] Max number of tech site patterns supported in site array is 256.
[11/26 10:13:35     86s] Core basic site is coreSite
[11/26 10:13:35     86s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:13:35     86s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:13:35     86s] Fast DP-INIT is on for default
[11/26 10:13:35     86s] Atter site array init, number of instance map data is 0.
[11/26 10:13:35     86s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.004, MEM:3101.3M, EPOCH TIME: 1732634015.763514
[11/26 10:13:35     86s] 
[11/26 10:13:35     86s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:35     86s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:35     86s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.007, MEM:3101.3M, EPOCH TIME: 1732634015.766309
[11/26 10:13:35     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:13:35     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:35     86s] Starting delay calculation for Setup views
[11/26 10:13:35     86s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:13:35     86s] #################################################################################
[11/26 10:13:35     86s] # Design Stage: PreRoute
[11/26 10:13:35     86s] # Design Name: dist_sort
[11/26 10:13:35     86s] # Design Mode: 90nm
[11/26 10:13:35     86s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:13:35     86s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:13:35     86s] # Signoff Settings: SI Off 
[11/26 10:13:35     86s] #################################################################################
[11/26 10:13:36     87s] Calculate delays in Single mode...
[11/26 10:13:36     87s] Topological Sorting (REAL = 0:00:00.0, MEM = 3125.3M, InitMEM = 3125.3M)
[11/26 10:13:36     87s] Start delay calculation (fullDC) (1 T). (MEM=2629.5)
[11/26 10:13:36     87s] End AAE Lib Interpolated Model. (MEM=3125.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:13:37     88s] Total number of fetched objects 9960
[11/26 10:13:37     88s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:13:37     88s] End delay calculation. (MEM=2643.97 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 10:13:37     88s] End delay calculation (fullDC). (MEM=2643.97 CPU=0:00:01.2 REAL=0:00:01.0)
[11/26 10:13:37     88s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 3159.0M) ***
[11/26 10:13:37     88s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:01:29 mem=3159.0M)
[11/26 10:13:37     89s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.159  |
|           TNS (ns):| -3.440  |
|    Violating Paths:|    3    |
|          All Paths:|   21    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.003   |      4 (4)       |
|   max_tran     |      2 (10)      |   -0.052   |      2 (10)      |
|   max_fanout   |     12 (12)      |    -18     |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 34.119%
------------------------------------------------------------------

[11/26 10:13:37     89s] **optDesign ... cpu = 0:00:05, real = 0:00:18, mem = 2640.0M, totSessionCpu=0:01:29 **
[11/26 10:13:37     89s] Begin: Collecting metrics
[11/26 10:13:38     89s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | -1.159 |  -3 |       34.12 | 0:00:03  |        3115 |    2 |   4 |
 ------------------------------------------------------------------------------------ 
[11/26 10:13:38     89s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2640.0M, current mem=2639.0M)

[11/26 10:13:38     89s] End: Collecting metrics
[11/26 10:13:38     89s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.7/0:00:18.8 (0.2), totSession cpu/real = 0:01:29.2/0:01:58.8 (0.8), mem = 3106.1M
[11/26 10:13:38     89s] 
[11/26 10:13:38     89s] =============================================================================================
[11/26 10:13:38     89s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.12-s091_1
[11/26 10:13:38     89s] =============================================================================================
[11/26 10:13:38     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:13:38     89s] ---------------------------------------------------------------------------------------------
[11/26 10:13:38     89s] [ ViewPruning            ]      2   0:00:00.1  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:13:38     89s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:02.2 /  0:00:02.2    1.0
[11/26 10:13:38     89s] [ MetricReport           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:13:38     89s] [ DrvReport              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:13:38     89s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[11/26 10:13:38     89s] [ LibAnalyzerInit        ]      2   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:13:38     89s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:38     89s] [ ChannelGraphInit       ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:13:38     89s] [ MetricInit             ]      1   0:00:00.8  (   4.4 % )     0:00:00.8 /  0:00:00.8    1.0
[11/26 10:13:38     89s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 10:13:38     89s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (   3.1 % )     0:00:00.6 /  0:00:00.5    0.9
[11/26 10:13:38     89s] [ ExtractRC              ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[11/26 10:13:38     89s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   1.0 % )     0:00:02.1 /  0:00:02.1    1.0
[11/26 10:13:38     89s] [ FullDelayCalc          ]      1   0:00:01.5  (   7.8 % )     0:00:01.5 /  0:00:01.5    1.0
[11/26 10:13:38     89s] [ TimingUpdate           ]      2   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:13:38     89s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:38     89s] [ MISC                   ]          0:00:14.3  (  76.2 % )     0:00:14.3 /  0:00:00.3    0.0
[11/26 10:13:38     89s] ---------------------------------------------------------------------------------------------
[11/26 10:13:38     89s]  InitOpt #1 TOTAL                   0:00:18.8  ( 100.0 % )     0:00:18.8 /  0:00:04.7    0.2
[11/26 10:13:38     89s] ---------------------------------------------------------------------------------------------
[11/26 10:13:38     89s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/26 10:13:38     89s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:13:38     89s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:29 mem=3106.1M
[11/26 10:13:38     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:3106.1M, EPOCH TIME: 1732634018.076782
[11/26 10:13:38     89s] Processing tracks to init pin-track alignment.
[11/26 10:13:38     89s] z: 1, totalTracks: 1
[11/26 10:13:38     89s] z: 3, totalTracks: 1
[11/26 10:13:38     89s] z: 5, totalTracks: 1
[11/26 10:13:38     89s] z: 7, totalTracks: 1
[11/26 10:13:38     89s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:13:38     89s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3106.1M, EPOCH TIME: 1732634018.080921
[11/26 10:13:38     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     89s] 
[11/26 10:13:38     89s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:38     89s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:38     89s] OPERPROF:     Starting CMU at level 3, MEM:3106.1M, EPOCH TIME: 1732634018.085931
[11/26 10:13:38     89s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3106.1M, EPOCH TIME: 1732634018.086255
[11/26 10:13:38     89s] 
[11/26 10:13:38     89s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:13:38     89s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.006, MEM:3106.1M, EPOCH TIME: 1732634018.087010
[11/26 10:13:38     89s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3106.1M, EPOCH TIME: 1732634018.087053
[11/26 10:13:38     89s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3106.1M, EPOCH TIME: 1732634018.087166
[11/26 10:13:38     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3106.1MB).
[11/26 10:13:38     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3106.1M, EPOCH TIME: 1732634018.088168
[11/26 10:13:38     89s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:29 mem=3106.1M
[11/26 10:13:38     89s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3106.1M, EPOCH TIME: 1732634018.094642
[11/26 10:13:38     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:13:38     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     89s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.011, REAL:0.012, MEM:3106.1M, EPOCH TIME: 1732634018.106597
[11/26 10:13:38     89s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:13:38     89s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:29 mem=3106.1M
[11/26 10:13:38     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:3106.1M, EPOCH TIME: 1732634018.107120
[11/26 10:13:38     89s] Processing tracks to init pin-track alignment.
[11/26 10:13:38     89s] z: 1, totalTracks: 1
[11/26 10:13:38     89s] z: 3, totalTracks: 1
[11/26 10:13:38     89s] z: 5, totalTracks: 1
[11/26 10:13:38     89s] z: 7, totalTracks: 1
[11/26 10:13:38     89s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:13:38     89s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3106.1M, EPOCH TIME: 1732634018.110733
[11/26 10:13:38     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     89s] 
[11/26 10:13:38     89s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:38     89s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:38     89s] OPERPROF:     Starting CMU at level 3, MEM:3106.1M, EPOCH TIME: 1732634018.115251
[11/26 10:13:38     89s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3106.1M, EPOCH TIME: 1732634018.115554
[11/26 10:13:38     89s] 
[11/26 10:13:38     89s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:13:38     89s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.006, MEM:3106.1M, EPOCH TIME: 1732634018.116241
[11/26 10:13:38     89s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3106.1M, EPOCH TIME: 1732634018.116284
[11/26 10:13:38     89s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3106.1M, EPOCH TIME: 1732634018.116396
[11/26 10:13:38     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3106.1MB).
[11/26 10:13:38     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:3106.1M, EPOCH TIME: 1732634018.117350
[11/26 10:13:38     89s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:29 mem=3106.1M
[11/26 10:13:38     89s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3106.1M, EPOCH TIME: 1732634018.123300
[11/26 10:13:38     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:13:38     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     89s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:3106.1M, EPOCH TIME: 1732634018.134721
[11/26 10:13:38     89s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.2/0:01:58.8 (0.8), mem = 3106.1M
[11/26 10:13:38     89s] *** Starting optimizing excluded clock nets MEM= 3106.1M) ***
[11/26 10:13:38     89s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3106.1M) ***
[11/26 10:13:38     89s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:29.2/0:01:58.8 (0.8), mem = 3106.1M
[11/26 10:13:38     89s] 
[11/26 10:13:38     89s] =============================================================================================
[11/26 10:13:38     89s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.12-s091_1
[11/26 10:13:38     89s] =============================================================================================
[11/26 10:13:38     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:13:38     89s] ---------------------------------------------------------------------------------------------
[11/26 10:13:38     89s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:38     89s] ---------------------------------------------------------------------------------------------
[11/26 10:13:38     89s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:38     89s] ---------------------------------------------------------------------------------------------
[11/26 10:13:38     89s] The useful skew maximum allowed delay is: 0.3
[11/26 10:13:38     89s] Deleting Lib Analyzer.
[11/26 10:13:38     89s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.6/0:01:59.3 (0.8), mem = 3106.1M
[11/26 10:13:38     89s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:13:38     89s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=3106.1M
[11/26 10:13:38     89s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=3106.1M
[11/26 10:13:38     89s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 10:13:38     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.1
[11/26 10:13:38     89s] 
[11/26 10:13:38     89s] Creating Lib Analyzer ...
[11/26 10:13:38     89s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:13:38     89s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:13:38     89s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:13:38     89s] 
[11/26 10:13:38     89s] {RT RC_corner_25 0 2 3  0}
[11/26 10:13:38     89s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=3106.1M
[11/26 10:13:38     89s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=3106.1M
[11/26 10:13:38     89s] Creating Lib Analyzer, finished. 
[11/26 10:13:38     90s] 
[11/26 10:13:38     90s] Active Setup views: default_setup_view 
[11/26 10:13:38     90s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3106.1M, EPOCH TIME: 1732634018.936063
[11/26 10:13:38     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     90s] 
[11/26 10:13:38     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:38     90s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:38     90s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.010, MEM:3106.1M, EPOCH TIME: 1732634018.946053
[11/26 10:13:38     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:13:38     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     90s] [oiPhyDebug] optDemand 200199029760.00, spDemand 193667189760.00.
[11/26 10:13:38     90s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8318
[11/26 10:13:38     90s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:13:38     90s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:30 mem=3106.1M
[11/26 10:13:38     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:3106.1M, EPOCH TIME: 1732634018.949760
[11/26 10:13:38     90s] Processing tracks to init pin-track alignment.
[11/26 10:13:38     90s] z: 1, totalTracks: 1
[11/26 10:13:38     90s] z: 3, totalTracks: 1
[11/26 10:13:38     90s] z: 5, totalTracks: 1
[11/26 10:13:38     90s] z: 7, totalTracks: 1
[11/26 10:13:38     90s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:13:38     90s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3106.1M, EPOCH TIME: 1732634018.953608
[11/26 10:13:38     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:38     90s] 
[11/26 10:13:38     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:38     90s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:38     90s] OPERPROF:     Starting CMU at level 3, MEM:3106.1M, EPOCH TIME: 1732634018.958021
[11/26 10:13:38     90s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3106.1M, EPOCH TIME: 1732634018.958334
[11/26 10:13:38     90s] 
[11/26 10:13:38     90s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:13:38     90s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.007, MEM:3106.1M, EPOCH TIME: 1732634018.960700
[11/26 10:13:38     90s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3106.1M, EPOCH TIME: 1732634018.960751
[11/26 10:13:38     90s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3106.1M, EPOCH TIME: 1732634018.960856
[11/26 10:13:38     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3106.1MB).
[11/26 10:13:38     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.012, MEM:3106.1M, EPOCH TIME: 1732634018.962078
[11/26 10:13:38     90s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:13:38     90s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8318
[11/26 10:13:38     90s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:30 mem=3106.1M
[11/26 10:13:38     90s] 
[11/26 10:13:38     90s] Footprint cell information for calculating maxBufDist
[11/26 10:13:38     90s] *info: There are 11 candidate Buffer cells
[11/26 10:13:38     90s] *info: There are 9 candidate Inverter cells
[11/26 10:13:38     90s] 
[11/26 10:13:39     90s] #optDebug: Start CG creation (mem=3106.1M)
[11/26 10:13:39     90s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:39     90s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:39     90s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:39     90s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:39     90s] ToF 135.6527um
[11/26 10:13:39     90s] (cpu=0:00:00.2, mem=3137.3M)
[11/26 10:13:39     90s]  ...processing cgPrt (cpu=0:00:00.2, mem=3137.3M)
[11/26 10:13:39     90s]  ...processing cgEgp (cpu=0:00:00.2, mem=3137.3M)
[11/26 10:13:39     90s]  ...processing cgPbk (cpu=0:00:00.2, mem=3137.3M)
[11/26 10:13:39     90s]  ...processing cgNrb(cpu=0:00:00.2, mem=3137.3M)
[11/26 10:13:39     90s]  ...processing cgObs (cpu=0:00:00.2, mem=3137.3M)
[11/26 10:13:39     90s]  ...processing cgCon (cpu=0:00:00.2, mem=3137.3M)
[11/26 10:13:39     90s]  ...processing cgPdm (cpu=0:00:00.2, mem=3137.3M)
[11/26 10:13:39     90s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3137.3M)
[11/26 10:13:39     90s] ### Creating RouteCongInterface, started
[11/26 10:13:39     90s] 
[11/26 10:13:39     90s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/26 10:13:39     90s] 
[11/26 10:13:39     90s] #optDebug: {0, 1.000}
[11/26 10:13:39     90s] ### Creating RouteCongInterface, finished
[11/26 10:13:39     90s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3175.5M, EPOCH TIME: 1732634019.262480
[11/26 10:13:39     90s] Found 0 hard placement blockage before merging.
[11/26 10:13:39     90s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3175.5M, EPOCH TIME: 1732634019.262717
[11/26 10:13:39     90s] 
[11/26 10:13:39     90s] Netlist preparation processing... 
[11/26 10:13:39     90s] Removed 0 instance
[11/26 10:13:39     90s] *info: Marking 0 isolation instances dont touch
[11/26 10:13:39     90s] *info: Marking 0 level shifter instances dont touch
[11/26 10:13:39     90s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:13:39     90s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8318
[11/26 10:13:39     90s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3220.6M, EPOCH TIME: 1732634019.286208
[11/26 10:13:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8318).
[11/26 10:13:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:39     90s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.012, REAL:0.012, MEM:3118.6M, EPOCH TIME: 1732634019.298633
[11/26 10:13:39     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.1
[11/26 10:13:39     90s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:30.4/0:02:00.0 (0.8), mem = 3118.6M
[11/26 10:13:39     90s] 
[11/26 10:13:39     90s] =============================================================================================
[11/26 10:13:39     90s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.12-s091_1
[11/26 10:13:39     90s] =============================================================================================
[11/26 10:13:39     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:13:39     90s] ---------------------------------------------------------------------------------------------
[11/26 10:13:39     90s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  30.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:13:39     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:39     90s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.1    1.5
[11/26 10:13:39     90s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:13:39     90s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.5
[11/26 10:13:39     90s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:13:39     90s] [ ChannelGraphInit       ]      1   0:00:00.2  (  25.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:13:39     90s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:39     90s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.7
[11/26 10:13:39     90s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:39     90s] [ MISC                   ]          0:00:00.2  (  27.1 % )     0:00:00.2 /  0:00:00.2    1.1
[11/26 10:13:39     90s] ---------------------------------------------------------------------------------------------
[11/26 10:13:39     90s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/26 10:13:39     90s] ---------------------------------------------------------------------------------------------
[11/26 10:13:39     90s] Begin: Collecting metrics
[11/26 10:13:39     90s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | -1.159 |  -3 |       34.12 | 0:00:03  |        3115 |    2 |   4 |
| simplify_netlist |        |     |             | 0:00:01  |        3119 |      |     |
 ------------------------------------------------------------------------------------- 
[11/26 10:13:39     90s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2643.7M, current mem=2642.4M)

[11/26 10:13:39     90s] End: Collecting metrics
[11/26 10:13:39     90s] Running new flow changes for HFN
[11/26 10:13:39     90s] Begin: GigaOpt high fanout net optimization
[11/26 10:13:39     90s] GigaOpt HFN: use maxLocalDensity 1.2
[11/26 10:13:39     90s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/26 10:13:39     90s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:30.5/0:02:00.1 (0.8), mem = 3118.6M
[11/26 10:13:39     90s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:13:39     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.2
[11/26 10:13:39     90s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:13:39     90s] 
[11/26 10:13:39     90s] Active Setup views: default_setup_view 
[11/26 10:13:39     90s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3118.6M, EPOCH TIME: 1732634019.531719
[11/26 10:13:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:39     90s] 
[11/26 10:13:39     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:39     90s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:39     90s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:3118.6M, EPOCH TIME: 1732634019.537170
[11/26 10:13:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:13:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:39     90s] [oiPhyDebug] optDemand 200199029760.00, spDemand 193667189760.00.
[11/26 10:13:39     90s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8318
[11/26 10:13:39     90s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 10:13:39     90s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:31 mem=3118.6M
[11/26 10:13:39     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:3118.6M, EPOCH TIME: 1732634019.540791
[11/26 10:13:39     90s] Processing tracks to init pin-track alignment.
[11/26 10:13:39     90s] z: 1, totalTracks: 1
[11/26 10:13:39     90s] z: 3, totalTracks: 1
[11/26 10:13:39     90s] z: 5, totalTracks: 1
[11/26 10:13:39     90s] z: 7, totalTracks: 1
[11/26 10:13:39     90s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:13:39     90s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3118.6M, EPOCH TIME: 1732634019.544624
[11/26 10:13:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:39     90s] 
[11/26 10:13:39     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:39     90s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:39     90s] OPERPROF:     Starting CMU at level 3, MEM:3118.6M, EPOCH TIME: 1732634019.548930
[11/26 10:13:39     90s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3118.6M, EPOCH TIME: 1732634019.549247
[11/26 10:13:39     90s] 
[11/26 10:13:39     90s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:13:39     90s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3118.6M, EPOCH TIME: 1732634019.549990
[11/26 10:13:39     90s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3118.6M, EPOCH TIME: 1732634019.550037
[11/26 10:13:39     90s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3118.6M, EPOCH TIME: 1732634019.550155
[11/26 10:13:39     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3118.6MB).
[11/26 10:13:39     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.028, MEM:3118.6M, EPOCH TIME: 1732634019.568428
[11/26 10:13:39     90s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:13:39     90s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8318
[11/26 10:13:39     90s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:31 mem=3118.6M
[11/26 10:13:39     90s] ### Creating RouteCongInterface, started
[11/26 10:13:39     90s] 
[11/26 10:13:39     90s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.8390} 
[11/26 10:13:39     90s] 
[11/26 10:13:39     90s] #optDebug: {0, 1.000}
[11/26 10:13:39     90s] ### Creating RouteCongInterface, finished
[11/26 10:13:39     90s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:39     90s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:39     90s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:39     90s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:39     90s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:39     90s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:39     90s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:39     90s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:39     90s] AoF 661.2055um
[11/26 10:13:39     90s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 10:13:39     90s] Total-nets :: 9960, Stn-nets :: 0, ratio :: 0 %, Total-len 183760, Stn-len 0
[11/26 10:13:39     90s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8318
[11/26 10:13:39     90s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3176.7M, EPOCH TIME: 1732634019.826925
[11/26 10:13:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:13:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:39     90s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.011, REAL:0.011, MEM:3118.7M, EPOCH TIME: 1732634019.838184
[11/26 10:13:39     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.2
[11/26 10:13:39     90s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (0.9), totSession cpu/real = 0:01:30.9/0:02:00.5 (0.8), mem = 3118.7M
[11/26 10:13:39     90s] 
[11/26 10:13:39     90s] =============================================================================================
[11/26 10:13:39     90s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.12-s091_1
[11/26 10:13:39     90s] =============================================================================================
[11/26 10:13:39     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:13:39     90s] ---------------------------------------------------------------------------------------------
[11/26 10:13:39     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:39     90s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.2 % )     0:00:00.1 /  0:00:00.0    0.5
[11/26 10:13:39     90s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:13:39     90s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:39     90s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:39     90s] [ DetailPlaceInit        ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    0.4
[11/26 10:13:39     90s] [ MISC                   ]          0:00:00.3  (  81.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:13:39     90s] ---------------------------------------------------------------------------------------------
[11/26 10:13:39     90s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    0.9
[11/26 10:13:39     90s] ---------------------------------------------------------------------------------------------
[11/26 10:13:39     90s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/26 10:13:39     90s] End: GigaOpt high fanout net optimization
[11/26 10:13:39     90s] Begin: Collecting metrics
[11/26 10:13:39     90s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | -1.159 |  -3 |       34.12 | 0:00:03  |        3115 |    2 |   4 |
| simplify_netlist |        |     |             | 0:00:01  |        3119 |      |     |
| drv_fixing       |        |     |             | 0:00:00  |        3119 |      |     |
 ------------------------------------------------------------------------------------- 
[11/26 10:13:39     91s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2643.1M, current mem=2643.1M)

[11/26 10:13:39     91s] End: Collecting metrics
[11/26 10:13:39     91s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:13:39     91s] Deleting Lib Analyzer.
[11/26 10:13:39     91s] Begin: GigaOpt DRV Optimization
[11/26 10:13:39     91s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/26 10:13:39     91s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:31.0/0:02:00.7 (0.8), mem = 3118.7M
[11/26 10:13:39     91s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:13:39     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.3
[11/26 10:13:39     91s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:13:39     91s] 
[11/26 10:13:39     91s] Creating Lib Analyzer ...
[11/26 10:13:40     91s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:13:40     91s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:13:40     91s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:13:40     91s] 
[11/26 10:13:40     91s] {RT RC_corner_25 0 2 3  0}
[11/26 10:13:40     91s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=3118.7M
[11/26 10:13:40     91s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=3118.7M
[11/26 10:13:40     91s] Creating Lib Analyzer, finished. 
[11/26 10:13:40     91s] 
[11/26 10:13:40     91s] Active Setup views: default_setup_view 
[11/26 10:13:40     91s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3118.7M, EPOCH TIME: 1732634020.301300
[11/26 10:13:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:40     91s] 
[11/26 10:13:40     91s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:40     91s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:40     91s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.005, MEM:3118.7M, EPOCH TIME: 1732634020.306473
[11/26 10:13:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:13:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:40     91s] [oiPhyDebug] optDemand 200199029760.00, spDemand 193667189760.00.
[11/26 10:13:40     91s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8318
[11/26 10:13:40     91s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 10:13:40     91s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:31 mem=3118.7M
[11/26 10:13:40     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:3118.7M, EPOCH TIME: 1732634020.309665
[11/26 10:13:40     91s] Processing tracks to init pin-track alignment.
[11/26 10:13:40     91s] z: 1, totalTracks: 1
[11/26 10:13:40     91s] z: 3, totalTracks: 1
[11/26 10:13:40     91s] z: 5, totalTracks: 1
[11/26 10:13:40     91s] z: 7, totalTracks: 1
[11/26 10:13:40     91s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:13:40     91s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3118.7M, EPOCH TIME: 1732634020.312954
[11/26 10:13:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:40     91s] 
[11/26 10:13:40     91s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:40     91s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:40     91s] OPERPROF:     Starting CMU at level 3, MEM:3118.7M, EPOCH TIME: 1732634020.317248
[11/26 10:13:40     91s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3118.7M, EPOCH TIME: 1732634020.317570
[11/26 10:13:40     91s] 
[11/26 10:13:40     91s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:13:40     91s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:3118.7M, EPOCH TIME: 1732634020.318262
[11/26 10:13:40     91s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3118.7M, EPOCH TIME: 1732634020.318306
[11/26 10:13:40     91s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3118.7M, EPOCH TIME: 1732634020.318481
[11/26 10:13:40     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3118.7MB).
[11/26 10:13:40     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:3118.7M, EPOCH TIME: 1732634020.319450
[11/26 10:13:40     91s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:13:40     91s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8318
[11/26 10:13:40     91s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:31 mem=3118.7M
[11/26 10:13:40     91s] ### Creating RouteCongInterface, started
[11/26 10:13:40     91s] 
[11/26 10:13:40     91s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.8390} 
[11/26 10:13:40     91s] 
[11/26 10:13:40     91s] #optDebug: {0, 1.000}
[11/26 10:13:40     91s] ### Creating RouteCongInterface, finished
[11/26 10:13:40     91s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:40     91s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:40     91s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:40     91s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:40     91s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:40     91s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:40     91s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:40     91s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:13:40     91s] AoF 661.2055um
[11/26 10:13:40     91s] [GPS-DRV] Optimizer inputs ============================= 
[11/26 10:13:40     91s] [GPS-DRV] drvFixingStage: Large Scale
[11/26 10:13:40     91s] [GPS-DRV] costLowerBound: 0.1
[11/26 10:13:40     91s] [GPS-DRV] setupTNSCost  : 0
[11/26 10:13:40     91s] [GPS-DRV] maxIter       : 2
[11/26 10:13:40     91s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[11/26 10:13:40     91s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 10:13:40     91s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/26 10:13:40     91s] [GPS-DRV] maxDensity (design): 0.95
[11/26 10:13:40     91s] [GPS-DRV] maxLocalDensity: 1.2
[11/26 10:13:40     91s] [GPS-DRV] MaxBufDistForPlaceBlk: 216um
[11/26 10:13:40     91s] [GPS-DRV] Dflt RT Characteristic Length 652.309um AoF 661.206um x 1
[11/26 10:13:40     91s] [GPS-DRV] isCPECostingOn: false
[11/26 10:13:40     91s] [GPS-DRV] All active and enabled setup views
[11/26 10:13:40     91s] [GPS-DRV]     default_setup_view
[11/26 10:13:40     91s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 10:13:40     91s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 10:13:40     91s] [GPS-DRV] maxFanoutLoad on
[11/26 10:13:40     91s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/26 10:13:40     91s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[11/26 10:13:40     91s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/26 10:13:40     91s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3176.9M, EPOCH TIME: 1732634020.573039
[11/26 10:13:40     91s] Found 0 hard placement blockage before merging.
[11/26 10:13:40     91s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3176.9M, EPOCH TIME: 1732634020.573459
[11/26 10:13:40     91s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[11/26 10:13:40     91s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 5.1154e-11; DynamicP: 1.11974e+07)DBU
[11/26 10:13:40     91s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:13:40     91s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/26 10:13:40     91s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:13:40     91s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/26 10:13:40     91s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:13:40     91s] Info: violation cost 15.792631 (cap = 2.191068, tran = 7.414063, len = 0.000000, fanout load = 6.187500, fanout count = 0.000000, glitch 0.000000)
[11/26 10:13:40     91s] |     6|    30|    -0.12|     8|     8|    -0.00|    12|    12|     0|     0|    -1.16|    -3.44|       0|       0|       0| 34.12%|          |         |
[11/26 10:13:41     92s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 10:13:41     92s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.29|    -3.82|      14|       0|       8| 34.15%| 0:00:01.0|  3216.6M|
[11/26 10:13:41     92s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 10:13:41     92s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.29|    -3.82|       0|       0|       0| 34.15%| 0:00:00.0|  3216.6M|
[11/26 10:13:41     92s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:13:41     92s] 
[11/26 10:13:41     92s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=3216.6M) ***
[11/26 10:13:41     92s] 
[11/26 10:13:41     92s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:13:41     92s] Total-nets :: 9974, Stn-nets :: 0, ratio :: 0 %, Total-len 183761, Stn-len 0
[11/26 10:13:41     92s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8332
[11/26 10:13:41     92s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3216.6M, EPOCH TIME: 1732634021.052752
[11/26 10:13:41     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8332).
[11/26 10:13:41     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:41     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:41     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:41     92s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.012, REAL:0.012, MEM:3132.6M, EPOCH TIME: 1732634021.065021
[11/26 10:13:41     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.3
[11/26 10:13:41     92s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:32.1/0:02:01.8 (0.8), mem = 3132.6M
[11/26 10:13:41     92s] 
[11/26 10:13:41     92s] =============================================================================================
[11/26 10:13:41     92s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.12-s091_1
[11/26 10:13:41     92s] =============================================================================================
[11/26 10:13:41     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:13:41     92s] ---------------------------------------------------------------------------------------------
[11/26 10:13:41     92s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:41     92s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  20.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:13:41     92s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:41     92s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:13:41     92s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:13:41     92s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.6
[11/26 10:13:41     92s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:41     92s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.4    1.0
[11/26 10:13:41     92s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 10:13:41     92s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:41     92s] [ OptEval                ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:13:41     92s] [ OptCommit              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:41     92s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:13:41     92s] [ IncrDelayCalc          ]     12   0:00:00.2  (  17.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:13:41     92s] [ DrvFindVioNets         ]      3   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:13:41     92s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:41     92s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:13:41     92s] [ IncrTimingUpdate       ]      2   0:00:00.2  (  14.6 % )     0:00:00.2 /  0:00:00.2    0.9
[11/26 10:13:41     92s] [ MISC                   ]          0:00:00.3  (  30.8 % )     0:00:00.3 /  0:00:00.4    1.0
[11/26 10:13:41     92s] ---------------------------------------------------------------------------------------------
[11/26 10:13:41     92s]  DrvOpt #2 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[11/26 10:13:41     92s] ---------------------------------------------------------------------------------------------
[11/26 10:13:41     92s] End: GigaOpt DRV Optimization
[11/26 10:13:41     92s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/26 10:13:41     92s] **optDesign ... cpu = 0:00:08, real = 0:00:22, mem = 2657.3M, totSessionCpu=0:01:32 **
[11/26 10:13:41     92s] Begin: Collecting metrics
[11/26 10:13:41     92s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -1.159 |           |       -3 |       34.12 | 0:00:03  |        3115 |    2 |   4 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3119 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:00  |        3119 |      |     |
| drv_fixing_2     |    -1.287 |   -1.287 |        -4 |       -4 |       34.15 | 0:00:02  |        3133 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[11/26 10:13:41     92s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2665.6M, current mem=2657.3M)

[11/26 10:13:41     92s] End: Collecting metrics
[11/26 10:13:41     92s] 
[11/26 10:13:41     92s] Active setup views:
[11/26 10:13:41     92s]  default_setup_view
[11/26 10:13:41     92s]   Dominating endpoints: 0
[11/26 10:13:41     92s]   Dominating TNS: -0.000
[11/26 10:13:41     92s] 
[11/26 10:13:41     92s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:13:41     92s] Deleting Lib Analyzer.
[11/26 10:13:41     92s] Begin: GigaOpt Global Optimization
[11/26 10:13:41     92s] *info: use new DP (enabled)
[11/26 10:13:41     92s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/26 10:13:41     92s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:13:41     92s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:32.3/0:02:01.9 (0.8), mem = 3190.7M
[11/26 10:13:41     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.4
[11/26 10:13:41     92s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:13:41     92s] 
[11/26 10:13:41     92s] Creating Lib Analyzer ...
[11/26 10:13:41     92s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:13:41     92s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:13:41     92s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:13:41     92s] 
[11/26 10:13:41     92s] {RT RC_corner_25 0 2 3  0}
[11/26 10:13:41     92s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:32 mem=3190.7M
[11/26 10:13:41     92s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=3190.7M
[11/26 10:13:41     92s] Creating Lib Analyzer, finished. 
[11/26 10:13:41     92s] 
[11/26 10:13:41     92s] Active Setup views: default_setup_view 
[11/26 10:13:41     92s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3190.7M, EPOCH TIME: 1732634021.538204
[11/26 10:13:41     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:41     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:41     92s] 
[11/26 10:13:41     92s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:41     92s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:41     92s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.005, MEM:3190.7M, EPOCH TIME: 1732634021.543570
[11/26 10:13:41     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:13:41     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:41     92s] [oiPhyDebug] optDemand 200393118720.00, spDemand 193861278720.00.
[11/26 10:13:41     92s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8332
[11/26 10:13:41     92s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 10:13:41     92s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:33 mem=3190.7M
[11/26 10:13:41     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:3190.7M, EPOCH TIME: 1732634021.546950
[11/26 10:13:41     92s] Processing tracks to init pin-track alignment.
[11/26 10:13:41     92s] z: 1, totalTracks: 1
[11/26 10:13:41     92s] z: 3, totalTracks: 1
[11/26 10:13:41     92s] z: 5, totalTracks: 1
[11/26 10:13:41     92s] z: 7, totalTracks: 1
[11/26 10:13:41     92s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:13:41     92s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3190.7M, EPOCH TIME: 1732634021.550294
[11/26 10:13:41     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:41     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:13:41     92s] 
[11/26 10:13:41     92s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:13:41     92s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:13:41     92s] OPERPROF:     Starting CMU at level 3, MEM:3190.7M, EPOCH TIME: 1732634021.554703
[11/26 10:13:41     92s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3190.7M, EPOCH TIME: 1732634021.555054
[11/26 10:13:41     92s] 
[11/26 10:13:41     92s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:13:41     92s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3190.7M, EPOCH TIME: 1732634021.555748
[11/26 10:13:41     92s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3190.7M, EPOCH TIME: 1732634021.555791
[11/26 10:13:41     92s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3190.7M, EPOCH TIME: 1732634021.555924
[11/26 10:13:41     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3190.7MB).
[11/26 10:13:41     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:3190.7M, EPOCH TIME: 1732634021.556839
[11/26 10:13:41     92s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:13:41     92s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8332
[11/26 10:13:41     92s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=3190.7M
[11/26 10:13:41     92s] ### Creating RouteCongInterface, started
[11/26 10:13:41     92s] 
[11/26 10:13:41     92s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/26 10:13:41     92s] 
[11/26 10:13:41     92s] #optDebug: {0, 1.000}
[11/26 10:13:41     92s] ### Creating RouteCongInterface, finished
[11/26 10:13:41     92s] *info: 1 clock net excluded
[11/26 10:13:41     92s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3190.7M, EPOCH TIME: 1732634021.711651
[11/26 10:13:41     92s] Found 0 hard placement blockage before merging.
[11/26 10:13:41     92s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3190.7M, EPOCH TIME: 1732634021.711824
[11/26 10:13:41     92s] ** GigaOpt Global Opt WNS Slack -1.287  TNS Slack -3.822 
[11/26 10:13:41     92s] +--------+--------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:13:41     92s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
[11/26 10:13:41     92s] +--------+--------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:13:41     92s] |  -1.287|  -3.822|   34.15%|   0:00:00.0| 3190.7M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:13:48     99s] |  -0.654|  -1.940|   34.92%|   0:00:07.0| 3247.7M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:13:50    101s] |  -0.493|  -1.459|   35.23%|   0:00:02.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:13:51    102s] |  -0.493|  -1.459|   35.23%|   0:00:01.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:13:54    104s] |  -0.400|  -1.177|   35.59%|   0:00:03.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:13:59    110s] |  -0.354|  -1.037|   36.04%|   0:00:05.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:14:01    112s] |  -0.323|  -0.947|   36.14%|   0:00:02.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:14:01    112s] |  -0.323|  -0.947|   36.14%|   0:00:00.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:14:02    113s] |  -0.283|  -0.822|   36.25%|   0:00:01.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:14:06    117s] |  -0.251|  -0.727|   36.36%|   0:00:04.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:14:06    117s] |  -0.241|  -0.698|   36.42%|   0:00:00.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:14:07    118s] |  -0.241|  -0.698|   36.42%|   0:00:01.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:14:08    119s] |  -0.225|  -0.650|   36.50%|   0:00:01.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:14:10    121s] |  -0.218|  -0.627|   36.61%|   0:00:02.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:14:11    122s] |  -0.207|  -0.595|   36.66%|   0:00:01.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:14:11    122s] |  -0.207|  -0.595|   36.66%|   0:00:00.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:14:13    123s] |  -0.204|  -0.586|   36.77%|   0:00:02.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:14:13    123s] +--------+--------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:14:13    123s] 
[11/26 10:14:13    123s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:30.9 real=0:00:32.0 mem=3250.1M) ***
[11/26 10:14:13    123s] 
[11/26 10:14:13    123s] *** Finish pre-CTS Setup Fixing (cpu=0:00:30.9 real=0:00:32.0 mem=3250.1M) ***
[11/26 10:14:13    123s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:14:13    123s] ** GigaOpt Global Opt End WNS Slack -0.204  TNS Slack -0.586 
[11/26 10:14:13    123s] Total-nets :: 10511, Stn-nets :: 260, ratio :: 2.4736 %, Total-len 183437, Stn-len 7402.05
[11/26 10:14:13    123s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8869
[11/26 10:14:13    123s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3250.1M, EPOCH TIME: 1732634053.035041
[11/26 10:14:13    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8869).
[11/26 10:14:13    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:13    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:13    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:13    123s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.016, MEM:3164.1M, EPOCH TIME: 1732634053.050785
[11/26 10:14:13    123s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.4
[11/26 10:14:13    123s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:31.6/0:00:31.8 (1.0), totSession cpu/real = 0:02:03.9/0:02:33.8 (0.8), mem = 3164.1M
[11/26 10:14:13    123s] 
[11/26 10:14:13    123s] =============================================================================================
[11/26 10:14:13    123s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.12-s091_1
[11/26 10:14:13    123s] =============================================================================================
[11/26 10:14:13    123s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:14:13    123s] ---------------------------------------------------------------------------------------------
[11/26 10:14:13    123s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:14:13    123s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:14:13    123s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:14:13    123s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:14:13    123s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:14:13    123s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:14:13    123s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:14:13    123s] [ BottleneckAnalyzerInit ]      4   0:00:03.3  (  10.3 % )     0:00:03.3 /  0:00:03.3    1.0
[11/26 10:14:13    123s] [ TransformInit          ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:14:13    123s] [ OptSingleIteration     ]     16   0:00:00.3  (   1.0 % )     0:00:27.8 /  0:00:27.6    1.0
[11/26 10:14:13    123s] [ OptGetWeight           ]     16   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:14:13    123s] [ OptEval                ]     16   0:00:15.5  (  48.7 % )     0:00:15.5 /  0:00:15.4    1.0
[11/26 10:14:13    123s] [ OptCommit              ]     16   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 10:14:13    123s] [ PostCommitDelayUpdate  ]     16   0:00:00.1  (   0.5 % )     0:00:03.2 /  0:00:03.1    1.0
[11/26 10:14:13    123s] [ IncrDelayCalc          ]    263   0:00:03.0  (   9.5 % )     0:00:03.0 /  0:00:03.0    1.0
[11/26 10:14:13    123s] [ SetupOptGetWorkingSet  ]     16   0:00:02.6  (   8.3 % )     0:00:02.6 /  0:00:02.7    1.0
[11/26 10:14:13    123s] [ SetupOptGetActiveNode  ]     16   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 10:14:13    123s] [ SetupOptSlackGraph     ]     16   0:00:03.2  (  10.0 % )     0:00:03.2 /  0:00:03.1    1.0
[11/26 10:14:13    123s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:14:13    123s] [ IncrTimingUpdate       ]     13   0:00:01.9  (   6.1 % )     0:00:01.9 /  0:00:01.9    1.0
[11/26 10:14:13    123s] [ MISC                   ]          0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.1
[11/26 10:14:13    123s] ---------------------------------------------------------------------------------------------
[11/26 10:14:13    123s]  GlobalOpt #1 TOTAL                 0:00:31.8  ( 100.0 % )     0:00:31.8 /  0:00:31.6    1.0
[11/26 10:14:13    123s] ---------------------------------------------------------------------------------------------
[11/26 10:14:13    123s] End: GigaOpt Global Optimization
[11/26 10:14:13    123s] Begin: Collecting metrics
[11/26 10:14:13    123s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -1.159 |           |       -3 |       34.12 | 0:00:03  |        3115 |    2 |   4 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3119 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:00  |        3119 |      |     |
| drv_fixing_2     |    -1.287 |   -1.287 |        -4 |       -4 |       34.15 | 0:00:02  |        3133 |    0 |   0 |
| global_opt       |           |   -0.204 |           |       -1 |       36.77 | 0:00:32  |        3164 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[11/26 10:14:13    123s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2710.7M, current mem=2676.8M)

[11/26 10:14:13    123s] End: Collecting metrics
[11/26 10:14:13    124s] *** Timing NOT met, worst failing slack is -0.204
[11/26 10:14:13    124s] *** Check timing (0:00:00.0)
[11/26 10:14:13    124s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:14:13    124s] Deleting Lib Analyzer.
[11/26 10:14:13    124s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[11/26 10:14:13    124s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:14:13    124s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=3164.1M
[11/26 10:14:13    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=3164.1M
[11/26 10:14:13    124s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 10:14:13    124s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3222.2M, EPOCH TIME: 1732634053.191653
[11/26 10:14:13    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:13    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:13    124s] 
[11/26 10:14:13    124s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:14:13    124s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:14:13    124s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3222.2M, EPOCH TIME: 1732634053.197667
[11/26 10:14:13    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:14:13    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:13    124s] [oiPhyDebug] optDemand 215248389120.00, spDemand 208716549120.00.
[11/26 10:14:13    124s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8869
[11/26 10:14:13    124s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:14:13    124s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:04 mem=3222.2M
[11/26 10:14:13    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:3222.2M, EPOCH TIME: 1732634053.200968
[11/26 10:14:13    124s] Processing tracks to init pin-track alignment.
[11/26 10:14:13    124s] z: 1, totalTracks: 1
[11/26 10:14:13    124s] z: 3, totalTracks: 1
[11/26 10:14:13    124s] z: 5, totalTracks: 1
[11/26 10:14:13    124s] z: 7, totalTracks: 1
[11/26 10:14:13    124s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:14:13    124s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3222.2M, EPOCH TIME: 1732634053.204575
[11/26 10:14:13    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:13    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:13    124s] 
[11/26 10:14:13    124s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:14:13    124s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:14:13    124s] OPERPROF:     Starting CMU at level 3, MEM:3222.2M, EPOCH TIME: 1732634053.208999
[11/26 10:14:13    124s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3222.2M, EPOCH TIME: 1732634053.209366
[11/26 10:14:13    124s] 
[11/26 10:14:13    124s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:14:13    124s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3222.2M, EPOCH TIME: 1732634053.210004
[11/26 10:14:13    124s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3222.2M, EPOCH TIME: 1732634053.210048
[11/26 10:14:13    124s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3222.2M, EPOCH TIME: 1732634053.210144
[11/26 10:14:13    124s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3222.2MB).
[11/26 10:14:13    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3222.2M, EPOCH TIME: 1732634053.211321
[11/26 10:14:13    124s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:14:13    124s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8869
[11/26 10:14:13    124s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:04 mem=3222.2M
[11/26 10:14:13    124s] Begin: Area Reclaim Optimization
[11/26 10:14:13    124s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:04.1/0:02:34.0 (0.8), mem = 3222.2M
[11/26 10:14:13    124s] 
[11/26 10:14:13    124s] Creating Lib Analyzer ...
[11/26 10:14:13    124s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:14:13    124s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:14:13    124s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:14:13    124s] 
[11/26 10:14:13    124s] {RT RC_corner_25 0 2 3  0}
[11/26 10:14:13    124s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:04 mem=3224.2M
[11/26 10:14:13    124s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:04 mem=3224.2M
[11/26 10:14:13    124s] Creating Lib Analyzer, finished. 
[11/26 10:14:13    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.5
[11/26 10:14:13    124s] 
[11/26 10:14:13    124s] Active Setup views: default_setup_view 
[11/26 10:14:13    124s] [LDM::Info] TotalInstCnt at InitDesignMc2: 8869
[11/26 10:14:13    124s] ### Creating RouteCongInterface, started
[11/26 10:14:13    124s] 
[11/26 10:14:13    124s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/26 10:14:13    124s] 
[11/26 10:14:13    124s] #optDebug: {0, 1.000}
[11/26 10:14:13    124s] ### Creating RouteCongInterface, finished
[11/26 10:14:13    124s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3224.2M, EPOCH TIME: 1732634053.600897
[11/26 10:14:13    124s] Found 0 hard placement blockage before merging.
[11/26 10:14:13    124s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3224.2M, EPOCH TIME: 1732634053.601139
[11/26 10:14:13    124s] Reclaim Optimization WNS Slack -0.204  TNS Slack -0.586 Density 36.77
[11/26 10:14:13    124s] +---------+---------+--------+--------+------------+--------+
[11/26 10:14:13    124s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 10:14:13    124s] +---------+---------+--------+--------+------------+--------+
[11/26 10:14:13    124s] |   36.77%|        -|  -0.204|  -0.586|   0:00:00.0| 3224.2M|
[11/26 10:14:14    125s] |   36.74%|       36|  -0.204|  -0.586|   0:00:01.0| 3247.8M|
[11/26 10:14:15    126s] |   36.73%|        7|  -0.204|  -0.586|   0:00:01.0| 3247.8M|
[11/26 10:14:15    126s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/26 10:14:15    126s] |   36.73%|        0|  -0.204|  -0.586|   0:00:00.0| 3247.8M|
[11/26 10:14:15    126s] |   36.65%|       28|  -0.204|  -0.586|   0:00:00.0| 3247.8M|
[11/26 10:14:19    130s] |   36.44%|      267|  -0.200|  -0.573|   0:00:04.0| 3247.8M|
[11/26 10:14:19    130s] |   36.42%|       26|  -0.200|  -0.573|   0:00:00.0| 3247.8M|
[11/26 10:14:19    130s] |   36.42%|        0|  -0.200|  -0.573|   0:00:00.0| 3247.8M|
[11/26 10:14:19    130s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/26 10:14:19    130s] |   36.42%|        0|  -0.200|  -0.573|   0:00:00.0| 3247.8M|
[11/26 10:14:19    130s] +---------+---------+--------+--------+------------+--------+
[11/26 10:14:19    130s] Reclaim Optimization End WNS Slack -0.200  TNS Slack -0.573 Density 36.42
[11/26 10:14:19    130s] 
[11/26 10:14:19    130s] ** Summary: Restruct = 43 Buffer Deletion = 10 Declone = 22 Resize = 244 **
[11/26 10:14:19    130s] --------------------------------------------------------------
[11/26 10:14:19    130s] |                                   | Total     | Sequential |
[11/26 10:14:19    130s] --------------------------------------------------------------
[11/26 10:14:19    130s] | Num insts resized                 |     221  |       0    |
[11/26 10:14:19    130s] | Num insts undone                  |      46  |       0    |
[11/26 10:14:19    130s] | Num insts Downsized               |     221  |       0    |
[11/26 10:14:19    130s] | Num insts Samesized               |       0  |       0    |
[11/26 10:14:19    130s] | Num insts Upsized                 |       0  |       0    |
[11/26 10:14:19    130s] | Num multiple commits+uncommits    |      29  |       -    |
[11/26 10:14:19    130s] --------------------------------------------------------------
[11/26 10:14:19    130s] 
[11/26 10:14:19    130s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 10:14:19    130s] End: Core Area Reclaim Optimization (cpu = 0:00:06.7) (real = 0:00:06.0) **
[11/26 10:14:19    130s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:14:19    130s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 8836
[11/26 10:14:19    130s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.5
[11/26 10:14:19    130s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:02:10.7/0:02:40.7 (0.8), mem = 3247.8M
[11/26 10:14:19    130s] 
[11/26 10:14:19    130s] =============================================================================================
[11/26 10:14:19    130s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.12-s091_1
[11/26 10:14:19    130s] =============================================================================================
[11/26 10:14:19    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:14:19    130s] ---------------------------------------------------------------------------------------------
[11/26 10:14:19    130s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:14:19    130s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:14:19    130s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:14:19    130s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:14:19    130s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[11/26 10:14:19    130s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:14:19    130s] [ OptimizationStep       ]      1   0:00:00.1  (   1.9 % )     0:00:06.3 /  0:00:06.3    1.0
[11/26 10:14:19    130s] [ OptSingleIteration     ]      8   0:00:00.1  (   2.1 % )     0:00:06.2 /  0:00:06.1    1.0
[11/26 10:14:19    130s] [ OptGetWeight           ]   1191   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:14:19    130s] [ OptEval                ]   1191   0:00:01.4  (  20.9 % )     0:00:01.4 /  0:00:01.3    1.0
[11/26 10:14:19    130s] [ OptCommit              ]   1191   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.5
[11/26 10:14:19    130s] [ PostCommitDelayUpdate  ]   1205   0:00:00.1  (   1.5 % )     0:00:02.4 /  0:00:02.4    1.0
[11/26 10:14:19    130s] [ IncrDelayCalc          ]    432   0:00:02.3  (  33.7 % )     0:00:02.3 /  0:00:02.3    1.0
[11/26 10:14:19    130s] [ IncrTimingUpdate       ]     87   0:00:02.2  (  32.9 % )     0:00:02.2 /  0:00:02.1    1.0
[11/26 10:14:19    130s] [ MISC                   ]          0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:14:19    130s] ---------------------------------------------------------------------------------------------
[11/26 10:14:19    130s]  AreaOpt #1 TOTAL                   0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.7    1.0
[11/26 10:14:19    130s] ---------------------------------------------------------------------------------------------
[11/26 10:14:19    130s] Executing incremental physical updates
[11/26 10:14:19    130s] Executing incremental physical updates
[11/26 10:14:19    130s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8836
[11/26 10:14:19    130s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3247.8M, EPOCH TIME: 1732634059.960101
[11/26 10:14:19    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8836).
[11/26 10:14:19    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:19    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:19    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:19    130s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.014, MEM:3166.8M, EPOCH TIME: 1732634059.974497
[11/26 10:14:19    130s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:06, mem=3166.84M, totSessionCpu=0:02:11).
[11/26 10:14:19    130s] Begin: Collecting metrics
[11/26 10:14:20    130s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -1.159 |           |       -3 |       34.12 | 0:00:03  |        3115 |    2 |   4 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3119 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:00  |        3119 |      |     |
| drv_fixing_2     |    -1.287 |   -1.287 |        -4 |       -4 |       34.15 | 0:00:02  |        3133 |    0 |   0 |
| global_opt       |           |   -0.204 |           |       -1 |       36.77 | 0:00:32  |        3164 |      |     |
| area_reclaiming  |    -0.200 |   -0.200 |        -1 |       -1 |       36.42 | 0:00:07  |        3167 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[11/26 10:14:20    130s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2679.9M, current mem=2679.9M)

[11/26 10:14:20    130s] End: Collecting metrics
[11/26 10:14:20    130s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:10.9/0:02:40.8 (0.8), mem = 3166.8M
[11/26 10:14:20    130s] 
[11/26 10:14:20    130s] *** Start incrementalPlace ***
[11/26 10:14:20    130s] User Input Parameters:
[11/26 10:14:20    130s] - Congestion Driven    : On
[11/26 10:14:20    130s] - Timing Driven        : On
[11/26 10:14:20    130s] - Area-Violation Based : On
[11/26 10:14:20    130s] - Start Rollback Level : -5
[11/26 10:14:20    130s] - Legalized            : On
[11/26 10:14:20    130s] - Window Based         : Off
[11/26 10:14:20    130s] - eDen incr mode       : Off
[11/26 10:14:20    130s] - Small incr mode      : Off
[11/26 10:14:20    130s] 
[11/26 10:14:20    130s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3166.8M, EPOCH TIME: 1732634060.099767
[11/26 10:14:20    130s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3166.8M, EPOCH TIME: 1732634060.099819
[11/26 10:14:20    130s] no activity file in design. spp won't run.
[11/26 10:14:20    130s] No Views given, use default active views for adaptive view pruning
[11/26 10:14:20    130s] Active views:
[11/26 10:14:20    130s]   default_setup_view
[11/26 10:14:20    130s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3166.8M, EPOCH TIME: 1732634060.151071
[11/26 10:14:20    130s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.003, MEM:3166.8M, EPOCH TIME: 1732634060.153656
[11/26 10:14:20    130s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3166.8M, EPOCH TIME: 1732634060.153751
[11/26 10:14:20    130s] Starting Early Global Route congestion estimation: mem = 3166.8M
[11/26 10:14:20    130s] (I)      Initializing eGR engine (regular)
[11/26 10:14:20    130s] Set min layer with default ( 2 )
[11/26 10:14:20    130s] Set max layer with parameter ( 3 )
[11/26 10:14:20    130s] (I)      clean place blk overflow:
[11/26 10:14:20    130s] (I)      H : enabled 1.00 0
[11/26 10:14:20    130s] (I)      V : enabled 1.00 0
[11/26 10:14:20    130s] (I)      Initializing eGR engine (regular)
[11/26 10:14:20    130s] Set min layer with default ( 2 )
[11/26 10:14:20    130s] Set max layer with parameter ( 3 )
[11/26 10:14:20    130s] (I)      clean place blk overflow:
[11/26 10:14:20    130s] (I)      H : enabled 1.00 0
[11/26 10:14:20    130s] (I)      V : enabled 1.00 0
[11/26 10:14:20    130s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.06 MB )
[11/26 10:14:20    130s] (I)      Running eGR Regular flow
[11/26 10:14:20    130s] (I)      # wire layers (front) : 11
[11/26 10:14:20    130s] (I)      # wire layers (back)  : 0
[11/26 10:14:20    130s] (I)      min wire layer : 1
[11/26 10:14:20    130s] (I)      max wire layer : 10
[11/26 10:14:20    130s] (I)      # cut layers (front) : 10
[11/26 10:14:20    130s] (I)      # cut layers (back)  : 0
[11/26 10:14:20    130s] (I)      min cut layer : 1
[11/26 10:14:20    130s] (I)      max cut layer : 9
[11/26 10:14:20    130s] (I)      ================================ Layers ================================
[11/26 10:14:20    130s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:14:20    130s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:14:20    130s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:14:20    130s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:14:20    130s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:14:20    130s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:14:20    130s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:14:20    130s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:14:20    130s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:14:20    130s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:14:20    130s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:14:20    130s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:14:20    130s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:14:20    130s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:14:20    130s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:14:20    130s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:14:20    130s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:14:20    130s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:14:20    130s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:14:20    130s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:14:20    130s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:14:20    130s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:14:20    130s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:14:20    130s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:14:20    130s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:14:20    130s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:14:20    130s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:14:20    130s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:14:20    130s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:14:20    130s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:14:20    130s] (I)      Started Import and model ( Curr Mem: 3.06 MB )
[11/26 10:14:20    130s] (I)      == Non-default Options ==
[11/26 10:14:20    130s] (I)      Maximum routing layer                              : 3
[11/26 10:14:20    130s] (I)      Top routing layer                                  : 3
[11/26 10:14:20    130s] (I)      Number of threads                                  : 1
[11/26 10:14:20    130s] (I)      Route tie net to shape                             : auto
[11/26 10:14:20    130s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 10:14:20    130s] (I)      Method to set GCell size                           : row
[11/26 10:14:20    130s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:14:20    130s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:14:20    130s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:14:20    130s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:14:20    130s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:14:20    130s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:14:20    130s] (I)      ============== Pin Summary ==============
[11/26 10:14:20    130s] (I)      +-------+--------+---------+------------+
[11/26 10:14:20    130s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:14:20    130s] (I)      +-------+--------+---------+------------+
[11/26 10:14:20    130s] (I)      |     1 |  18923 |   70.90 |        Pin |
[11/26 10:14:20    130s] (I)      |     2 |   7768 |   29.10 |        Pin |
[11/26 10:14:20    130s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:14:20    130s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:14:20    130s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:14:20    130s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:14:20    130s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:14:20    130s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:14:20    130s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:14:20    130s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:14:20    130s] (I)      +-------+--------+---------+------------+
[11/26 10:14:20    130s] (I)      Custom ignore net properties:
[11/26 10:14:20    130s] (I)      1 : NotLegal
[11/26 10:14:20    130s] (I)      Default ignore net properties:
[11/26 10:14:20    130s] (I)      1 : Special
[11/26 10:14:20    130s] (I)      2 : Analog
[11/26 10:14:20    130s] (I)      3 : Fixed
[11/26 10:14:20    130s] (I)      4 : Skipped
[11/26 10:14:20    130s] (I)      5 : MixedSignal
[11/26 10:14:20    130s] (I)      Prerouted net properties:
[11/26 10:14:20    130s] (I)      1 : NotLegal
[11/26 10:14:20    130s] (I)      2 : Special
[11/26 10:14:20    130s] (I)      3 : Analog
[11/26 10:14:20    130s] (I)      4 : Fixed
[11/26 10:14:20    130s] (I)      5 : Skipped
[11/26 10:14:20    130s] (I)      6 : MixedSignal
[11/26 10:14:20    130s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:14:20    130s] (I)      Use row-based GCell size
[11/26 10:14:20    130s] (I)      Use row-based GCell align
[11/26 10:14:20    130s] (I)      layer 0 area = 170496
[11/26 10:14:20    130s] (I)      layer 1 area = 170496
[11/26 10:14:20    130s] (I)      layer 2 area = 170496
[11/26 10:14:20    130s] (I)      GCell unit size   : 4320
[11/26 10:14:20    130s] (I)      GCell multiplier  : 1
[11/26 10:14:20    130s] (I)      GCell row height  : 4320
[11/26 10:14:20    130s] (I)      Actual row height : 4320
[11/26 10:14:20    130s] (I)      GCell align ref   : 20160 20160
[11/26 10:14:20    130s] [NR-eGR] Track table information for default rule: 
[11/26 10:14:20    130s] [NR-eGR] M1 has single uniform track structure
[11/26 10:14:20    130s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:14:20    130s] [NR-eGR] M3 has single uniform track structure
[11/26 10:14:20    130s] [NR-eGR] M4 has single uniform track structure
[11/26 10:14:20    130s] [NR-eGR] M5 has single uniform track structure
[11/26 10:14:20    130s] [NR-eGR] M6 has single uniform track structure
[11/26 10:14:20    130s] [NR-eGR] M7 has single uniform track structure
[11/26 10:14:20    130s] [NR-eGR] M8 has single uniform track structure
[11/26 10:14:20    130s] [NR-eGR] M9 has single uniform track structure
[11/26 10:14:20    130s] [NR-eGR] Pad has single uniform track structure
[11/26 10:14:20    130s] (I)      ============== Default via ===============
[11/26 10:14:20    130s] (I)      +---+------------------+-----------------+
[11/26 10:14:20    130s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:14:20    130s] (I)      +---+------------------+-----------------+
[11/26 10:14:20    130s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:14:20    130s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:14:20    130s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:14:20    130s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:14:20    130s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:14:20    130s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:14:20    130s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:14:20    130s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:14:20    130s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:14:20    130s] (I)      +---+------------------+-----------------+
[11/26 10:14:20    130s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:14:20    130s] [NR-eGR] Read 540 PG shapes
[11/26 10:14:20    130s] [NR-eGR] Read 0 clock shapes
[11/26 10:14:20    130s] [NR-eGR] Read 0 other shapes
[11/26 10:14:20    130s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:14:20    130s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:14:20    130s] [NR-eGR] #Instance Blockages : 7812
[11/26 10:14:20    130s] [NR-eGR] #PG Blockages       : 540
[11/26 10:14:20    130s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:14:20    130s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:14:20    130s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:14:20    130s] [NR-eGR] #Other Blockages    : 0
[11/26 10:14:20    130s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:14:20    130s] [NR-eGR] #prerouted nets         : 0
[11/26 10:14:20    130s] [NR-eGR] #prerouted special nets : 0
[11/26 10:14:20    130s] [NR-eGR] #prerouted wires        : 0
[11/26 10:14:20    130s] [NR-eGR] Read 10478 nets ( ignored 0 )
[11/26 10:14:20    130s] (I)        Front-side 10478 ( ignored 0 )
[11/26 10:14:20    130s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:14:20    130s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n903
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n987
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n964
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n941
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n938
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n918
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n872
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n869
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n849
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n826
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n825
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n780
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n757
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n711
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n688
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n662
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_682J1_124_2455_n984
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_682J1_124_2455_n982
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_682J1_124_2455_n962
[11/26 10:14:20    130s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_682J1_124_2455_n936
[11/26 10:14:20    130s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[11/26 10:14:20    130s] (I)      dcls route internal nets
[11/26 10:14:20    130s] (I)      dcls route interface nets
[11/26 10:14:20    130s] (I)      dcls route common nets
[11/26 10:14:20    130s] (I)      dcls route top nets
[11/26 10:14:20    130s] (I)      Reading macro buffers
[11/26 10:14:20    130s] (I)      Number of macro buffers: 0
[11/26 10:14:20    130s] (I)      early_global_route_priority property id does not exist.
[11/26 10:14:20    130s] (I)      Read Num Blocks=8352  Num Prerouted Wires=0  Num CS=0
[11/26 10:14:20    130s] (I)      Layer 1 (H) : #blockages 8352 : #preroutes 0
[11/26 10:14:20    130s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:14:20    130s] (I)      Number of ignored nets                =      0
[11/26 10:14:20    130s] (I)      Number of connected nets              =      0
[11/26 10:14:20    130s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:14:20    130s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:14:20    130s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:14:20    130s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:14:20    130s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:14:20    130s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:14:20    130s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:14:20    130s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 10:14:20    130s] (I)      Ndr track 0 does not exist
[11/26 10:14:20    130s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:14:20    130s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:14:20    130s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:14:20    130s] (I)      Site width          :   864  (dbu)
[11/26 10:14:20    130s] (I)      Row height          :  4320  (dbu)
[11/26 10:14:20    130s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:14:20    130s] (I)      GCell width         :  4320  (dbu)
[11/26 10:14:20    130s] (I)      GCell height        :  4320  (dbu)
[11/26 10:14:20    130s] (I)      Grid                :   185   185     3
[11/26 10:14:20    130s] (I)      Layer numbers       :     1     2     3
[11/26 10:14:20    130s] (I)      Layer name         :    M1    M2    M3
[11/26 10:14:20    130s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:14:20    130s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:14:20    130s] (I)      Default wire width  :   288   288   288
[11/26 10:14:20    130s] (I)      Default wire space  :   288   288   288
[11/26 10:14:20    130s] (I)      Default wire pitch  :   576   576   576
[11/26 10:14:20    130s] (I)      Default pitch size  :   576   576   576
[11/26 10:14:20    130s] (I)      First track coord   :   576  2880   576
[11/26 10:14:20    130s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:14:20    130s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:14:20    130s] (I)      --------------------------------------------------------
[11/26 10:14:20    130s] 
[11/26 10:14:20    130s] [NR-eGR] ============ Routing rule table ============
[11/26 10:14:20    130s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10403
[11/26 10:14:20    130s] [NR-eGR] ========================================
[11/26 10:14:20    130s] [NR-eGR] 
[11/26 10:14:20    130s] (I)      ==== NDR : (Default) ====
[11/26 10:14:20    130s] (I)      +--------------+--------+
[11/26 10:14:20    130s] (I)      |           ID |      0 |
[11/26 10:14:20    130s] (I)      |      Default |    yes |
[11/26 10:14:20    130s] (I)      |  Clk Special |     no |
[11/26 10:14:20    130s] (I)      | Hard spacing |     no |
[11/26 10:14:20    130s] (I)      |    NDR track | (none) |
[11/26 10:14:20    130s] (I)      |      NDR via | (none) |
[11/26 10:14:20    130s] (I)      |  Extra space |      0 |
[11/26 10:14:20    130s] (I)      |      Shields |      0 |
[11/26 10:14:20    130s] (I)      |   Demand (H) |      1 |
[11/26 10:14:20    130s] (I)      |   Demand (V) |      1 |
[11/26 10:14:20    130s] (I)      |        #Nets |  10403 |
[11/26 10:14:20    130s] (I)      +--------------+--------+
[11/26 10:14:20    130s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:14:20    130s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:14:20    130s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:14:20    130s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:14:20    130s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:14:20    130s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:14:20    130s] (I)      =============== Blocked Tracks ===============
[11/26 10:14:20    130s] (I)      +-------+---------+----------+---------------+
[11/26 10:14:20    130s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:14:20    130s] (I)      +-------+---------+----------+---------------+
[11/26 10:14:20    130s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:14:20    130s] (I)      |     2 |  239020 |    36661 |        15.34% |
[11/26 10:14:20    130s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:14:20    130s] (I)      +-------+---------+----------+---------------+
[11/26 10:14:20    130s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 3.06 MB )
[11/26 10:14:20    130s] (I)      Reset routing kernel
[11/26 10:14:20    130s] (I)      Started Global Routing ( Curr Mem: 3.06 MB )
[11/26 10:14:20    130s] (I)      totalPins=27127  totalGlobalPin=25871 (95.37%)
[11/26 10:14:20    130s] (I)      ================= Net Group Info =================
[11/26 10:14:20    130s] (I)      +----+----------------+--------------+-----------+
[11/26 10:14:20    130s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:14:20    130s] (I)      +----+----------------+--------------+-----------+
[11/26 10:14:20    130s] (I)      |  1 |          10403 |        M2(2) |     M3(3) |
[11/26 10:14:20    130s] (I)      +----+----------------+--------------+-----------+
[11/26 10:14:20    130s] (I)      total 2D Cap : 462112 = (205332 H, 256780 V)
[11/26 10:14:20    130s] (I)      total 2D Demand : 1256 = (1256 H, 0 V)
[11/26 10:14:20    130s] (I)      init route region map
[11/26 10:14:20    130s] (I)      #blocked GCells = 0
[11/26 10:14:20    130s] (I)      #regions = 1
[11/26 10:14:20    130s] (I)      init safety region map
[11/26 10:14:20    130s] (I)      #blocked GCells = 0
[11/26 10:14:20    130s] (I)      #regions = 1
[11/26 10:14:20    130s] (I)      Adjusted 0 GCells for pin access
[11/26 10:14:20    130s] [NR-eGR] Layer group 1: route 10403 net(s) in layer range [2, 3]
[11/26 10:14:20    130s] (I)      
[11/26 10:14:20    130s] (I)      ============  Phase 1a Route ============
[11/26 10:14:20    131s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:14:20    131s] (I)      Usage: 164251 = (111477 H, 52774 V) = (54.29% H, 20.55% V) = (1.204e+05um H, 5.700e+04um V)
[11/26 10:14:20    131s] (I)      
[11/26 10:14:20    131s] (I)      ============  Phase 1b Route ============
[11/26 10:14:20    131s] (I)      Usage: 164490 = (111516 H, 52974 V) = (54.31% H, 20.63% V) = (1.204e+05um H, 5.721e+04um V)
[11/26 10:14:20    131s] (I)      Overflow of layer group 1: 10.76% H + 0.05% V. EstWL: 1.776492e+05um
[11/26 10:14:20    131s] (I)      Congestion metric : 12.21%H 0.08%V, 12.29%HV
[11/26 10:14:20    131s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:14:20    131s] (I)      
[11/26 10:14:20    131s] (I)      ============  Phase 1c Route ============
[11/26 10:14:20    131s] (I)      Level2 Grid: 37 x 37
[11/26 10:14:20    131s] (I)      Usage: 164794 = (111524 H, 53270 V) = (54.31% H, 20.75% V) = (1.204e+05um H, 5.753e+04um V)
[11/26 10:14:20    131s] (I)      
[11/26 10:14:20    131s] (I)      ============  Phase 1d Route ============
[11/26 10:14:20    131s] (I)      Usage: 166030 = (111613 H, 54417 V) = (54.36% H, 21.19% V) = (1.205e+05um H, 5.877e+04um V)
[11/26 10:14:20    131s] (I)      
[11/26 10:14:20    131s] (I)      ============  Phase 1e Route ============
[11/26 10:14:20    131s] (I)      Usage: 166030 = (111613 H, 54417 V) = (54.36% H, 21.19% V) = (1.205e+05um H, 5.877e+04um V)
[11/26 10:14:20    131s] [NR-eGR] Early Global Route overflow of layer group 1: 8.62% H + 0.08% V. EstWL: 1.793124e+05um
[11/26 10:14:20    131s] (I)      
[11/26 10:14:20    131s] (I)      ============  Phase 1l Route ============
[11/26 10:14:20    131s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:14:20    131s] (I)      Layer  2:     207086    119975      3313        2760      252540    ( 1.08%) 
[11/26 10:14:20    131s] (I)      Layer  3:     255392     54406        28           0      255300    ( 0.00%) 
[11/26 10:14:20    131s] (I)      Total:        462478    174381      3341        2760      507840    ( 0.54%) 
[11/26 10:14:20    131s] (I)      
[11/26 10:14:20    131s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:14:20    131s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/26 10:14:20    131s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/26 10:14:20    131s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[11/26 10:14:20    131s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/26 10:14:20    131s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:14:20    131s] [NR-eGR]      M2 ( 2)      1941( 5.76%)       218( 0.65%)        15( 0.04%)         2( 0.01%)   ( 6.46%) 
[11/26 10:14:20    131s] [NR-eGR]      M3 ( 3)        27( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[11/26 10:14:20    131s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/26 10:14:20    131s] [NR-eGR]        Total      1968( 2.91%)       218( 0.32%)        15( 0.02%)         2( 0.00%)   ( 3.25%) 
[11/26 10:14:20    131s] [NR-eGR] 
[11/26 10:14:20    131s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 3.07 MB )
[11/26 10:14:20    131s] (I)      Updating congestion map
[11/26 10:14:20    131s] (I)      total 2D Cap : 465139 = (208359 H, 256780 V)
[11/26 10:14:20    131s] [NR-eGR] Overflow after Early Global Route 6.43% H + 0.08% V
[11/26 10:14:20    131s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.39 sec, Curr Mem: 3.07 MB )
[11/26 10:14:20    131s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 3169.1M
[11/26 10:14:20    131s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.381, REAL:0.398, MEM:3169.1M, EPOCH TIME: 1732634060.551391
[11/26 10:14:20    131s] OPERPROF: Starting HotSpotCal at level 1, MEM:3169.1M, EPOCH TIME: 1732634060.551423
[11/26 10:14:20    131s] [hotspot] +------------+---------------+---------------+
[11/26 10:14:20    131s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:14:20    131s] [hotspot] +------------+---------------+---------------+
[11/26 10:14:20    131s] [hotspot] | normalized |          4.67 |         40.00 |
[11/26 10:14:20    131s] [hotspot] +------------+---------------+---------------+
[11/26 10:14:20    131s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.67, normalized total congestion hotspot area = 40.00 (area is in unit of 4 std-cell row bins)
[11/26 10:14:20    131s] [hotspot] max/total 4.67/40.00, big hotspot (>10) total 0.00
[11/26 10:14:20    131s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:14:20    131s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:20    131s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:14:20    131s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:20    131s] [hotspot] |  1  |    13.68    91.44    26.64   100.08 |        4.22   |             NA                |
[11/26 10:14:20    131s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:20    131s] [hotspot] |  2  |    52.56   169.20    65.52   177.84 |        4.22   |             NA                |
[11/26 10:14:20    131s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:20    131s] [hotspot] |  3  |    78.48    26.64    87.12    35.28 |        0.89   |             NA                |
[11/26 10:14:20    131s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:20    131s] [hotspot] |  4  |    43.92    52.56    52.56    61.20 |        0.89   |             NA                |
[11/26 10:14:20    131s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:20    131s] [hotspot] |  5  |    48.24    61.20    56.88    69.84 |        0.89   |             NA                |
[11/26 10:14:20    131s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:20    131s] Top 5 hotspots total area: 11.11
[11/26 10:14:20    131s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3169.1M, EPOCH TIME: 1732634060.555445
[11/26 10:14:20    131s] Collecting slack nets ...
[11/26 10:14:21    132s] 
[11/26 10:14:21    132s] === incrementalPlace Internal Loop 1 ===
[11/26 10:14:21    132s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:14:21    132s] UM:*                                                                   incrNP_iter_start
[11/26 10:14:21    132s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/26 10:14:21    132s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3173.8M, EPOCH TIME: 1732634061.892650
[11/26 10:14:21    132s] Processing tracks to init pin-track alignment.
[11/26 10:14:21    132s] z: 1, totalTracks: 1
[11/26 10:14:21    132s] z: 3, totalTracks: 1
[11/26 10:14:21    132s] z: 5, totalTracks: 1
[11/26 10:14:21    132s] z: 7, totalTracks: 1
[11/26 10:14:21    132s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:14:21    132s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3173.8M, EPOCH TIME: 1732634061.896847
[11/26 10:14:21    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:21    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:21    132s] 
[11/26 10:14:21    132s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:14:21    132s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:14:21    132s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:3173.8M, EPOCH TIME: 1732634061.901756
[11/26 10:14:21    132s] OPERPROF:   Starting post-place ADS at level 2, MEM:3173.8M, EPOCH TIME: 1732634061.901836
[11/26 10:14:21    132s] ADSU 0.364 -> 0.364. site 152075.000 -> 152075.000. GS 8.640
[11/26 10:14:21    132s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.014, REAL:0.015, MEM:3173.8M, EPOCH TIME: 1732634061.916578
[11/26 10:14:21    132s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3173.8M, EPOCH TIME: 1732634061.917037
[11/26 10:14:21    132s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3173.8M, EPOCH TIME: 1732634061.917322
[11/26 10:14:21    132s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3173.8M, EPOCH TIME: 1732634061.917449
[11/26 10:14:21    132s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.002, REAL:0.002, MEM:3173.8M, EPOCH TIME: 1732634061.919077
[11/26 10:14:21    132s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3173.8M, EPOCH TIME: 1732634061.921021
[11/26 10:14:21    132s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3173.8M, EPOCH TIME: 1732634061.921311
[11/26 10:14:21    132s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3173.8M, EPOCH TIME: 1732634061.921814
[11/26 10:14:21    132s] no activity file in design. spp won't run.
[11/26 10:14:21    132s] [spp] 0
[11/26 10:14:21    132s] [adp] 0:1:1:3
[11/26 10:14:21    132s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.002, MEM:3173.8M, EPOCH TIME: 1732634061.923416
[11/26 10:14:21    132s] SP #FI/SF FL/PI 0/0 7961/0
[11/26 10:14:21    132s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.031, REAL:0.032, MEM:3173.8M, EPOCH TIME: 1732634061.924228
[11/26 10:14:21    132s] PP off. flexM 0
[11/26 10:14:21    132s] OPERPROF: Starting CDPad at level 1, MEM:3173.8M, EPOCH TIME: 1732634061.929860
[11/26 10:14:21    132s] 3DP is on.
[11/26 10:14:21    132s] 3DP (1, 3) DPT Adjust 0. 0.763, 0.794, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/26 10:14:22    132s] CDPadU 0.758 -> 0.860. R=0.364, N=7961, GS=1.080
[11/26 10:14:22    132s] OPERPROF: Finished CDPad at level 1, CPU:0.089, REAL:0.090, MEM:3173.8M, EPOCH TIME: 1732634062.020078
[11/26 10:14:22    132s] OPERPROF: Starting InitSKP at level 1, MEM:3173.8M, EPOCH TIME: 1732634062.020214
[11/26 10:14:22    132s] no activity file in design. spp won't run.
[11/26 10:14:22    132s] no activity file in design. spp won't run.
[11/26 10:14:22    133s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
[11/26 10:14:22    133s] OPERPROF: Finished InitSKP at level 1, CPU:0.554, REAL:0.556, MEM:3184.1M, EPOCH TIME: 1732634062.576311
[11/26 10:14:22    133s] NP #FI/FS/SF FL/PI: 875/0/0 7961/0
[11/26 10:14:22    133s] no activity file in design. spp won't run.
[11/26 10:14:22    133s] 
[11/26 10:14:22    133s] AB Est...
[11/26 10:14:22    133s] OPERPROF: Starting NP-Place at level 1, MEM:3185.1M, EPOCH TIME: 1732634062.592317
[11/26 10:14:22    133s] OPERPROF: Finished NP-Place at level 1, CPU:0.027, REAL:0.027, MEM:3188.2M, EPOCH TIME: 1732634062.619257
[11/26 10:14:22    133s] Iteration  4: Skipped, with CDP Off
[11/26 10:14:22    133s] 
[11/26 10:14:22    133s] AB Est...
[11/26 10:14:22    133s] OPERPROF: Starting NP-Place at level 1, MEM:3188.2M, EPOCH TIME: 1732634062.632193
[11/26 10:14:22    133s] OPERPROF: Finished NP-Place at level 1, CPU:0.021, REAL:0.022, MEM:3188.2M, EPOCH TIME: 1732634062.654120
[11/26 10:14:22    133s] Iteration  5: Skipped, with CDP Off
[11/26 10:14:22    133s] 
[11/26 10:14:22    133s] AB Est...
[11/26 10:14:22    133s] OPERPROF: Starting NP-Place at level 1, MEM:3188.2M, EPOCH TIME: 1732634062.666379
[11/26 10:14:22    133s] OPERPROF: Finished NP-Place at level 1, CPU:0.023, REAL:0.023, MEM:3188.2M, EPOCH TIME: 1732634062.689843
[11/26 10:14:22    133s] Iteration  6: Skipped, with CDP Off
[11/26 10:14:22    133s] OPERPROF: Starting NP-Place at level 1, MEM:3188.2M, EPOCH TIME: 1732634062.715983
[11/26 10:14:22    133s] Starting Early Global Route supply map. mem = 3188.2M
[11/26 10:14:22    133s] (I)      Initializing eGR engine (regular)
[11/26 10:14:22    133s] Set min layer with default ( 2 )
[11/26 10:14:22    133s] Set max layer with parameter ( 3 )
[11/26 10:14:22    133s] (I)      clean place blk overflow:
[11/26 10:14:22    133s] (I)      H : enabled 1.00 0
[11/26 10:14:22    133s] (I)      V : enabled 1.00 0
[11/26 10:14:22    133s] (I)      Initializing eGR engine (regular)
[11/26 10:14:22    133s] Set min layer with default ( 2 )
[11/26 10:14:22    133s] Set max layer with parameter ( 3 )
[11/26 10:14:22    133s] (I)      clean place blk overflow:
[11/26 10:14:22    133s] (I)      H : enabled 1.00 0
[11/26 10:14:22    133s] (I)      V : enabled 1.00 0
[11/26 10:14:22    133s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.11 MB )
[11/26 10:14:22    133s] (I)      Running eGR Regular flow
[11/26 10:14:22    133s] (I)      # wire layers (front) : 11
[11/26 10:14:22    133s] (I)      # wire layers (back)  : 0
[11/26 10:14:22    133s] (I)      min wire layer : 1
[11/26 10:14:22    133s] (I)      max wire layer : 10
[11/26 10:14:22    133s] (I)      # cut layers (front) : 10
[11/26 10:14:22    133s] (I)      # cut layers (back)  : 0
[11/26 10:14:22    133s] (I)      min cut layer : 1
[11/26 10:14:22    133s] (I)      max cut layer : 9
[11/26 10:14:22    133s] (I)      ================================ Layers ================================
[11/26 10:14:22    133s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:14:22    133s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:14:22    133s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:14:22    133s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:14:22    133s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:14:22    133s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:14:22    133s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:14:22    133s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:14:22    133s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:14:22    133s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:14:22    133s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:14:22    133s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:14:22    133s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:14:22    133s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:14:22    133s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:14:22    133s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:14:22    133s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:14:22    133s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:14:22    133s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:14:22    133s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:14:22    133s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:14:22    133s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:14:22    133s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:14:22    133s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:14:22    133s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:14:22    133s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:14:22    133s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:14:22    133s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:14:22    133s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:14:22    133s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:14:22    133s] Finished Early Global Route supply map. mem = 3192.0M
[11/26 10:14:22    133s] SKP will use view:
[11/26 10:14:22    133s]   default_setup_view
[11/26 10:14:27    138s] Iteration  7: Total net bbox = 1.823e+05 (1.27e+05 5.56e+04)
[11/26 10:14:27    138s]               Est.  stn bbox = 1.935e+05 (1.34e+05 5.99e+04)
[11/26 10:14:27    138s]               cpu = 0:00:05.2 real = 0:00:05.0 mem = 3244.4M
[11/26 10:14:27    138s] OPERPROF: Finished NP-Place at level 1, CPU:5.168, REAL:5.242, MEM:3244.4M, EPOCH TIME: 1732634067.957918
[11/26 10:14:27    138s] no activity file in design. spp won't run.
[11/26 10:14:27    138s] NP #FI/FS/SF FL/PI: 875/0/0 7961/0
[11/26 10:14:27    138s] no activity file in design. spp won't run.
[11/26 10:14:28    138s] OPERPROF: Starting NP-Place at level 1, MEM:3228.4M, EPOCH TIME: 1732634068.005805
[11/26 10:14:35    145s] Iteration  8: Total net bbox = 1.815e+05 (1.26e+05 5.54e+04)
[11/26 10:14:35    145s]               Est.  stn bbox = 1.927e+05 (1.33e+05 5.97e+04)
[11/26 10:14:35    145s]               cpu = 0:00:07.1 real = 0:00:07.0 mem = 3229.4M
[11/26 10:14:35    145s] OPERPROF: Finished NP-Place at level 1, CPU:7.097, REAL:7.186, MEM:3229.4M, EPOCH TIME: 1732634075.191311
[11/26 10:14:35    145s] Legalizing MH Cells... 0 / 0 (level 6) on dist_sort
[11/26 10:14:35    145s] MH legal: No MH instances from GP
[11/26 10:14:35    145s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 10:14:35    145s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3229.4M, DRC: 0)
[11/26 10:14:35    145s] no activity file in design. spp won't run.
[11/26 10:14:35    145s] NP #FI/FS/SF FL/PI: 875/0/0 7961/0
[11/26 10:14:35    145s] no activity file in design. spp won't run.
[11/26 10:14:35    145s] OPERPROF: Starting NP-Place at level 1, MEM:3229.4M, EPOCH TIME: 1732634075.232740
[11/26 10:14:42    152s] Iteration  9: Total net bbox = 1.826e+05 (1.26e+05 5.62e+04)
[11/26 10:14:42    152s]               Est.  stn bbox = 1.939e+05 (1.33e+05 6.05e+04)
[11/26 10:14:42    152s]               cpu = 0:00:06.8 real = 0:00:07.0 mem = 3257.3M
[11/26 10:14:42    152s] OPERPROF: Finished NP-Place at level 1, CPU:6.843, REAL:6.877, MEM:3257.3M, EPOCH TIME: 1732634082.109927
[11/26 10:14:42    152s] Legalizing MH Cells... 0 / 0 (level 7) on dist_sort
[11/26 10:14:42    152s] MH legal: No MH instances from GP
[11/26 10:14:42    152s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 10:14:42    152s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3257.3M, DRC: 0)
[11/26 10:14:42    152s] no activity file in design. spp won't run.
[11/26 10:14:42    152s] NP #FI/FS/SF FL/PI: 875/0/0 7961/0
[11/26 10:14:42    152s] no activity file in design. spp won't run.
[11/26 10:14:42    152s] OPERPROF: Starting NP-Place at level 1, MEM:3257.3M, EPOCH TIME: 1732634082.153515
[11/26 10:14:51    161s] Iteration 10: Total net bbox = 1.842e+05 (1.27e+05 5.70e+04)
[11/26 10:14:51    161s]               Est.  stn bbox = 1.954e+05 (1.34e+05 6.12e+04)
[11/26 10:14:51    161s]               cpu = 0:00:09.2 real = 0:00:09.0 mem = 3280.5M
[11/26 10:14:51    161s] OPERPROF: Finished NP-Place at level 1, CPU:9.216, REAL:9.294, MEM:3280.5M, EPOCH TIME: 1732634091.447069
[11/26 10:14:51    161s] Legalizing MH Cells... 0 / 0 (level 8) on dist_sort
[11/26 10:14:51    161s] MH legal: No MH instances from GP
[11/26 10:14:51    161s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 10:14:51    161s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3280.5M, DRC: 0)
[11/26 10:14:51    161s] no activity file in design. spp won't run.
[11/26 10:14:51    161s] NP #FI/FS/SF FL/PI: 875/0/0 7961/0
[11/26 10:14:51    161s] no activity file in design. spp won't run.
[11/26 10:14:51    161s] OPERPROF: Starting NP-Place at level 1, MEM:3280.5M, EPOCH TIME: 1732634091.491024
[11/26 10:14:51    161s] GP RA stats: MHOnly 0 nrInst 7961 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/26 10:14:54    165s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3296.5M, EPOCH TIME: 1732634094.652281
[11/26 10:14:54    165s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.001, REAL:0.001, MEM:3296.5M, EPOCH TIME: 1732634094.653369
[11/26 10:14:54    165s] Iteration 11: Total net bbox = 1.833e+05 (1.27e+05 5.67e+04)
[11/26 10:14:54    165s]               Est.  stn bbox = 1.944e+05 (1.34e+05 6.09e+04)
[11/26 10:14:54    165s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 3256.5M
[11/26 10:14:54    165s] OPERPROF: Finished NP-Place at level 1, CPU:3.115, REAL:3.166, MEM:3256.5M, EPOCH TIME: 1732634094.656964
[11/26 10:14:54    165s] Legalizing MH Cells... 0 / 0 (level 9) on dist_sort
[11/26 10:14:54    165s] MH legal: No MH instances from GP
[11/26 10:14:54    165s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 10:14:54    165s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3240.5M, DRC: 0)
[11/26 10:14:54    165s] Move report: Timing Driven Placement moves 7961 insts, mean move: 8.84 um, max move: 76.65 um 
[11/26 10:14:54    165s] 	Max move on inst (DP_OP_681J1_123_2455_U265): (37.22, 9.36) --> (109.56, 13.67)
[11/26 10:14:54    165s] no activity file in design. spp won't run.
[11/26 10:14:54    165s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3240.5M, EPOCH TIME: 1732634094.673866
[11/26 10:14:54    165s] Saved padding area to DB
[11/26 10:14:54    165s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3240.5M, EPOCH TIME: 1732634094.674541
[11/26 10:14:54    165s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:3240.5M, EPOCH TIME: 1732634094.675516
[11/26 10:14:54    165s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3240.5M, EPOCH TIME: 1732634094.676657
[11/26 10:14:54    165s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 10:14:54    165s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.001, MEM:3240.5M, EPOCH TIME: 1732634094.677661
[11/26 10:14:54    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:14:54    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:54    165s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.005, REAL:0.006, MEM:3240.5M, EPOCH TIME: 1732634094.679503
[11/26 10:14:54    165s] 
[11/26 10:14:54    165s] Finished Incremental Placement (cpu=0:00:32.5, real=0:00:33.0, mem=3240.5M)
[11/26 10:14:54    165s] CongRepair sets shifter mode to gplace
[11/26 10:14:54    165s] TDRefine: refinePlace mode is spiral
[11/26 10:14:54    165s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3240.5M, EPOCH TIME: 1732634094.680681
[11/26 10:14:54    165s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3240.5M, EPOCH TIME: 1732634094.680959
[11/26 10:14:54    165s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3240.5M, EPOCH TIME: 1732634094.680997
[11/26 10:14:54    165s] Processing tracks to init pin-track alignment.
[11/26 10:14:54    165s] z: 1, totalTracks: 1
[11/26 10:14:54    165s] z: 3, totalTracks: 1
[11/26 10:14:54    165s] z: 5, totalTracks: 1
[11/26 10:14:54    165s] z: 7, totalTracks: 1
[11/26 10:14:54    165s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:14:54    165s] Cell dist_sort LLGs are deleted
[11/26 10:14:54    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:54    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:54    165s] # Building dist_sort llgBox search-tree.
[11/26 10:14:54    165s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3240.5M, EPOCH TIME: 1732634094.685191
[11/26 10:14:54    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:54    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:54    165s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3240.5M, EPOCH TIME: 1732634094.685690
[11/26 10:14:54    165s] Max number of tech site patterns supported in site array is 256.
[11/26 10:14:54    165s] Core basic site is coreSite
[11/26 10:14:54    165s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:14:54    165s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:14:54    165s] Fast DP-INIT is on for default
[11/26 10:14:54    165s] Keep-away cache is enable on metals: 1-10
[11/26 10:14:54    165s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:14:54    165s] Atter site array init, number of instance map data is 0.
[11/26 10:14:54    165s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.004, REAL:0.004, MEM:3240.5M, EPOCH TIME: 1732634094.689849
[11/26 10:14:54    165s] 
[11/26 10:14:54    165s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:14:54    165s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:14:54    165s] OPERPROF:         Starting CMU at level 5, MEM:3240.5M, EPOCH TIME: 1732634094.692051
[11/26 10:14:54    165s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3240.5M, EPOCH TIME: 1732634094.692362
[11/26 10:14:54    165s] 
[11/26 10:14:54    165s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:14:54    165s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.008, MEM:3240.5M, EPOCH TIME: 1732634094.693151
[11/26 10:14:54    165s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3240.5M, EPOCH TIME: 1732634094.693191
[11/26 10:14:54    165s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3240.5M, EPOCH TIME: 1732634094.693276
[11/26 10:14:54    165s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3240.5MB).
[11/26 10:14:54    165s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.013, MEM:3240.5M, EPOCH TIME: 1732634094.694292
[11/26 10:14:54    165s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.014, MEM:3240.5M, EPOCH TIME: 1732634094.694576
[11/26 10:14:54    165s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.2
[11/26 10:14:54    165s] OPERPROF:   Starting Refine-Place at level 2, MEM:3240.5M, EPOCH TIME: 1732634094.694653
[11/26 10:14:54    165s] *** Starting refinePlace (0:02:45 mem=3240.5M) ***
[11/26 10:14:54    165s] Total net bbox length = 1.844e+05 (1.275e+05 5.694e+04) (ext = 1.475e+04)
[11/26 10:14:54    165s] 
[11/26 10:14:54    165s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:14:54    165s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:14:54    165s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:14:54    165s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3240.5M, EPOCH TIME: 1732634094.701818
[11/26 10:14:54    165s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.001, MEM:3240.5M, EPOCH TIME: 1732634094.702397
[11/26 10:14:54    165s] Set min layer with default ( 2 )
[11/26 10:14:54    165s] Set max layer with parameter ( 3 )
[11/26 10:14:54    165s] Set min layer with default ( 2 )
[11/26 10:14:54    165s] Set max layer with parameter ( 3 )
[11/26 10:14:54    165s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3240.5M, EPOCH TIME: 1732634094.706066
[11/26 10:14:54    165s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3240.5M, EPOCH TIME: 1732634094.706318
[11/26 10:14:54    165s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3240.5M, EPOCH TIME: 1732634094.706426
[11/26 10:14:54    165s] Starting refinePlace ...
[11/26 10:14:54    165s] Set min layer with default ( 2 )
[11/26 10:14:54    165s] Set max layer with parameter ( 3 )
[11/26 10:14:54    165s] Set min layer with default ( 2 )
[11/26 10:14:54    165s] Set max layer with parameter ( 3 )
[11/26 10:14:54    165s] DDP initSite1 nrRow 175 nrJob 175
[11/26 10:14:54    165s] DDP markSite nrRow 175 nrJob 175
[11/26 10:14:54    165s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/26 10:14:54    165s] ** Cut row section cpu time 0:00:00.0.
[11/26 10:14:54    165s]  ** Cut row section real time 0:00:00.0.
[11/26 10:14:54    165s]    Spread Effort: high, pre-route mode, useDDP on.
[11/26 10:14:54    165s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3240.5MB) @(0:02:45 - 0:02:45).
[11/26 10:14:54    165s] Move report: preRPlace moves 7960 insts, mean move: 0.08 um, max move: 1.84 um 
[11/26 10:14:54    165s] 	Max move on inst (DP_OP_685J1_127_2455_U419): (64.11, 142.21) --> (62.28, 142.20)
[11/26 10:14:54    165s] 	Length: 14 sites, height: 1 rows, site name: coreSite, cell type: FAx1_ASAP7_75t_R
[11/26 10:14:54    165s] 	Violation at original loc: Placement Blockage Violation
[11/26 10:14:54    165s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3240.5M, EPOCH TIME: 1732634094.754660
[11/26 10:14:54    165s] Tweakage: fix icg 0, fix clk 0.
[11/26 10:14:54    165s] Tweakage: density cost 0, scale 0.4.
[11/26 10:14:54    165s] Tweakage: activity cost 0, scale 1.0.
[11/26 10:14:54    165s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3244.5M, EPOCH TIME: 1732634094.765273
[11/26 10:14:54    165s] Cut to 2 partitions.
[11/26 10:14:54    165s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3244.5M, EPOCH TIME: 1732634094.768827
[11/26 10:14:54    165s] Tweakage perm 258 insts, flip 2840 insts.
[11/26 10:14:54    165s] Tweakage perm 60 insts, flip 198 insts.
[11/26 10:14:54    165s] Tweakage perm 33 insts, flip 22 insts.
[11/26 10:14:54    165s] Tweakage perm 11 insts, flip 9 insts.
[11/26 10:14:54    165s] Tweakage perm 120 insts, flip 383 insts.
[11/26 10:14:55    165s] Tweakage perm 22 insts, flip 14 insts.
[11/26 10:14:55    165s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.283, REAL:0.284, MEM:3244.5M, EPOCH TIME: 1732634095.053091
[11/26 10:14:55    165s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.286, REAL:0.289, MEM:3244.5M, EPOCH TIME: 1732634095.054589
[11/26 10:14:55    165s] Cleanup congestion map
[11/26 10:14:55    165s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.299, REAL:0.302, MEM:3244.5M, EPOCH TIME: 1732634095.056433
[11/26 10:14:55    165s] Move report: Congestion aware Tweak moves 715 insts, mean move: 2.61 um, max move: 30.46 um 
[11/26 10:14:55    165s] 	Max move on inst (FE_OFC1889_DP_OP_682J1_124_2455_n891): (29.45, 62.28) --> (59.90, 62.28)
[11/26 10:14:55    165s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:01.0, mem=3244.5mb) @(0:02:45 - 0:02:45).
[11/26 10:14:55    165s] Cleanup congestion map
[11/26 10:14:55    165s] 
[11/26 10:14:55    165s]  === Spiral for Logical I: (movable: 7961) ===
[11/26 10:14:55    165s] 
[11/26 10:14:55    165s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:14:55    165s] 
[11/26 10:14:55    165s]  Info: 0 filler has been deleted!
[11/26 10:14:55    165s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:14:55    165s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:14:55    165s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:14:55    165s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3212.5MB) @(0:02:45 - 0:02:46).
[11/26 10:14:55    165s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:14:55    165s] Move report: Detail placement moves 7960 insts, mean move: 0.30 um, max move: 30.50 um 
[11/26 10:14:55    165s] 	Max move on inst (FE_OFC1889_DP_OP_682J1_124_2455_n891): (29.40, 62.28) --> (59.90, 62.28)
[11/26 10:14:55    165s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3212.5MB
[11/26 10:14:55    165s] Statistics of distance of Instance movement in refine placement:
[11/26 10:14:55    165s]   maximum (X+Y) =        30.50 um
[11/26 10:14:55    165s]   inst (FE_OFC1889_DP_OP_682J1_124_2455_n891) with max move: (29.4035, 62.2778) -> (59.904, 62.28)
[11/26 10:14:55    165s]   mean    (X+Y) =         0.30 um
[11/26 10:14:55    165s] Total instances flipped for legalization: 1
[11/26 10:14:55    165s] Summary Report:
[11/26 10:14:55    165s] Instances move: 7960 (out of 7961 movable)
[11/26 10:14:55    165s] Instances flipped: 1
[11/26 10:14:55    165s] Mean displacement: 0.30 um
[11/26 10:14:55    165s] Max displacement: 30.50 um (Instance: FE_OFC1889_DP_OP_682J1_124_2455_n891) (29.4035, 62.2778) -> (59.904, 62.28)
[11/26 10:14:55    165s] 	Length: 8 sites, height: 1 rows, site name: coreSite, cell type: BUFx4f_ASAP7_75t_R
[11/26 10:14:55    165s] 	Violation at original loc: Overlapping with other instance
[11/26 10:14:55    165s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:14:55    165s] Total instances moved : 7960
[11/26 10:14:55    165s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.468, REAL:0.474, MEM:3212.5M, EPOCH TIME: 1732634095.180883
[11/26 10:14:55    165s] Total net bbox length = 1.802e+05 (1.232e+05 5.702e+04) (ext = 1.472e+04)
[11/26 10:14:55    165s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3212.5MB
[11/26 10:14:55    165s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=3212.5MB) @(0:02:45 - 0:02:46).
[11/26 10:14:55    165s] *** Finished refinePlace (0:02:46 mem=3212.5M) ***
[11/26 10:14:55    165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.2
[11/26 10:14:55    165s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.483, REAL:0.490, MEM:3212.5M, EPOCH TIME: 1732634095.185008
[11/26 10:14:55    165s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3212.5M, EPOCH TIME: 1732634095.185298
[11/26 10:14:55    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8836).
[11/26 10:14:55    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:55    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:55    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:55    165s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.015, REAL:0.016, MEM:3189.5M, EPOCH TIME: 1732634095.201621
[11/26 10:14:55    165s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.511, REAL:0.521, MEM:3189.5M, EPOCH TIME: 1732634095.201734
[11/26 10:14:55    165s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3189.5M, EPOCH TIME: 1732634095.202700
[11/26 10:14:55    165s] Starting Early Global Route congestion estimation: mem = 3189.5M
[11/26 10:14:55    165s] (I)      Initializing eGR engine (regular)
[11/26 10:14:55    165s] Set min layer with default ( 2 )
[11/26 10:14:55    165s] Set max layer with parameter ( 3 )
[11/26 10:14:55    165s] (I)      clean place blk overflow:
[11/26 10:14:55    165s] (I)      H : enabled 1.00 0
[11/26 10:14:55    165s] (I)      V : enabled 1.00 0
[11/26 10:14:55    165s] (I)      Initializing eGR engine (regular)
[11/26 10:14:55    165s] Set min layer with default ( 2 )
[11/26 10:14:55    165s] Set max layer with parameter ( 3 )
[11/26 10:14:55    165s] (I)      clean place blk overflow:
[11/26 10:14:55    165s] (I)      H : enabled 1.00 0
[11/26 10:14:55    165s] (I)      V : enabled 1.00 0
[11/26 10:14:55    165s] (I)      Started Early Global Route kernel ( Curr Mem: 3.08 MB )
[11/26 10:14:55    165s] (I)      Running eGR Regular flow
[11/26 10:14:55    165s] (I)      # wire layers (front) : 11
[11/26 10:14:55    165s] (I)      # wire layers (back)  : 0
[11/26 10:14:55    165s] (I)      min wire layer : 1
[11/26 10:14:55    165s] (I)      max wire layer : 10
[11/26 10:14:55    165s] (I)      # cut layers (front) : 10
[11/26 10:14:55    165s] (I)      # cut layers (back)  : 0
[11/26 10:14:55    165s] (I)      min cut layer : 1
[11/26 10:14:55    165s] (I)      max cut layer : 9
[11/26 10:14:55    165s] (I)      ================================ Layers ================================
[11/26 10:14:55    165s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:14:55    165s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:14:55    165s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:14:55    165s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:14:55    165s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:14:55    165s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:14:55    165s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:14:55    165s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:14:55    165s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:14:55    165s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:14:55    165s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:14:55    165s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:14:55    165s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:14:55    165s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:14:55    165s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:14:55    165s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:14:55    165s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:14:55    165s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:14:55    165s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:14:55    165s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:14:55    165s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:14:55    165s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:14:55    165s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:14:55    165s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:14:55    165s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:14:55    165s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:14:55    165s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:14:55    165s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:14:55    165s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:14:55    165s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:14:55    165s] (I)      Started Import and model ( Curr Mem: 3.08 MB )
[11/26 10:14:55    165s] (I)      == Non-default Options ==
[11/26 10:14:55    165s] (I)      Maximum routing layer                              : 3
[11/26 10:14:55    165s] (I)      Top routing layer                                  : 3
[11/26 10:14:55    165s] (I)      Number of threads                                  : 1
[11/26 10:14:55    165s] (I)      Route tie net to shape                             : auto
[11/26 10:14:55    165s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 10:14:55    165s] (I)      Method to set GCell size                           : row
[11/26 10:14:55    165s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:14:55    165s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:14:55    165s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:14:55    165s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:14:55    165s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:14:55    165s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:14:55    165s] (I)      ============== Pin Summary ==============
[11/26 10:14:55    165s] (I)      +-------+--------+---------+------------+
[11/26 10:14:55    165s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:14:55    165s] (I)      +-------+--------+---------+------------+
[11/26 10:14:55    165s] (I)      |     1 |  18923 |   70.90 |        Pin |
[11/26 10:14:55    165s] (I)      |     2 |   7768 |   29.10 |        Pin |
[11/26 10:14:55    165s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:14:55    165s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:14:55    165s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:14:55    165s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:14:55    165s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:14:55    165s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:14:55    165s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:14:55    165s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:14:55    165s] (I)      +-------+--------+---------+------------+
[11/26 10:14:55    165s] (I)      Custom ignore net properties:
[11/26 10:14:55    165s] (I)      1 : NotLegal
[11/26 10:14:55    165s] (I)      Default ignore net properties:
[11/26 10:14:55    165s] (I)      1 : Special
[11/26 10:14:55    165s] (I)      2 : Analog
[11/26 10:14:55    165s] (I)      3 : Fixed
[11/26 10:14:55    165s] (I)      4 : Skipped
[11/26 10:14:55    165s] (I)      5 : MixedSignal
[11/26 10:14:55    165s] (I)      Prerouted net properties:
[11/26 10:14:55    165s] (I)      1 : NotLegal
[11/26 10:14:55    165s] (I)      2 : Special
[11/26 10:14:55    165s] (I)      3 : Analog
[11/26 10:14:55    165s] (I)      4 : Fixed
[11/26 10:14:55    165s] (I)      5 : Skipped
[11/26 10:14:55    165s] (I)      6 : MixedSignal
[11/26 10:14:55    165s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:14:55    165s] (I)      Use row-based GCell size
[11/26 10:14:55    165s] (I)      Use row-based GCell align
[11/26 10:14:55    165s] (I)      layer 0 area = 170496
[11/26 10:14:55    165s] (I)      layer 1 area = 170496
[11/26 10:14:55    165s] (I)      layer 2 area = 170496
[11/26 10:14:55    165s] (I)      GCell unit size   : 4320
[11/26 10:14:55    165s] (I)      GCell multiplier  : 1
[11/26 10:14:55    165s] (I)      GCell row height  : 4320
[11/26 10:14:55    165s] (I)      Actual row height : 4320
[11/26 10:14:55    165s] (I)      GCell align ref   : 20160 20160
[11/26 10:14:55    165s] [NR-eGR] Track table information for default rule: 
[11/26 10:14:55    165s] [NR-eGR] M1 has single uniform track structure
[11/26 10:14:55    165s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:14:55    165s] [NR-eGR] M3 has single uniform track structure
[11/26 10:14:55    165s] [NR-eGR] M4 has single uniform track structure
[11/26 10:14:55    165s] [NR-eGR] M5 has single uniform track structure
[11/26 10:14:55    165s] [NR-eGR] M6 has single uniform track structure
[11/26 10:14:55    165s] [NR-eGR] M7 has single uniform track structure
[11/26 10:14:55    165s] [NR-eGR] M8 has single uniform track structure
[11/26 10:14:55    165s] [NR-eGR] M9 has single uniform track structure
[11/26 10:14:55    165s] [NR-eGR] Pad has single uniform track structure
[11/26 10:14:55    165s] (I)      ============== Default via ===============
[11/26 10:14:55    165s] (I)      +---+------------------+-----------------+
[11/26 10:14:55    165s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:14:55    165s] (I)      +---+------------------+-----------------+
[11/26 10:14:55    165s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:14:55    165s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:14:55    165s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:14:55    165s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:14:55    165s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:14:55    165s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:14:55    165s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:14:55    165s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:14:55    165s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:14:55    165s] (I)      +---+------------------+-----------------+
[11/26 10:14:55    165s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:14:55    165s] [NR-eGR] Read 540 PG shapes
[11/26 10:14:55    165s] [NR-eGR] Read 0 clock shapes
[11/26 10:14:55    165s] [NR-eGR] Read 0 other shapes
[11/26 10:14:55    165s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:14:55    165s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:14:55    165s] [NR-eGR] #Instance Blockages : 7812
[11/26 10:14:55    165s] [NR-eGR] #PG Blockages       : 540
[11/26 10:14:55    165s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:14:55    165s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:14:55    165s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:14:55    165s] [NR-eGR] #Other Blockages    : 0
[11/26 10:14:55    165s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:14:55    165s] [NR-eGR] #prerouted nets         : 0
[11/26 10:14:55    165s] [NR-eGR] #prerouted special nets : 0
[11/26 10:14:55    165s] [NR-eGR] #prerouted wires        : 0
[11/26 10:14:55    165s] [NR-eGR] Read 10478 nets ( ignored 0 )
[11/26 10:14:55    165s] (I)        Front-side 10478 ( ignored 0 )
[11/26 10:14:55    165s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:14:55    165s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:14:55    165s] (I)      dcls route internal nets
[11/26 10:14:55    165s] (I)      dcls route interface nets
[11/26 10:14:55    165s] (I)      dcls route common nets
[11/26 10:14:55    165s] (I)      dcls route top nets
[11/26 10:14:55    165s] (I)      Reading macro buffers
[11/26 10:14:55    165s] (I)      Number of macro buffers: 0
[11/26 10:14:55    165s] (I)      early_global_route_priority property id does not exist.
[11/26 10:14:55    165s] (I)      Read Num Blocks=8352  Num Prerouted Wires=0  Num CS=0
[11/26 10:14:55    165s] (I)      Layer 1 (H) : #blockages 8352 : #preroutes 0
[11/26 10:14:55    165s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:14:55    165s] (I)      Number of ignored nets                =      0
[11/26 10:14:55    165s] (I)      Number of connected nets              =      0
[11/26 10:14:55    165s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:14:55    165s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:14:55    165s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:14:55    165s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:14:55    165s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:14:55    165s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:14:55    165s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:14:55    165s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 10:14:55    165s] (I)      Ndr track 0 does not exist
[11/26 10:14:55    165s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:14:55    165s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:14:55    165s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:14:55    165s] (I)      Site width          :   864  (dbu)
[11/26 10:14:55    165s] (I)      Row height          :  4320  (dbu)
[11/26 10:14:55    165s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:14:55    165s] (I)      GCell width         :  4320  (dbu)
[11/26 10:14:55    165s] (I)      GCell height        :  4320  (dbu)
[11/26 10:14:55    165s] (I)      Grid                :   185   185     3
[11/26 10:14:55    165s] (I)      Layer numbers       :     1     2     3
[11/26 10:14:55    165s] (I)      Layer name         :    M1    M2    M3
[11/26 10:14:55    165s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:14:55    165s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:14:55    165s] (I)      Default wire width  :   288   288   288
[11/26 10:14:55    165s] (I)      Default wire space  :   288   288   288
[11/26 10:14:55    165s] (I)      Default wire pitch  :   576   576   576
[11/26 10:14:55    165s] (I)      Default pitch size  :   576   576   576
[11/26 10:14:55    165s] (I)      First track coord   :   576  2880   576
[11/26 10:14:55    165s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:14:55    165s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:14:55    165s] (I)      --------------------------------------------------------
[11/26 10:14:55    165s] 
[11/26 10:14:55    165s] [NR-eGR] ============ Routing rule table ============
[11/26 10:14:55    165s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10478
[11/26 10:14:55    165s] [NR-eGR] ========================================
[11/26 10:14:55    165s] [NR-eGR] 
[11/26 10:14:55    165s] (I)      ==== NDR : (Default) ====
[11/26 10:14:55    165s] (I)      +--------------+--------+
[11/26 10:14:55    165s] (I)      |           ID |      0 |
[11/26 10:14:55    165s] (I)      |      Default |    yes |
[11/26 10:14:55    165s] (I)      |  Clk Special |     no |
[11/26 10:14:55    165s] (I)      | Hard spacing |     no |
[11/26 10:14:55    165s] (I)      |    NDR track | (none) |
[11/26 10:14:55    165s] (I)      |      NDR via | (none) |
[11/26 10:14:55    165s] (I)      |  Extra space |      0 |
[11/26 10:14:55    165s] (I)      |      Shields |      0 |
[11/26 10:14:55    165s] (I)      |   Demand (H) |      1 |
[11/26 10:14:55    165s] (I)      |   Demand (V) |      1 |
[11/26 10:14:55    165s] (I)      |        #Nets |  10478 |
[11/26 10:14:55    165s] (I)      +--------------+--------+
[11/26 10:14:55    165s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:14:55    165s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:14:55    165s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:14:55    165s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:14:55    165s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:14:55    165s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:14:55    165s] (I)      =============== Blocked Tracks ===============
[11/26 10:14:55    165s] (I)      +-------+---------+----------+---------------+
[11/26 10:14:55    165s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:14:55    165s] (I)      +-------+---------+----------+---------------+
[11/26 10:14:55    165s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:14:55    165s] (I)      |     2 |  239020 |    36897 |        15.44% |
[11/26 10:14:55    165s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:14:55    165s] (I)      +-------+---------+----------+---------------+
[11/26 10:14:55    165s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.08 MB )
[11/26 10:14:55    165s] (I)      Reset routing kernel
[11/26 10:14:55    165s] (I)      Started Global Routing ( Curr Mem: 3.08 MB )
[11/26 10:14:55    165s] (I)      totalPins=27277  totalGlobalPin=27030 (99.09%)
[11/26 10:14:55    165s] (I)      ================= Net Group Info =================
[11/26 10:14:55    165s] (I)      +----+----------------+--------------+-----------+
[11/26 10:14:55    165s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:14:55    165s] (I)      +----+----------------+--------------+-----------+
[11/26 10:14:55    165s] (I)      |  1 |          10478 |        M2(2) |     M3(3) |
[11/26 10:14:55    165s] (I)      +----+----------------+--------------+-----------+
[11/26 10:14:55    165s] (I)      total 2D Cap : 461963 = (205183 H, 256780 V)
[11/26 10:14:55    165s] (I)      total 2D Demand : 247 = (247 H, 0 V)
[11/26 10:14:55    165s] (I)      init route region map
[11/26 10:14:55    165s] (I)      #blocked GCells = 0
[11/26 10:14:55    165s] (I)      #regions = 1
[11/26 10:14:55    165s] (I)      init safety region map
[11/26 10:14:55    165s] (I)      #blocked GCells = 0
[11/26 10:14:55    165s] (I)      #regions = 1
[11/26 10:14:55    165s] (I)      Adjusted 0 GCells for pin access
[11/26 10:14:55    165s] [NR-eGR] Layer group 1: route 10478 net(s) in layer range [2, 3]
[11/26 10:14:55    165s] (I)      
[11/26 10:14:55    165s] (I)      ============  Phase 1a Route ============
[11/26 10:14:55    165s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:14:55    165s] (I)      Usage: 170113 = (114653 H, 55460 V) = (55.88% H, 21.60% V) = (1.238e+05um H, 5.990e+04um V)
[11/26 10:14:55    165s] (I)      
[11/26 10:14:55    165s] (I)      ============  Phase 1b Route ============
[11/26 10:14:55    165s] (I)      Usage: 170424 = (114699 H, 55725 V) = (55.90% H, 21.70% V) = (1.239e+05um H, 6.018e+04um V)
[11/26 10:14:55    165s] (I)      Overflow of layer group 1: 9.78% H + 0.00% V. EstWL: 1.840579e+05um
[11/26 10:14:55    165s] (I)      Congestion metric : 10.79%H 0.00%V, 10.79%HV
[11/26 10:14:55    165s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:14:55    165s] (I)      
[11/26 10:14:55    165s] (I)      ============  Phase 1c Route ============
[11/26 10:14:55    165s] (I)      Level2 Grid: 37 x 37
[11/26 10:14:55    165s] (I)      Usage: 170607 = (114704 H, 55903 V) = (55.90% H, 21.77% V) = (1.239e+05um H, 6.038e+04um V)
[11/26 10:14:55    165s] (I)      
[11/26 10:14:55    165s] (I)      ============  Phase 1d Route ============
[11/26 10:14:55    165s] (I)      Usage: 172202 = (114749 H, 57453 V) = (55.93% H, 22.37% V) = (1.239e+05um H, 6.205e+04um V)
[11/26 10:14:55    165s] (I)      
[11/26 10:14:55    165s] (I)      ============  Phase 1e Route ============
[11/26 10:14:55    165s] (I)      Usage: 172202 = (114749 H, 57453 V) = (55.93% H, 22.37% V) = (1.239e+05um H, 6.205e+04um V)
[11/26 10:14:55    165s] [NR-eGR] Early Global Route overflow of layer group 1: 7.76% H + 0.02% V. EstWL: 1.859782e+05um
[11/26 10:14:55    165s] (I)      
[11/26 10:14:55    165s] (I)      ============  Phase 1l Route ============
[11/26 10:14:55    165s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:14:55    165s] (I)      Layer  2:     207009    122349      2799        2760      252540    ( 1.08%) 
[11/26 10:14:55    165s] (I)      Layer  3:     255392     57403         7           0      255300    ( 0.00%) 
[11/26 10:14:55    165s] (I)      Total:        462401    179752      2806        2760      507840    ( 0.54%) 
[11/26 10:14:55    165s] (I)      
[11/26 10:14:55    165s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:14:55    165s] [NR-eGR]                        OverCon           OverCon            
[11/26 10:14:55    165s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 10:14:55    165s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 10:14:55    165s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:14:55    165s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:14:55    165s] [NR-eGR]      M2 ( 2)      1943( 5.77%)       116( 0.34%)   ( 6.11%) 
[11/26 10:14:55    165s] [NR-eGR]      M3 ( 3)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[11/26 10:14:55    165s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:14:55    165s] [NR-eGR]        Total      1948( 2.88%)       116( 0.17%)   ( 3.05%) 
[11/26 10:14:55    165s] [NR-eGR] 
[11/26 10:14:55    165s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 3.09 MB )
[11/26 10:14:55    165s] (I)      Updating congestion map
[11/26 10:14:55    165s] (I)      total 2D Cap : 465072 = (208292 H, 256780 V)
[11/26 10:14:55    165s] [NR-eGR] Overflow after Early Global Route 6.08% H + 0.01% V
[11/26 10:14:55    165s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.39 sec, Curr Mem: 3.08 MB )
[11/26 10:14:55    165s] Early Global Route congestion estimation runtime: 0.39 seconds, mem = 3190.8M
[11/26 10:14:55    165s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.378, REAL:0.393, MEM:3190.8M, EPOCH TIME: 1732634095.596177
[11/26 10:14:55    165s] OPERPROF: Starting HotSpotCal at level 1, MEM:3190.8M, EPOCH TIME: 1732634095.596209
[11/26 10:14:55    165s] [hotspot] +------------+---------------+---------------+
[11/26 10:14:55    165s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:14:55    165s] [hotspot] +------------+---------------+---------------+
[11/26 10:14:55    165s] [hotspot] | normalized |          1.33 |         17.78 |
[11/26 10:14:55    165s] [hotspot] +------------+---------------+---------------+
[11/26 10:14:55    165s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.33, normalized total congestion hotspot area = 17.78 (area is in unit of 4 std-cell row bins)
[11/26 10:14:55    165s] [hotspot] max/total 1.33/17.78, big hotspot (>10) total 0.00
[11/26 10:14:55    165s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] [hotspot] |  1  |    69.84    26.64    78.48    35.28 |        0.89   |             NA                |
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] [hotspot] |  2  |    87.12    65.52    95.76    74.16 |        0.89   |             NA                |
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] [hotspot] |  3  |    30.96    74.16    39.60    82.80 |        0.89   |             NA                |
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] [hotspot] |  4  |   134.64    95.76   143.28   104.40 |        0.89   |             NA                |
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] [hotspot] |  5  |   130.32   160.56   138.96   169.20 |        0.89   |             NA                |
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] Top 5 hotspots total area: 4.44
[11/26 10:14:55    165s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3206.8M, EPOCH TIME: 1732634095.600682
[11/26 10:14:55    165s] OPERPROF: Starting HotSpotCal at level 1, MEM:3206.8M, EPOCH TIME: 1732634095.601583
[11/26 10:14:55    165s] [hotspot] +------------+---------------+---------------+
[11/26 10:14:55    165s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:14:55    165s] [hotspot] +------------+---------------+---------------+
[11/26 10:14:55    165s] [hotspot] | normalized |          1.33 |         17.78 |
[11/26 10:14:55    165s] [hotspot] +------------+---------------+---------------+
[11/26 10:14:55    165s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.33, normalized total congestion hotspot area = 17.78 (area is in unit of 4 std-cell row bins)
[11/26 10:14:55    165s] [hotspot] max/total 1.33/17.78, big hotspot (>10) total 0.00
[11/26 10:14:55    165s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] [hotspot] |  1  |    69.84    26.64    78.48    35.28 |        0.89   |             NA                |
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] [hotspot] |  2  |    87.12    65.52    95.76    74.16 |        0.89   |             NA                |
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] [hotspot] |  3  |    30.96    74.16    39.60    82.80 |        0.89   |             NA                |
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] [hotspot] |  4  |   134.64    95.76   143.28   104.40 |        0.89   |             NA                |
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] [hotspot] |  5  |   130.32   160.56   138.96   169.20 |        0.89   |             NA                |
[11/26 10:14:55    165s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:14:55    165s] Top 5 hotspots total area: 4.44
[11/26 10:14:55    165s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3206.8M, EPOCH TIME: 1732634095.605678
[11/26 10:14:55    165s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3206.8M, EPOCH TIME: 1732634095.605970
[11/26 10:14:55    165s] Starting Early Global Route wiring: mem = 3206.8M
[11/26 10:14:55    165s] (I)      Running track assignment and export wires
[11/26 10:14:55    165s] (I)      Delete wires for 10478 nets 
[11/26 10:14:55    165s] (I)      ============= Track Assignment ============
[11/26 10:14:55    165s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.10 MB )
[11/26 10:14:55    165s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 10:14:55    165s] (I)      Run Multi-thread track assignment
[11/26 10:14:55    166s] (I)      Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3.10 MB )
[11/26 10:14:55    166s] (I)      Started Export ( Curr Mem: 3.10 MB )
[11/26 10:14:55    166s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 10:14:55    166s] [NR-eGR] Total eGR-routed clock nets wire length: 303um, number of vias: 21
[11/26 10:14:55    166s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:14:55    166s] [NR-eGR]              Length (um)   Vias 
[11/26 10:14:55    166s] [NR-eGR] --------------------------------
[11/26 10:14:55    166s] [NR-eGR]  M1   (1V)             0  18923 
[11/26 10:14:55    166s] [NR-eGR]  M2   (2H)        126764  45278 
[11/26 10:14:55    166s] [NR-eGR]  M3   (3V)         64645      0 
[11/26 10:14:55    166s] [NR-eGR]  M4   (4H)             0      0 
[11/26 10:14:55    166s] [NR-eGR]  M5   (5V)             0      0 
[11/26 10:14:55    166s] [NR-eGR]  M6   (6H)             0      0 
[11/26 10:14:55    166s] [NR-eGR]  M7   (7V)             0      0 
[11/26 10:14:55    166s] [NR-eGR]  M8   (8H)             0      0 
[11/26 10:14:55    166s] [NR-eGR]  M9   (9V)             0      0 
[11/26 10:14:55    166s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 10:14:55    166s] [NR-eGR] --------------------------------
[11/26 10:14:55    166s] [NR-eGR]       Total       191409  64201 
[11/26 10:14:55    166s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:14:55    166s] [NR-eGR] Total half perimeter of net bounding box: 180200um
[11/26 10:14:55    166s] [NR-eGR] Total length: 191409um, number of vias: 64201
[11/26 10:14:55    166s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:14:55    166s] (I)      == Layer wire length by net rule ==
[11/26 10:14:55    166s] (I)                    Default 
[11/26 10:14:55    166s] (I)      ----------------------
[11/26 10:14:55    166s] (I)       M1   (1V)        0um 
[11/26 10:14:55    166s] (I)       M2   (2H)   126764um 
[11/26 10:14:55    166s] (I)       M3   (3V)    64645um 
[11/26 10:14:55    166s] (I)       M4   (4H)        0um 
[11/26 10:14:55    166s] (I)       M5   (5V)        0um 
[11/26 10:14:55    166s] (I)       M6   (6H)        0um 
[11/26 10:14:55    166s] (I)       M7   (7V)        0um 
[11/26 10:14:55    166s] (I)       M8   (8H)        0um 
[11/26 10:14:55    166s] (I)       M9   (9V)        0um 
[11/26 10:14:55    166s] (I)       Pad  (10H)       0um 
[11/26 10:14:55    166s] (I)      ----------------------
[11/26 10:14:55    166s] (I)            Total  191409um 
[11/26 10:14:55    166s] (I)      == Layer via count by net rule ==
[11/26 10:14:55    166s] (I)                   Default 
[11/26 10:14:55    166s] (I)      ---------------------
[11/26 10:14:55    166s] (I)       M1   (1V)     18923 
[11/26 10:14:55    166s] (I)       M2   (2H)     45278 
[11/26 10:14:55    166s] (I)       M3   (3V)         0 
[11/26 10:14:55    166s] (I)       M4   (4H)         0 
[11/26 10:14:55    166s] (I)       M5   (5V)         0 
[11/26 10:14:55    166s] (I)       M6   (6H)         0 
[11/26 10:14:55    166s] (I)       M7   (7V)         0 
[11/26 10:14:55    166s] (I)       M8   (8H)         0 
[11/26 10:14:55    166s] (I)       M9   (9V)         0 
[11/26 10:14:55    166s] (I)       Pad  (10H)        0 
[11/26 10:14:55    166s] (I)      ---------------------
[11/26 10:14:55    166s] (I)            Total    64201 
[11/26 10:14:55    166s] (I)      Finished Export ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3.06 MB )
[11/26 10:14:55    166s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 10:14:55    166s] (I)      Global routing data unavailable, rerun eGR
[11/26 10:14:55    166s] (I)      Initializing eGR engine (regular)
[11/26 10:14:55    166s] Set min layer with default ( 2 )
[11/26 10:14:55    166s] Set max layer with parameter ( 3 )
[11/26 10:14:55    166s] (I)      clean place blk overflow:
[11/26 10:14:55    166s] (I)      H : enabled 1.00 0
[11/26 10:14:55    166s] (I)      V : enabled 1.00 0
[11/26 10:14:55    166s] Early Global Route wiring runtime: 0.27 seconds, mem = 3177.3M
[11/26 10:14:55    166s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.264, REAL:0.268, MEM:3177.3M, EPOCH TIME: 1732634095.873913
[11/26 10:14:55    166s] 0 delay mode for cte disabled.
[11/26 10:14:55    166s] SKP cleared!
[11/26 10:14:55    166s] 
[11/26 10:14:55    166s] *** Finished incrementalPlace (cpu=0:00:35.4, real=0:00:35.0)***
[11/26 10:14:55    166s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3177.3M, EPOCH TIME: 1732634095.892438
[11/26 10:14:55    166s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.001, REAL:0.000, MEM:3177.3M, EPOCH TIME: 1732634095.892569
[11/26 10:14:55    166s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3177.3M, EPOCH TIME: 1732634095.898085
[11/26 10:14:55    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:55    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:55    166s] Cell dist_sort LLGs are deleted
[11/26 10:14:55    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:55    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:55    166s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3149.3M, EPOCH TIME: 1732634095.899834
[11/26 10:14:55    166s] Start to check current routing status for nets...
[11/26 10:14:55    166s] All nets are already routed correctly.
[11/26 10:14:55    166s] End to check current routing status for nets (mem=3149.3M)
[11/26 10:14:55    166s] Extraction called for design 'dist_sort' of instances=8836 and nets=10480 using extraction engine 'preRoute' .
[11/26 10:14:55    166s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 10:14:55    166s] Type 'man IMPEXT-3530' for more detail.
[11/26 10:14:55    166s] PreRoute RC Extraction called for design dist_sort.
[11/26 10:14:55    166s] RC Extraction called in multi-corner(1) mode.
[11/26 10:14:55    166s] RCMode: PreRoute
[11/26 10:14:55    166s]       RC Corner Indexes            0   
[11/26 10:14:55    166s] Capacitance Scaling Factor   : 1.00000 
[11/26 10:14:55    166s] Resistance Scaling Factor    : 1.00000 
[11/26 10:14:55    166s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 10:14:55    166s] Clock Res. Scaling Factor    : 1.00000 
[11/26 10:14:55    166s] Shrink Factor                : 1.00000
[11/26 10:14:55    166s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 10:14:55    166s] Using Quantus QRC technology file ...
[11/26 10:14:55    166s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 10:14:55    166s] Updating RC Grid density data for preRoute extraction ...
[11/26 10:14:55    166s] eee: pegSigSF=1.070000
[11/26 10:14:55    166s] Initializing multi-corner resistance tables ...
[11/26 10:14:55    166s] eee: Grid unit RC data computation started
[11/26 10:14:55    166s] eee: Grid unit RC data computation completed
[11/26 10:14:55    166s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:14:55    166s] eee: l=2 avDens=0.445484 usedTrk=12061.483181 availTrk=27075.000000 sigTrk=12061.483181
[11/26 10:14:55    166s] eee: l=3 avDens=0.229870 usedTrk=5999.612267 availTrk=26100.000000 sigTrk=5999.612267
[11/26 10:14:55    166s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:14:55    166s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:14:55    166s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:14:55    166s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:14:55    166s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:14:55    166s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:14:55    166s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:14:55    166s] {RT RC_corner_25 0 2 3  0}
[11/26 10:14:55    166s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:14:55    166s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:14:55    166s] eee: NetCapCache creation started. (Current Mem: 3149.309M) 
[11/26 10:14:55    166s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3149.309M) 
[11/26 10:14:55    166s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:14:55    166s] eee: Metal Layers Info:
[11/26 10:14:55    166s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:14:55    166s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:14:55    166s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:14:55    166s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:14:55    166s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:14:55    166s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:14:55    166s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:14:55    166s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:14:55    166s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:14:55    166s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:14:55    166s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:14:55    166s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:14:55    166s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:14:55    166s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:14:55    166s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:14:55    166s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3149.309M)
[11/26 10:14:55    166s] **optDesign ... cpu = 0:01:22, real = 0:01:36, mem = 2647.3M, totSessionCpu=0:02:46 **
[11/26 10:14:55    166s] Starting delay calculation for Setup views
[11/26 10:14:56    166s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:14:56    166s] #################################################################################
[11/26 10:14:56    166s] # Design Stage: PreRoute
[11/26 10:14:56    166s] # Design Name: dist_sort
[11/26 10:14:56    166s] # Design Mode: 90nm
[11/26 10:14:56    166s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:14:56    166s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:14:56    166s] # Signoff Settings: SI Off 
[11/26 10:14:56    166s] #################################################################################
[11/26 10:14:56    166s] Calculate delays in Single mode...
[11/26 10:14:56    166s] Topological Sorting (REAL = 0:00:00.0, MEM = 3159.9M, InitMEM = 3159.9M)
[11/26 10:14:56    166s] Start delay calculation (fullDC) (1 T). (MEM=2685.24)
[11/26 10:14:56    166s] End AAE Lib Interpolated Model. (MEM=3159.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:14:57    167s] Total number of fetched objects 10478
[11/26 10:14:57    167s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:14:57    167s] End delay calculation. (MEM=2691.53 CPU=0:00:01.0 REAL=0:00:01.0)
[11/26 10:14:57    167s] End delay calculation (fullDC). (MEM=2691.53 CPU=0:00:01.2 REAL=0:00:01.0)
[11/26 10:14:57    167s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 3201.6M) ***
[11/26 10:14:57    168s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:02:48 mem=3201.6M)
[11/26 10:14:57    168s] Begin: Collecting metrics
[11/26 10:14:57    168s] **INFO: Starting Blocking QThread with 1 CPU
[11/26 10:14:57    168s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/26 10:14:57      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.6M
[11/26 10:14:57      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2791.0M, current mem=2062.1M)
[11/26 10:14:57      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2791.0M, current mem=2063.5M)
[11/26 10:14:58      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 0.6M
[11/26 10:14:58      0s] 
[11/26 10:14:58      0s] =============================================================================================
[11/26 10:14:58      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[11/26 10:14:58      0s]                                                                                 23.12-s091_1
[11/26 10:14:58      0s] =============================================================================================
[11/26 10:14:58      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:14:58      0s] ---------------------------------------------------------------------------------------------
[11/26 10:14:58      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:14:58      0s] ---------------------------------------------------------------------------------------------
[11/26 10:14:58      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:14:58      0s] ---------------------------------------------------------------------------------------------

[11/26 10:14:58    168s]  
_______________________________________________________________________
[11/26 10:14:58    168s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -1.159 |           |       -3 |       34.12 |            |              | 0:00:03  |        3115 |    2 |   4 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3119 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3119 |      |     |
| drv_fixing_2            |    -1.287 |   -1.287 |        -4 |       -4 |       34.15 |            |              | 0:00:02  |        3133 |    0 |   0 |
| global_opt              |           |   -0.204 |           |       -1 |       36.77 |            |              | 0:00:32  |        3164 |      |     |
| area_reclaiming         |    -0.200 |   -0.200 |        -1 |       -1 |       36.42 |            |              | 0:00:07  |        3167 |      |     |
| incremental_replacement |           |   -0.227 |           |       -1 |             |       1.33 |        17.78 | 0:00:38  |        3174 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:14:58    168s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2808.7M, current mem=2681.5M)

[11/26 10:14:58    168s] End: Collecting metrics
[11/26 10:14:58    168s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:37.5/0:00:38.1 (1.0), totSession cpu/real = 0:02:48.4/0:03:18.9 (0.8), mem = 3144.6M
[11/26 10:14:58    168s] 
[11/26 10:14:58    168s] =============================================================================================
[11/26 10:14:58    168s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.12-s091_1
[11/26 10:14:58    168s] =============================================================================================
[11/26 10:14:58    168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:14:58    168s] ---------------------------------------------------------------------------------------------
[11/26 10:14:58    168s] [ MetricReport           ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.2    0.5
[11/26 10:14:58    168s] [ RefinePlace            ]      1   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:14:58    168s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:14:58    168s] [ ExtractRC              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:14:58    168s] [ UpdateTimingGraph      ]      1   0:00:00.3  (   0.7 % )     0:00:01.9 /  0:00:01.9    1.0
[11/26 10:14:58    168s] [ FullDelayCalc          ]      1   0:00:01.5  (   3.9 % )     0:00:01.5 /  0:00:01.5    1.0
[11/26 10:14:58    168s] [ TimingUpdate           ]     14   0:00:01.3  (   3.3 % )     0:00:01.3 /  0:00:01.2    1.0
[11/26 10:14:58    168s] [ IncrTimingUpdate       ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/26 10:14:58    168s] [ MISC                   ]          0:00:34.2  (  89.7 % )     0:00:34.2 /  0:00:33.8    1.0
[11/26 10:14:58    168s] ---------------------------------------------------------------------------------------------
[11/26 10:14:58    168s]  IncrReplace #1 TOTAL               0:00:38.1  ( 100.0 % )     0:00:38.1 /  0:00:37.5    1.0
[11/26 10:14:58    168s] ---------------------------------------------------------------------------------------------
[11/26 10:14:58    168s] *** Timing NOT met, worst failing slack is -0.227
[11/26 10:14:58    168s] *** Check timing (0:00:00.0)
[11/26 10:14:58    168s] Deleting Lib Analyzer.
[11/26 10:14:58    168s] Begin: GigaOpt Optimization in TNS mode
[11/26 10:14:58    168s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[11/26 10:14:58    168s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:14:58    168s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:48.6/0:03:19.2 (0.8), mem = 3160.6M
[11/26 10:14:58    168s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.6
[11/26 10:14:58    168s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:14:58    168s] 
[11/26 10:14:58    168s] Creating Lib Analyzer ...
[11/26 10:14:58    168s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:14:58    168s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:14:58    168s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:14:58    168s] 
[11/26 10:14:58    168s] {RT RC_corner_25 0 2 3  0}
[11/26 10:14:58    168s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:49 mem=3160.6M
[11/26 10:14:58    168s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:49 mem=3160.6M
[11/26 10:14:58    168s] Creating Lib Analyzer, finished. 
[11/26 10:14:58    168s] 
[11/26 10:14:58    168s] Active Setup views: default_setup_view 
[11/26 10:14:58    168s] Cell dist_sort LLGs are deleted
[11/26 10:14:58    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:58    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:58    168s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3160.6M, EPOCH TIME: 1732634098.787845
[11/26 10:14:58    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:58    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:58    168s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3160.6M, EPOCH TIME: 1732634098.788314
[11/26 10:14:58    168s] Max number of tech site patterns supported in site array is 256.
[11/26 10:14:58    168s] Core basic site is coreSite
[11/26 10:14:58    168s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:14:58    168s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:14:58    168s] Fast DP-INIT is on for default
[11/26 10:14:58    168s] Atter site array init, number of instance map data is 0.
[11/26 10:14:58    168s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.004, MEM:3160.6M, EPOCH TIME: 1732634098.792732
[11/26 10:14:58    168s] 
[11/26 10:14:58    168s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:14:58    168s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:14:58    168s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.008, MEM:3160.6M, EPOCH TIME: 1732634098.795828
[11/26 10:14:58    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:14:58    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:58    168s] [oiPhyDebug] optDemand 213281372160.00, spDemand 206749532160.00.
[11/26 10:14:58    168s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8836
[11/26 10:14:58    168s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[11/26 10:14:58    168s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:49 mem=3160.6M
[11/26 10:14:58    168s] OPERPROF: Starting DPlace-Init at level 1, MEM:3160.6M, EPOCH TIME: 1732634098.799294
[11/26 10:14:58    168s] Processing tracks to init pin-track alignment.
[11/26 10:14:58    168s] z: 1, totalTracks: 1
[11/26 10:14:58    168s] z: 3, totalTracks: 1
[11/26 10:14:58    168s] z: 5, totalTracks: 1
[11/26 10:14:58    168s] z: 7, totalTracks: 1
[11/26 10:14:58    168s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:14:58    168s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3160.6M, EPOCH TIME: 1732634098.802870
[11/26 10:14:58    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:58    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:58    168s] 
[11/26 10:14:58    168s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:14:58    168s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:14:58    168s] OPERPROF:     Starting CMU at level 3, MEM:3160.6M, EPOCH TIME: 1732634098.807359
[11/26 10:14:58    168s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3160.6M, EPOCH TIME: 1732634098.807691
[11/26 10:14:58    168s] 
[11/26 10:14:58    168s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:14:58    168s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.006, MEM:3160.6M, EPOCH TIME: 1732634098.808393
[11/26 10:14:58    168s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3160.6M, EPOCH TIME: 1732634098.808434
[11/26 10:14:58    168s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3160.6M, EPOCH TIME: 1732634098.808540
[11/26 10:14:58    168s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3160.6MB).
[11/26 10:14:58    168s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3160.6M, EPOCH TIME: 1732634098.809570
[11/26 10:14:58    168s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:14:58    169s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8836
[11/26 10:14:58    169s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:49 mem=3160.6M
[11/26 10:14:58    169s] ### Creating RouteCongInterface, started
[11/26 10:14:58    169s] 
[11/26 10:14:58    169s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/26 10:14:58    169s] 
[11/26 10:14:58    169s] #optDebug: {0, 1.000}
[11/26 10:14:58    169s] ### Creating RouteCongInterface, finished
[11/26 10:14:58    169s] *info: 1 clock net excluded
[11/26 10:14:58    169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1090489.1
[11/26 10:14:58    169s] PathGroup :  reg2reg  TargetSlack : 0 
[11/26 10:14:58    169s] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -0.650 Density 36.42
[11/26 10:14:58    169s] Optimizer TNS Opt
[11/26 10:14:58    169s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.227|-0.650|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.227|-0.650|
+----------+------+------+

[11/26 10:14:59    169s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3218.7M, EPOCH TIME: 1732634099.044212
[11/26 10:14:59    169s] Found 0 hard placement blockage before merging.
[11/26 10:14:59    169s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3218.7M, EPOCH TIME: 1732634099.044581
[11/26 10:14:59    169s] 
[11/26 10:14:59    169s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3218.7M) ***
[11/26 10:14:59    169s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:14:59    169s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.227|-0.650|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.227|-0.650|
+----------+------+------+

[11/26 10:14:59    169s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.227|-0.650|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.227|-0.650|
+----------+------+------+

[11/26 10:14:59    169s] 
[11/26 10:14:59    169s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=3218.7M) ***
[11/26 10:14:59    169s] 
[11/26 10:14:59    169s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1090489.1
[11/26 10:14:59    169s] Total-nets :: 10478, Stn-nets :: 0, ratio :: 0 %, Total-len 191409, Stn-len 0
[11/26 10:14:59    169s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8836
[11/26 10:14:59    169s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3218.7M, EPOCH TIME: 1732634099.306284
[11/26 10:14:59    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8836).
[11/26 10:14:59    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:59    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:59    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:59    169s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.015, MEM:3156.7M, EPOCH TIME: 1732634099.321029
[11/26 10:14:59    169s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.6
[11/26 10:14:59    169s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:49.5/0:03:20.0 (0.8), mem = 3156.7M
[11/26 10:14:59    169s] 
[11/26 10:14:59    169s] =============================================================================================
[11/26 10:14:59    169s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              23.12-s091_1
[11/26 10:14:59    169s] =============================================================================================
[11/26 10:14:59    169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:14:59    169s] ---------------------------------------------------------------------------------------------
[11/26 10:14:59    169s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:14:59    169s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  28.3 % )     0:00:00.2 /  0:00:00.3    1.0
[11/26 10:14:59    169s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:14:59    169s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:14:59    169s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:14:59    169s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:14:59    169s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:14:59    169s] [ TransformInit          ]      1   0:00:00.1  (  12.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:14:59    169s] [ TnsPass                ]      1   0:00:00.2  (  21.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:14:59    169s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:14:59    169s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:14:59    169s] [ MISC                   ]          0:00:00.2  (  28.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:14:59    169s] ---------------------------------------------------------------------------------------------
[11/26 10:14:59    169s]  TnsOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/26 10:14:59    169s] ---------------------------------------------------------------------------------------------
[11/26 10:14:59    169s] Begin: Collecting metrics
[11/26 10:14:59    169s] 
	GigaOpt Setup Optimization summary:
[11/26 10:14:59    169s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |   -0.227 |         0 |       -1 |       36.42 | 0:00:01  |        3219 |
	| end_setup_fixing |     0.000 |   -0.227 |         0 |       -1 |       36.42 | 0:00:00  |        3219 |
	 ------------------------------------------------------------------------------------------------------- 
[11/26 10:14:59    169s] 
[11/26 10:14:59    169s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -1.159 |           |       -3 |       34.12 |            |              | 0:00:03  |        3115 |    2 |   4 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3119 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3119 |      |     |
| drv_fixing_2            |    -1.287 |   -1.287 |        -4 |       -4 |       34.15 |            |              | 0:00:02  |        3133 |    0 |   0 |
| global_opt              |           |   -0.204 |           |       -1 |       36.77 |            |              | 0:00:32  |        3164 |      |     |
| area_reclaiming         |    -0.200 |   -0.200 |        -1 |       -1 |       36.42 |            |              | 0:00:07  |        3167 |      |     |
| incremental_replacement |           |   -0.227 |           |       -1 |             |       1.33 |        17.78 | 0:00:38  |        3174 |      |     |
| tns_fixing              |     0.000 |   -0.227 |         0 |       -1 |       36.42 |            |              | 0:00:01  |        3219 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:14:59    169s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2682.9M, current mem=2678.6M)

[11/26 10:14:59    169s] End: Collecting metrics
[11/26 10:14:59    169s] End: GigaOpt Optimization in TNS mode
[11/26 10:14:59    169s] *** Timing NOT met, worst failing slack is -0.227
[11/26 10:14:59    169s] *** Check timing (0:00:00.0)
[11/26 10:14:59    169s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:14:59    169s] Deleting Lib Analyzer.
[11/26 10:14:59    169s] Begin: GigaOpt Optimization in WNS mode
[11/26 10:14:59    169s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[11/26 10:14:59    169s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:14:59    169s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.7/0:03:20.2 (0.8), mem = 3156.7M
[11/26 10:14:59    169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.7
[11/26 10:14:59    169s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:14:59    169s] 
[11/26 10:14:59    169s] Creating Lib Analyzer ...
[11/26 10:14:59    169s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:14:59    169s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:14:59    169s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:14:59    169s] 
[11/26 10:14:59    169s] {RT RC_corner_25 0 2 3  0}
[11/26 10:14:59    169s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:50 mem=3158.7M
[11/26 10:14:59    169s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:50 mem=3158.7M
[11/26 10:14:59    169s] Creating Lib Analyzer, finished. 
[11/26 10:14:59    169s] 
[11/26 10:14:59    169s] Active Setup views: default_setup_view 
[11/26 10:14:59    169s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3158.7M, EPOCH TIME: 1732634099.830653
[11/26 10:14:59    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:59    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:59    169s] 
[11/26 10:14:59    169s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:14:59    169s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:14:59    169s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3158.7M, EPOCH TIME: 1732634099.836344
[11/26 10:14:59    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:14:59    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:59    169s] [oiPhyDebug] optDemand 213281372160.00, spDemand 206749532160.00.
[11/26 10:14:59    169s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8836
[11/26 10:14:59    169s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[11/26 10:14:59    169s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:50 mem=3158.7M
[11/26 10:14:59    169s] OPERPROF: Starting DPlace-Init at level 1, MEM:3158.7M, EPOCH TIME: 1732634099.839830
[11/26 10:14:59    169s] Processing tracks to init pin-track alignment.
[11/26 10:14:59    169s] z: 1, totalTracks: 1
[11/26 10:14:59    169s] z: 3, totalTracks: 1
[11/26 10:14:59    169s] z: 5, totalTracks: 1
[11/26 10:14:59    169s] z: 7, totalTracks: 1
[11/26 10:14:59    169s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:14:59    169s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3158.7M, EPOCH TIME: 1732634099.843546
[11/26 10:14:59    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:59    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:14:59    169s] 
[11/26 10:14:59    169s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:14:59    169s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:14:59    169s] OPERPROF:     Starting CMU at level 3, MEM:3158.7M, EPOCH TIME: 1732634099.848126
[11/26 10:14:59    169s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3158.7M, EPOCH TIME: 1732634099.848489
[11/26 10:14:59    169s] 
[11/26 10:14:59    169s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:14:59    170s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3158.7M, EPOCH TIME: 1732634099.849208
[11/26 10:14:59    170s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3158.7M, EPOCH TIME: 1732634099.849258
[11/26 10:14:59    170s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3158.7M, EPOCH TIME: 1732634099.849406
[11/26 10:14:59    170s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3158.7MB).
[11/26 10:14:59    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3158.7M, EPOCH TIME: 1732634099.850428
[11/26 10:14:59    170s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:14:59    170s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8836
[11/26 10:14:59    170s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:50 mem=3158.7M
[11/26 10:14:59    170s] ### Creating RouteCongInterface, started
[11/26 10:14:59    170s] 
[11/26 10:14:59    170s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/26 10:14:59    170s] 
[11/26 10:14:59    170s] #optDebug: {0, 1.000}
[11/26 10:14:59    170s] ### Creating RouteCongInterface, finished
[11/26 10:14:59    170s] *info: 1 clock net excluded
[11/26 10:15:00    170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1090489.2
[11/26 10:15:00    170s] PathGroup :  reg2reg  TargetSlack : 0.0043 
[11/26 10:15:00    170s] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -0.650 Density 36.42
[11/26 10:15:00    170s] Optimizer WNS Pass 0
[11/26 10:15:00    170s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.227|-0.650|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.227|-0.650|
+----------+------+------+

[11/26 10:15:00    170s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3216.9M, EPOCH TIME: 1732634100.079723
[11/26 10:15:00    170s] Found 0 hard placement blockage before merging.
[11/26 10:15:00    170s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3216.9M, EPOCH TIME: 1732634100.080070
[11/26 10:15:00    170s] Active Path Group: default 
[11/26 10:15:00    170s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:15:00    170s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
[11/26 10:15:00    170s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:15:00    170s] |  -0.227|   -0.227|  -0.650|   -0.650|   36.42%|   0:00:00.0| 3216.9M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:02    172s] |  -0.133|   -0.133|  -0.369|   -0.369|   36.50%|   0:00:02.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:02    172s] |  -0.128|   -0.128|  -0.358|   -0.358|   36.50%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:02    172s] |  -0.126|   -0.126|  -0.351|   -0.351|   36.51%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:03    173s] |  -0.120|   -0.120|  -0.336|   -0.336|   36.51%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:03    173s] |  -0.118|   -0.118|  -0.328|   -0.328|   36.52%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:03    173s] |  -0.115|   -0.115|  -0.321|   -0.321|   36.54%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:03    173s] |  -0.112|   -0.112|  -0.312|   -0.312|   36.55%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:04    174s] |  -0.108|   -0.108|  -0.299|   -0.299|   36.56%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:04    174s] |  -0.107|   -0.107|  -0.294|   -0.294|   36.57%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:04    174s] |  -0.105|   -0.105|  -0.284|   -0.284|   36.58%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:04    174s] |  -0.102|   -0.102|  -0.277|   -0.277|   36.59%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:05    175s] |  -0.101|   -0.101|  -0.272|   -0.272|   36.60%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:05    175s] |  -0.098|   -0.098|  -0.269|   -0.269|   36.61%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:05    175s] |  -0.095|   -0.095|  -0.261|   -0.261|   36.61%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:05    175s] |  -0.093|   -0.093|  -0.253|   -0.253|   36.63%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:05    175s] |  -0.090|   -0.090|  -0.243|   -0.243|   36.64%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:05    176s] |  -0.086|   -0.086|  -0.232|   -0.232|   36.65%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:06    176s] |  -0.083|   -0.083|  -0.226|   -0.226|   36.66%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:06    176s] |  -0.083|   -0.083|  -0.224|   -0.224|   36.66%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:06    176s] |  -0.080|   -0.080|  -0.215|   -0.215|   36.67%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:06    176s] |  -0.077|   -0.077|  -0.206|   -0.206|   36.67%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:06    177s] |  -0.075|   -0.075|  -0.201|   -0.201|   36.69%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:07    177s] |  -0.074|   -0.074|  -0.193|   -0.193|   36.69%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:07    177s] |  -0.073|   -0.073|  -0.196|   -0.196|   36.70%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:07    177s] |  -0.072|   -0.072|  -0.193|   -0.193|   36.71%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:07    177s] |  -0.071|   -0.071|  -0.189|   -0.189|   36.72%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:07    178s] |  -0.067|   -0.067|  -0.175|   -0.175|   36.72%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:08    178s] |  -0.064|   -0.064|  -0.168|   -0.168|   36.74%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:08    178s] |  -0.064|   -0.064|  -0.166|   -0.166|   36.74%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:08    178s] |  -0.061|   -0.061|  -0.158|   -0.158|   36.74%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:08    178s] |  -0.058|   -0.058|  -0.151|   -0.151|   36.76%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:08    179s] |  -0.058|   -0.058|  -0.149|   -0.149|   36.79%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:09    179s] |  -0.055|   -0.055|  -0.139|   -0.139|   36.80%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:09    179s] |  -0.049|   -0.049|  -0.126|   -0.126|   36.82%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:09    179s] |  -0.048|   -0.048|  -0.122|   -0.122|   36.83%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:10    180s] |  -0.045|   -0.045|  -0.115|   -0.115|   36.85%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:10    180s] |  -0.044|   -0.044|  -0.111|   -0.111|   36.88%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:10    181s] |  -0.042|   -0.042|  -0.105|   -0.105|   36.92%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:11    181s] |  -0.040|   -0.040|  -0.099|   -0.099|   36.94%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:11    181s] |  -0.035|   -0.035|  -0.085|   -0.085|   36.93%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:11    182s] |  -0.035|   -0.035|  -0.083|   -0.083|   36.94%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:12    182s] |  -0.034|   -0.034|  -0.082|   -0.082|   36.95%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:12    182s] |  -0.032|   -0.032|  -0.076|   -0.076|   36.96%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:12    183s] |  -0.031|   -0.031|  -0.073|   -0.073|   36.96%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:13    183s] |  -0.026|   -0.026|  -0.058|   -0.058|   36.96%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:13    183s] |  -0.025|   -0.025|  -0.054|   -0.054|   36.98%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:14    184s] |  -0.023|   -0.023|  -0.047|   -0.047|   37.01%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:14    184s] |  -0.022|   -0.022|  -0.046|   -0.046|   37.01%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:14    184s] |  -0.019|   -0.019|  -0.034|   -0.034|   37.01%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:15    185s] |  -0.017|   -0.017|  -0.027|   -0.027|   37.04%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:15    185s] |  -0.016|   -0.016|  -0.028|   -0.028|   37.09%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:16    186s] |  -0.015|   -0.015|  -0.025|   -0.025|   37.12%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:16    186s] |  -0.013|   -0.013|  -0.020|   -0.020|   37.14%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:16    186s] |  -0.012|   -0.012|  -0.018|   -0.018|   37.21%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:16    186s] |  -0.010|   -0.010|  -0.013|   -0.013|   37.23%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:17    187s] |  -0.009|   -0.009|  -0.013|   -0.013|   37.28%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:17    187s] |  -0.007|   -0.007|  -0.008|   -0.008|   37.29%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:17    187s] |  -0.003|   -0.003|  -0.003|   -0.003|   37.30%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:18    188s] |  -0.001|   -0.001|  -0.001|   -0.001|   37.30%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:18    188s] |   0.001|    0.001|   0.000|    0.000|   37.33%|   0:00:00.0| 3263.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:19    189s] |   0.003|    0.003|   0.000|    0.000|   37.41%|   0:00:01.0| 3263.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:20    190s] |   0.005|    0.005|   0.000|    0.000|   37.45%|   0:00:01.0| 3263.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:20    190s] |   0.005|    0.005|   0.000|    0.000|   37.45%|   0:00:00.0| 3263.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:20    190s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:15:20    190s] 
[11/26 10:15:20    190s] *** Finish Core Optimize Step (cpu=0:00:20.2 real=0:00:20.0 mem=3263.5M) ***
[11/26 10:15:20    190s] 
[11/26 10:15:20    190s] *** Finished Optimize Step Cumulative (cpu=0:00:20.2 real=0:00:20.0 mem=3263.5M) ***
[11/26 10:15:20    190s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:15:20    190s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.005|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.005|0.000|
+----------+-----+-----+

[11/26 10:15:20    190s] ** GigaOpt Optimizer WNS Slack 0.005 TNS Slack 0.000 Density 37.45
[11/26 10:15:20    190s] Placement Snapshot: Density distribution:
[11/26 10:15:20    190s] [1.00 -  +++]: 0 (0.00%)
[11/26 10:15:20    190s] [0.95 - 1.00]: 2 (0.62%)
[11/26 10:15:20    190s] [0.90 - 0.95]: 19 (5.86%)
[11/26 10:15:20    190s] [0.85 - 0.90]: 34 (10.49%)
[11/26 10:15:20    190s] [0.80 - 0.85]: 50 (15.43%)
[11/26 10:15:20    190s] [0.75 - 0.80]: 34 (10.49%)
[11/26 10:15:20    190s] [0.70 - 0.75]: 24 (7.41%)
[11/26 10:15:20    190s] [0.65 - 0.70]: 20 (6.17%)
[11/26 10:15:20    190s] [0.60 - 0.65]: 21 (6.48%)
[11/26 10:15:20    190s] [0.55 - 0.60]: 24 (7.41%)
[11/26 10:15:20    190s] [0.50 - 0.55]: 22 (6.79%)
[11/26 10:15:20    190s] [0.45 - 0.50]: 20 (6.17%)
[11/26 10:15:20    190s] [0.40 - 0.45]: 20 (6.17%)
[11/26 10:15:20    190s] [0.35 - 0.40]: 14 (4.32%)
[11/26 10:15:20    190s] [0.30 - 0.35]: 4 (1.23%)
[11/26 10:15:20    190s] [0.25 - 0.30]: 7 (2.16%)
[11/26 10:15:20    190s] [0.20 - 0.25]: 2 (0.62%)
[11/26 10:15:20    190s] [0.15 - 0.20]: 1 (0.31%)
[11/26 10:15:20    190s] [0.10 - 0.15]: 3 (0.93%)
[11/26 10:15:20    190s] [0.05 - 0.10]: 2 (0.62%)
[11/26 10:15:20    190s] [0.00 - 0.05]: 1 (0.31%)
[11/26 10:15:20    190s] Begin: Area Reclaim Optimization
[11/26 10:15:20    190s] *** AreaOpt #2 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:03:10.7/0:03:41.4 (0.9), mem = 3263.5M
[11/26 10:15:20    190s] 
[11/26 10:15:20    190s] Active Setup views: default_setup_view 
[11/26 10:15:20    190s] [LDM::Info] TotalInstCnt at InitDesignMc2: 9016
[11/26 10:15:20    190s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3263.5M, EPOCH TIME: 1732634120.693063
[11/26 10:15:20    190s] Found 0 hard placement blockage before merging.
[11/26 10:15:20    190s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3263.5M, EPOCH TIME: 1732634120.693300
[11/26 10:15:20    190s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 37.45
[11/26 10:15:20    190s] +---------+---------+--------+--------+------------+--------+
[11/26 10:15:20    190s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 10:15:20    190s] +---------+---------+--------+--------+------------+--------+
[11/26 10:15:20    190s] |   37.45%|        -|   0.000|   0.000|   0:00:00.0| 3263.5M|
[11/26 10:15:20    190s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/26 10:15:22    192s] |   37.01%|      140|  -0.006|  -0.006|   0:00:02.0| 3263.5M|
[11/26 10:15:25    195s] |   36.87%|      128|  -0.002|  -0.002|   0:00:03.0| 3263.5M|
[11/26 10:15:26    196s] |   36.85%|       12|  -0.001|  -0.001|   0:00:01.0| 3263.5M|
[11/26 10:15:26    196s] |   36.85%|        2|  -0.001|  -0.001|   0:00:00.0| 3263.5M|
[11/26 10:15:26    196s] |   36.85%|        1|  -0.001|  -0.001|   0:00:00.0| 3263.5M|
[11/26 10:15:26    196s] |   36.85%|        0|  -0.001|  -0.001|   0:00:00.0| 3263.5M|
[11/26 10:15:26    196s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/26 10:15:26    196s] +---------+---------+--------+--------+------------+--------+
[11/26 10:15:26    196s] Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 36.85
[11/26 10:15:26    196s] 
[11/26 10:15:26    196s] ** Summary: Restruct = 0 Buffer Deletion = 120 Declone = 20 Resize = 137 **
[11/26 10:15:26    196s] --------------------------------------------------------------
[11/26 10:15:26    196s] |                                   | Total     | Sequential |
[11/26 10:15:26    196s] --------------------------------------------------------------
[11/26 10:15:26    196s] | Num insts resized                 |     123  |       0    |
[11/26 10:15:26    196s] | Num insts undone                  |       6  |       0    |
[11/26 10:15:26    196s] | Num insts Downsized               |     123  |       0    |
[11/26 10:15:26    196s] | Num insts Samesized               |       0  |       0    |
[11/26 10:15:26    196s] | Num insts Upsized                 |       0  |       0    |
[11/26 10:15:26    196s] | Num multiple commits+uncommits    |      14  |       -    |
[11/26 10:15:26    196s] --------------------------------------------------------------
[11/26 10:15:26    196s] 
[11/26 10:15:26    196s] Number of times islegalLocAvaiable called = 247 skipped = 0, called in commitmove = 143, skipped in commitmove = 0
[11/26 10:15:26    196s] End: Core Area Reclaim Optimization (cpu = 0:00:06.2) (real = 0:00:06.0) **
[11/26 10:15:26    196s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:15:26    196s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 8876
[11/26 10:15:26    196s] *** AreaOpt #2 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:03:16.9/0:03:47.6 (0.9), mem = 3263.5M
[11/26 10:15:26    196s] 
[11/26 10:15:26    196s] =============================================================================================
[11/26 10:15:26    196s]  Step TAT Report : AreaOpt #2 / WnsOpt #1 / place_opt_design #1                 23.12-s091_1
[11/26 10:15:26    196s] =============================================================================================
[11/26 10:15:26    196s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:15:26    196s] ---------------------------------------------------------------------------------------------
[11/26 10:15:26    196s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:15:26    196s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:26    196s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:26    196s] [ OptimizationStep       ]      1   0:00:00.1  (   1.0 % )     0:00:06.2 /  0:00:06.1    1.0
[11/26 10:15:26    196s] [ OptSingleIteration     ]      6   0:00:00.1  (   2.2 % )     0:00:06.1 /  0:00:06.1    1.0
[11/26 10:15:26    196s] [ OptGetWeight           ]   1324   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:26    196s] [ OptEval                ]   1324   0:00:00.7  (  11.8 % )     0:00:00.7 /  0:00:00.7    1.0
[11/26 10:15:26    196s] [ OptCommit              ]   1324   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.4
[11/26 10:15:26    196s] [ PostCommitDelayUpdate  ]   1328   0:00:00.1  (   1.2 % )     0:00:01.6 /  0:00:01.5    1.0
[11/26 10:15:26    196s] [ IncrDelayCalc          ]    366   0:00:01.5  (  24.5 % )     0:00:01.5 /  0:00:01.5    1.0
[11/26 10:15:26    196s] [ IncrTimingUpdate       ]    110   0:00:03.5  (  57.0 % )     0:00:03.5 /  0:00:03.6    1.0
[11/26 10:15:26    196s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:26    196s] ---------------------------------------------------------------------------------------------
[11/26 10:15:26    196s]  AreaOpt #2 TOTAL                   0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.2    1.0
[11/26 10:15:26    196s] ---------------------------------------------------------------------------------------------
[11/26 10:15:26    196s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=3263.54M, totSessionCpu=0:03:17).
[11/26 10:15:26    196s] Placement Snapshot: Density distribution:
[11/26 10:15:26    196s] [1.00 -  +++]: 0 (0.00%)
[11/26 10:15:26    196s] [0.95 - 1.00]: 2 (0.62%)
[11/26 10:15:26    196s] [0.90 - 0.95]: 19 (5.86%)
[11/26 10:15:26    196s] [0.85 - 0.90]: 40 (12.35%)
[11/26 10:15:26    196s] [0.80 - 0.85]: 47 (14.51%)
[11/26 10:15:26    196s] [0.75 - 0.80]: 35 (10.80%)
[11/26 10:15:26    196s] [0.70 - 0.75]: 24 (7.41%)
[11/26 10:15:26    196s] [0.65 - 0.70]: 18 (5.56%)
[11/26 10:15:26    196s] [0.60 - 0.65]: 20 (6.17%)
[11/26 10:15:26    196s] [0.55 - 0.60]: 28 (8.64%)
[11/26 10:15:26    196s] [0.50 - 0.55]: 18 (5.56%)
[11/26 10:15:26    196s] [0.45 - 0.50]: 21 (6.48%)
[11/26 10:15:26    196s] [0.40 - 0.45]: 20 (6.17%)
[11/26 10:15:26    196s] [0.35 - 0.40]: 13 (4.01%)
[11/26 10:15:26    196s] [0.30 - 0.35]: 6 (1.85%)
[11/26 10:15:26    196s] [0.25 - 0.30]: 6 (1.85%)
[11/26 10:15:26    196s] [0.20 - 0.25]: 1 (0.31%)
[11/26 10:15:26    196s] [0.15 - 0.20]: 1 (0.31%)
[11/26 10:15:26    196s] [0.10 - 0.15]: 3 (0.93%)
[11/26 10:15:26    196s] [0.05 - 0.10]: 1 (0.31%)
[11/26 10:15:26    196s] [0.00 - 0.05]: 1 (0.31%)
[11/26 10:15:26    196s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.1090489.1
[11/26 10:15:26    196s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.1090489.1
[11/26 10:15:26    196s] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 36.85
[11/26 10:15:27    196s] Skipped Place ECO bump recovery (WNS opt)
[11/26 10:15:27    196s] Optimizer WNS Pass 1
[11/26 10:15:27    196s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.001|-0.001|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.001|-0.001|
+----------+------+------+

[11/26 10:15:27    197s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3263.5M, EPOCH TIME: 1732634127.068208
[11/26 10:15:27    197s] Found 0 hard placement blockage before merging.
[11/26 10:15:27    197s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3263.5M, EPOCH TIME: 1732634127.068557
[11/26 10:15:27    197s] Active Path Group: default 
[11/26 10:15:27    197s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:15:27    197s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
[11/26 10:15:27    197s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:15:27    197s] |  -0.001|   -0.001|  -0.001|   -0.001|   36.85%|   0:00:00.0| 3263.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:27    197s] |   0.002|    0.002|   0.000|    0.000|   36.88%|   0:00:00.0| 3263.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:27    197s] |   0.006|    0.006|   0.000|    0.000|   36.91%|   0:00:00.0| 3263.5M|                NA|       NA| NA                  |
[11/26 10:15:27    197s] |   0.006|    0.006|   0.000|    0.000|   36.91%|   0:00:00.0| 3263.5M|default_setup_view|       NA| NA                  |
[11/26 10:15:27    197s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:15:27    197s] 
[11/26 10:15:27    197s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=3263.5M) ***
[11/26 10:15:27    197s] 
[11/26 10:15:27    197s] *** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:00.0 mem=3263.5M) ***
[11/26 10:15:27    197s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:15:27    197s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

[11/26 10:15:27    197s] ** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 36.91
[11/26 10:15:27    197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.1090489.2
[11/26 10:15:27    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.1090489.2
[11/26 10:15:27    197s] ** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 36.91
[11/26 10:15:28    197s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

[11/26 10:15:28    198s] 
[11/26 10:15:28    198s] *** Finish pre-CTS Setup Fixing (cpu=0:00:27.9 real=0:00:28.0 mem=3263.5M) ***
[11/26 10:15:28    198s] 
[11/26 10:15:28    198s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1090489.2
[11/26 10:15:28    198s] Total-nets :: 10524, Stn-nets :: 642, ratio :: 6.10034 %, Total-len 191598, Stn-len 20574.4
[11/26 10:15:28    198s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8895
[11/26 10:15:28    198s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3263.5M, EPOCH TIME: 1732634128.080218
[11/26 10:15:28    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8895).
[11/26 10:15:28    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:28    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:28    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:28    198s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.015, MEM:3173.5M, EPOCH TIME: 1732634128.095703
[11/26 10:15:28    198s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.7
[11/26 10:15:28    198s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:28.4/0:00:28.6 (1.0), totSession cpu/real = 0:03:18.1/0:03:48.8 (0.9), mem = 3173.5M
[11/26 10:15:28    198s] 
[11/26 10:15:28    198s] =============================================================================================
[11/26 10:15:28    198s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              23.12-s091_1
[11/26 10:15:28    198s] =============================================================================================
[11/26 10:15:28    198s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:15:28    198s] ---------------------------------------------------------------------------------------------
[11/26 10:15:28    198s] [ AreaOpt                ]      1   0:00:06.2  (  21.7 % )     0:00:06.2 /  0:00:06.2    1.0
[11/26 10:15:28    198s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:15:28    198s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:15:28    198s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:28    198s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:15:28    198s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[11/26 10:15:28    198s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:15:28    198s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:28    198s] [ TransformInit          ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:15:28    198s] [ OptimizationStep       ]      2   0:00:00.0  (   0.2 % )     0:00:21.0 /  0:00:20.9    1.0
[11/26 10:15:28    198s] [ OptSingleIteration     ]     84   0:00:00.2  (   0.5 % )     0:00:20.9 /  0:00:20.8    1.0
[11/26 10:15:28    198s] [ OptGetWeight           ]     84   0:00:00.7  (   2.6 % )     0:00:00.7 /  0:00:00.7    1.0
[11/26 10:15:28    198s] [ OptEval                ]     84   0:00:07.1  (  24.8 % )     0:00:07.1 /  0:00:07.1    1.0
[11/26 10:15:28    198s] [ OptCommit              ]     84   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:15:28    198s] [ PostCommitDelayUpdate  ]     84   0:00:00.1  (   0.3 % )     0:00:02.4 /  0:00:02.3    1.0
[11/26 10:15:28    198s] [ IncrDelayCalc          ]    496   0:00:02.3  (   8.2 % )     0:00:02.3 /  0:00:02.2    1.0
[11/26 10:15:28    198s] [ SetupOptGetWorkingSet  ]    252   0:00:01.2  (   4.3 % )     0:00:01.2 /  0:00:01.2    1.0
[11/26 10:15:28    198s] [ SetupOptGetActiveNode  ]    252   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:28    198s] [ SetupOptSlackGraph     ]     84   0:00:00.7  (   2.4 % )     0:00:00.7 /  0:00:00.6    0.9
[11/26 10:15:28    198s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:15:28    198s] [ IncrTimingUpdate       ]     95   0:00:08.5  (  29.6 % )     0:00:08.5 /  0:00:08.6    1.0
[11/26 10:15:28    198s] [ MISC                   ]          0:00:01.0  (   3.4 % )     0:00:01.0 /  0:00:01.0    1.0
[11/26 10:15:28    198s] ---------------------------------------------------------------------------------------------
[11/26 10:15:28    198s]  WnsOpt #1 TOTAL                    0:00:28.6  ( 100.0 % )     0:00:28.6 /  0:00:28.4    1.0
[11/26 10:15:28    198s] ---------------------------------------------------------------------------------------------
[11/26 10:15:28    198s] Begin: Collecting metrics
[11/26 10:15:28    198s] 
	GigaOpt Setup Optimization summary:
[11/26 10:15:28    198s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |     0.000 |   -0.227 |         0 |       -1 |       36.42 | 0:00:01  |        3217 |
	| wns_pass_0       |     0.000 |    0.005 |         0 |        0 |       37.45 | 0:00:20  |        3264 |
	| reclaim_area_0   |     0.000 |   -0.001 |         0 |       -0 |       36.85 | 0:00:06  |        3264 |
	| legalization_0   |     0.000 |   -0.001 |         0 |       -0 |       36.85 | 0:00:01  |        3264 |
	| init_wns_pass_1  |     0.000 |   -0.001 |         0 |       -0 |       36.85 | 0:00:00  |        3264 |
	| wns_pass_1       |     0.000 |    0.006 |         0 |        0 |       36.91 | 0:00:00  |        3264 |
	| legalization_1   |     0.000 |    0.006 |         0 |        0 |       36.91 | 0:00:01  |        3264 |
	| end_setup_fixing |     0.000 |    0.006 |         0 |        0 |       36.91 | 0:00:00  |        3264 |
	 ------------------------------------------------------------------------------------------------------- 
[11/26 10:15:28    198s] 
[11/26 10:15:28    198s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -1.159 |           |       -3 |       34.12 |            |              | 0:00:03  |        3115 |    2 |   4 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3119 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3119 |      |     |
| drv_fixing_2            |    -1.287 |   -1.287 |        -4 |       -4 |       34.15 |            |              | 0:00:02  |        3133 |    0 |   0 |
| global_opt              |           |   -0.204 |           |       -1 |       36.77 |            |              | 0:00:32  |        3164 |      |     |
| area_reclaiming         |    -0.200 |   -0.200 |        -1 |       -1 |       36.42 |            |              | 0:00:07  |        3167 |      |     |
| incremental_replacement |           |   -0.227 |           |       -1 |             |       1.33 |        17.78 | 0:00:38  |        3174 |      |     |
| tns_fixing              |     0.000 |   -0.227 |         0 |       -1 |       36.42 |            |              | 0:00:01  |        3219 |      |     |
| wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.91 |            |              | 0:00:29  |        3264 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:15:28    198s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2729.4M, current mem=2696.8M)

[11/26 10:15:28    198s] End: Collecting metrics
[11/26 10:15:28    198s] End: GigaOpt Optimization in WNS mode
[11/26 10:15:28    198s] *** Timing Is met
[11/26 10:15:28    198s] *** Check timing (0:00:00.0)
[11/26 10:15:28    198s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/26 10:15:28    198s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:15:28    198s] ### Creating LA Mngr. totSessionCpu=0:03:18 mem=3173.5M
[11/26 10:15:28    198s] ### Creating LA Mngr, finished. totSessionCpu=0:03:18 mem=3173.5M
[11/26 10:15:28    198s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 10:15:28    198s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3231.7M, EPOCH TIME: 1732634128.289040
[11/26 10:15:28    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:28    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:28    198s] 
[11/26 10:15:28    198s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:28    198s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:28    198s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3231.7M, EPOCH TIME: 1732634128.294707
[11/26 10:15:28    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:15:28    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:28    198s] [oiPhyDebug] optDemand 216050872320.00, spDemand 209519032320.00.
[11/26 10:15:28    198s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8895
[11/26 10:15:28    198s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:15:28    198s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:18 mem=3231.7M
[11/26 10:15:28    198s] OPERPROF: Starting DPlace-Init at level 1, MEM:3231.7M, EPOCH TIME: 1732634128.298308
[11/26 10:15:28    198s] Processing tracks to init pin-track alignment.
[11/26 10:15:28    198s] z: 1, totalTracks: 1
[11/26 10:15:28    198s] z: 3, totalTracks: 1
[11/26 10:15:28    198s] z: 5, totalTracks: 1
[11/26 10:15:28    198s] z: 7, totalTracks: 1
[11/26 10:15:28    198s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:15:28    198s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3231.7M, EPOCH TIME: 1732634128.302043
[11/26 10:15:28    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:28    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:28    198s] 
[11/26 10:15:28    198s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:28    198s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:28    198s] OPERPROF:     Starting CMU at level 3, MEM:3231.7M, EPOCH TIME: 1732634128.306527
[11/26 10:15:28    198s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3231.7M, EPOCH TIME: 1732634128.306954
[11/26 10:15:28    198s] 
[11/26 10:15:28    198s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:15:28    198s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.006, MEM:3231.7M, EPOCH TIME: 1732634128.307625
[11/26 10:15:28    198s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3231.7M, EPOCH TIME: 1732634128.307671
[11/26 10:15:28    198s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3231.7M, EPOCH TIME: 1732634128.307805
[11/26 10:15:28    198s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3231.7MB).
[11/26 10:15:28    198s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3231.7M, EPOCH TIME: 1732634128.308875
[11/26 10:15:28    198s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:15:28    198s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8895
[11/26 10:15:28    198s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:18 mem=3231.7M
[11/26 10:15:28    198s] Begin: Area Reclaim Optimization
[11/26 10:15:28    198s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:18.3/0:03:49.0 (0.9), mem = 3231.7M
[11/26 10:15:28    198s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.8
[11/26 10:15:28    198s] 
[11/26 10:15:28    198s] Active Setup views: default_setup_view 
[11/26 10:15:28    198s] [LDM::Info] TotalInstCnt at InitDesignMc2: 8895
[11/26 10:15:28    198s] ### Creating RouteCongInterface, started
[11/26 10:15:28    198s] 
[11/26 10:15:28    198s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/26 10:15:28    198s] 
[11/26 10:15:28    198s] #optDebug: {0, 1.000}
[11/26 10:15:28    198s] ### Creating RouteCongInterface, finished
[11/26 10:15:28    198s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3231.7M, EPOCH TIME: 1732634128.451173
[11/26 10:15:28    198s] Found 0 hard placement blockage before merging.
[11/26 10:15:28    198s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3231.7M, EPOCH TIME: 1732634128.451478
[11/26 10:15:28    198s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 36.91
[11/26 10:15:28    198s] +---------+---------+--------+--------+------------+--------+
[11/26 10:15:28    198s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 10:15:28    198s] +---------+---------+--------+--------+------------+--------+
[11/26 10:15:28    198s] |   36.91%|        -|   0.000|   0.000|   0:00:00.0| 3231.7M|
[11/26 10:15:28    198s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/26 10:15:28    198s] |   36.91%|        0|   0.000|   0.000|   0:00:00.0| 3231.7M|
[11/26 10:15:29    199s] |   36.82%|       29|   0.000|   0.000|   0:00:01.0| 3255.3M|
[11/26 10:15:34    204s] |   36.07%|      735|  -0.001|  -0.001|   0:00:05.0| 3255.3M|
[11/26 10:15:35    205s] |   36.03%|       36|  -0.001|  -0.001|   0:00:01.0| 3255.3M|
[11/26 10:15:35    205s] |   36.03%|        2|  -0.001|  -0.001|   0:00:00.0| 3255.3M|
[11/26 10:15:35    205s] |   36.03%|        0|  -0.001|  -0.001|   0:00:00.0| 3255.3M|
[11/26 10:15:35    205s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/26 10:15:35    205s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[11/26 10:15:35    205s] |   36.03%|        0|  -0.001|  -0.001|   0:00:00.0| 3255.3M|
[11/26 10:15:36    205s] +---------+---------+--------+--------+------------+--------+
[11/26 10:15:36    205s] Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 36.03
[11/26 10:15:36    205s] 
[11/26 10:15:36    205s] ** Summary: Restruct = 0 Buffer Deletion = 21 Declone = 8 Resize = 765 **
[11/26 10:15:36    205s] --------------------------------------------------------------
[11/26 10:15:36    205s] |                                   | Total     | Sequential |
[11/26 10:15:36    205s] --------------------------------------------------------------
[11/26 10:15:36    205s] | Num insts resized                 |     745  |       0    |
[11/26 10:15:36    205s] | Num insts undone                  |       5  |       0    |
[11/26 10:15:36    205s] | Num insts Downsized               |     745  |       0    |
[11/26 10:15:36    205s] | Num insts Samesized               |       0  |       0    |
[11/26 10:15:36    205s] | Num insts Upsized                 |       0  |       0    |
[11/26 10:15:36    205s] | Num multiple commits+uncommits    |      26  |       -    |
[11/26 10:15:36    205s] --------------------------------------------------------------
[11/26 10:15:36    205s] 
[11/26 10:15:36    205s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 10:15:36    205s] End: Core Area Reclaim Optimization (cpu = 0:00:07.6) (real = 0:00:08.0) **
[11/26 10:15:36    205s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3271.3M, EPOCH TIME: 1732634136.015966
[11/26 10:15:36    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8866).
[11/26 10:15:36    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    205s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.014, MEM:3271.3M, EPOCH TIME: 1732634136.029811
[11/26 10:15:36    205s] *** Finished re-routing un-routed nets (3271.3M) ***
[11/26 10:15:36    205s] OPERPROF: Starting DPlace-Init at level 1, MEM:3271.3M, EPOCH TIME: 1732634136.063784
[11/26 10:15:36    205s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3271.3M, EPOCH TIME: 1732634136.067386
[11/26 10:15:36    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    205s] 
[11/26 10:15:36    205s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:36    205s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:36    205s] OPERPROF:     Starting CMU at level 3, MEM:3271.3M, EPOCH TIME: 1732634136.072312
[11/26 10:15:36    205s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3271.3M, EPOCH TIME: 1732634136.072683
[11/26 10:15:36    205s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3271.3M, EPOCH TIME: 1732634136.073340
[11/26 10:15:36    205s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3271.3M, EPOCH TIME: 1732634136.073382
[11/26 10:15:36    205s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3271.3M, EPOCH TIME: 1732634136.073486
[11/26 10:15:36    205s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3271.3M, EPOCH TIME: 1732634136.074419
[11/26 10:15:36    205s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.000, MEM:3271.3M, EPOCH TIME: 1732634136.074559
[11/26 10:15:36    205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3271.3M, EPOCH TIME: 1732634136.074817
[11/26 10:15:36    205s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:15:36    206s] 
[11/26 10:15:36    206s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3271.3M) ***
[11/26 10:15:36    206s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:15:36    206s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 8866
[11/26 10:15:36    206s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.8
[11/26 10:15:36    206s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:07.7/0:00:07.8 (1.0), totSession cpu/real = 0:03:26.0/0:03:56.8 (0.9), mem = 3271.3M
[11/26 10:15:36    206s] 
[11/26 10:15:36    206s] =============================================================================================
[11/26 10:15:36    206s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             23.12-s091_1
[11/26 10:15:36    206s] =============================================================================================
[11/26 10:15:36    206s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:15:36    206s] ---------------------------------------------------------------------------------------------
[11/26 10:15:36    206s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:15:36    206s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:36    206s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[11/26 10:15:36    206s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:15:36    206s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:36    206s] [ OptimizationStep       ]      1   0:00:00.1  (   1.5 % )     0:00:07.5 /  0:00:07.5    1.0
[11/26 10:15:36    206s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.9 % )     0:00:07.4 /  0:00:07.4    1.0
[11/26 10:15:36    206s] [ OptGetWeight           ]   1116   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[11/26 10:15:36    206s] [ OptEval                ]   1116   0:00:00.9  (  11.3 % )     0:00:00.9 /  0:00:00.9    1.0
[11/26 10:15:36    206s] [ OptCommit              ]   1116   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:15:36    206s] [ PostCommitDelayUpdate  ]   1122   0:00:00.1  (   1.5 % )     0:00:02.5 /  0:00:02.4    1.0
[11/26 10:15:36    206s] [ IncrDelayCalc          ]    513   0:00:02.4  (  31.0 % )     0:00:02.4 /  0:00:02.3    1.0
[11/26 10:15:36    206s] [ RefinePlace            ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:15:36    206s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:36    206s] [ IncrTimingUpdate       ]    132   0:00:03.8  (  48.9 % )     0:00:03.8 /  0:00:03.9    1.0
[11/26 10:15:36    206s] [ MISC                   ]          0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:15:36    206s] ---------------------------------------------------------------------------------------------
[11/26 10:15:36    206s]  AreaOpt #3 TOTAL                   0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:07.7    1.0
[11/26 10:15:36    206s] ---------------------------------------------------------------------------------------------
[11/26 10:15:36    206s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8866
[11/26 10:15:36    206s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3263.3M, EPOCH TIME: 1732634136.107365
[11/26 10:15:36    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:15:36    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    206s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.012, REAL:0.013, MEM:3181.3M, EPOCH TIME: 1732634136.120560
[11/26 10:15:36    206s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=3181.30M, totSessionCpu=0:03:26).
[11/26 10:15:36    206s] Begin: Collecting metrics
[11/26 10:15:36    206s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -1.159 |           |       -3 |       34.12 |            |              | 0:00:03  |        3115 |    2 |   4 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3119 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3119 |      |     |
| drv_fixing_2            |    -1.287 |   -1.287 |        -4 |       -4 |       34.15 |            |              | 0:00:02  |        3133 |    0 |   0 |
| global_opt              |           |   -0.204 |           |       -1 |       36.77 |            |              | 0:00:32  |        3164 |      |     |
| area_reclaiming         |    -0.200 |   -0.200 |        -1 |       -1 |       36.42 |            |              | 0:00:07  |        3167 |      |     |
| incremental_replacement |           |   -0.227 |           |       -1 |             |       1.33 |        17.78 | 0:00:38  |        3174 |      |     |
| tns_fixing              |     0.000 |   -0.227 |         0 |       -1 |       36.42 |            |              | 0:00:01  |        3219 |      |     |
| wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.91 |            |              | 0:00:29  |        3264 |      |     |
| area_reclaiming_2       |     0.000 |   -0.001 |         0 |       -0 |       36.03 |            |              | 0:00:08  |        3181 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:15:36    206s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2697.4M, current mem=2697.4M)

[11/26 10:15:36    206s] End: Collecting metrics
[11/26 10:15:36    206s] Begin: GigaOpt postEco DRV Optimization
[11/26 10:15:36    206s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS -max_fanout
[11/26 10:15:36    206s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:26.2/0:03:57.0 (0.9), mem = 3181.3M
[11/26 10:15:36    206s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:15:36    206s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.9
[11/26 10:15:36    206s] 
[11/26 10:15:36    206s] Active Setup views: default_setup_view 
[11/26 10:15:36    206s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3181.3M, EPOCH TIME: 1732634136.378927
[11/26 10:15:36    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    206s] 
[11/26 10:15:36    206s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:36    206s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:36    206s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.005, MEM:3181.3M, EPOCH TIME: 1732634136.384244
[11/26 10:15:36    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:15:36    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    206s] [oiPhyDebug] optDemand 211041884160.00, spDemand 204510044160.00.
[11/26 10:15:36    206s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8866
[11/26 10:15:36    206s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:15:36    206s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:26 mem=3181.3M
[11/26 10:15:36    206s] OPERPROF: Starting DPlace-Init at level 1, MEM:3181.3M, EPOCH TIME: 1732634136.387558
[11/26 10:15:36    206s] Processing tracks to init pin-track alignment.
[11/26 10:15:36    206s] z: 1, totalTracks: 1
[11/26 10:15:36    206s] z: 3, totalTracks: 1
[11/26 10:15:36    206s] z: 5, totalTracks: 1
[11/26 10:15:36    206s] z: 7, totalTracks: 1
[11/26 10:15:36    206s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:15:36    206s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3181.3M, EPOCH TIME: 1732634136.391270
[11/26 10:15:36    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    206s] 
[11/26 10:15:36    206s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:36    206s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:36    206s] OPERPROF:     Starting CMU at level 3, MEM:3181.3M, EPOCH TIME: 1732634136.395886
[11/26 10:15:36    206s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3181.3M, EPOCH TIME: 1732634136.396237
[11/26 10:15:36    206s] 
[11/26 10:15:36    206s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:15:36    206s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3181.3M, EPOCH TIME: 1732634136.396863
[11/26 10:15:36    206s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3181.3M, EPOCH TIME: 1732634136.396905
[11/26 10:15:36    206s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3181.3M, EPOCH TIME: 1732634136.397013
[11/26 10:15:36    206s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3181.3MB).
[11/26 10:15:36    206s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3181.3M, EPOCH TIME: 1732634136.398011
[11/26 10:15:36    206s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:15:36    206s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8866
[11/26 10:15:36    206s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:26 mem=3181.3M
[11/26 10:15:36    206s] ### Creating RouteCongInterface, started
[11/26 10:15:36    206s] 
[11/26 10:15:36    206s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.8390} 
[11/26 10:15:36    206s] 
[11/26 10:15:36    206s] #optDebug: {0, 1.000}
[11/26 10:15:36    206s] ### Creating RouteCongInterface, finished
[11/26 10:15:36    206s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:15:36    206s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:15:36    206s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:15:36    206s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:15:36    206s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:15:36    206s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:15:36    206s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:15:36    206s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:15:36    206s] AoF 661.2055um
[11/26 10:15:36    206s] [GPS-DRV] Optimizer inputs ============================= 
[11/26 10:15:36    206s] [GPS-DRV] drvFixingStage: Small Scale
[11/26 10:15:36    206s] [GPS-DRV] costLowerBound: 0.1
[11/26 10:15:36    206s] [GPS-DRV] setupTNSCost  : 1
[11/26 10:15:36    206s] [GPS-DRV] maxIter       : 3
[11/26 10:15:36    206s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/26 10:15:36    206s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 10:15:36    206s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/26 10:15:36    206s] [GPS-DRV] maxDensity (design): 0.95
[11/26 10:15:36    206s] [GPS-DRV] maxLocalDensity: 0.98
[11/26 10:15:36    206s] [GPS-DRV] MaxBufDistForPlaceBlk: 216um
[11/26 10:15:36    206s] [GPS-DRV] Dflt RT Characteristic Length 652.309um AoF 661.206um x 1
[11/26 10:15:36    206s] [GPS-DRV] isCPECostingOn: false
[11/26 10:15:36    206s] [GPS-DRV] All active and enabled setup views
[11/26 10:15:36    206s] [GPS-DRV]     default_setup_view
[11/26 10:15:36    206s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 10:15:36    206s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 10:15:36    206s] [GPS-DRV] maxFanoutLoad on
[11/26 10:15:36    206s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/26 10:15:36    206s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[11/26 10:15:36    206s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/26 10:15:36    206s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3239.5M, EPOCH TIME: 1732634136.660333
[11/26 10:15:36    206s] Found 0 hard placement blockage before merging.
[11/26 10:15:36    206s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.001, MEM:3239.5M, EPOCH TIME: 1732634136.660883
[11/26 10:15:36    206s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[11/26 10:15:36    206s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 5.1154e-11; DynamicP: 1.11974e+07)DBU
[11/26 10:15:36    206s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:15:36    206s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/26 10:15:36    206s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:15:36    206s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/26 10:15:36    206s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:15:36    206s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 10:15:36    206s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 36.03%|          |         |
[11/26 10:15:36    206s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 10:15:36    206s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 36.03%| 0:00:00.0|  3239.5M|
[11/26 10:15:36    206s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:15:36    206s] 
[11/26 10:15:36    206s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3239.5M) ***
[11/26 10:15:36    206s] 
[11/26 10:15:36    206s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:15:36    206s] Total-nets :: 10495, Stn-nets :: 658, ratio :: 6.26965 %, Total-len 191593, Stn-len 22497.4
[11/26 10:15:36    206s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8866
[11/26 10:15:36    206s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3239.5M, EPOCH TIME: 1732634136.735753
[11/26 10:15:36    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8866).
[11/26 10:15:36    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:36    206s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.014, MEM:3181.5M, EPOCH TIME: 1732634136.749718
[11/26 10:15:36    206s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.9
[11/26 10:15:36    206s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:03:26.6/0:03:57.5 (0.9), mem = 3181.5M
[11/26 10:15:36    206s] 
[11/26 10:15:36    206s] =============================================================================================
[11/26 10:15:36    206s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.12-s091_1
[11/26 10:15:36    206s] =============================================================================================
[11/26 10:15:36    206s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:15:36    206s] ---------------------------------------------------------------------------------------------
[11/26 10:15:36    206s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:15:36    206s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:36    206s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:15:36    206s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:15:36    206s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:15:36    206s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:36    206s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:15:36    206s] [ DrvFindVioNets         ]      2   0:00:00.0  (   9.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:15:36    206s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:36    206s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:15:36    206s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:36    206s] [ MISC                   ]          0:00:00.3  (  71.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:15:36    206s] ---------------------------------------------------------------------------------------------
[11/26 10:15:36    206s]  DrvOpt #3 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:15:36    206s] ---------------------------------------------------------------------------------------------
[11/26 10:15:36    206s] Begin: Collecting metrics
[11/26 10:15:36    206s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -1.159 |           |       -3 |       34.12 |            |              | 0:00:03  |        3115 |    2 |   4 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3119 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3119 |      |     |
| drv_fixing_2            |    -1.287 |   -1.287 |        -4 |       -4 |       34.15 |            |              | 0:00:02  |        3133 |    0 |   0 |
| global_opt              |           |   -0.204 |           |       -1 |       36.77 |            |              | 0:00:32  |        3164 |      |     |
| area_reclaiming         |    -0.200 |   -0.200 |        -1 |       -1 |       36.42 |            |              | 0:00:07  |        3167 |      |     |
| incremental_replacement |           |   -0.227 |           |       -1 |             |       1.33 |        17.78 | 0:00:38  |        3174 |      |     |
| tns_fixing              |     0.000 |   -0.227 |         0 |       -1 |       36.42 |            |              | 0:00:01  |        3219 |      |     |
| wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.91 |            |              | 0:00:29  |        3264 |      |     |
| area_reclaiming_2       |     0.000 |   -0.001 |         0 |       -0 |       36.03 |            |              | 0:00:08  |        3181 |      |     |
| drv_eco_fixing          |     0.000 |   -0.001 |         0 |       -0 |       36.03 |            |              | 0:00:00  |        3181 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:15:36    206s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2697.4M, current mem=2697.4M)

[11/26 10:15:36    206s] End: Collecting metrics
[11/26 10:15:36    206s] End: GigaOpt postEco DRV Optimization
[11/26 10:15:36    206s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/26 10:15:36    206s] GigaOpt: Skipping nonLegal postEco optimization
[11/26 10:15:36    206s] Design TNS changes after trial route: -0.001 -> -0.001
[11/26 10:15:36    206s] Begin: GigaOpt TNS non-legal recovery
[11/26 10:15:36    206s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -preCTS
[11/26 10:15:36    206s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:15:36    206s] *** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:26.8/0:03:57.7 (0.9), mem = 3181.5M
[11/26 10:15:36    206s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.10
[11/26 10:15:36    206s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:15:37    206s] 
[11/26 10:15:37    206s] Active Setup views: default_setup_view 
[11/26 10:15:37    206s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3181.5M, EPOCH TIME: 1732634137.042031
[11/26 10:15:37    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:37    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:37    206s] 
[11/26 10:15:37    206s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:37    206s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:37    206s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.005, MEM:3181.5M, EPOCH TIME: 1732634137.047512
[11/26 10:15:37    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:15:37    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:37    206s] [oiPhyDebug] optDemand 211041884160.00, spDemand 204510044160.00.
[11/26 10:15:37    206s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8866
[11/26 10:15:37    206s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[11/26 10:15:37    206s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:27 mem=3181.5M
[11/26 10:15:37    206s] OPERPROF: Starting DPlace-Init at level 1, MEM:3181.5M, EPOCH TIME: 1732634137.050813
[11/26 10:15:37    206s] Processing tracks to init pin-track alignment.
[11/26 10:15:37    206s] z: 1, totalTracks: 1
[11/26 10:15:37    206s] z: 3, totalTracks: 1
[11/26 10:15:37    206s] z: 5, totalTracks: 1
[11/26 10:15:37    206s] z: 7, totalTracks: 1
[11/26 10:15:37    206s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:15:37    206s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3181.5M, EPOCH TIME: 1732634137.054494
[11/26 10:15:37    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:37    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:37    206s] 
[11/26 10:15:37    206s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:37    206s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:37    206s] OPERPROF:     Starting CMU at level 3, MEM:3181.5M, EPOCH TIME: 1732634137.058928
[11/26 10:15:37    206s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3181.5M, EPOCH TIME: 1732634137.059273
[11/26 10:15:37    206s] 
[11/26 10:15:37    206s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:15:37    206s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3181.5M, EPOCH TIME: 1732634137.059964
[11/26 10:15:37    206s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3181.5M, EPOCH TIME: 1732634137.060009
[11/26 10:15:37    206s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3181.5M, EPOCH TIME: 1732634137.060119
[11/26 10:15:37    206s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3181.5MB).
[11/26 10:15:37    206s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3181.5M, EPOCH TIME: 1732634137.061073
[11/26 10:15:37    206s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:15:37    206s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8866
[11/26 10:15:37    206s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:27 mem=3181.5M
[11/26 10:15:37    206s] ### Creating RouteCongInterface, started
[11/26 10:15:37    206s] 
[11/26 10:15:37    206s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/26 10:15:37    206s] 
[11/26 10:15:37    206s] #optDebug: {0, 1.000}
[11/26 10:15:37    206s] ### Creating RouteCongInterface, finished
[11/26 10:15:37    207s] *info: 1 clock net excluded
[11/26 10:15:37    207s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1090489.3
[11/26 10:15:37    207s] PathGroup :  reg2reg  TargetSlack : 0 
[11/26 10:15:37    207s] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 36.03
[11/26 10:15:37    207s] Optimizer TNS Opt
[11/26 10:15:37    207s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.001|-0.001|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.001|-0.001|
+----------+------+------+

[11/26 10:15:37    207s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3241.6M, EPOCH TIME: 1732634137.298837
[11/26 10:15:37    207s] Found 0 hard placement blockage before merging.
[11/26 10:15:37    207s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3241.6M, EPOCH TIME: 1732634137.299233
[11/26 10:15:37    207s] Active Path Group: default 
[11/26 10:15:37    207s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:15:37    207s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
[11/26 10:15:37    207s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:15:37    207s] |  -0.001|   -0.001|  -0.001|   -0.001|   36.03%|   0:00:00.0| 3241.6M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:15:37    207s] |   0.000|    0.000|   0.000|    0.000|   36.05%|   0:00:00.0| 3265.2M|default_setup_view|       NA| NA                  |
[11/26 10:15:37    207s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:15:37    207s] 
[11/26 10:15:37    207s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3265.2M) ***
[11/26 10:15:37    207s] 
[11/26 10:15:37    207s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3265.2M) ***
[11/26 10:15:37    207s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:15:37    207s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/26 10:15:37    207s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.1090489.3
[11/26 10:15:37    207s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3265.2M, EPOCH TIME: 1732634137.659785
[11/26 10:15:37    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8875).
[11/26 10:15:37    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:37    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:37    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:37    207s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3265.2M, EPOCH TIME: 1732634137.674896
[11/26 10:15:37    207s] *** Finished re-routing un-routed nets (3265.2M) ***
[11/26 10:15:37    207s] OPERPROF: Starting DPlace-Init at level 1, MEM:3265.2M, EPOCH TIME: 1732634137.709471
[11/26 10:15:37    207s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3265.2M, EPOCH TIME: 1732634137.713253
[11/26 10:15:37    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:37    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:37    207s] 
[11/26 10:15:37    207s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:37    207s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:37    207s] OPERPROF:     Starting CMU at level 3, MEM:3265.2M, EPOCH TIME: 1732634137.718049
[11/26 10:15:37    207s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3265.2M, EPOCH TIME: 1732634137.718405
[11/26 10:15:37    207s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3265.2M, EPOCH TIME: 1732634137.719133
[11/26 10:15:37    207s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3265.2M, EPOCH TIME: 1732634137.719182
[11/26 10:15:37    207s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3265.2M, EPOCH TIME: 1732634137.719288
[11/26 10:15:37    207s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3265.2M, EPOCH TIME: 1732634137.720296
[11/26 10:15:37    207s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:15:37    207s] 
[11/26 10:15:37    207s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3265.2M) ***
[11/26 10:15:37    207s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.1090489.3
[11/26 10:15:37    207s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 36.05
[11/26 10:15:37    207s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/26 10:15:37    207s] 
[11/26 10:15:37    207s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=3265.2M) ***
[11/26 10:15:37    207s] 
[11/26 10:15:37    207s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1090489.3
[11/26 10:15:37    207s] Total-nets :: 10503, Stn-nets :: 671, ratio :: 6.38865 %, Total-len 191600, Stn-len 22572.5
[11/26 10:15:37    207s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8875
[11/26 10:15:37    207s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3265.2M, EPOCH TIME: 1732634137.885227
[11/26 10:15:37    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:15:37    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:37    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:37    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:37    207s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.014, MEM:3182.2M, EPOCH TIME: 1732634137.899106
[11/26 10:15:37    207s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.10
[11/26 10:15:37    207s] *** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:03:27.8/0:03:58.6 (0.9), mem = 3182.2M
[11/26 10:15:37    207s] 
[11/26 10:15:37    207s] =============================================================================================
[11/26 10:15:37    207s]  Step TAT Report : TnsOpt #2 / place_opt_design #1                              23.12-s091_1
[11/26 10:15:37    207s] =============================================================================================
[11/26 10:15:37    207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:15:37    207s] ---------------------------------------------------------------------------------------------
[11/26 10:15:37    207s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.4
[11/26 10:15:37    207s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:37    207s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    1.2
[11/26 10:15:37    207s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:15:37    207s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:15:37    207s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:37    207s] [ TransformInit          ]      1   0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:15:37    207s] [ OptimizationStep       ]      1   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:15:37    207s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:15:37    207s] [ OptGetWeight           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.6
[11/26 10:15:37    207s] [ OptEval                ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:15:37    207s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:37    207s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:15:37    207s] [ IncrDelayCalc          ]     10   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:15:37    207s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:37    207s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:37    207s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:37    207s] [ TnsPass                ]      1   0:00:00.3  (  31.7 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:15:37    207s] [ RefinePlace            ]      1   0:00:00.1  (   9.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:15:37    207s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:37    207s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:37    207s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.9
[11/26 10:15:37    207s] [ MISC                   ]          0:00:00.2  (  24.9 % )     0:00:00.2 /  0:00:00.2    0.9
[11/26 10:15:37    207s] ---------------------------------------------------------------------------------------------
[11/26 10:15:37    207s]  TnsOpt #2 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/26 10:15:37    207s] ---------------------------------------------------------------------------------------------
[11/26 10:15:37    207s] Begin: Collecting metrics
[11/26 10:15:37    207s] 
	GigaOpt Setup Optimization summary:
[11/26 10:15:37    207s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |   -0.001 |         0 |       -0 |       36.03 | 0:00:01  |        3242 |
	| tns_pass_0       |     0.000 |    0.000 |         0 |        0 |       36.05 | 0:00:00  |        3265 |
	| legalization_0   |     0.000 |    0.000 |         0 |        0 |       36.05 | 0:00:00  |        3265 |
	| end_setup_fixing |     0.000 |    0.000 |         0 |        0 |       36.05 | 0:00:00  |        3265 |
	 ------------------------------------------------------------------------------------------------------- 
[11/26 10:15:37    207s] 
[11/26 10:15:38    207s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -1.159 |           |       -3 |       34.12 |            |              | 0:00:03  |        3115 |    2 |   4 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3119 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3119 |      |     |
| drv_fixing_2            |    -1.287 |   -1.287 |        -4 |       -4 |       34.15 |            |              | 0:00:02  |        3133 |    0 |   0 |
| global_opt              |           |   -0.204 |           |       -1 |       36.77 |            |              | 0:00:32  |        3164 |      |     |
| area_reclaiming         |    -0.200 |   -0.200 |        -1 |       -1 |       36.42 |            |              | 0:00:07  |        3167 |      |     |
| incremental_replacement |           |   -0.227 |           |       -1 |             |       1.33 |        17.78 | 0:00:38  |        3174 |      |     |
| tns_fixing              |     0.000 |   -0.227 |         0 |       -1 |       36.42 |            |              | 0:00:01  |        3219 |      |     |
| wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.91 |            |              | 0:00:29  |        3264 |      |     |
| area_reclaiming_2       |     0.000 |   -0.001 |         0 |       -0 |       36.03 |            |              | 0:00:08  |        3181 |      |     |
| drv_eco_fixing          |     0.000 |   -0.001 |         0 |       -0 |       36.03 |            |              | 0:00:00  |        3181 |    0 |   0 |
| tns_eco_fixing          |     0.000 |    0.000 |         0 |        0 |       36.05 |            |              | 0:00:01  |        3265 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:15:38    207s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2701.2M, current mem=2695.4M)

[11/26 10:15:38    207s] End: Collecting metrics
[11/26 10:15:38    207s] End: GigaOpt TNS non-legal recovery
[11/26 10:15:38    207s] Register exp ratio and priority group on 0 nets on 10503 nets : 
[11/26 10:15:38    207s] 
[11/26 10:15:38    207s] Active setup views:
[11/26 10:15:38    207s]  default_setup_view
[11/26 10:15:38    207s]   Dominating endpoints: 0
[11/26 10:15:38    207s]   Dominating TNS: -0.000
[11/26 10:15:38    207s] 
[11/26 10:15:38    208s] Extraction called for design 'dist_sort' of instances=8875 and nets=10505 using extraction engine 'preRoute' .
[11/26 10:15:38    208s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 10:15:38    208s] Type 'man IMPEXT-3530' for more detail.
[11/26 10:15:38    208s] PreRoute RC Extraction called for design dist_sort.
[11/26 10:15:38    208s] RC Extraction called in multi-corner(1) mode.
[11/26 10:15:38    208s] RCMode: PreRoute
[11/26 10:15:38    208s]       RC Corner Indexes            0   
[11/26 10:15:38    208s] Capacitance Scaling Factor   : 1.00000 
[11/26 10:15:38    208s] Resistance Scaling Factor    : 1.00000 
[11/26 10:15:38    208s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 10:15:38    208s] Clock Res. Scaling Factor    : 1.00000 
[11/26 10:15:38    208s] Shrink Factor                : 1.00000
[11/26 10:15:38    208s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 10:15:38    208s] Using Quantus QRC technology file ...
[11/26 10:15:38    208s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[11/26 10:15:38    208s] Grid density data update skipped
[11/26 10:15:38    208s] eee: pegSigSF=1.070000
[11/26 10:15:38    208s] Initializing multi-corner resistance tables ...
[11/26 10:15:38    208s] eee: Grid unit RC data computation started
[11/26 10:15:38    208s] eee: Grid unit RC data computation completed
[11/26 10:15:38    208s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:15:38    208s] eee: l=2 avDens=0.445484 usedTrk=12061.483181 availTrk=27075.000000 sigTrk=12061.483181
[11/26 10:15:38    208s] eee: l=3 avDens=0.229870 usedTrk=5999.612267 availTrk=26100.000000 sigTrk=5999.612267
[11/26 10:15:38    208s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:38    208s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:38    208s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:38    208s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:38    208s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:38    208s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:38    208s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:38    208s] {RT RC_corner_25 0 2 3  0}
[11/26 10:15:38    208s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:15:38    208s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:15:38    208s] eee: NetCapCache creation started. (Current Mem: 3157.855M) 
[11/26 10:15:38    208s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3157.855M) 
[11/26 10:15:38    208s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:15:38    208s] eee: Metal Layers Info:
[11/26 10:15:38    208s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:15:38    208s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:15:38    208s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:15:38    208s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:15:38    208s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:15:38    208s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:15:38    208s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:15:38    208s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:15:38    208s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:15:38    208s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:15:38    208s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:15:38    208s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:15:38    208s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:15:38    208s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:15:38    208s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:15:38    208s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3157.855M)
[11/26 10:15:38    208s] Skewing Data Summary (End_of_FINAL)
[11/26 10:15:38    208s] 
[11/26 10:15:38    208s] Skew summary for view default_setup_view:
[11/26 10:15:38    208s] * Accumulated skew : count = 0
[11/26 10:15:38    208s] *     Internal use : count = 0
[11/26 10:15:38    208s] 
[11/26 10:15:38    208s] Starting delay calculation for Setup views
[11/26 10:15:38    208s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:15:38    208s] #################################################################################
[11/26 10:15:38    208s] # Design Stage: PreRoute
[11/26 10:15:38    208s] # Design Name: dist_sort
[11/26 10:15:38    208s] # Design Mode: 90nm
[11/26 10:15:38    208s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:15:38    208s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:15:38    208s] # Signoff Settings: SI Off 
[11/26 10:15:38    208s] #################################################################################
[11/26 10:15:38    208s] Calculate delays in Single mode...
[11/26 10:15:38    208s] Topological Sorting (REAL = 0:00:00.0, MEM = 3168.4M, InitMEM = 3168.4M)
[11/26 10:15:38    208s] Start delay calculation (fullDC) (1 T). (MEM=2691.11)
[11/26 10:15:38    208s] End AAE Lib Interpolated Model. (MEM=3168.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:15:40    209s] Total number of fetched objects 10503
[11/26 10:15:40    209s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:15:40    209s] End delay calculation. (MEM=2696.69 CPU=0:00:01.0 REAL=0:00:01.0)
[11/26 10:15:40    209s] End delay calculation (fullDC). (MEM=2696.69 CPU=0:00:01.3 REAL=0:00:02.0)
[11/26 10:15:40    209s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 3194.1M) ***
[11/26 10:15:40    210s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:03:30 mem=3194.1M)
[11/26 10:15:40    210s] OPTC: user 20.0
[11/26 10:15:40    210s] Reported timing to dir ./timingReports
[11/26 10:15:40    210s] **optDesign ... cpu = 0:02:06, real = 0:02:21, mem = 2683.3M, totSessionCpu=0:03:30 **
[11/26 10:15:40    210s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3129.1M, EPOCH TIME: 1732634140.414547
[11/26 10:15:40    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:40    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:40    210s] 
[11/26 10:15:40    210s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:40    210s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:40    210s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:3129.1M, EPOCH TIME: 1732634140.419930
[11/26 10:15:40    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:15:40    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:41    210s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.008  |   N/A   | -0.008  |
|           TNS (ns):| -0.009  |   N/A   | -0.009  |
|    Violating Paths:|    2    |   N/A   |    2    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.055%
Routing Overflow: 6.08% H and 0.01% V
------------------------------------------------------------------

[11/26 10:15:41    210s] Begin: Collecting metrics
[11/26 10:15:41    210s] **INFO: Starting Blocking QThread with 1 CPU
[11/26 10:15:41    210s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/26 10:15:41      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.3M
[11/26 10:15:41      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2692.6M, current mem=2050.2M)
[11/26 10:15:41      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2063.1M, current mem=2058.4M)
[11/26 10:15:41      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 0.3M
[11/26 10:15:41      0s] 
[11/26 10:15:41      0s] =============================================================================================
[11/26 10:15:41      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.12-s091_1
[11/26 10:15:41      0s] =============================================================================================
[11/26 10:15:41      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:15:41      0s] ---------------------------------------------------------------------------------------------
[11/26 10:15:41      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:15:41      0s] ---------------------------------------------------------------------------------------------
[11/26 10:15:41      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:15:41      0s] ---------------------------------------------------------------------------------------------

[11/26 10:15:41    210s]  
_______________________________________________________________________
[11/26 10:15:41    210s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:15:41    210s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[11/26 10:15:41    210s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[11/26 10:15:41    210s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[11/26 10:15:41    210s] | initial_summary         |           |   -1.159 |           |       -3 |       34.12 |            |              | 0:00:03  |        3115 |    2 |   4 |
[11/26 10:15:41    210s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3119 |      |     |
[11/26 10:15:41    210s] | drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3119 |      |     |
[11/26 10:15:41    210s] | drv_fixing_2            |    -1.287 |   -1.287 |        -4 |       -4 |       34.15 |            |              | 0:00:02  |        3133 |    0 |   0 |
[11/26 10:15:41    210s] | global_opt              |           |   -0.204 |           |       -1 |       36.77 |            |              | 0:00:32  |        3164 |      |     |
[11/26 10:15:41    210s] | area_reclaiming         |    -0.200 |   -0.200 |        -1 |       -1 |       36.42 |            |              | 0:00:07  |        3167 |      |     |
[11/26 10:15:41    210s] | incremental_replacement |           |   -0.227 |           |       -1 |             |       1.33 |        17.78 | 0:00:38  |        3174 |      |     |
[11/26 10:15:41    210s] | tns_fixing              |     0.000 |   -0.227 |         0 |       -1 |       36.42 |            |              | 0:00:01  |        3219 |      |     |
[11/26 10:15:41    210s] | wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.91 |            |              | 0:00:29  |        3264 |      |     |
[11/26 10:15:41    210s] | area_reclaiming_2       |     0.000 |   -0.001 |         0 |       -0 |       36.03 |            |              | 0:00:08  |        3181 |      |     |
[11/26 10:15:41    210s] | drv_eco_fixing          |     0.000 |   -0.001 |         0 |       -0 |       36.03 |            |              | 0:00:00  |        3181 |    0 |   0 |
[11/26 10:15:41    210s] | tns_eco_fixing          |     0.000 |    0.000 |         0 |        0 |       36.05 |            |              | 0:00:01  |        3265 |      |     |
[11/26 10:15:41    210s] | final_summary           |           |   -0.008 |           |       -0 |       36.05 |            |              | 0:00:01  |        3145 |    0 |   0 |
[11/26 10:15:41    210s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:15:41    210s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2692.6M, current mem=2684.9M)

[11/26 10:15:41    210s] End: Collecting metrics
[11/26 10:15:41    210s] **optDesign ... cpu = 0:02:06, real = 0:02:22, mem = 2684.9M, totSessionCpu=0:03:31 **
[11/26 10:15:41    210s] 
[11/26 10:15:41    210s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:15:41    210s] Deleting Lib Analyzer.
[11/26 10:15:41    210s] 
[11/26 10:15:41    210s] TimeStamp Deleting Cell Server End ...
[11/26 10:15:41    210s] *** Finished optDesign ***
[11/26 10:15:41    210s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:15:41    210s] UM:*                                                                   final
[11/26 10:15:41    211s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:15:41    211s] UM:*                                                                   opt_design_prects
[11/26 10:15:48    211s] Info: final physical memory for 2 CRR processes is 893.60MB.
[11/26 10:15:49    211s] Info: Summary of CRR changes:
[11/26 10:15:49    211s]       - Timing transform commits:       0
[11/26 10:15:49    211s] 
[11/26 10:15:49    211s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:11 real=  0:02:49)
[11/26 10:15:49    211s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[11/26 10:15:49    211s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:31.7 real=0:00:31.9)
[11/26 10:15:49    211s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:14.5 real=0:00:14.6)
[11/26 10:15:49    211s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:35.5 real=0:00:35.9)
[11/26 10:15:49    211s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[11/26 10:15:49    211s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:28.6 real=0:00:28.8)
[11/26 10:15:49    211s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.7 real=0:00:01.8)
[11/26 10:15:49    211s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:15:49    211s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 10:15:49    211s] clean pInstBBox. size 0
[11/26 10:15:49    211s] Cell dist_sort LLGs are deleted
[11/26 10:15:49    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:49    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:49    211s] Disable CTE adjustment.
[11/26 10:15:49    211s] Disable Layer aware incrSKP.
[11/26 10:15:49    211s] Info: pop threads available for lower-level modules during optimization.
[11/26 10:15:49    211s] #optDebug: fT-D <X 1 0 0 0>
[11/26 10:15:49    211s] VSMManager cleared!
[11/26 10:15:49    211s] **place_opt_design ... cpu = 0:03:04, real = 0:03:30, mem = 3122.3M **
[11/26 10:15:49    211s] *** Finished GigaPlace ***
[11/26 10:15:49    211s] 
[11/26 10:15:49    211s] *** Summary of all messages that are not suppressed in this session:
[11/26 10:15:49    211s] Severity  ID               Count  Summary                                  
[11/26 10:15:49    211s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[11/26 10:15:49    211s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[11/26 10:15:49    211s] WARNING   IMPPSP-1321         52  Removed %d out of boundary tracks from l...
[11/26 10:15:49    211s] *** Message Summary: 75 warning(s), 0 error(s)
[11/26 10:15:49    211s] 
[11/26 10:15:49    211s] *** place_opt_design #1 [finish] () : cpu/real = 0:03:04.3/0:03:30.2 (0.9), totSession cpu/real = 0:03:31.1/0:04:10.3 (0.8), mem = 3122.3M
[11/26 10:15:49    211s] 
[11/26 10:15:49    211s] =============================================================================================
[11/26 10:15:49    211s]  Final TAT Report : place_opt_design #1                                         23.12-s091_1
[11/26 10:15:49    211s] =============================================================================================
[11/26 10:15:49    211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:15:49    211s] ---------------------------------------------------------------------------------------------
[11/26 10:15:49    211s] [ InitOpt                ]      1   0:00:15.9  (   7.5 % )     0:00:18.8 /  0:00:04.7    0.2
[11/26 10:15:49    211s] [ WnsOpt                 ]      1   0:00:22.4  (  10.7 % )     0:00:28.6 /  0:00:28.4    1.0
[11/26 10:15:49    211s] [ TnsOpt                 ]      2   0:00:01.7  (   0.8 % )     0:00:01.8 /  0:00:01.8    1.0
[11/26 10:15:49    211s] [ GlobalOpt              ]      1   0:00:31.8  (  15.1 % )     0:00:31.8 /  0:00:31.6    1.0
[11/26 10:15:49    211s] [ DrvOpt                 ]      3   0:00:02.0  (   0.9 % )     0:00:02.0 /  0:00:01.9    1.0
[11/26 10:15:49    211s] [ SimplifyNetlist        ]      1   0:00:00.7  (   0.4 % )     0:00:00.8 /  0:00:00.8    1.0
[11/26 10:15:49    211s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:49    211s] [ AreaOpt                ]      3   0:00:20.6  (   9.8 % )     0:00:20.7 /  0:00:20.5    1.0
[11/26 10:15:49    211s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:49    211s] [ ViewPruning            ]     10   0:00:00.2  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 10:15:49    211s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.0 % )     0:00:02.9 /  0:00:02.6    0.9
[11/26 10:15:49    211s] [ MetricReport           ]     13   0:00:02.0  (   1.0 % )     0:00:02.0 /  0:00:01.6    0.8
[11/26 10:15:49    211s] [ DrvReport              ]      2   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.2    0.5
[11/26 10:15:49    211s] [ SlackTraversorInit     ]     11   0:00:00.1  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:15:49    211s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:15:49    211s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[11/26 10:15:49    211s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:15:49    211s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:15:49    211s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:15:49    211s] [ GlobalPlace            ]      1   0:00:58.9  (  28.0 % )     0:00:59.9 /  0:00:57.6    1.0
[11/26 10:15:49    211s] [ IncrReplace            ]      1   0:00:34.2  (  16.3 % )     0:00:38.1 /  0:00:37.5    1.0
[11/26 10:15:49    211s] [ RefinePlace            ]      4   0:00:01.4  (   0.7 % )     0:00:01.4 /  0:00:01.4    1.0
[11/26 10:15:49    211s] [ DetailPlaceInit        ]      5   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:15:49    211s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.5    0.9
[11/26 10:15:49    211s] [ ExtractRC              ]      3   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.9
[11/26 10:15:49    211s] [ UpdateTimingGraph      ]      7   0:00:00.7  (   0.3 % )     0:00:06.3 /  0:00:06.3    1.0
[11/26 10:15:49    211s] [ FullDelayCalc          ]      3   0:00:04.5  (   2.1 % )     0:00:04.5 /  0:00:04.5    1.0
[11/26 10:15:49    211s] [ TimingUpdate           ]     53   0:00:02.6  (   1.2 % )     0:00:02.6 /  0:00:02.6    1.0
[11/26 10:15:49    211s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/26 10:15:49    211s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:15:49    211s] [ IncrTimingUpdate       ]     11   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:15:49    211s] [ MISC                   ]          0:00:08.8  (   4.2 % )     0:00:08.8 /  0:00:00.9    0.1
[11/26 10:15:49    211s] ---------------------------------------------------------------------------------------------
[11/26 10:15:49    211s]  place_opt_design #1 TOTAL          0:03:30.2  ( 100.0 % )     0:03:30.2 /  0:03:04.3    0.9
[11/26 10:15:49    211s] ---------------------------------------------------------------------------------------------
[11/26 10:15:49    211s] #% End place_opt_design (date=11/26 10:15:49, total cpu=0:03:04, real=0:03:30, peak res=2808.7M, current mem=2653.5M)
[11/26 10:15:49    211s] <CMD> setNanoRouteMode -drouteMinimizeLithoEffectOnLayer {f t t t t t t t t t} -routeTopRoutingLayer 3 -routeBottomRoutingLayer 2 -routeWithViaInPin true -routeWithTimingDriven true
[11/26 10:15:49    211s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/26 10:15:49    211s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/26 10:15:49    211s] <CMD> set_ccopt_property inverter_cells {INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R}
[11/26 10:15:49    211s] <CMD> set_ccopt_property cts_add_wire_delay_in_detailed_balancer true
[11/26 10:15:49    211s] <CMD> set_ccopt_property cts_compute_fastest_drivers_and_slews_for_clustering multi_corner
[11/26 10:15:49    211s] <CMD> set_ccopt_property cts_clustering_net_skew_limit_as_proportion_of_skew_target 0.5
[11/26 10:15:49    211s] <CMD> set_ccopt_property routing_top_min_fanout 2000
[11/26 10:15:49    211s] <CMD> set_ccopt_property cell_density 0.5
[11/26 10:15:49    211s] <CMD> set_ccopt_property adjacent_rows_legal false
[11/26 10:15:49    211s] <CMD> set_ccopt_property ccopt_auto_limit_insertion_delay_factor 1.0
[11/26 10:15:49    211s] <CMD> set_ccopt_property skew_band_size 0.1
[11/26 10:15:49    211s] <CMD> set_ccopt_property useful_skew_use_gigaopt_for_mfn_chain_speed true
[11/26 10:15:49    211s] **WARN: (IMPCCOPT-2033):	The property useful_skew_use_gigaopt_for_mfn_chain_speed is obsolete. The value is not stored, and setting the value has no effect.
[11/26 10:15:49    211s] Remove references to this property from any scripts.
[11/26 10:15:49    211s] <CMD> set_ccopt_property useful_skew_implement_using_wns_windows false
[11/26 10:15:49    211s] <CMD> set_ccopt_property target_max_trans 100ps
[11/26 10:15:49    211s] <CMD> create_ccopt_clock_tree_spec -filename ./cts/ccopt.spec
[11/26 10:15:49    211s] Creating clock tree spec for modes (timing configs): common
[11/26 10:15:49    211s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/26 10:15:49    211s] 
[11/26 10:15:49    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:15:49    211s] Summary for sequential cells identification: 
[11/26 10:15:49    211s]   Identified SBFF number: 17
[11/26 10:15:49    211s]   Identified MBFF number: 0
[11/26 10:15:49    211s]   Identified SB Latch number: 6
[11/26 10:15:49    211s]   Identified MB Latch number: 0
[11/26 10:15:49    211s]   Not identified SBFF number: 0
[11/26 10:15:49    211s]   Not identified MBFF number: 0
[11/26 10:15:49    211s]   Not identified SB Latch number: 0
[11/26 10:15:49    211s]   Not identified MB Latch number: 0
[11/26 10:15:49    211s]   Number of sequential cells which are not FFs: 3
[11/26 10:15:49    211s]  Visiting view : default_setup_view
[11/26 10:15:49    211s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:15:49    211s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:15:49    211s]  Visiting view : default_hold_view
[11/26 10:15:49    211s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:15:49    211s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:15:49    211s] TLC MultiMap info (StdDelay):
[11/26 10:15:49    211s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:15:49    211s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:15:49    211s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:15:49    211s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:15:49    211s]  Setting StdDelay to: 4.2ps
[11/26 10:15:49    211s] 
[11/26 10:15:49    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:15:49    211s] Reset timing graph...
[11/26 10:15:49    211s] Ignoring AAE DB Resetting ...
[11/26 10:15:49    211s] Reset timing graph done.
[11/26 10:15:49    211s] Ignoring AAE DB Resetting ...
[11/26 10:15:49    211s] Analyzing clock structure...
[11/26 10:15:49    211s] Analyzing clock structure done.
[11/26 10:15:49    211s] Reset timing graph...
[11/26 10:15:50    211s] Ignoring AAE DB Resetting ...
[11/26 10:15:50    211s] Reset timing graph done.
[11/26 10:15:50    211s] Wrote: ./cts/ccopt.spec
[11/26 10:15:50    211s] <CMD> get_ccopt_clock_trees
[11/26 10:15:50    211s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[11/26 10:15:50    211s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[11/26 10:15:50    211s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[11/26 10:15:50    211s] Extracting original clock gating for clk...
[11/26 10:15:50    211s]   clock_tree clk contains 7 sinks and 0 clock gates.
[11/26 10:15:50    211s] Extracting original clock gating for clk done.
[11/26 10:15:50    211s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner delayCorner_slow -early -clock_tree clk 0.1
[11/26 10:15:50    211s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner delayCorner_slow -late -clock_tree clk 0.1
[11/26 10:15:50    211s] <CMD> set_ccopt_property source_driver -clock_tree clk {INVx3_ASAP7_75t_R/A INVx3_ASAP7_75t_R/Y}
[11/26 10:15:50    211s] <CMD> set_ccopt_property clock_period -pin clk 2300
[11/26 10:15:50    211s] <CMD> set_ccopt_property timing_connectivity_info {}
[11/26 10:15:50    211s] <CMD> create_ccopt_skew_group -name clk/common -sources clk -auto_sinks
[11/26 10:15:50    211s] The skew group clk/common was created. It contains 7 sinks and 1 sources.
[11/26 10:15:50    211s] <CMD> set_ccopt_property include_source_latency -skew_group clk/common true
[11/26 10:15:50    211s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/common clk
[11/26 10:15:50    211s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group clk/common {common  }
[11/26 10:15:50    211s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/common {delayCorner_slow delayCorner_fast}
[11/26 10:15:50    211s] <CMD> check_ccopt_clock_tree_convergence
[11/26 10:15:50    211s] Checking clock tree convergence...
[11/26 10:15:50    211s] Checking clock tree convergence done.
[11/26 10:15:50    211s] <CMD> get_ccopt_property auto_design_state_for_ilms
[11/26 10:15:50    211s] <CMD> clock_opt_design -outDir ./cts/
[11/26 10:15:50    211s] **WARN: (IMPTCM-70):	Option "-outDir" for command clock_opt_design is obsolete and has been replaced by "-out_dir". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-out_dir".
[11/26 10:15:50    211s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:03:31.6/0:04:10.8 (0.8), mem = 3104.8M
[11/26 10:15:50    211s] **INFO: User's settings:
[11/26 10:15:50    211s] setOptMode -opt_view_pruning_hold_views_active_list            { default_hold_view }
[11/26 10:15:50    211s] setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
[11/26 10:15:50    211s] setOptMode -opt_all_end_points                                 true
[11/26 10:15:50    211s] setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
[11/26 10:15:50    211s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
[11/26 10:15:50    211s] setOptMode -opt_consider_routing_congestion                    true
[11/26 10:15:50    211s] setOptMode -opt_drv_margin                                     0
[11/26 10:15:50    211s] setOptMode -opt_drv                                            true
[11/26 10:15:50    211s] setOptMode -opt_fix_fanout_load                                true
[11/26 10:15:50    211s] setOptMode -opt_hold_allow_setup_tns_degradation               false
[11/26 10:15:50    211s] setOptMode -opt_post_route_fix_si_transitions                  true
[11/26 10:15:50    211s] setOptMode -opt_resize_flip_flops                              true
[11/26 10:15:50    211s] setOptMode -opt_setup_target_slack                             0
[11/26 10:15:50    211s] setOptMode -opt_skew                                           false
[11/26 10:15:50    211s] 
[11/26 10:15:50    211s] Hard fence disabled
[11/26 10:15:50    211s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3104.8M, EPOCH TIME: 1732634150.084765
[11/26 10:15:50    211s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3104.8M, EPOCH TIME: 1732634150.084866
[11/26 10:15:50    211s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3104.8M, EPOCH TIME: 1732634150.084902
[11/26 10:15:50    211s] Processing tracks to init pin-track alignment.
[11/26 10:15:50    211s] z: 1, totalTracks: 1
[11/26 10:15:50    211s] z: 3, totalTracks: 1
[11/26 10:15:50    211s] z: 5, totalTracks: 1
[11/26 10:15:50    211s] z: 7, totalTracks: 1
[11/26 10:15:50    211s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:15:50    211s] Cell dist_sort LLGs are deleted
[11/26 10:15:50    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:50    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:50    211s] # Building dist_sort llgBox search-tree.
[11/26 10:15:50    211s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3104.8M, EPOCH TIME: 1732634150.090576
[11/26 10:15:50    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:50    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:50    211s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3104.8M, EPOCH TIME: 1732634150.091039
[11/26 10:15:50    211s] Max number of tech site patterns supported in site array is 256.
[11/26 10:15:50    211s] Core basic site is coreSite
[11/26 10:15:50    211s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:15:50    211s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:15:50    211s] Fast DP-INIT is on for default
[11/26 10:15:50    211s] Keep-away cache is enable on metals: 1-10
[11/26 10:15:50    211s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:15:50    211s] Atter site array init, number of instance map data is 0.
[11/26 10:15:50    211s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.004, REAL:0.004, MEM:3104.8M, EPOCH TIME: 1732634150.095303
[11/26 10:15:50    211s] 
[11/26 10:15:50    211s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:50    211s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:50    211s] OPERPROF:         Starting CMU at level 5, MEM:3104.8M, EPOCH TIME: 1732634150.097551
[11/26 10:15:50    211s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.000, MEM:3104.8M, EPOCH TIME: 1732634150.098021
[11/26 10:15:50    211s] 
[11/26 10:15:50    211s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:15:50    211s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.008, REAL:0.008, MEM:3104.8M, EPOCH TIME: 1732634150.098680
[11/26 10:15:50    211s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3104.8M, EPOCH TIME: 1732634150.098721
[11/26 10:15:50    211s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3104.8M, EPOCH TIME: 1732634150.098833
[11/26 10:15:50    211s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3104.8MB).
[11/26 10:15:50    211s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.014, REAL:0.015, MEM:3104.8M, EPOCH TIME: 1732634150.099860
[11/26 10:15:50    211s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.014, REAL:0.015, MEM:3104.8M, EPOCH TIME: 1732634150.100153
[11/26 10:15:50    211s] TDRefine: refinePlace mode is spiral
[11/26 10:15:50    211s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.3
[11/26 10:15:50    211s] OPERPROF:   Starting Refine-Place at level 2, MEM:3104.8M, EPOCH TIME: 1732634150.100229
[11/26 10:15:50    211s] *** Starting refinePlace (0:03:32 mem=3104.8M) ***
[11/26 10:15:50    211s] Total net bbox length = 1.809e+05 (1.238e+05 5.704e+04) (ext = 1.473e+04)
[11/26 10:15:50    211s] 
[11/26 10:15:50    211s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:50    211s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:50    211s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3104.8M, EPOCH TIME: 1732634150.107858
[11/26 10:15:50    211s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3104.8M, EPOCH TIME: 1732634150.108140
[11/26 10:15:50    211s] Set min layer with nano route mode ( 2 )
[11/26 10:15:50    211s] Set max layer with parameter ( 3 )
[11/26 10:15:50    211s] Set min layer with nano route mode ( 2 )
[11/26 10:15:50    211s] Set max layer with parameter ( 3 )
[11/26 10:15:50    211s] 
[11/26 10:15:50    211s] Starting Small incrNP...
[11/26 10:15:50    211s] User Input Parameters:
[11/26 10:15:50    211s] - Congestion Driven    : Off
[11/26 10:15:50    211s] - Timing Driven        : Off
[11/26 10:15:50    211s] - Area-Violation Based : Off
[11/26 10:15:50    211s] - Start Rollback Level : -5
[11/26 10:15:50    211s] - Legalized            : On
[11/26 10:15:50    211s] - Window Based         : Off
[11/26 10:15:50    211s] - eDen incr mode       : Off
[11/26 10:15:50    211s] - Small incr mode      : On
[11/26 10:15:50    211s] 
[11/26 10:15:50    211s] default core: bins with density > 0.750 =  2.78 % ( 9 / 324 )
[11/26 10:15:50    211s] Density distribution unevenness ratio = 21.207%
[11/26 10:15:50    211s] Density distribution unevenness ratio (U70) = 1.536%
[11/26 10:15:50    211s] Density distribution unevenness ratio (U80) = 0.660%
[11/26 10:15:50    211s] Density distribution unevenness ratio (U90) = 0.181%
[11/26 10:15:50    211s] cost 1.048000, thresh 1.000000
[11/26 10:15:50    211s] OPERPROF:     Starting Compute-Min-Padding at level 3, MEM:3104.8M, EPOCH TIME: 1732634150.115574
[11/26 10:15:50    211s] OPERPROF:       Starting Get-Context-Min-Padding at level 4, MEM:3104.8M, EPOCH TIME: 1732634150.115987
[11/26 10:15:50    211s] OPERPROF:       Finished Get-Context-Min-Padding at level 4, CPU:0.000, REAL:0.000, MEM:3104.8M, EPOCH TIME: 1732634150.116256
[11/26 10:15:50    211s] MP Top (8000): mp=1.050. U=0.361.
[11/26 10:15:50    211s] OPERPROF:     Finished Compute-Min-Padding at level 3, CPU:0.002, REAL:0.002, MEM:3104.8M, EPOCH TIME: 1732634150.118023
[11/26 10:15:50    211s] MPU (8000) 0.361 -> 0.379
[11/26 10:15:50    211s] incrNP th 1.000, 0.100
[11/26 10:15:50    211s] Legalizing MH Cells... 0 / 0 (level 100) on dist_sort
[11/26 10:15:50    211s] MH legal: No MH instances from GP
[11/26 10:15:50    211s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 10:15:50    211s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3104.8M, DRC: 0)
[11/26 10:15:50    211s] clkAW=1 clkAWMode=2 maxIt=4 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[11/26 10:15:50    211s] OPERPROF:     Starting IP-Init-SP-Data at level 3, MEM:3104.8M, EPOCH TIME: 1732634150.120865
[11/26 10:15:50    211s] OPERPROF:       Starting Placement-Init-Net-Weight at level 4, MEM:3104.8M, EPOCH TIME: 1732634150.121283
[11/26 10:15:50    211s] no activity file in design. spp won't run.
[11/26 10:15:50    211s] [spp] 0
[11/26 10:15:50    211s] [adp] 0:1:1:3
[11/26 10:15:50    211s] OPERPROF:       Finished Placement-Init-Net-Weight at level 4, CPU:0.002, REAL:0.002, MEM:3104.8M, EPOCH TIME: 1732634150.123000
[11/26 10:15:50    211s] SP #FI/SF FL/PI 0/7493 507/0
[11/26 10:15:50    211s] OPERPROF:     Finished IP-Init-SP-Data at level 3, CPU:0.003, REAL:0.003, MEM:3104.8M, EPOCH TIME: 1732634150.123863
[11/26 10:15:50    211s] NP #FI/FS/SF FL/PI: 8368/0/7493 507/0
[11/26 10:15:50    211s] RPlace IncrNP: Rollback Lev = -3
[11/26 10:15:50    211s] OPERPROF:     Starting NP-Place at level 3, MEM:3104.8M, EPOCH TIME: 1732634150.138246
[11/26 10:15:50    211s] GP RA stats: MHOnly 0 nrInst 507 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/26 10:15:50    212s] OPERPROF:     Finished NP-Place at level 3, CPU:0.545, REAL:0.593, MEM:3124.8M, EPOCH TIME: 1732634150.731557
[11/26 10:15:50    212s] OPERPROF:     Starting IP-Delete-SP-Data at level 3, MEM:3124.8M, EPOCH TIME: 1732634150.747832
[11/26 10:15:50    212s] OPERPROF:     Finished IP-Delete-SP-Data at level 3, CPU:0.000, REAL:0.000, MEM:3124.8M, EPOCH TIME: 1732634150.747956
[11/26 10:15:50    212s] 
[11/26 10:15:50    212s] default core: bins with density > 0.750 =  4.01 % ( 13 / 324 )
[11/26 10:15:50    212s] Density distribution unevenness ratio = 21.207%
[11/26 10:15:50    212s] Density distribution unevenness ratio (U70) = 1.421%
[11/26 10:15:50    212s] Density distribution unevenness ratio (U80) = 0.297%
[11/26 10:15:50    212s] Density distribution unevenness ratio (U90) = 0.024%
[11/26 10:15:50    212s] RPlace postIncrNP: Density = 1.048000 -> 0.926000.
[11/26 10:15:50    212s] RPlace postIncrNP Info: Density distribution changes:
[11/26 10:15:50    212s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/26 10:15:50    212s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[11/26 10:15:50    212s] [1.00 - 1.05] :	 1 (0.31%) -> 0 (0.00%)
[11/26 10:15:50    212s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[11/26 10:15:50    212s] [0.90 - 0.95] :	 2 (0.62%) -> 1 (0.31%)
[11/26 10:15:50    212s] [0.85 - 0.90] :	 3 (0.93%) -> 2 (0.62%)
[11/26 10:15:50    212s] [0.80 - 0.85] :	 0 (0.00%) -> 2 (0.62%)
[11/26 10:15:50    212s] Move report: incrNP moves 503 insts, mean move: 2.52 um, max move: 11.88 um 
[11/26 10:15:50    212s] 	Max move on inst (U5480): (186.48, 128.16) --> (185.40, 117.36)
[11/26 10:15:50    212s] Finished incrNP (cpu=0:00:00.6, real=0:00:00.0, mem=3124.8M)
[11/26 10:15:50    212s] End of Small incrNP (cpu=0:00:00.6, real=0:00:00.0)
[11/26 10:15:50    212s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3124.8M, EPOCH TIME: 1732634150.752253
[11/26 10:15:50    212s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3124.8M, EPOCH TIME: 1732634150.752569
[11/26 10:15:50    212s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3124.8M, EPOCH TIME: 1732634150.752596
[11/26 10:15:50    212s] Starting refinePlace ...
[11/26 10:15:50    212s] Set min layer with nano route mode ( 2 )
[11/26 10:15:50    212s] Set max layer with parameter ( 3 )
[11/26 10:15:50    212s] Set min layer with nano route mode ( 2 )
[11/26 10:15:50    212s] Set max layer with parameter ( 3 )
[11/26 10:15:50    212s] DDP initSite1 nrRow 175 nrJob 175
[11/26 10:15:50    212s] DDP markSite nrRow 175 nrJob 175
[11/26 10:15:50    212s] ** Cut row section cpu time 0:00:00.0.
[11/26 10:15:50    212s]  ** Cut row section real time 0:00:00.0.
[11/26 10:15:50    212s]    Spread Effort: high, standalone mode, useDDP on.
[11/26 10:15:50    212s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3124.8MB) @(0:03:32 - 0:03:32).
[11/26 10:15:50    212s] Move report: preRPlace moves 508 insts, mean move: 0.67 um, max move: 2.38 um 
[11/26 10:15:50    212s] 	Max move on inst (FE_RC_121_0): (190.80, 23.40) --> (192.10, 22.32)
[11/26 10:15:50    212s] 	Length: 4 sites, height: 1 rows, site name: coreSite, cell type: NAND2xp5_ASAP7_75t_R
[11/26 10:15:50    212s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3124.8M, EPOCH TIME: 1732634150.801265
[11/26 10:15:50    212s] Tweakage: fix icg 1, fix clk 0.
[11/26 10:15:50    212s] Tweakage: density cost 0, scale 0.4.
[11/26 10:15:50    212s] Tweakage: activity cost 0, scale 1.0.
[11/26 10:15:50    212s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3128.8M, EPOCH TIME: 1732634150.812699
[11/26 10:15:50    212s] Cut to 2 partitions.
[11/26 10:15:50    212s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3128.8M, EPOCH TIME: 1732634150.816590
[11/26 10:15:50    212s] Tweakage perm 224 insts, flip 579 insts.
[11/26 10:15:50    212s] Tweakage perm 27 insts, flip 38 insts.
[11/26 10:15:50    212s] Tweakage perm 26 insts, flip 24 insts.
[11/26 10:15:50    212s] Tweakage perm 6 insts, flip 4 insts.
[11/26 10:15:50    212s] Tweakage perm 75 insts, flip 283 insts.
[11/26 10:15:51    212s] Tweakage perm 11 insts, flip 12 insts.
[11/26 10:15:51    212s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.232, REAL:0.233, MEM:3128.8M, EPOCH TIME: 1732634151.049095
[11/26 10:15:51    212s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.235, REAL:0.238, MEM:3128.8M, EPOCH TIME: 1732634151.050896
[11/26 10:15:51    212s] Cleanup congestion map
[11/26 10:15:51    212s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.249, REAL:0.252, MEM:3128.8M, EPOCH TIME: 1732634151.052796
[11/26 10:15:51    212s] Move report: Congestion aware Tweak moves 378 insts, mean move: 1.59 um, max move: 5.18 um 
[11/26 10:15:51    212s] 	Max move on inst (FE_RC_111_0): (42.41, 28.80) --> (37.22, 28.80)
[11/26 10:15:51    212s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:01.0, mem=3128.8mb) @(0:03:32 - 0:03:33).
[11/26 10:15:51    212s] Cleanup congestion map
[11/26 10:15:51    212s] 
[11/26 10:15:51    212s]  === Spiral for Logical I: (movable: 8000) ===
[11/26 10:15:51    212s] 
[11/26 10:15:51    212s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:15:51    212s] 
[11/26 10:15:51    212s]  Info: 0 filler has been deleted!
[11/26 10:15:51    212s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:15:51    212s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:15:51    212s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:15:51    212s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3096.8MB) @(0:03:33 - 0:03:33).
[11/26 10:15:51    212s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:15:51    212s] Move report: Detail placement moves 694 insts, mean move: 1.15 um, max move: 6.05 um 
[11/26 10:15:51    212s] 	Max move on inst (FE_RC_63_0): (184.10, 69.84) --> (189.07, 68.76)
[11/26 10:15:51    212s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3096.8MB
[11/26 10:15:51    212s] Statistics of distance of Instance movement in refine placement:
[11/26 10:15:51    212s]   maximum (X+Y) =        11.88 um
[11/26 10:15:51    212s]   inst (U5480) with max move: (186.48, 128.16) -> (185.4, 117.36)
[11/26 10:15:51    212s]   mean    (X+Y) =         1.77 um
[11/26 10:15:51    212s] Total instances flipped for legalization: 125
[11/26 10:15:51    212s] Summary Report:
[11/26 10:15:51    212s] Instances move: 1131 (out of 8000 movable)
[11/26 10:15:51    212s] Instances flipped: 125
[11/26 10:15:51    212s] Mean displacement: 1.77 um
[11/26 10:15:51    212s] Max displacement: 11.88 um (Instance: U5480) (186.48, 128.16) -> (185.4, 117.36)
[11/26 10:15:51    212s] 	Length: 4 sites, height: 1 rows, site name: coreSite, cell type: NOR2xp33_ASAP7_75t_R
[11/26 10:15:51    212s] 	Violation at original loc: Overlapping with other instance
[11/26 10:15:51    212s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:15:51    212s] Total instances moved : 1131
[11/26 10:15:51    212s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.419, REAL:0.426, MEM:3096.8M, EPOCH TIME: 1732634151.178967
[11/26 10:15:51    212s] Total net bbox length = 1.808e+05 (1.237e+05 5.715e+04) (ext = 1.474e+04)
[11/26 10:15:51    212s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3096.8MB
[11/26 10:15:51    212s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=3096.8MB) @(0:03:32 - 0:03:33).
[11/26 10:15:51    212s] *** Finished refinePlace (0:03:33 mem=3096.8M) ***
[11/26 10:15:51    212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.3
[11/26 10:15:51    212s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.023, REAL:1.083, MEM:3096.8M, EPOCH TIME: 1732634151.182801
[11/26 10:15:51    212s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3096.8M, EPOCH TIME: 1732634151.182842
[11/26 10:15:51    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8875).
[11/26 10:15:51    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:51    212s] Cell dist_sort LLGs are deleted
[11/26 10:15:51    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:51    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:51    212s] # Resetting pin-track-align track data.
[11/26 10:15:51    212s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.015, REAL:0.015, MEM:3088.8M, EPOCH TIME: 1732634151.198046
[11/26 10:15:51    212s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.053, REAL:1.113, MEM:3088.8M, EPOCH TIME: 1732634151.198143
[11/26 10:15:51    212s] ccopt_args: -outDir ./cts/
[11/26 10:15:51    212s] Turning off fast DC mode.
[11/26 10:15:51    212s] Runtime...
[11/26 10:15:51    212s] (clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/26 10:15:51    212s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/26 10:15:51    212s] Set place::cacheFPlanSiteMark to 1
[11/26 10:15:51    212s] Using CCOpt effort none.
[11/26 10:15:51    212s] Updating ideal nets and annotations...
[11/26 10:15:51    212s] Reset timing graph...
[11/26 10:15:51    212s] Ignoring AAE DB Resetting ...
[11/26 10:15:51    212s] Reset timing graph done.
[11/26 10:15:51    212s] Ignoring AAE DB Resetting ...
[11/26 10:15:51    212s] Reset timing graph...
[11/26 10:15:51    213s] Ignoring AAE DB Resetting ...
[11/26 10:15:51    213s] Reset timing graph done.
[11/26 10:15:51    213s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[11/26 10:15:51    213s] Updating ideal nets and annotations done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/26 10:15:51    213s] CCOpt::Phase::Initialization...
[11/26 10:15:51    213s] Check Prerequisites...
[11/26 10:15:51    213s] Leaving CCOpt scope - CheckPlace...
[11/26 10:15:51    213s] OPERPROF: Starting checkPlace at level 1, MEM:3103.2M, EPOCH TIME: 1732634151.568705
[11/26 10:15:51    213s] Processing tracks to init pin-track alignment.
[11/26 10:15:51    213s] z: 1, totalTracks: 1
[11/26 10:15:51    213s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 2880
[11/26 10:15:51    213s] z: 3, totalTracks: 1
[11/26 10:15:51    213s] z: 5, totalTracks: 1
[11/26 10:15:51    213s] z: 7, totalTracks: 1
[11/26 10:15:51    213s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:15:51    213s] Cell dist_sort LLGs are deleted
[11/26 10:15:51    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:51    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:51    213s] # Building dist_sort llgBox search-tree.
[11/26 10:15:51    213s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3103.2M, EPOCH TIME: 1732634151.572685
[11/26 10:15:51    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:51    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:51    213s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3103.2M, EPOCH TIME: 1732634151.573072
[11/26 10:15:51    213s] Max number of tech site patterns supported in site array is 256.
[11/26 10:15:51    213s] Core basic site is coreSite
[11/26 10:15:51    213s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:15:51    213s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 10:15:51    213s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:15:51    213s] SiteArray: use 897,024 bytes
[11/26 10:15:51    213s] SiteArray: current memory after site array memory allocation 3103.2M
[11/26 10:15:51    213s] SiteArray: FP blocked sites are writable
[11/26 10:15:51    213s] Keep-away cache is enable on metals: 1-10
[11/26 10:15:51    213s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:15:51    213s] Atter site array init, number of instance map data is 0.
[11/26 10:15:51    213s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.003, REAL:0.004, MEM:3103.2M, EPOCH TIME: 1732634151.577122
[11/26 10:15:51    213s] 
[11/26 10:15:51    213s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:51    213s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:51    213s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.005, MEM:3103.2M, EPOCH TIME: 1732634151.577715
[11/26 10:15:51    213s] Begin checking placement ... (start mem=3103.2M, init mem=3103.2M)
[11/26 10:15:51    213s] Begin checking exclusive groups violation ...
[11/26 10:15:51    213s] There are 0 groups to check, max #box is 0, total #box is 0
[11/26 10:15:51    213s] Finished checking exclusive groups violations. Found 0 Vio.
[11/26 10:15:51    213s] 
[11/26 10:15:51    213s] Running CheckPlace using 1 thread in normal mode...
[11/26 10:15:51    213s] 
[11/26 10:15:51    213s] ...checkPlace normal is done!
[11/26 10:15:51    213s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3103.2M, EPOCH TIME: 1732634151.627140
[11/26 10:15:51    213s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3103.2M, EPOCH TIME: 1732634151.629245
[11/26 10:15:51    213s] *info: Placed = 8875           (Fixed = 875)
[11/26 10:15:51    213s] *info: Unplaced = 0           
[11/26 10:15:51    213s] Placement Density:36.05%(12790/35476)
[11/26 10:15:51    213s] Placement Density (including fixed std cells):36.78%(13198/35884)
[11/26 10:15:51    213s] Cell dist_sort LLGs are deleted
[11/26 10:15:51    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8875).
[11/26 10:15:51    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:51    213s] # Resetting pin-track-align track data.
[11/26 10:15:51    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:51    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:51    213s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3103.2M)
[11/26 10:15:51    213s] OPERPROF: Finished checkPlace at level 1, CPU:0.063, REAL:0.065, MEM:3103.2M, EPOCH TIME: 1732634151.634135
[11/26 10:15:51    213s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 10:15:51    213s] Innovus will update I/O latencies
[11/26 10:15:51    213s] Reset timing graph...
[11/26 10:15:51    213s] Ignoring AAE DB Resetting ...
[11/26 10:15:51    213s] Reset timing graph done.
[11/26 10:15:51    213s] Ignoring AAE DB Resetting ...
[11/26 10:15:51    213s] No differences between SDC and CTS ideal net status found.
[11/26 10:15:51    213s] No differences between SDC and CTS transition time annotations found.
[11/26 10:15:51    213s] No differences between SDC and CTS delay annotations found.
[11/26 10:15:51    213s] Reset timing graph...
[11/26 10:15:51    213s] Ignoring AAE DB Resetting ...
[11/26 10:15:51    213s] Reset timing graph done.
[11/26 10:15:51    213s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/26 10:15:51    213s] 
[11/26 10:15:51    213s] 
[11/26 10:15:51    213s] 
[11/26 10:15:51    213s] Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/26 10:15:51    213s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/26 10:15:51    213s] Info: 1 threads available for lower-level modules during optimization.
[11/26 10:15:51    213s] Executing ccopt post-processing.
[11/26 10:15:51    213s] Synthesizing clock trees with CCOpt...
[11/26 10:15:51    213s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:03:33.4/0:04:12.7 (0.8), mem = 3103.2M
[11/26 10:15:51    213s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 10:15:51    213s] CCOpt::Phase::PreparingToBalance...
[11/26 10:15:51    213s] Leaving CCOpt scope - Initializing power interface...
[11/26 10:15:51    213s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:51    213s] 
[11/26 10:15:51    213s] Positive (advancing) pin insertion delays
[11/26 10:15:51    213s] =========================================
[11/26 10:15:51    213s] 
[11/26 10:15:51    213s] Found 0 advancing pin insertion delay (0.000% of 7 clock tree sinks)
[11/26 10:15:51    213s] 
[11/26 10:15:51    213s] Negative (delaying) pin insertion delays
[11/26 10:15:51    213s] ========================================
[11/26 10:15:51    213s] 
[11/26 10:15:51    213s] Found 0 delaying pin insertion delay (0.000% of 7 clock tree sinks)
[11/26 10:15:51    213s] Notify start of optimization...
[11/26 10:15:51    213s] Notify start of optimization done.
[11/26 10:15:51    213s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/26 10:15:51    213s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3103.2M, EPOCH TIME: 1732634151.980646
[11/26 10:15:51    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:51    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:51    213s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.002, MEM:3091.2M, EPOCH TIME: 1732634151.982350
[11/26 10:15:51    213s] [oiLAM] Zs 3, 11
[11/26 10:15:51    213s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=3091.2M
[11/26 10:15:51    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=3091.2M
[11/26 10:15:51    213s] Running pre-eGR process
[11/26 10:15:52    213s] (I)      Started Early Global Route ( Curr Mem: 2.97 MB )
[11/26 10:15:52    213s] (I)      Initializing eGR engine (regular)
[11/26 10:15:52    213s] Set min layer with nano route mode ( 2 )
[11/26 10:15:52    213s] Set max layer with parameter ( 3 )
[11/26 10:15:52    213s] (I)      clean place blk overflow:
[11/26 10:15:52    213s] (I)      H : enabled 1.00 0
[11/26 10:15:52    213s] (I)      V : enabled 1.00 0
[11/26 10:15:52    213s] (I)      Initializing eGR engine (regular)
[11/26 10:15:52    213s] Set min layer with nano route mode ( 2 )
[11/26 10:15:52    213s] Set max layer with parameter ( 3 )
[11/26 10:15:52    213s] (I)      clean place blk overflow:
[11/26 10:15:52    213s] (I)      H : enabled 1.00 0
[11/26 10:15:52    213s] (I)      V : enabled 1.00 0
[11/26 10:15:52    213s] (I)      Started Early Global Route kernel ( Curr Mem: 2.97 MB )
[11/26 10:15:52    213s] (I)      Running eGR Regular flow
[11/26 10:15:52    213s] (I)      # wire layers (front) : 11
[11/26 10:15:52    213s] (I)      # wire layers (back)  : 0
[11/26 10:15:52    213s] (I)      min wire layer : 1
[11/26 10:15:52    213s] (I)      max wire layer : 10
[11/26 10:15:52    213s] (I)      # cut layers (front) : 10
[11/26 10:15:52    213s] (I)      # cut layers (back)  : 0
[11/26 10:15:52    213s] (I)      min cut layer : 1
[11/26 10:15:52    213s] (I)      max cut layer : 9
[11/26 10:15:52    213s] (I)      ================================ Layers ================================
[11/26 10:15:52    213s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:52    213s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:15:52    213s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:52    213s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:15:52    213s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:15:52    213s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:15:52    213s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:15:52    213s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:15:52    213s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:15:52    213s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:15:52    213s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:15:52    213s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:15:52    213s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:15:52    213s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:15:52    213s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:15:52    213s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:15:52    213s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:15:52    213s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:15:52    213s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:15:52    213s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:15:52    213s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:15:52    213s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:15:52    213s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:15:52    213s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:15:52    213s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:52    213s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:15:52    213s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:15:52    213s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:15:52    213s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:15:52    213s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:52    213s] (I)      Started Import and model ( Curr Mem: 2.97 MB )
[11/26 10:15:52    213s] (I)      == Non-default Options ==
[11/26 10:15:52    213s] (I)      Maximum routing layer                              : 3
[11/26 10:15:52    213s] (I)      Top routing layer                                  : 3
[11/26 10:15:52    213s] (I)      Number of threads                                  : 1
[11/26 10:15:52    213s] (I)      Route tie net to shape                             : auto
[11/26 10:15:52    213s] (I)      Method to set GCell size                           : row
[11/26 10:15:52    213s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:15:52    213s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:15:52    213s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:15:52    213s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:15:52    213s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:15:52    213s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:15:52    213s] (I)      ============== Pin Summary ==============
[11/26 10:15:52    213s] (I)      +-------+--------+---------+------------+
[11/26 10:15:52    213s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:15:52    213s] (I)      +-------+--------+---------+------------+
[11/26 10:15:52    213s] (I)      |     1 |  19146 |   71.29 |        Pin |
[11/26 10:15:52    213s] (I)      |     2 |   7710 |   28.71 |        Pin |
[11/26 10:15:52    213s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:15:52    213s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:15:52    213s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:15:52    213s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:15:52    213s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:15:52    213s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:15:52    213s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:15:52    213s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:15:52    213s] (I)      +-------+--------+---------+------------+
[11/26 10:15:52    213s] (I)      Custom ignore net properties:
[11/26 10:15:52    213s] (I)      1 : NotLegal
[11/26 10:15:52    213s] (I)      Default ignore net properties:
[11/26 10:15:52    213s] (I)      1 : Special
[11/26 10:15:52    213s] (I)      2 : Analog
[11/26 10:15:52    213s] (I)      3 : Fixed
[11/26 10:15:52    213s] (I)      4 : Skipped
[11/26 10:15:52    213s] (I)      5 : MixedSignal
[11/26 10:15:52    213s] (I)      Prerouted net properties:
[11/26 10:15:52    213s] (I)      1 : NotLegal
[11/26 10:15:52    213s] (I)      2 : Special
[11/26 10:15:52    213s] (I)      3 : Analog
[11/26 10:15:52    213s] (I)      4 : Fixed
[11/26 10:15:52    213s] (I)      5 : Skipped
[11/26 10:15:52    213s] (I)      6 : MixedSignal
[11/26 10:15:52    213s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:15:52    213s] (I)      Use row-based GCell size
[11/26 10:15:52    213s] (I)      Use row-based GCell align
[11/26 10:15:52    213s] (I)      layer 0 area = 170496
[11/26 10:15:52    213s] (I)      layer 1 area = 170496
[11/26 10:15:52    213s] (I)      layer 2 area = 170496
[11/26 10:15:52    213s] (I)      GCell unit size   : 4320
[11/26 10:15:52    213s] (I)      GCell multiplier  : 1
[11/26 10:15:52    213s] (I)      GCell row height  : 4320
[11/26 10:15:52    213s] (I)      Actual row height : 4320
[11/26 10:15:52    213s] (I)      GCell align ref   : 20160 20160
[11/26 10:15:52    213s] [NR-eGR] Track table information for default rule: 
[11/26 10:15:52    213s] [NR-eGR] M1 has single uniform track structure
[11/26 10:15:52    213s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:15:52    213s] [NR-eGR] M3 has single uniform track structure
[11/26 10:15:52    213s] [NR-eGR] M4 has single uniform track structure
[11/26 10:15:52    213s] [NR-eGR] M5 has single uniform track structure
[11/26 10:15:52    213s] [NR-eGR] M6 has single uniform track structure
[11/26 10:15:52    213s] [NR-eGR] M7 has single uniform track structure
[11/26 10:15:52    213s] [NR-eGR] M8 has single uniform track structure
[11/26 10:15:52    213s] [NR-eGR] M9 has single uniform track structure
[11/26 10:15:52    213s] [NR-eGR] Pad has single uniform track structure
[11/26 10:15:52    213s] (I)      ============== Default via ===============
[11/26 10:15:52    213s] (I)      +---+------------------+-----------------+
[11/26 10:15:52    213s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:15:52    213s] (I)      +---+------------------+-----------------+
[11/26 10:15:52    213s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:15:52    213s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:15:52    213s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:15:52    213s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:15:52    213s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:15:52    213s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:15:52    213s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:15:52    213s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:15:52    213s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:15:52    213s] (I)      +---+------------------+-----------------+
[11/26 10:15:52    213s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:15:52    213s] [NR-eGR] Read 540 PG shapes
[11/26 10:15:52    213s] [NR-eGR] Read 0 clock shapes
[11/26 10:15:52    213s] [NR-eGR] Read 0 other shapes
[11/26 10:15:52    213s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:15:52    213s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:15:52    213s] [NR-eGR] #Instance Blockages : 7752
[11/26 10:15:52    213s] [NR-eGR] #PG Blockages       : 540
[11/26 10:15:52    213s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:15:52    213s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:15:52    213s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:15:52    213s] [NR-eGR] #Other Blockages    : 0
[11/26 10:15:52    213s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:15:52    213s] [NR-eGR] #prerouted nets         : 0
[11/26 10:15:52    213s] [NR-eGR] #prerouted special nets : 0
[11/26 10:15:52    213s] [NR-eGR] #prerouted wires        : 0
[11/26 10:15:52    213s] [NR-eGR] Read 10503 nets ( ignored 0 )
[11/26 10:15:52    213s] (I)        Front-side 10503 ( ignored 0 )
[11/26 10:15:52    213s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:15:52    213s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:15:52    213s] (I)      dcls route internal nets
[11/26 10:15:52    213s] (I)      dcls route interface nets
[11/26 10:15:52    213s] (I)      dcls route common nets
[11/26 10:15:52    213s] (I)      dcls route top nets
[11/26 10:15:52    213s] (I)      Reading macro buffers
[11/26 10:15:52    213s] (I)      Number of macro buffers: 0
[11/26 10:15:52    213s] (I)      early_global_route_priority property id does not exist.
[11/26 10:15:52    213s] (I)      Read Num Blocks=8292  Num Prerouted Wires=0  Num CS=0
[11/26 10:15:52    213s] (I)      Layer 1 (H) : #blockages 8292 : #preroutes 0
[11/26 10:15:52    213s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:15:52    213s] (I)      Number of ignored nets                =      0
[11/26 10:15:52    213s] (I)      Number of connected nets              =      0
[11/26 10:15:52    213s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:15:52    213s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:15:52    213s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:15:52    213s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:15:52    213s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:15:52    213s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:15:52    213s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:15:52    213s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 10:15:52    213s] (I)      Ndr track 0 does not exist
[11/26 10:15:52    213s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:15:52    213s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:15:52    213s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:15:52    213s] (I)      Site width          :   864  (dbu)
[11/26 10:15:52    213s] (I)      Row height          :  4320  (dbu)
[11/26 10:15:52    213s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:15:52    213s] (I)      GCell width         :  4320  (dbu)
[11/26 10:15:52    213s] (I)      GCell height        :  4320  (dbu)
[11/26 10:15:52    213s] (I)      Grid                :   185   185     3
[11/26 10:15:52    213s] (I)      Layer numbers       :     1     2     3
[11/26 10:15:52    213s] (I)      Layer name         :    M1    M2    M3
[11/26 10:15:52    213s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:15:52    213s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:15:52    213s] (I)      Default wire width  :   288   288   288
[11/26 10:15:52    213s] (I)      Default wire space  :   288   288   288
[11/26 10:15:52    213s] (I)      Default wire pitch  :   576   576   576
[11/26 10:15:52    213s] (I)      Default pitch size  :   576   576   576
[11/26 10:15:52    213s] (I)      First track coord   :   576  2880   576
[11/26 10:15:52    213s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:15:52    213s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:15:52    213s] (I)      --------------------------------------------------------
[11/26 10:15:52    213s] 
[11/26 10:15:52    213s] [NR-eGR] ============ Routing rule table ============
[11/26 10:15:52    213s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10503
[11/26 10:15:52    213s] [NR-eGR] ========================================
[11/26 10:15:52    213s] [NR-eGR] 
[11/26 10:15:52    213s] (I)      ==== NDR : (Default) ====
[11/26 10:15:52    213s] (I)      +--------------+--------+
[11/26 10:15:52    213s] (I)      |           ID |      0 |
[11/26 10:15:52    213s] (I)      |      Default |    yes |
[11/26 10:15:52    213s] (I)      |  Clk Special |     no |
[11/26 10:15:52    213s] (I)      | Hard spacing |     no |
[11/26 10:15:52    213s] (I)      |    NDR track | (none) |
[11/26 10:15:52    213s] (I)      |      NDR via | (none) |
[11/26 10:15:52    213s] (I)      |  Extra space |      0 |
[11/26 10:15:52    213s] (I)      |      Shields |      0 |
[11/26 10:15:52    213s] (I)      |   Demand (H) |      1 |
[11/26 10:15:52    213s] (I)      |   Demand (V) |      1 |
[11/26 10:15:52    213s] (I)      |        #Nets |  10503 |
[11/26 10:15:52    213s] (I)      +--------------+--------+
[11/26 10:15:52    213s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:15:52    213s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:15:52    213s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:15:52    213s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:15:52    213s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:15:52    213s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:15:52    213s] (I)      =============== Blocked Tracks ===============
[11/26 10:15:52    213s] (I)      +-------+---------+----------+---------------+
[11/26 10:15:52    213s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:15:52    213s] (I)      +-------+---------+----------+---------------+
[11/26 10:15:52    213s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:15:52    213s] (I)      |     2 |  239020 |    36628 |        15.32% |
[11/26 10:15:52    213s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:15:52    213s] (I)      +-------+---------+----------+---------------+
[11/26 10:15:52    213s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.97 MB )
[11/26 10:15:52    213s] (I)      Reset routing kernel
[11/26 10:15:52    213s] (I)      Started Global Routing ( Curr Mem: 2.97 MB )
[11/26 10:15:52    213s] (I)      totalPins=27442  totalGlobalPin=27141 (98.90%)
[11/26 10:15:52    213s] (I)      ================= Net Group Info =================
[11/26 10:15:52    213s] (I)      +----+----------------+--------------+-----------+
[11/26 10:15:52    213s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:15:52    213s] (I)      +----+----------------+--------------+-----------+
[11/26 10:15:52    213s] (I)      |  1 |          10503 |        M2(2) |     M3(3) |
[11/26 10:15:52    213s] (I)      +----+----------------+--------------+-----------+
[11/26 10:15:52    213s] (I)      total 2D Cap : 462179 = (205399 H, 256780 V)
[11/26 10:15:52    213s] (I)      total 2D Demand : 301 = (301 H, 0 V)
[11/26 10:15:52    213s] (I)      init route region map
[11/26 10:15:52    213s] (I)      #blocked GCells = 0
[11/26 10:15:52    213s] (I)      #regions = 1
[11/26 10:15:52    213s] (I)      init safety region map
[11/26 10:15:52    213s] (I)      #blocked GCells = 0
[11/26 10:15:52    213s] (I)      #regions = 1
[11/26 10:15:52    213s] (I)      Adjusted 0 GCells for pin access
[11/26 10:15:52    213s] [NR-eGR] Layer group 1: route 10503 net(s) in layer range [2, 3]
[11/26 10:15:52    213s] (I)      
[11/26 10:15:52    213s] (I)      ============  Phase 1a Route ============
[11/26 10:15:52    213s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:15:52    213s] (I)      Usage: 170959 = (115222 H, 55737 V) = (56.10% H, 21.71% V) = (1.244e+05um H, 6.020e+04um V)
[11/26 10:15:52    213s] (I)      
[11/26 10:15:52    213s] (I)      ============  Phase 1b Route ============
[11/26 10:15:52    213s] (I)      Usage: 171281 = (115278 H, 56003 V) = (56.12% H, 21.81% V) = (1.245e+05um H, 6.048e+04um V)
[11/26 10:15:52    213s] (I)      Overflow of layer group 1: 9.93% H + 0.01% V. EstWL: 1.849835e+05um
[11/26 10:15:52    213s] (I)      Congestion metric : 10.94%H 0.01%V, 10.95%HV
[11/26 10:15:52    213s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:15:52    213s] (I)      
[11/26 10:15:52    213s] (I)      ============  Phase 1c Route ============
[11/26 10:15:52    213s] (I)      Level2 Grid: 37 x 37
[11/26 10:15:52    213s] (I)      Usage: 171447 = (115280 H, 56167 V) = (56.12% H, 21.87% V) = (1.245e+05um H, 6.066e+04um V)
[11/26 10:15:52    213s] (I)      
[11/26 10:15:52    213s] (I)      ============  Phase 1d Route ============
[11/26 10:15:52    213s] (I)      Usage: 173127 = (115343 H, 57784 V) = (56.16% H, 22.50% V) = (1.246e+05um H, 6.241e+04um V)
[11/26 10:15:52    213s] (I)      
[11/26 10:15:52    213s] (I)      ============  Phase 1e Route ============
[11/26 10:15:52    213s] (I)      Usage: 173127 = (115343 H, 57784 V) = (56.16% H, 22.50% V) = (1.246e+05um H, 6.241e+04um V)
[11/26 10:15:52    213s] [NR-eGR] Early Global Route overflow of layer group 1: 7.88% H + 0.01% V. EstWL: 1.869772e+05um
[11/26 10:15:52    213s] (I)      
[11/26 10:15:52    213s] (I)      ============  Phase 1l Route ============
[11/26 10:15:52    213s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:15:52    213s] (I)      Layer  2:     207196    123167      2910        2760      252540    ( 1.08%) 
[11/26 10:15:52    213s] (I)      Layer  3:     255392     57710         5           0      255300    ( 0.00%) 
[11/26 10:15:52    213s] (I)      Total:        462588    180877      2915        2760      507840    ( 0.54%) 
[11/26 10:15:52    213s] (I)      
[11/26 10:15:52    213s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:15:52    213s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/26 10:15:52    213s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/26 10:15:52    213s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/26 10:15:52    213s] [NR-eGR] --------------------------------------------------------------------------------
[11/26 10:15:52    213s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:15:52    213s] [NR-eGR]      M2 ( 2)      1948( 5.79%)       134( 0.40%)         2( 0.01%)   ( 6.19%) 
[11/26 10:15:52    213s] [NR-eGR]      M3 ( 3)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/26 10:15:52    213s] [NR-eGR] --------------------------------------------------------------------------------
[11/26 10:15:52    213s] [NR-eGR]        Total      1953( 2.88%)       134( 0.20%)         2( 0.00%)   ( 3.09%) 
[11/26 10:15:52    213s] [NR-eGR] 
[11/26 10:15:52    213s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 2.98 MB )
[11/26 10:15:52    213s] (I)      Updating congestion map
[11/26 10:15:52    213s] (I)      total 2D Cap : 465265 = (208485 H, 256780 V)
[11/26 10:15:52    213s] [NR-eGR] Overflow after Early Global Route 6.16% H + 0.01% V
[11/26 10:15:52    213s] (I)      Running track assignment and export wires
[11/26 10:15:52    213s] (I)      Delete wires for 10503 nets 
[11/26 10:15:52    213s] (I)      ============= Track Assignment ============
[11/26 10:15:52    213s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.98 MB )
[11/26 10:15:52    213s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 10:15:52    213s] (I)      Run Multi-thread track assignment
[11/26 10:15:52    213s] (I)      Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2.98 MB )
[11/26 10:15:52    213s] (I)      Started Export ( Curr Mem: 2.98 MB )
[11/26 10:15:52    213s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 10:15:52    213s] [NR-eGR] Total eGR-routed clock nets wire length: 301um, number of vias: 25
[11/26 10:15:52    213s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:15:52    213s] [NR-eGR]              Length (um)   Vias 
[11/26 10:15:52    213s] [NR-eGR] --------------------------------
[11/26 10:15:52    213s] [NR-eGR]  M1   (1V)             0  19146 
[11/26 10:15:52    213s] [NR-eGR]  M2   (2H)        127477  45819 
[11/26 10:15:52    213s] [NR-eGR]  M3   (3V)         64975      0 
[11/26 10:15:52    213s] [NR-eGR]  M4   (4H)             0      0 
[11/26 10:15:52    213s] [NR-eGR]  M5   (5V)             0      0 
[11/26 10:15:52    213s] [NR-eGR]  M6   (6H)             0      0 
[11/26 10:15:52    213s] [NR-eGR]  M7   (7V)             0      0 
[11/26 10:15:52    213s] [NR-eGR]  M8   (8H)             0      0 
[11/26 10:15:52    213s] [NR-eGR]  M9   (9V)             0      0 
[11/26 10:15:52    213s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 10:15:52    213s] [NR-eGR] --------------------------------
[11/26 10:15:52    213s] [NR-eGR]       Total       192452  64965 
[11/26 10:15:52    213s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:15:52    213s] [NR-eGR] Total half perimeter of net bounding box: 180821um
[11/26 10:15:52    213s] [NR-eGR] Total length: 192452um, number of vias: 64965
[11/26 10:15:52    213s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:15:52    213s] (I)      == Layer wire length by net rule ==
[11/26 10:15:52    213s] (I)                    Default 
[11/26 10:15:52    213s] (I)      ----------------------
[11/26 10:15:52    213s] (I)       M1   (1V)        0um 
[11/26 10:15:52    213s] (I)       M2   (2H)   127477um 
[11/26 10:15:52    213s] (I)       M3   (3V)    64975um 
[11/26 10:15:52    213s] (I)       M4   (4H)        0um 
[11/26 10:15:52    213s] (I)       M5   (5V)        0um 
[11/26 10:15:52    213s] (I)       M6   (6H)        0um 
[11/26 10:15:52    213s] (I)       M7   (7V)        0um 
[11/26 10:15:52    213s] (I)       M8   (8H)        0um 
[11/26 10:15:52    213s] (I)       M9   (9V)        0um 
[11/26 10:15:52    213s] (I)       Pad  (10H)       0um 
[11/26 10:15:52    213s] (I)      ----------------------
[11/26 10:15:52    213s] (I)            Total  192452um 
[11/26 10:15:52    213s] (I)      == Layer via count by net rule ==
[11/26 10:15:52    213s] (I)                   Default 
[11/26 10:15:52    213s] (I)      ---------------------
[11/26 10:15:52    213s] (I)       M1   (1V)     19146 
[11/26 10:15:52    213s] (I)       M2   (2H)     45819 
[11/26 10:15:52    213s] (I)       M3   (3V)         0 
[11/26 10:15:52    213s] (I)       M4   (4H)         0 
[11/26 10:15:52    213s] (I)       M5   (5V)         0 
[11/26 10:15:52    213s] (I)       M6   (6H)         0 
[11/26 10:15:52    213s] (I)       M7   (7V)         0 
[11/26 10:15:52    213s] (I)       M8   (8H)         0 
[11/26 10:15:52    213s] (I)       M9   (9V)         0 
[11/26 10:15:52    213s] (I)       Pad  (10H)        0 
[11/26 10:15:52    213s] (I)      ---------------------
[11/26 10:15:52    213s] (I)            Total    64965 
[11/26 10:15:52    213s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.98 MB )
[11/26 10:15:52    213s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[11/26 10:15:52    213s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 10:15:52    213s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.54 sec, Curr Mem: 2.98 MB )
[11/26 10:15:52    213s] [NR-eGR] Finished Early Global Route ( CPU: 0.53 sec, Real: 0.55 sec, Curr Mem: 2.97 MB )
[11/26 10:15:52    213s] (I)      ========================================= Runtime Summary ==========================================
[11/26 10:15:52    213s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/26 10:15:52    213s] (I)      ----------------------------------------------------------------------------------------------------
[11/26 10:15:52    213s] (I)       Early Global Route                             100.00%  197.19 sec  197.74 sec  0.55 sec  0.53 sec 
[11/26 10:15:52    213s] (I)       +-Early Global Route kernel                     98.75%  197.19 sec  197.73 sec  0.54 sec  0.52 sec 
[11/26 10:15:52    213s] (I)       | +-Import and model                             9.33%  197.20 sec  197.25 sec  0.05 sec  0.05 sec 
[11/26 10:15:52    213s] (I)       | | +-Create place DB                            3.76%  197.20 sec  197.22 sec  0.02 sec  0.02 sec 
[11/26 10:15:52    213s] (I)       | | | +-Import place data                        3.74%  197.20 sec  197.22 sec  0.02 sec  0.02 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Read instances and placement           1.07%  197.20 sec  197.20 sec  0.01 sec  0.01 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Read nets                              2.56%  197.20 sec  197.22 sec  0.01 sec  0.01 sec 
[11/26 10:15:52    213s] (I)       | | +-Create route DB                            4.60%  197.22 sec  197.24 sec  0.03 sec  0.02 sec 
[11/26 10:15:52    213s] (I)       | | | +-Import route data (1T)                   4.54%  197.22 sec  197.24 sec  0.02 sec  0.02 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Read blockages ( Layer 2-3 )           0.64%  197.23 sec  197.23 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | | +-Read routing blockages               0.00%  197.23 sec  197.23 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | | +-Read bump blockages                  0.00%  197.23 sec  197.23 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | | +-Read instance blockages              0.38%  197.23 sec  197.23 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | | +-Read PG blockages                    0.06%  197.23 sec  197.23 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  197.23 sec  197.23 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | | +-Read clock blockages                 0.07%  197.23 sec  197.23 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | | +-Read other blockages                 0.00%  197.23 sec  197.23 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | | +-Read halo blockages                  0.02%  197.23 sec  197.23 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | | +-Read boundary cut boxes              0.00%  197.23 sec  197.23 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Read blackboxes                        0.00%  197.23 sec  197.23 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Read prerouted                         0.05%  197.23 sec  197.23 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Read nets                              0.59%  197.23 sec  197.23 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Set up via pillars                     0.30%  197.24 sec  197.24 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Initialize 3D grid graph               0.05%  197.24 sec  197.24 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Model blockage capacity                0.71%  197.24 sec  197.24 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | | +-Initialize 3D capacity               0.65%  197.24 sec  197.24 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | +-Read aux data                              0.00%  197.24 sec  197.24 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | +-Others data preparation                    0.03%  197.24 sec  197.24 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | +-Create route kernel                        0.59%  197.24 sec  197.25 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | +-Global Routing                              62.65%  197.25 sec  197.59 sec  0.34 sec  0.34 sec 
[11/26 10:15:52    213s] (I)       | | +-Initialization                             0.57%  197.25 sec  197.25 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | +-Net group 1                               61.27%  197.25 sec  197.59 sec  0.34 sec  0.33 sec 
[11/26 10:15:52    213s] (I)       | | | +-Generate topology                        1.33%  197.25 sec  197.26 sec  0.01 sec  0.01 sec 
[11/26 10:15:52    213s] (I)       | | | +-Phase 1a                                 4.85%  197.27 sec  197.30 sec  0.03 sec  0.03 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Pattern routing (1T)                   3.54%  197.27 sec  197.29 sec  0.02 sec  0.02 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.47%  197.29 sec  197.29 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Add via demand to 2D                   0.59%  197.29 sec  197.30 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | +-Phase 1b                                 6.78%  197.30 sec  197.33 sec  0.04 sec  0.04 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Monotonic routing (1T)                 4.73%  197.30 sec  197.32 sec  0.03 sec  0.03 sec 
[11/26 10:15:52    213s] (I)       | | | +-Phase 1c                                 5.28%  197.33 sec  197.36 sec  0.03 sec  0.03 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Two level Routing                      5.26%  197.33 sec  197.36 sec  0.03 sec  0.03 sec 
[11/26 10:15:52    213s] (I)       | | | | | +-Two Level Routing (Regular)          3.04%  197.34 sec  197.35 sec  0.02 sec  0.02 sec 
[11/26 10:15:52    213s] (I)       | | | | | +-Two Level Routing (Strong)           2.02%  197.35 sec  197.36 sec  0.01 sec  0.01 sec 
[11/26 10:15:52    213s] (I)       | | | +-Phase 1d                                33.37%  197.36 sec  197.55 sec  0.18 sec  0.18 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Detoured routing (1T)                 33.32%  197.36 sec  197.55 sec  0.18 sec  0.18 sec 
[11/26 10:15:52    213s] (I)       | | | +-Phase 1e                                 0.82%  197.55 sec  197.55 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Route legalization                     0.69%  197.55 sec  197.55 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | | | +-Legalize Blockage Violations         0.66%  197.55 sec  197.55 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | | +-Phase 1l                                 6.99%  197.55 sec  197.59 sec  0.04 sec  0.04 sec 
[11/26 10:15:52    213s] (I)       | | | | +-Layer assignment (1T)                  6.74%  197.55 sec  197.59 sec  0.04 sec  0.04 sec 
[11/26 10:15:52    213s] (I)       | +-Export cong map                              0.79%  197.59 sec  197.60 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | +-Export 2D cong map                         0.35%  197.60 sec  197.60 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | +-Extract Global 3D Wires                      0.69%  197.60 sec  197.60 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | +-Track Assignment (1T)                       13.40%  197.60 sec  197.68 sec  0.07 sec  0.07 sec 
[11/26 10:15:52    213s] (I)       | | +-Initialization                             0.30%  197.60 sec  197.61 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | | +-Track Assignment Kernel                   12.54%  197.61 sec  197.67 sec  0.07 sec  0.07 sec 
[11/26 10:15:52    213s] (I)       | | +-Free Memory                                0.01%  197.68 sec  197.68 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | +-Export                                       9.86%  197.68 sec  197.73 sec  0.05 sec  0.05 sec 
[11/26 10:15:52    213s] (I)       | | +-Export DB wires                            5.23%  197.68 sec  197.71 sec  0.03 sec  0.03 sec 
[11/26 10:15:52    213s] (I)       | | | +-Export all nets                          3.66%  197.68 sec  197.70 sec  0.02 sec  0.02 sec 
[11/26 10:15:52    213s] (I)       | | | +-Set wire vias                            1.19%  197.70 sec  197.71 sec  0.01 sec  0.01 sec 
[11/26 10:15:52    213s] (I)       | | +-Report wirelength                          2.65%  197.71 sec  197.72 sec  0.01 sec  0.01 sec 
[11/26 10:15:52    213s] (I)       | | +-Update net boxes                           1.88%  197.72 sec  197.73 sec  0.01 sec  0.01 sec 
[11/26 10:15:52    213s] (I)       | | +-Update timing                              0.00%  197.73 sec  197.73 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)       | +-Postprocess design                           0.23%  197.73 sec  197.73 sec  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)      ======================= Summary by functions ========================
[11/26 10:15:52    213s] (I)       Lv  Step                                      %      Real       CPU 
[11/26 10:15:52    213s] (I)      ---------------------------------------------------------------------
[11/26 10:15:52    213s] (I)        0  Early Global Route                  100.00%  0.55 sec  0.53 sec 
[11/26 10:15:52    213s] (I)        1  Early Global Route kernel            98.75%  0.54 sec  0.52 sec 
[11/26 10:15:52    213s] (I)        2  Global Routing                       62.65%  0.34 sec  0.34 sec 
[11/26 10:15:52    213s] (I)        2  Track Assignment (1T)                13.40%  0.07 sec  0.07 sec 
[11/26 10:15:52    213s] (I)        2  Export                                9.86%  0.05 sec  0.05 sec 
[11/26 10:15:52    213s] (I)        2  Import and model                      9.33%  0.05 sec  0.05 sec 
[11/26 10:15:52    213s] (I)        2  Export cong map                       0.79%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        2  Extract Global 3D Wires               0.69%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        2  Postprocess design                    0.23%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        3  Net group 1                          61.27%  0.34 sec  0.33 sec 
[11/26 10:15:52    213s] (I)        3  Track Assignment Kernel              12.54%  0.07 sec  0.07 sec 
[11/26 10:15:52    213s] (I)        3  Export DB wires                       5.23%  0.03 sec  0.03 sec 
[11/26 10:15:52    213s] (I)        3  Create route DB                       4.60%  0.03 sec  0.02 sec 
[11/26 10:15:52    213s] (I)        3  Create place DB                       3.76%  0.02 sec  0.02 sec 
[11/26 10:15:52    213s] (I)        3  Report wirelength                     2.65%  0.01 sec  0.01 sec 
[11/26 10:15:52    213s] (I)        3  Update net boxes                      1.88%  0.01 sec  0.01 sec 
[11/26 10:15:52    213s] (I)        3  Initialization                        0.87%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        3  Create route kernel                   0.59%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        3  Export 2D cong map                    0.35%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        3  Others data preparation               0.03%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        3  Free Memory                           0.01%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        4  Phase 1d                             33.37%  0.18 sec  0.18 sec 
[11/26 10:15:52    213s] (I)        4  Phase 1l                              6.99%  0.04 sec  0.04 sec 
[11/26 10:15:52    213s] (I)        4  Phase 1b                              6.78%  0.04 sec  0.04 sec 
[11/26 10:15:52    213s] (I)        4  Phase 1c                              5.28%  0.03 sec  0.03 sec 
[11/26 10:15:52    213s] (I)        4  Phase 1a                              4.85%  0.03 sec  0.03 sec 
[11/26 10:15:52    213s] (I)        4  Import route data (1T)                4.54%  0.02 sec  0.02 sec 
[11/26 10:15:52    213s] (I)        4  Import place data                     3.74%  0.02 sec  0.02 sec 
[11/26 10:15:52    213s] (I)        4  Export all nets                       3.66%  0.02 sec  0.02 sec 
[11/26 10:15:52    213s] (I)        4  Generate topology                     1.33%  0.01 sec  0.01 sec 
[11/26 10:15:52    213s] (I)        4  Set wire vias                         1.19%  0.01 sec  0.01 sec 
[11/26 10:15:52    213s] (I)        4  Phase 1e                              0.82%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        5  Detoured routing (1T)                33.32%  0.18 sec  0.18 sec 
[11/26 10:15:52    213s] (I)        5  Layer assignment (1T)                 6.74%  0.04 sec  0.04 sec 
[11/26 10:15:52    213s] (I)        5  Two level Routing                     5.26%  0.03 sec  0.03 sec 
[11/26 10:15:52    213s] (I)        5  Monotonic routing (1T)                4.73%  0.03 sec  0.03 sec 
[11/26 10:15:52    213s] (I)        5  Pattern routing (1T)                  3.54%  0.02 sec  0.02 sec 
[11/26 10:15:52    213s] (I)        5  Read nets                             3.15%  0.02 sec  0.02 sec 
[11/26 10:15:52    213s] (I)        5  Read instances and placement          1.07%  0.01 sec  0.01 sec 
[11/26 10:15:52    213s] (I)        5  Model blockage capacity               0.71%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        5  Route legalization                    0.69%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        5  Read blockages ( Layer 2-3 )          0.64%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        5  Add via demand to 2D                  0.59%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        5  Pattern Routing Avoiding Blockages    0.47%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        5  Set up via pillars                    0.30%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        5  Read prerouted                        0.05%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        5  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        6  Two Level Routing (Regular)           3.04%  0.02 sec  0.02 sec 
[11/26 10:15:52    213s] (I)        6  Two Level Routing (Strong)            2.02%  0.01 sec  0.01 sec 
[11/26 10:15:52    213s] (I)        6  Legalize Blockage Violations          0.66%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        6  Initialize 3D capacity                0.65%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        6  Read instance blockages               0.38%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        6  Read clock blockages                  0.07%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        6  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] (I)        7  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[11/26 10:15:52    213s] Running post-eGR process
[11/26 10:15:52    213s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/26 10:15:52    213s] Legalization setup...
[11/26 10:15:52    213s] Using cell based legalization.
[11/26 10:15:52    213s] Initializing placement interface...
[11/26 10:15:52    213s]   Use check_library -place or consult logv if problems occur.
[11/26 10:15:52    213s]   Leaving CCOpt scope - Initializing placement interface...
[11/26 10:15:52    213s] OPERPROF: Starting DPlace-Init at level 1, MEM:3099.5M, EPOCH TIME: 1732634152.565586
[11/26 10:15:52    213s] Processing tracks to init pin-track alignment.
[11/26 10:15:52    213s] z: 1, totalTracks: 1
[11/26 10:15:52    213s] z: 3, totalTracks: 1
[11/26 10:15:52    213s] z: 5, totalTracks: 1
[11/26 10:15:52    213s] z: 7, totalTracks: 1
[11/26 10:15:52    213s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:15:52    213s] Cell dist_sort LLGs are deleted
[11/26 10:15:52    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:52    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:52    213s] # Building dist_sort llgBox search-tree.
[11/26 10:15:52    213s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3099.5M, EPOCH TIME: 1732634152.570444
[11/26 10:15:52    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:52    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:52    213s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3099.5M, EPOCH TIME: 1732634152.570907
[11/26 10:15:52    213s] Max number of tech site patterns supported in site array is 256.
[11/26 10:15:52    213s] Core basic site is coreSite
[11/26 10:15:52    213s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:15:52    213s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 10:15:52    213s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:15:52    213s] SiteArray: use 897,024 bytes
[11/26 10:15:52    213s] SiteArray: current memory after site array memory allocation 3099.5M
[11/26 10:15:52    213s] SiteArray: FP blocked sites are writable
[11/26 10:15:52    213s] Keep-away cache is enable on metals: 1-10
[11/26 10:15:52    213s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:15:52    213s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3099.5M, EPOCH TIME: 1732634152.575385
[11/26 10:15:52    213s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:15:52    213s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3099.5M, EPOCH TIME: 1732634152.575781
[11/26 10:15:52    213s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:15:52    213s] Atter site array init, number of instance map data is 0.
[11/26 10:15:52    213s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.005, REAL:0.005, MEM:3099.5M, EPOCH TIME: 1732634152.576372
[11/26 10:15:52    213s] 
[11/26 10:15:52    213s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:52    213s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:52    214s] OPERPROF:     Starting CMU at level 3, MEM:3099.5M, EPOCH TIME: 1732634152.578415
[11/26 10:15:52    214s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3099.5M, EPOCH TIME: 1732634152.578931
[11/26 10:15:52    214s] 
[11/26 10:15:52    214s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:15:52    214s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.009, MEM:3099.5M, EPOCH TIME: 1732634152.579610
[11/26 10:15:52    214s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3099.5M, EPOCH TIME: 1732634152.579653
[11/26 10:15:52    214s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3099.5M, EPOCH TIME: 1732634152.579765
[11/26 10:15:52    214s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3099.5MB).
[11/26 10:15:52    214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.017, MEM:3099.5M, EPOCH TIME: 1732634152.582152
[11/26 10:15:52    214s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:52    214s] Initializing placement interface done.
[11/26 10:15:52    214s] Leaving CCOpt scope - Cleaning up placement interface...
[11/26 10:15:52    214s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3099.5M, EPOCH TIME: 1732634152.583060
[11/26 10:15:52    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:15:52    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:52    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:52    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:52    214s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.014, REAL:0.014, MEM:3099.5M, EPOCH TIME: 1732634152.596945
[11/26 10:15:52    214s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:52    214s] Leaving CCOpt scope - Initializing placement interface...
[11/26 10:15:52    214s] OPERPROF: Starting DPlace-Init at level 1, MEM:3099.5M, EPOCH TIME: 1732634152.608258
[11/26 10:15:52    214s] Processing tracks to init pin-track alignment.
[11/26 10:15:52    214s] z: 1, totalTracks: 1
[11/26 10:15:52    214s] z: 3, totalTracks: 1
[11/26 10:15:52    214s] z: 5, totalTracks: 1
[11/26 10:15:52    214s] z: 7, totalTracks: 1
[11/26 10:15:52    214s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:15:52    214s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3099.5M, EPOCH TIME: 1732634152.612114
[11/26 10:15:52    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:52    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:52    214s] 
[11/26 10:15:52    214s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:52    214s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:52    214s] OPERPROF:     Starting CMU at level 3, MEM:3099.5M, EPOCH TIME: 1732634152.616807
[11/26 10:15:52    214s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3099.5M, EPOCH TIME: 1732634152.617281
[11/26 10:15:52    214s] 
[11/26 10:15:52    214s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:15:52    214s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3099.5M, EPOCH TIME: 1732634152.617953
[11/26 10:15:52    214s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3099.5M, EPOCH TIME: 1732634152.617996
[11/26 10:15:52    214s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3099.5M, EPOCH TIME: 1732634152.618117
[11/26 10:15:52    214s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3099.5MB).
[11/26 10:15:52    214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3099.5M, EPOCH TIME: 1732634152.619116
[11/26 10:15:52    214s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:52    214s] Set min layer with nano route mode ( 2 )
[11/26 10:15:52    214s] Set max layer with parameter ( 3 )
[11/26 10:15:52    214s] [PSP]    Load db... (mem=3.0M)
[11/26 10:15:52    214s] [PSP]    Read data from FE... (mem=3.0M)
[11/26 10:15:52    214s] (I)      Number of ignored instance 0
[11/26 10:15:52    214s] (I)      Number of inbound cells 0
[11/26 10:15:52    214s] (I)      Number of opened ILM blockages 0
[11/26 10:15:52    214s] (I)      Number of instances temporarily fixed by detailed placement 875
[11/26 10:15:52    214s] (I)      numMoveCells=8000, numMacros=0  numPads=586  numMultiRowHeightInsts=0
[11/26 10:15:52    214s] (I)      cell height: 4320, count: 8000
[11/26 10:15:52    214s] (I)      rowRegion is not equal to core box, resetting core box
[11/26 10:15:52    214s] (I)      rowRegion : (20160, 20160) - (779616, 776160)
[11/26 10:15:52    214s] (I)      coreBox   : (20160, 20160) - (779904, 779904)
[11/26 10:15:52    214s] [PSP]    Done Read data from FE (cpu=0.006s, mem=3.0M)
[11/26 10:15:52    214s] 
[11/26 10:15:52    214s] [PSP]    Done Load db (cpu=0.006s, mem=3.0M)
[11/26 10:15:52    214s] 
[11/26 10:15:52    214s] [PSP]    Constructing placeable region... (mem=3.0M)
[11/26 10:15:52    214s] (I)      Constructing bin map
[11/26 10:15:52    214s] (I)      Initialize bin information with width=43200 height=43200
[11/26 10:15:52    214s] (I)      Done constructing bin map
[11/26 10:15:52    214s] [PSP]    Compute region effective width... (mem=3.0M)
[11/26 10:15:52    214s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=3.0M)
[11/26 10:15:52    214s] 
[11/26 10:15:52    214s] [PSP]    Done Constructing placeable region (cpu=0.002s, mem=3.0M)
[11/26 10:15:52    214s] 
[11/26 10:15:52    214s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 10:15:52    214s] Validating CTS configuration...
[11/26 10:15:52    214s] Checking module port directions...
[11/26 10:15:52    214s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:52    214s] Non-default CCOpt properties:
[11/26 10:15:52    214s]   Public non-default CCOpt properties:
[11/26 10:15:52    214s]     auto_limit_insertion_delay_factor: 1 (default: 1.5)
[11/26 10:15:52    214s]     cell_density is set for at least one object
[11/26 10:15:52    214s]     cts_merge_clock_gates is set for at least one object
[11/26 10:15:52    214s]     cts_merge_clock_logic is set for at least one object
[11/26 10:15:52    214s]     inverter_cells is set for at least one object
[11/26 10:15:52    214s]     route_type is set for at least one object
[11/26 10:15:52    214s]     routing_top_min_fanout is set for at least one object
[11/26 10:15:52    214s]     source_driver is set for at least one object
[11/26 10:15:52    214s]     target_max_trans is set for at least one object
[11/26 10:15:52    214s]     target_max_trans_sdc is set for at least one object
[11/26 10:15:52    214s]   Private non-default CCOpt properties:
[11/26 10:15:52    214s]     cts_clustering_net_skew_limit_as_proportion_of_skew_target: 0.5 (default: 0.7)
[11/26 10:15:52    214s]     cts_compute_fastest_drivers_and_slews_for_clustering: multi_corner (default: 0)
[11/26 10:15:52    214s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 10:15:52    214s] Updating RC Grid density data for preRoute extraction ...
[11/26 10:15:52    214s] eee: pegSigSF=1.070000
[11/26 10:15:52    214s] Initializing multi-corner resistance tables ...
[11/26 10:15:52    214s] eee: Grid unit RC data computation started
[11/26 10:15:52    214s] eee: Grid unit RC data computation completed
[11/26 10:15:52    214s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:15:52    214s] eee: l=2 avDens=0.447421 usedTrk=12113.931284 availTrk=27075.000000 sigTrk=12113.931284
[11/26 10:15:52    214s] eee: l=3 avDens=0.229136 usedTrk=6032.008101 availTrk=26325.000000 sigTrk=6032.008101
[11/26 10:15:52    214s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:52    214s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:52    214s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:52    214s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:52    214s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:52    214s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:52    214s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:52    214s] {RT RC_corner_25 0 2 3  0}
[11/26 10:15:52    214s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:15:52    214s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:15:52    214s] eee: NetCapCache creation started. (Current Mem: 3101.957M) 
[11/26 10:15:52    214s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3101.957M) 
[11/26 10:15:52    214s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:15:52    214s] eee: Metal Layers Info:
[11/26 10:15:52    214s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:15:52    214s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:15:52    214s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:15:52    214s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:15:52    214s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:15:52    214s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:15:52    214s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:15:52    214s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:15:52    214s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:15:52    214s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:15:52    214s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:15:52    214s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:15:52    214s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:15:52    214s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:15:52    214s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:15:52    214s] Route type trimming info:
[11/26 10:15:52    214s]   No route type modifications were made.
[11/26 10:15:52    214s] End AAE Lib Interpolated Model. (MEM=3101.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: HB2xp67_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 2.5e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: HB1xp67_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 3.5e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: BUFx8_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 3.9e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: BUFx6f_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 4.2e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: BUFx5_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 4.5e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: BUFx4f_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 4.8e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: BUFx4_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 5.3e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: BUFx3_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 5.5e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: BUFx2_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 5.8e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: BUFx24_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 6e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: BUFx12f_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 6.3e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: BUFx12_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 6.6e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: BUFx10_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 6.9e-05
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:15:52    214s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[11/26 10:15:52    214s] To increase the message display limit, refer to the product command reference manual.
[11/26 10:15:52    214s] Library trimming buffers in power domain auto-default and half-corner delayCorner_slow:setup.late removed 2 of 13 cells
[11/26 10:15:52    214s] Original list had 13 cells:
[11/26 10:15:52    214s] BUFx24_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx2_ASAP7_75t_R HB2xp67_ASAP7_75t_R HB1xp67_ASAP7_75t_R 
[11/26 10:15:52    214s] New trimmed list has 11 cells:
[11/26 10:15:52    214s] BUFx24_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx2_ASAP7_75t_R HB1xp67_ASAP7_75t_R 
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: INVxp67_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 8.1e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: INVxp33_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 8.5e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: INVx8_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 8.8e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: INVx6_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 9.1e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: INVx5_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 9.4e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: INVx4_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 9.7e-05
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: INVx3_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 0.000104
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: INVx2_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 0.000107
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: INVx1_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 0.00011
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: INVx13_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 0.000113
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: INVx11_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 0.000116
[11/26 10:15:52    214s] Library trimming inverters in power domain auto-default and half-corner delayCorner_slow:setup.late removed 1 of 11 cells
[11/26 10:15:52    214s] Original list had 11 cells:
[11/26 10:15:52    214s] INVx13_ASAP7_75t_R INVx11_ASAP7_75t_R INVx8_ASAP7_75t_R INVx6_ASAP7_75t_R INVx5_ASAP7_75t_R INVx4_ASAP7_75t_R INVx3_ASAP7_75t_R INVx2_ASAP7_75t_R INVx1_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R 
[11/26 10:15:52    214s] New trimmed list has 10 cells:
[11/26 10:15:52    214s] INVx13_ASAP7_75t_R INVx11_ASAP7_75t_R INVx8_ASAP7_75t_R INVx6_ASAP7_75t_R INVx5_ASAP7_75t_R INVx4_ASAP7_75t_R INVx3_ASAP7_75t_R INVx2_ASAP7_75t_R INVx1_ASAP7_75t_R INVxp33_ASAP7_75t_R 
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: ICGx3_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 0.000135
[11/26 10:15:52    214s] (I)      Filtering out regions for small cell: ICGx1_ASAP7_75t_R
[11/26 10:15:52    214s] Accumulated time to calculate placeable region: 0.000142
[11/26 10:15:53    215s] Clock tree balancer configuration for clock_tree clk:
[11/26 10:15:53    215s] Non-default CCOpt properties:
[11/26 10:15:53    215s]   Public non-default CCOpt properties:
[11/26 10:15:53    215s]     cell_density: 0.5 (default: 0.75)
[11/26 10:15:53    215s]     cts_merge_clock_gates: true (default: false)
[11/26 10:15:53    215s]     cts_merge_clock_logic: true (default: false)
[11/26 10:15:53    215s]     route_type (leaf): default_route_type_leaf (default: default)
[11/26 10:15:53    215s]     route_type (top): default_route_type_nonleaf (default: default)
[11/26 10:15:53    215s]     route_type (trunk): default_route_type_nonleaf (default: default)
[11/26 10:15:53    215s]     routing_top_min_fanout: 2000 (default: unset)
[11/26 10:15:53    215s]     source_driver: INVx3_ASAP7_75t_R/A INVx3_ASAP7_75t_R/Y (default: )
[11/26 10:15:53    215s]   No private non-default CCOpt properties
[11/26 10:15:53    215s] For power domain auto-default:
[11/26 10:15:53    215s]   Buffers:     BUFx24_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx2_ASAP7_75t_R HB1xp67_ASAP7_75t_R
[11/26 10:15:53    215s]   Inverters:   INVx13_ASAP7_75t_R INVx11_ASAP7_75t_R INVx8_ASAP7_75t_R INVx6_ASAP7_75t_R INVx5_ASAP7_75t_R INVx4_ASAP7_75t_R INVx3_ASAP7_75t_R INVx2_ASAP7_75t_R INVx1_ASAP7_75t_R INVxp33_ASAP7_75t_R
[11/26 10:15:53    215s]   Clock gates: ICGx3_ASAP7_75t_R ICGx1_ASAP7_75t_R
[11/26 10:15:53    215s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 35802.648um^2
[11/26 10:15:53    215s] Top Routing info:
[11/26 10:15:53    215s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[11/26 10:15:53    215s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 10:15:53    215s] Trunk Routing info:
[11/26 10:15:53    215s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[11/26 10:15:53    215s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/26 10:15:53    215s] Leaf Routing info:
[11/26 10:15:53    215s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[11/26 10:15:53    215s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/26 10:15:53    215s] For timing_corner delayCorner_slow:setup, late and power domain auto-default:
[11/26 10:15:53    215s]   Slew time target (leaf):    100.0ps
[11/26 10:15:53    215s]   Slew time target (trunk):   100.0ps
[11/26 10:15:53    215s]   Slew time target (top):     100.0ps
[11/26 10:15:53    215s]   Buffer unit delay: 28.5ps
[11/26 10:15:53    215s]   Buffer max distance: 389.425um
[11/26 10:15:53    215s] Fastest wire driving cells and distances:
[11/26 10:15:53    215s]   For nets routed with trunk routing rules:
[11/26 10:15:53    215s]     Buffer    : {lib_cell:BUFx6f_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=268.003um, saturatedSlew=39.5ps, speed=7507.087um per ns, cellArea=8.704um^2 per 1000um}
[11/26 10:15:53    215s]     Inverter  : {lib_cell:INVx6_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=146.411um, saturatedSlew=26.6ps, speed=8689.110um per ns, cellArea=12.747um^2 per 1000um}
[11/26 10:15:53    215s]     Clock gate: {lib_cell:ICGx3_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=333.483um, saturatedSlew=75.8ps, speed=5881.534um per ns, cellArea=13.991um^2 per 1000um}
[11/26 10:15:53    215s]   For nets routed with top routing rules:
[11/26 10:15:53    215s]     Buffer    : {lib_cell:BUFx12f_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=224.348um, saturatedSlew=38.3ps, speed=6559.890um per ns, cellArea=18.717um^2 per 1000um}
[11/26 10:15:53    215s]     Inverter  : {lib_cell:INVx6_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=124.086um, saturatedSlew=25.0ps, speed=7636.061um per ns, cellArea=15.040um^2 per 1000um}
[11/26 10:15:53    215s]     Clock gate: {lib_cell:ICGx3_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=300.933um, saturatedSlew=80.0ps, speed=5100.551um per ns, cellArea=15.504um^2 per 1000um}
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Logic Sizing Table:
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] ----------------------------------------------------------
[11/26 10:15:53    215s] Cell    Instance count    Source    Eligible library cells
[11/26 10:15:53    215s] ----------------------------------------------------------
[11/26 10:15:53    215s]   (empty table)
[11/26 10:15:53    215s] ----------------------------------------------------------
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Clock tree balancer configuration for skew_group clk/common:
[11/26 10:15:53    215s]  Created from constraint modes: {[]}
[11/26 10:15:53    215s]   Sources:                     pin clk
[11/26 10:15:53    215s]   Total number of sinks:       7
[11/26 10:15:53    215s]   Delay constrained sinks:     7
[11/26 10:15:53    215s]   Constrains:                  default
[11/26 10:15:53    215s]   Non-leaf sinks:              0
[11/26 10:15:53    215s]   Ignore pins:                 0
[11/26 10:15:53    215s]  Timing corner delayCorner_slow:setup.late:
[11/26 10:15:53    215s]   Skew target:                 28.5ps
[11/26 10:15:53    215s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/26 10:15:53    215s] Type 'man IMPCCOPT-1361' for more detail.
[11/26 10:15:53    215s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/26 10:15:53    215s] Type 'man IMPCCOPT-1361' for more detail.
[11/26 10:15:53    215s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/26 10:15:53    215s] Type 'man IMPCCOPT-1361' for more detail.
[11/26 10:15:53    215s] Primary reporting skew groups are:
[11/26 10:15:53    215s] skew_group clk/common with 7 clock sinks
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Constraint summary
[11/26 10:15:53    215s] ==================
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Transition constraints are active in the following delay corners:
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] delayCorner_slow:setup.late
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Cap constraints are active in the following delay corners:
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] delayCorner_slow:setup.late
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Transition constraint summary:
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] --------------------------------------------------------------------------------------------------
[11/26 10:15:53    215s] Delay corner                             Target (ps)    Num pins    Target source    Clock tree(s)
[11/26 10:15:53    215s] --------------------------------------------------------------------------------------------------
[11/26 10:15:53    215s] delayCorner_slow:setup.late (primary)         -            -              -                -
[11/26 10:15:53    215s]                   -                         100.0          9        explicit         all
[11/26 10:15:53    215s] --------------------------------------------------------------------------------------------------
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Capacitance constraint summary:
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] -------------------------------------------------------------------------------------------------------------
[11/26 10:15:53    215s] Delay corner                             Limit (fF)    Num nets    Target source                Clock tree(s)
[11/26 10:15:53    215s] -------------------------------------------------------------------------------------------------------------
[11/26 10:15:53    215s] delayCorner_slow:setup.late (primary)        -            -                    -                      -
[11/26 10:15:53    215s]                   -                       184.320         1        library_or_sdc_constraint    all
[11/26 10:15:53    215s] -------------------------------------------------------------------------------------------------------------
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Clock DAG hash initial state: 17925510125848262897 10883302640093118844
[11/26 10:15:53    215s] CTS services accumulated run-time stats initial state:
[11/26 10:15:53    215s]   delay calculator: calls=13911, total_wall_time=0.387s, mean_wall_time=0.028ms
[11/26 10:15:53    215s]   steiner router: calls=13458, total_wall_time=0.044s, mean_wall_time=0.003ms
[11/26 10:15:53    215s] Clock DAG stats initial state:
[11/26 10:15:53    215s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:15:53    215s]   sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:15:53    215s]   misc counts      : r=1, pp=0, mci=0
[11/26 10:15:53    215s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:15:53    215s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:15:53    215s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:15:53    215s] UM:*                                                                   InitialState
[11/26 10:15:53    215s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[11/26 10:15:53    215s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Layer information for route type default_route_type_leaf:
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] --------------------------------------------------------------------
[11/26 10:15:53    215s] Layer    Preferred    Route    Res.          Cap.          RC
[11/26 10:15:53    215s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/26 10:15:53    215s] --------------------------------------------------------------------
[11/26 10:15:53    215s] M1       N            V          13.889        0.037         0.509
[11/26 10:15:53    215s] M2       N            H          16.956        0.045         0.758
[11/26 10:15:53    215s] M3       Y            V          16.956        0.042         0.708
[11/26 10:15:53    215s] M4       Y            H          11.744        0.040         0.471
[11/26 10:15:53    215s] M5       N            V          10.274        0.043         0.445
[11/26 10:15:53    215s] M6       N            H           7.260        0.040         0.294
[11/26 10:15:53    215s] M7       N            V           6.771        0.044         0.295
[11/26 10:15:53    215s] M8       N            H           5.202        0.040         0.210
[11/26 10:15:53    215s] M9       N            V           4.831        0.040         0.195
[11/26 10:15:53    215s] Pad      N            H           4.831        0.027         0.132
[11/26 10:15:53    215s] --------------------------------------------------------------------
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[11/26 10:15:53    215s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Layer information for route type default_route_type_nonleaf:
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] --------------------------------------------------------------------
[11/26 10:15:53    215s] Layer    Preferred    Route    Res.          Cap.          RC
[11/26 10:15:53    215s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/26 10:15:53    215s] --------------------------------------------------------------------
[11/26 10:15:53    215s] M1       N            V          13.889        0.042         0.582
[11/26 10:15:53    215s] M2       N            H          16.956        0.051         0.871
[11/26 10:15:53    215s] M3       Y            V          16.956        0.051         0.864
[11/26 10:15:53    215s] M4       Y            H          11.744        0.046         0.544
[11/26 10:15:53    215s] M5       N            V          10.274        0.053         0.546
[11/26 10:15:53    215s] M6       N            H           7.260        0.047         0.341
[11/26 10:15:53    215s] M7       N            V           6.771        0.053         0.360
[11/26 10:15:53    215s] M8       N            H           5.202        0.049         0.256
[11/26 10:15:53    215s] M9       N            V           4.831        0.051         0.246
[11/26 10:15:53    215s] Pad      N            H           4.831        0.027         0.132
[11/26 10:15:53    215s] --------------------------------------------------------------------
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[11/26 10:15:53    215s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Layer information for route type default_route_type_nonleaf:
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] --------------------------------------------------------------------
[11/26 10:15:53    215s] Layer    Preferred    Route    Res.          Cap.          RC
[11/26 10:15:53    215s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/26 10:15:53    215s] --------------------------------------------------------------------
[11/26 10:15:53    215s] M1       N            V          13.889        0.037         0.509
[11/26 10:15:53    215s] M2       N            H          16.956        0.045         0.758
[11/26 10:15:53    215s] M3       Y            V          16.956        0.042         0.708
[11/26 10:15:53    215s] M4       Y            H          11.744        0.040         0.471
[11/26 10:15:53    215s] M5       N            V          10.274        0.043         0.445
[11/26 10:15:53    215s] M6       N            H           7.260        0.040         0.294
[11/26 10:15:53    215s] M7       N            V           6.771        0.044         0.295
[11/26 10:15:53    215s] M8       N            H           5.202        0.040         0.210
[11/26 10:15:53    215s] M9       N            V           4.831        0.040         0.195
[11/26 10:15:53    215s] Pad      N            H           4.831        0.027         0.132
[11/26 10:15:53    215s] --------------------------------------------------------------------
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Via selection for estimated routes (rule default):
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] --------------------------------------------------------------
[11/26 10:15:53    215s] Layer     Via Cell    Res.      Cap.     RC       Top of Stack
[11/26 10:15:53    215s] Range                 (Ohm)     (fF)     (fs)     Only
[11/26 10:15:53    215s] --------------------------------------------------------------
[11/26 10:15:53    215s] M1-M2     VIA12       10.000    0.002    0.018    false
[11/26 10:15:53    215s] M2-M3     VIA23       10.000    0.002    0.020    false
[11/26 10:15:53    215s] M3-M4     VIA34       10.000    0.002    0.025    false
[11/26 10:15:53    215s] M4-M5     VIA45       10.000    0.003    0.033    false
[11/26 10:15:53    215s] M5-M6     VIA56       10.000    0.004    0.037    false
[11/26 10:15:53    215s] M6-M7     VIA67       10.000    0.004    0.040    false
[11/26 10:15:53    215s] M7-M8     VIA78       10.000    0.003    0.034    false
[11/26 10:15:53    215s] M8-M9     VIA89       10.000    0.003    0.028    false
[11/26 10:15:53    215s] M9-Pad    VIA9Pad     10.000    0.013    0.133    false
[11/26 10:15:53    215s] --------------------------------------------------------------
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] No ideal or dont_touch nets found in the clock tree
[11/26 10:15:53    215s] No dont_touch hnets found in the clock tree
[11/26 10:15:53    215s] No dont_touch hpins found in the clock network.
[11/26 10:15:53    215s] Checking for illegal sizes of clock logic instances...
[11/26 10:15:53    215s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Filtering reasons for cell type: buffer
[11/26 10:15:53    215s] =======================================
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] ---------------------------------------------------------------------------------------------
[11/26 10:15:53    215s] Clock trees    Power domain    Reason              Library cells
[11/26 10:15:53    215s] ---------------------------------------------------------------------------------------------
[11/26 10:15:53    215s] all            auto-default    Library trimming    { BUFx4f_ASAP7_75t_R HB2xp67_ASAP7_75t_R }
[11/26 10:15:53    215s] ---------------------------------------------------------------------------------------------
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Filtering reasons for cell type: inverter
[11/26 10:15:53    215s] =========================================
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] --------------------------------------------------------------------------
[11/26 10:15:53    215s] Clock trees    Power domain    Reason              Library cells
[11/26 10:15:53    215s] --------------------------------------------------------------------------
[11/26 10:15:53    215s] all            auto-default    Library trimming    { INVxp67_ASAP7_75t_R }
[11/26 10:15:53    215s] --------------------------------------------------------------------------
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.4)
[11/26 10:15:53    215s] CCOpt configuration status: all checks passed.
[11/26 10:15:53    215s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/26 10:15:53    215s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/26 10:15:53    215s]   No exclusion drivers are needed.
[11/26 10:15:53    215s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/26 10:15:53    215s] Antenna diode management...
[11/26 10:15:53    215s]   Found 0 antenna diodes in the clock trees.
[11/26 10:15:53    215s]   
[11/26 10:15:53    215s] Antenna diode management done.
[11/26 10:15:53    215s] Adding driver cells for primary IOs...
[11/26 10:15:53    215s] Adding driver cells for primary IOs done.
[11/26 10:15:53    215s] Adding driver cells for primary IOs...
[11/26 10:15:53    215s] Adding driver cells for primary IOs done.
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] ----------------------------------------------------------------------------------------------
[11/26 10:15:53    215s] CCOpt reported the following when adding drivers below input ports and above output ports     
[11/26 10:15:53    215s] ----------------------------------------------------------------------------------------------
[11/26 10:15:53    215s]   (empty table)
[11/26 10:15:53    215s] ----------------------------------------------------------------------------------------------
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] 
[11/26 10:15:53    215s] Adding driver cell for primary IO roots...
[11/26 10:15:53    215s] Adding driver cell for primary IO roots done.
[11/26 10:15:53    215s] Maximizing clock DAG abstraction...
[11/26 10:15:53    215s]   Removing clock DAG drivers
[11/26 10:15:53    215s] Maximizing clock DAG abstraction done.
[11/26 10:15:53    215s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:02.0)
[11/26 10:15:53    215s] Synthesizing clock trees...
[11/26 10:15:53    215s]   Preparing To Balance...
[11/26 10:15:53    215s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/26 10:15:53    215s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3154.7M, EPOCH TIME: 1732634153.996610
[11/26 10:15:53    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:15:53    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.013, REAL:0.014, MEM:3154.7M, EPOCH TIME: 1732634154.010377
[11/26 10:15:54    215s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:54    215s]   Leaving CCOpt scope - Initializing placement interface...
[11/26 10:15:54    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:3154.7M, EPOCH TIME: 1732634154.010810
[11/26 10:15:54    215s] Processing tracks to init pin-track alignment.
[11/26 10:15:54    215s] z: 1, totalTracks: 1
[11/26 10:15:54    215s] z: 3, totalTracks: 1
[11/26 10:15:54    215s] z: 5, totalTracks: 1
[11/26 10:15:54    215s] z: 7, totalTracks: 1
[11/26 10:15:54    215s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:15:54    215s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3154.7M, EPOCH TIME: 1732634154.014461
[11/26 10:15:54    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] 
[11/26 10:15:54    215s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:54    215s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:54    215s] OPERPROF:     Starting CMU at level 3, MEM:3154.7M, EPOCH TIME: 1732634154.019064
[11/26 10:15:54    215s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3154.7M, EPOCH TIME: 1732634154.019531
[11/26 10:15:54    215s] 
[11/26 10:15:54    215s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:15:54    215s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3154.7M, EPOCH TIME: 1732634154.020210
[11/26 10:15:54    215s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3154.7M, EPOCH TIME: 1732634154.020252
[11/26 10:15:54    215s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3154.7M, EPOCH TIME: 1732634154.020364
[11/26 10:15:54    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3154.7MB).
[11/26 10:15:54    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3154.7M, EPOCH TIME: 1732634154.021348
[11/26 10:15:54    215s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:54    215s]   Merging duplicate siblings in DAG...
[11/26 10:15:54    215s]     Clock DAG hash before merging: 17925510125848262897 10883302640093118844
[11/26 10:15:54    215s]     CTS services accumulated run-time stats before merging:
[11/26 10:15:54    215s]       delay calculator: calls=13911, total_wall_time=0.387s, mean_wall_time=0.028ms
[11/26 10:15:54    215s]       steiner router: calls=13458, total_wall_time=0.044s, mean_wall_time=0.003ms
[11/26 10:15:54    215s]     Clock DAG stats before merging:
[11/26 10:15:54    215s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:15:54    215s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:15:54    215s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:15:54    215s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:15:54    215s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:15:54    215s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:15:54    215s] UM:*                                                                   before merging
[11/26 10:15:54    215s]     Resynthesising clock tree into netlist...
[11/26 10:15:54    215s]       Reset timing graph...
[11/26 10:15:54    215s] Ignoring AAE DB Resetting ...
[11/26 10:15:54    215s]       Reset timing graph done.
[11/26 10:15:54    215s]     Resynthesising clock tree into netlist done.
[11/26 10:15:54    215s]     Merging duplicate clock dag driver clones in DAG...
[11/26 10:15:54    215s]     Merging duplicate clock dag driver clones in DAG done.
[11/26 10:15:54    215s]     
[11/26 10:15:54    215s]     Disconnecting clock tree from netlist...
[11/26 10:15:54    215s]     Disconnecting clock tree from netlist done.
[11/26 10:15:54    215s]   Merging duplicate siblings in DAG done.
[11/26 10:15:54    215s]   Applying movement limits...
[11/26 10:15:54    215s]   Applying movement limits done.
[11/26 10:15:54    215s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 10:15:54    215s]   CCOpt::Phase::Construction...
[11/26 10:15:54    215s]   Stage::Clustering...
[11/26 10:15:54    215s]   Clustering...
[11/26 10:15:54    215s]     Clock DAG hash before 'Clustering': 17925510125848262897 10883302640093118844
[11/26 10:15:54    215s]     CTS services accumulated run-time stats before 'Clustering':
[11/26 10:15:54    215s]       delay calculator: calls=13911, total_wall_time=0.387s, mean_wall_time=0.028ms
[11/26 10:15:54    215s]       steiner router: calls=13458, total_wall_time=0.044s, mean_wall_time=0.003ms
[11/26 10:15:54    215s]     Initialize for clustering...
[11/26 10:15:54    215s]     Clock DAG hash before clustering: 17925510125848262897 10883302640093118844
[11/26 10:15:54    215s]     CTS services accumulated run-time stats before clustering:
[11/26 10:15:54    215s]       delay calculator: calls=13911, total_wall_time=0.387s, mean_wall_time=0.028ms
[11/26 10:15:54    215s]       steiner router: calls=13458, total_wall_time=0.044s, mean_wall_time=0.003ms
[11/26 10:15:54    215s]     Clock DAG stats before clustering:
[11/26 10:15:54    215s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:15:54    215s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:15:54    215s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:15:54    215s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:15:54    215s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:15:54    215s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:15:54    215s] UM:*                                                                   before clustering
[11/26 10:15:54    215s]     Computing max distances from locked parents...
[11/26 10:15:54    215s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/26 10:15:54    215s]     Computing max distances from locked parents done.
[11/26 10:15:54    215s]     Preplacing multi-input logics...
[11/26 10:15:54    215s]     Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:54    215s]     Computing optimal clock node locations...
[11/26 10:15:54    215s]     : End AAE Lib Interpolated Model. (MEM=3154.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:15:54    215s] ...20% ...40% ...60% ...80% ...100% 
[11/26 10:15:54    215s]     Optimal path computation stats:
[11/26 10:15:54    215s]       Successful          : 0
[11/26 10:15:54    215s]       Unsuccessful        : 0
[11/26 10:15:54    215s]       Immovable           : 1
[11/26 10:15:54    215s]       lockedParentLocation: 0
[11/26 10:15:54    215s]       Region hash         : e4d0d11cb7a6f7ec
[11/26 10:15:54    215s]     Unsuccessful details:
[11/26 10:15:54    215s]     
[11/26 10:15:54    215s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:54    215s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 10:15:54    215s]     Bottom-up phase...
[11/26 10:15:54    215s]     Clustering bottom-up starting from leaves...
[11/26 10:15:54    215s]       Clustering clock_tree clk...
[11/26 10:15:54    215s]       Clustering clock_tree clk done.
[11/26 10:15:54    215s]     Clustering bottom-up starting from leaves done.
[11/26 10:15:54    215s]     Rebuilding the clock tree after clustering...
[11/26 10:15:54    215s]     Rebuilding the clock tree after clustering done.
[11/26 10:15:54    215s]     Clock DAG hash after bottom-up phase: 17925510125848262897 10883302640093118844
[11/26 10:15:54    215s]     CTS services accumulated run-time stats after bottom-up phase:
[11/26 10:15:54    215s]       delay calculator: calls=13923, total_wall_time=0.388s, mean_wall_time=0.028ms
[11/26 10:15:54    215s]       steiner router: calls=13470, total_wall_time=0.044s, mean_wall_time=0.003ms
[11/26 10:15:54    215s]     Clock DAG stats after bottom-up phase:
[11/26 10:15:54    215s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:15:54    215s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:15:54    215s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:15:54    215s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:15:54    215s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:15:54    215s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:15:54    215s] UM:*                                                                   after bottom-up phase
[11/26 10:15:54    215s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 10:15:54    215s]     Legalizing clock trees...
[11/26 10:15:54    215s]     Resynthesising clock tree into netlist...
[11/26 10:15:54    215s]       Reset timing graph...
[11/26 10:15:54    215s] Ignoring AAE DB Resetting ...
[11/26 10:15:54    215s]       Reset timing graph done.
[11/26 10:15:54    215s]     Resynthesising clock tree into netlist done.
[11/26 10:15:54    215s]     Commiting net attributes....
[11/26 10:15:54    215s]     Commiting net attributes. done.
[11/26 10:15:54    215s]     Leaving CCOpt scope - ClockRefiner...
[11/26 10:15:54    215s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3173.7M, EPOCH TIME: 1732634154.203945
[11/26 10:15:54    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:15:54    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.014, REAL:0.014, MEM:3106.7M, EPOCH TIME: 1732634154.217972
[11/26 10:15:54    215s]     Assigned high priority to 7 instances.
[11/26 10:15:54    215s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/26 10:15:54    215s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/26 10:15:54    215s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3106.7M, EPOCH TIME: 1732634154.228965
[11/26 10:15:54    215s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3106.7M, EPOCH TIME: 1732634154.229050
[11/26 10:15:54    215s] Processing tracks to init pin-track alignment.
[11/26 10:15:54    215s] z: 1, totalTracks: 1
[11/26 10:15:54    215s] z: 3, totalTracks: 1
[11/26 10:15:54    215s] z: 5, totalTracks: 1
[11/26 10:15:54    215s] z: 7, totalTracks: 1
[11/26 10:15:54    215s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:15:54    215s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3106.7M, EPOCH TIME: 1732634154.233010
[11/26 10:15:54    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] 
[11/26 10:15:54    215s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:54    215s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:54    215s] OPERPROF:       Starting CMU at level 4, MEM:3106.7M, EPOCH TIME: 1732634154.237928
[11/26 10:15:54    215s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3106.7M, EPOCH TIME: 1732634154.238393
[11/26 10:15:54    215s] 
[11/26 10:15:54    215s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:15:54    215s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.006, REAL:0.006, MEM:3106.7M, EPOCH TIME: 1732634154.239181
[11/26 10:15:54    215s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3106.7M, EPOCH TIME: 1732634154.239225
[11/26 10:15:54    215s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3106.7M, EPOCH TIME: 1732634154.239343
[11/26 10:15:54    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3106.7MB).
[11/26 10:15:54    215s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.011, REAL:0.011, MEM:3106.7M, EPOCH TIME: 1732634154.240379
[11/26 10:15:54    215s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.011, REAL:0.012, MEM:3106.7M, EPOCH TIME: 1732634154.240700
[11/26 10:15:54    215s] TDRefine: refinePlace mode is spiral
[11/26 10:15:54    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.4
[11/26 10:15:54    215s] OPERPROF: Starting Refine-Place at level 1, MEM:3106.7M, EPOCH TIME: 1732634154.240784
[11/26 10:15:54    215s] *** Starting refinePlace (0:03:36 mem=3106.7M) ***
[11/26 10:15:54    215s] Total net bbox length = 1.808e+05 (1.237e+05 5.715e+04) (ext = 1.474e+04)
[11/26 10:15:54    215s] 
[11/26 10:15:54    215s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:54    215s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:54    215s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:15:54    215s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3106.7M, EPOCH TIME: 1732634154.248379
[11/26 10:15:54    215s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:3106.7M, EPOCH TIME: 1732634154.248948
[11/26 10:15:54    215s] Set min layer with nano route mode ( 2 )
[11/26 10:15:54    215s] Set max layer with parameter ( 3 )
[11/26 10:15:54    215s] Set min layer with nano route mode ( 2 )
[11/26 10:15:54    215s] Set max layer with parameter ( 3 )
[11/26 10:15:54    215s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3106.7M, EPOCH TIME: 1732634154.252932
[11/26 10:15:54    215s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3106.7M, EPOCH TIME: 1732634154.253165
[11/26 10:15:54    215s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3106.7M, EPOCH TIME: 1732634154.253285
[11/26 10:15:54    215s] Starting refinePlace ...
[11/26 10:15:54    215s] Set min layer with nano route mode ( 2 )
[11/26 10:15:54    215s] Set max layer with parameter ( 3 )
[11/26 10:15:54    215s] One DDP V2 for no tweak run.
[11/26 10:15:54    215s] Set min layer with nano route mode ( 2 )
[11/26 10:15:54    215s] Set max layer with parameter ( 3 )
[11/26 10:15:54    215s] DDP initSite1 nrRow 175 nrJob 175
[11/26 10:15:54    215s] DDP markSite nrRow 175 nrJob 175
[11/26 10:15:54    215s]   Spread Effort: high, standalone mode, useDDP on.
[11/26 10:15:54    215s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3122.7MB) @(0:03:36 - 0:03:36).
[11/26 10:15:54    215s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:15:54    215s] wireLenOptFixPriorityInst 7 inst fixed
[11/26 10:15:54    215s] 
[11/26 10:15:54    215s]  === Spiral for Logical I: (movable: 8000) ===
[11/26 10:15:54    215s] 
[11/26 10:15:54    215s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:15:54    215s] 
[11/26 10:15:54    215s]  Info: 0 filler has been deleted!
[11/26 10:15:54    215s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:15:54    215s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:15:54    215s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:15:54    215s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3098.7MB) @(0:03:36 - 0:03:36).
[11/26 10:15:54    215s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:15:54    215s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:15:54    215s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3098.7MB
[11/26 10:15:54    215s] Statistics of distance of Instance movement in refine placement:
[11/26 10:15:54    215s]   maximum (X+Y) =         0.00 um
[11/26 10:15:54    215s]   mean    (X+Y) =         0.00 um
[11/26 10:15:54    215s] Summary Report:
[11/26 10:15:54    215s] Instances move: 0 (out of 8000 movable)
[11/26 10:15:54    215s] Instances flipped: 0
[11/26 10:15:54    215s] Mean displacement: 0.00 um
[11/26 10:15:54    215s] Max displacement: 0.00 um 
[11/26 10:15:54    215s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:15:54    215s] Total instances moved : 0
[11/26 10:15:54    215s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.142, REAL:0.146, MEM:3098.7M, EPOCH TIME: 1732634154.399309
[11/26 10:15:54    215s] Total net bbox length = 1.808e+05 (1.237e+05 5.715e+04) (ext = 1.474e+04)
[11/26 10:15:54    215s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3098.7MB
[11/26 10:15:54    215s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3098.7MB) @(0:03:36 - 0:03:36).
[11/26 10:15:54    215s] *** Finished refinePlace (0:03:36 mem=3098.7M) ***
[11/26 10:15:54    215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.4
[11/26 10:15:54    215s] OPERPROF: Finished Refine-Place at level 1, CPU:0.157, REAL:0.162, MEM:3098.7M, EPOCH TIME: 1732634154.402995
[11/26 10:15:54    215s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3098.7M, EPOCH TIME: 1732634154.403318
[11/26 10:15:54    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8875).
[11/26 10:15:54    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.014, REAL:0.015, MEM:3098.7M, EPOCH TIME: 1732634154.417859
[11/26 10:15:54    215s]     ClockRefiner summary
[11/26 10:15:54    215s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[11/26 10:15:54    215s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[11/26 10:15:54    215s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[11/26 10:15:54    215s]     Revert refine place priority changes on 0 instances.
[11/26 10:15:54    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:3098.7M, EPOCH TIME: 1732634154.428919
[11/26 10:15:54    215s] Processing tracks to init pin-track alignment.
[11/26 10:15:54    215s] z: 1, totalTracks: 1
[11/26 10:15:54    215s] z: 3, totalTracks: 1
[11/26 10:15:54    215s] z: 5, totalTracks: 1
[11/26 10:15:54    215s] z: 7, totalTracks: 1
[11/26 10:15:54    215s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:15:54    215s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3098.7M, EPOCH TIME: 1732634154.433242
[11/26 10:15:54    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] 
[11/26 10:15:54    215s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:54    215s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:54    215s] OPERPROF:     Starting CMU at level 3, MEM:3098.7M, EPOCH TIME: 1732634154.438238
[11/26 10:15:54    215s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3098.7M, EPOCH TIME: 1732634154.438711
[11/26 10:15:54    215s] 
[11/26 10:15:54    215s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:15:54    215s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3098.7M, EPOCH TIME: 1732634154.439392
[11/26 10:15:54    215s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3098.7M, EPOCH TIME: 1732634154.439433
[11/26 10:15:54    215s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3098.7M, EPOCH TIME: 1732634154.439534
[11/26 10:15:54    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3098.7MB).
[11/26 10:15:54    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.012, MEM:3098.7M, EPOCH TIME: 1732634154.440651
[11/26 10:15:54    215s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 10:15:54    215s]     Disconnecting clock tree from netlist...
[11/26 10:15:54    215s]     Disconnecting clock tree from netlist done.
[11/26 10:15:54    215s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/26 10:15:54    215s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3098.7M, EPOCH TIME: 1732634154.442131
[11/26 10:15:54    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:15:54    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.013, REAL:0.013, MEM:3098.7M, EPOCH TIME: 1732634154.455298
[11/26 10:15:54    215s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:54    215s]     Leaving CCOpt scope - Initializing placement interface...
[11/26 10:15:54    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:3098.7M, EPOCH TIME: 1732634154.455650
[11/26 10:15:54    215s] Processing tracks to init pin-track alignment.
[11/26 10:15:54    215s] z: 1, totalTracks: 1
[11/26 10:15:54    215s] z: 3, totalTracks: 1
[11/26 10:15:54    215s] z: 5, totalTracks: 1
[11/26 10:15:54    215s] z: 7, totalTracks: 1
[11/26 10:15:54    215s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:15:54    215s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3098.7M, EPOCH TIME: 1732634154.459520
[11/26 10:15:54    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] 
[11/26 10:15:54    215s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:54    215s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:54    215s] OPERPROF:     Starting CMU at level 3, MEM:3098.7M, EPOCH TIME: 1732634154.464080
[11/26 10:15:54    215s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3098.7M, EPOCH TIME: 1732634154.464554
[11/26 10:15:54    215s] 
[11/26 10:15:54    215s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:15:54    215s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3098.7M, EPOCH TIME: 1732634154.465188
[11/26 10:15:54    215s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3098.7M, EPOCH TIME: 1732634154.465229
[11/26 10:15:54    215s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3098.7M, EPOCH TIME: 1732634154.465340
[11/26 10:15:54    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3098.7MB).
[11/26 10:15:54    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3098.7M, EPOCH TIME: 1732634154.466353
[11/26 10:15:54    215s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:54    215s]     Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
[11/26 10:15:54    215s] End AAE Lib Interpolated Model. (MEM=3098.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:15:54    215s]     Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:54    215s]     
[11/26 10:15:54    215s]     Clock tree legalization - Histogram:
[11/26 10:15:54    215s]     ====================================
[11/26 10:15:54    215s]     
[11/26 10:15:54    215s]     --------------------------------
[11/26 10:15:54    215s]     Movement (um)    Number of cells
[11/26 10:15:54    215s]     --------------------------------
[11/26 10:15:54    215s]       (empty table)
[11/26 10:15:54    215s]     --------------------------------
[11/26 10:15:54    215s]     
[11/26 10:15:54    215s]     
[11/26 10:15:54    215s]     Clock tree legalization - There are no Movements:
[11/26 10:15:54    215s]     =================================================
[11/26 10:15:54    215s]     
[11/26 10:15:54    215s]     ---------------------------------------------
[11/26 10:15:54    215s]     Movement (um)    Desired     Achieved    Node
[11/26 10:15:54    215s]                      location    location    
[11/26 10:15:54    215s]     ---------------------------------------------
[11/26 10:15:54    215s]       (empty table)
[11/26 10:15:54    215s]     ---------------------------------------------
[11/26 10:15:54    215s]     
[11/26 10:15:54    215s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/26 10:15:54    215s]     Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
[11/26 10:15:54    215s]     Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:15:54    215s]     Clock DAG hash after 'Clustering': 17925510125848262897 10883302640093118844
[11/26 10:15:54    215s]     CTS services accumulated run-time stats after 'Clustering':
[11/26 10:15:54    215s]       delay calculator: calls=13925, total_wall_time=0.388s, mean_wall_time=0.028ms
[11/26 10:15:54    215s]       steiner router: calls=13472, total_wall_time=0.044s, mean_wall_time=0.003ms
[11/26 10:15:54    215s]     Clock DAG stats after 'Clustering':
[11/26 10:15:54    215s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:15:54    215s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:15:54    215s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:15:54    215s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:15:54    215s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:15:54    215s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:15:54    215s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.257fF, total=7.257fF
[11/26 10:15:54    215s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=299.304um, total=299.304um
[11/26 10:15:54    215s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:15:54    215s]     Clock DAG net violations after 'Clustering': none
[11/26 10:15:54    215s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/26 10:15:54    215s]       Leaf : target=100.0ps count=1 avg=74.9ps sd=0.0ps min=74.9ps max=74.9ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:15:54    215s]     Primary reporting skew groups after 'Clustering':
[11/26 10:15:54    215s]       skew_group clk/common: insertion delay [min=25.6, max=25.8, avg=25.7, sd=0.1, skn=-0.353, kur=-1.817], skew [0.2 vs 28.5], 100% {25.6, 25.8} (wid=25.8 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:15:54    215s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:15:54    215s]           max path sink: out_valid_reg/CLK
[11/26 10:15:54    215s]     Skew group summary after 'Clustering':
[11/26 10:15:54    215s]       skew_group clk/common: insertion delay [min=25.6, max=25.8, avg=25.7, sd=0.1, skn=-0.353, kur=-1.817], skew [0.2 vs 28.5], 100% {25.6, 25.8} (wid=25.8 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:15:54    215s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:15:54    215s]   Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/26 10:15:54    215s]   
[11/26 10:15:54    215s]   Post-Clustering Statistics Report
[11/26 10:15:54    215s]   =================================
[11/26 10:15:54    215s]   
[11/26 10:15:54    215s]   Fanout Statistics:
[11/26 10:15:54    215s]   
[11/26 10:15:54    215s]   ----------------------------------------------------------------------------
[11/26 10:15:54    215s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/26 10:15:54    215s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/26 10:15:54    215s]   ----------------------------------------------------------------------------
[11/26 10:15:54    215s]   Trunk         1      1.000       1         1         0.000      {1 <= 2}
[11/26 10:15:54    215s]   Leaf          1      7.000       7         7         0.000      {1 <= 8}
[11/26 10:15:54    215s]   ----------------------------------------------------------------------------
[11/26 10:15:54    215s]   
[11/26 10:15:54    215s]   Clustering Failure Statistics:
[11/26 10:15:54    215s]   
[11/26 10:15:54    215s]   --------------------------------
[11/26 10:15:54    215s]   Net Type    Clusters    Clusters
[11/26 10:15:54    215s]               Tried       Failed
[11/26 10:15:54    215s]   --------------------------------
[11/26 10:15:54    215s]     (empty table)
[11/26 10:15:54    215s]   --------------------------------
[11/26 10:15:54    215s]   
[11/26 10:15:54    215s]   Clustering Partition Statistics:
[11/26 10:15:54    215s]   
[11/26 10:15:54    215s]   ----------------------------------------------------------------------------------
[11/26 10:15:54    215s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[11/26 10:15:54    215s]               Fraction    Fraction    Count        Size    Size    Size    Size
[11/26 10:15:54    215s]   ----------------------------------------------------------------------------------
[11/26 10:15:54    215s]     (empty table)
[11/26 10:15:54    215s]   ----------------------------------------------------------------------------------
[11/26 10:15:54    215s]   
[11/26 10:15:54    215s]   Longest 5 runtime clustering solutions:
[11/26 10:15:54    215s]   
[11/26 10:15:54    215s]   ----------------------------------------------------------------------------
[11/26 10:15:54    215s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[11/26 10:15:54    215s]   ----------------------------------------------------------------------------
[11/26 10:15:54    215s]   3526.534        7         0                  1          clk           clk
[11/26 10:15:54    215s]   ----------------------------------------------------------------------------
[11/26 10:15:54    215s]   
[11/26 10:15:54    215s]   Bottom-up runtime statistics:
[11/26 10:15:54    215s]   
[11/26 10:15:54    215s]   -----------------------------------------------------
[11/26 10:15:54    215s]   Mean        Min         Max         Std. Dev    Count
[11/26 10:15:54    215s]   -----------------------------------------------------
[11/26 10:15:54    215s]   3526.534    3526.534    3526.534     0.000         1
[11/26 10:15:54    215s]   -----------------------------------------------------
[11/26 10:15:54    215s]   
[11/26 10:15:54    215s]   
[11/26 10:15:54    215s]   Looking for fanout violations...
[11/26 10:15:54    215s]   Looking for fanout violations done.
[11/26 10:15:54    215s]   CongRepair After Initial Clustering...
[11/26 10:15:54    215s]   Reset timing graph...
[11/26 10:15:54    215s] Ignoring AAE DB Resetting ...
[11/26 10:15:54    215s]   Reset timing graph done.
[11/26 10:15:54    215s]   Leaving CCOpt scope - Early Global Route...
[11/26 10:15:54    215s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3146.9M, EPOCH TIME: 1732634154.478102
[11/26 10:15:54    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:882).
[11/26 10:15:54    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] Cell dist_sort LLGs are deleted
[11/26 10:15:54    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:54    215s] # Resetting pin-track-align track data.
[11/26 10:15:54    215s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.013, REAL:0.014, MEM:3098.9M, EPOCH TIME: 1732634154.491834
[11/26 10:15:54    215s]   Clock implementation routing...
[11/26 10:15:54    215s] Net route status summary:
[11/26 10:15:54    215s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:15:54    215s]   Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:15:54    215s]     Routing using eGR only...
[11/26 10:15:54    215s]       Early Global Route - eGR only step...
[11/26 10:15:54    215s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[11/26 10:15:54    215s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[11/26 10:15:54    215s] (ccopt eGR): Start to route 1 all nets
[11/26 10:15:54    215s] (I)      Running eGR regular flow
[11/26 10:15:54    215s] Running assign ptn pin
[11/26 10:15:54    215s] Running config msv constraints
[11/26 10:15:54    215s] Running pre-eGR process
[11/26 10:15:54    215s] [PSP]    Started Early Global Route ( Curr Mem: 2.98 MB )
[11/26 10:15:54    215s] (I)      Initializing eGR engine (clean)
[11/26 10:15:54    215s] Set min layer with nano route mode ( 2 )
[11/26 10:15:54    215s] Set max layer with nano route mode ( 3 )
[11/26 10:15:54    215s] (I)      clean place blk overflow:
[11/26 10:15:54    215s] (I)      H : enabled 1.00 0
[11/26 10:15:54    215s] (I)      V : enabled 1.00 0
[11/26 10:15:54    215s] (I)      Initializing eGR engine (clean)
[11/26 10:15:54    215s] Set min layer with nano route mode ( 2 )
[11/26 10:15:54    215s] Set max layer with nano route mode ( 3 )
[11/26 10:15:54    215s] (I)      clean place blk overflow:
[11/26 10:15:54    215s] (I)      H : enabled 1.00 0
[11/26 10:15:54    215s] (I)      V : enabled 1.00 0
[11/26 10:15:54    215s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2.98 MB )
[11/26 10:15:54    215s] (I)      Running eGR Cong Clean flow
[11/26 10:15:54    215s] (I)      # wire layers (front) : 11
[11/26 10:15:54    215s] (I)      # wire layers (back)  : 0
[11/26 10:15:54    215s] (I)      min wire layer : 1
[11/26 10:15:54    215s] (I)      max wire layer : 10
[11/26 10:15:54    215s] (I)      # cut layers (front) : 10
[11/26 10:15:54    215s] (I)      # cut layers (back)  : 0
[11/26 10:15:54    215s] (I)      min cut layer : 1
[11/26 10:15:54    215s] (I)      max cut layer : 9
[11/26 10:15:54    215s] (I)      ================================ Layers ================================
[11/26 10:15:54    215s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:54    215s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:15:54    215s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:54    215s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:15:54    215s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    215s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:15:54    215s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    215s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:15:54    215s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    215s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:15:54    215s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    215s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:15:54    215s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    215s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:15:54    215s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    215s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:15:54    215s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    215s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:15:54    215s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    215s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:15:54    215s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    215s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:15:54    215s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    215s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:15:54    215s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:54    215s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:15:54    215s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:15:54    215s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:15:54    215s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:15:54    215s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:54    215s] (I)      Started Import and model ( Curr Mem: 2.98 MB )
[11/26 10:15:54    215s] (I)      == Non-default Options ==
[11/26 10:15:54    215s] (I)      Clean congestion better                            : true
[11/26 10:15:54    215s] (I)      Estimate vias on DPT layer                         : true
[11/26 10:15:54    215s] (I)      Rerouting rounds                                   : 10
[11/26 10:15:54    215s] (I)      Clean congestion layer assignment rounds           : 3
[11/26 10:15:54    215s] (I)      Layer constraints as soft constraints              : true
[11/26 10:15:54    215s] (I)      Soft top layer                                     : true
[11/26 10:15:54    215s] (I)      Skip prospective layer relax nets                  : true
[11/26 10:15:54    215s] (I)      Better NDR handling                                : true
[11/26 10:15:54    215s] (I)      Improved NDR modeling in LA                        : true
[11/26 10:15:54    215s] (I)      Routing cost fix for NDR handling                  : true
[11/26 10:15:54    215s] (I)      Block tracks for preroutes                         : true
[11/26 10:15:54    215s] (I)      Assign IRoute by net group key                     : true
[11/26 10:15:54    215s] (I)      Block unroutable channels                          : true
[11/26 10:15:54    215s] (I)      Block unroutable channels 3D                       : true
[11/26 10:15:54    215s] (I)      Bound layer relaxed segment wl                     : true
[11/26 10:15:54    215s] (I)      Blocked pin reach length threshold                 : 2
[11/26 10:15:54    215s] (I)      Check blockage within NDR space in TA              : true
[11/26 10:15:54    215s] (I)      Skip must join for term with via pillar            : true
[11/26 10:15:54    215s] (I)      Model find APA for IO pin                          : true
[11/26 10:15:54    215s] (I)      On pin location for off pin term                   : true
[11/26 10:15:54    215s] (I)      Handle EOL spacing                                 : true
[11/26 10:15:54    215s] (I)      Merge PG vias by gap                               : true
[11/26 10:15:54    215s] (I)      Maximum routing layer                              : 3
[11/26 10:15:54    215s] (I)      Top routing layer                                  : 3
[11/26 10:15:54    215s] (I)      Ignore routing layer                               : true
[11/26 10:15:54    215s] (I)      Route selected nets only                           : true
[11/26 10:15:54    215s] (I)      Refine MST                                         : true
[11/26 10:15:54    215s] (I)      Honor PRL                                          : true
[11/26 10:15:54    215s] (I)      Strong congestion aware                            : true
[11/26 10:15:54    215s] (I)      Improved initial location for IRoutes              : true
[11/26 10:15:54    215s] (I)      Multi panel TA                                     : true
[11/26 10:15:54    215s] (I)      Penalize wire overlap                              : true
[11/26 10:15:54    215s] (I)      Expand small instance blockage                     : true
[11/26 10:15:54    215s] (I)      Reduce via in TA                                   : true
[11/26 10:15:54    215s] (I)      SS-aware routing                                   : true
[11/26 10:15:54    215s] (I)      Improve tree edge sharing                          : true
[11/26 10:15:54    215s] (I)      Improve 2D via estimation                          : true
[11/26 10:15:54    215s] (I)      Refine Steiner tree                                : true
[11/26 10:15:54    215s] (I)      Build spine tree                                   : true
[11/26 10:15:54    215s] (I)      Model pass through capacity                        : true
[11/26 10:15:54    215s] (I)      Extend blockages by a half GCell                   : true
[11/26 10:15:54    215s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[11/26 10:15:54    215s] (I)      Consider pin shapes                                : true
[11/26 10:15:54    215s] (I)      Consider pin shapes for all nodes                  : true
[11/26 10:15:54    215s] (I)      Consider NR APA                                    : true
[11/26 10:15:54    215s] (I)      Consider IO pin shape                              : true
[11/26 10:15:54    215s] (I)      Fix pin connection bug                             : true
[11/26 10:15:54    215s] (I)      Consider layer RC for local wires                  : true
[11/26 10:15:54    215s] (I)      Honor layer constraint                             : true
[11/26 10:15:54    215s] (I)      Route to clock mesh pin                            : true
[11/26 10:15:54    215s] (I)      LA-aware pin escape length                         : 2
[11/26 10:15:54    215s] (I)      Connect multiple ports                             : true
[11/26 10:15:54    215s] (I)      Split for must join                                : true
[11/26 10:15:54    215s] (I)      Number of threads                                  : 1
[11/26 10:15:54    215s] (I)      Routing effort level                               : 10000
[11/26 10:15:54    215s] (I)      Prefer layer length threshold                      : 8
[11/26 10:15:54    215s] (I)      Overflow penalty cost                              : 10
[11/26 10:15:54    215s] (I)      A-star cost                                        : 0.300000
[11/26 10:15:54    215s] (I)      Misalignment cost                                  : 10.000000
[11/26 10:15:54    215s] (I)      Threshold for short IRoute                         : 6
[11/26 10:15:54    215s] (I)      Via cost during post routing                       : 1.000000
[11/26 10:15:54    215s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/26 10:15:54    215s] (I)      Source-to-sink ratio                               : 0.300000
[11/26 10:15:54    215s] (I)      Scenic ratio bound                                 : 3.000000
[11/26 10:15:54    215s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/26 10:15:54    215s] (I)      Net layer relax scenic ratio                       : 1.250000
[11/26 10:15:54    215s] (I)      Layer demotion scenic scale                        : 1.000000
[11/26 10:15:54    215s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/26 10:15:54    215s] (I)      PG-aware similar topology routing                  : true
[11/26 10:15:54    215s] (I)      Maze routing via cost fix                          : true
[11/26 10:15:54    215s] (I)      Apply PRL on PG terms                              : true
[11/26 10:15:54    215s] (I)      Apply PRL on obs objects                           : true
[11/26 10:15:54    215s] (I)      Handle range-type spacing rules                    : true
[11/26 10:15:54    215s] (I)      PG gap threshold multiplier                        : 10.000000
[11/26 10:15:54    215s] (I)      Parallel spacing query fix                         : true
[11/26 10:15:54    215s] (I)      Force source to root IR                            : true
[11/26 10:15:54    215s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/26 10:15:54    215s] (I)      Multi-pass Schedule                                : {{} {} {}}
[11/26 10:15:54    215s] (I)      Route tie net to shape                             : auto
[11/26 10:15:54    215s] (I)      Do not relax to DPT layer                          : true
[11/26 10:15:54    215s] (I)      No DPT in post routing                             : true
[11/26 10:15:54    215s] (I)      Modeling PG via merging fix                        : true
[11/26 10:15:54    215s] (I)      Shield aware TA                                    : true
[11/26 10:15:54    215s] (I)      Strong shield aware TA                             : true
[11/26 10:15:54    215s] (I)      Overflow calculation fix in LA                     : true
[11/26 10:15:54    215s] (I)      Post routing fix                                   : true
[11/26 10:15:54    215s] (I)      Strong post routing                                : true
[11/26 10:15:54    215s] (I)      Violation on path threshold                        : 1
[11/26 10:15:54    215s] (I)      Pass through capacity modeling                     : true
[11/26 10:15:54    215s] (I)      Read layer and via RC                              : true
[11/26 10:15:54    215s] (I)      Select the non-relaxed segments in post routing stage : true
[11/26 10:15:54    215s] (I)      Select term pin box for io pin                     : true
[11/26 10:15:54    215s] (I)      Penalize NDR sharing                               : true
[11/26 10:15:54    215s] (I)      Enable special modeling                            : false
[11/26 10:15:54    215s] (I)      Keep fixed segments                                : true
[11/26 10:15:54    215s] (I)      Reorder net groups by key                          : true
[11/26 10:15:54    215s] (I)      Increase net scenic ratio                          : true
[11/26 10:15:54    215s] (I)      Method to set GCell size                           : row
[11/26 10:15:54    215s] (I)      Connect multiple ports and must join fix           : true
[11/26 10:15:54    215s] (I)      Avoid high resistance layers                       : true
[11/26 10:15:54    215s] (I)      Segment length threshold                           : 1
[11/26 10:15:54    215s] (I)      Model find APA for IO pin fix                      : true
[11/26 10:15:54    215s] (I)      Avoid connecting non-metal layers                  : true
[11/26 10:15:54    215s] (I)      Use track pitch for NDR                            : true
[11/26 10:15:54    215s] (I)      Decide max and min layer to relax with layer difference : true
[11/26 10:15:54    215s] (I)      Handle non-default track width                     : false
[11/26 10:15:54    215s] (I)      Block unroutable channels fix                      : true
[11/26 10:15:54    215s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:15:54    215s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:15:54    215s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:15:54    215s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:15:54    215s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:15:54    215s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:15:54    215s] (I)      ============== Pin Summary ==============
[11/26 10:15:54    215s] (I)      +-------+--------+---------+------------+
[11/26 10:15:54    215s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:15:54    215s] (I)      +-------+--------+---------+------------+
[11/26 10:15:54    215s] (I)      |     1 |  19146 |   71.29 |        Pin |
[11/26 10:15:54    215s] (I)      |     2 |   7710 |   28.71 |        Pin |
[11/26 10:15:54    215s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:15:54    215s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:15:54    215s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:15:54    215s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:15:54    215s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:15:54    215s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:15:54    215s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:15:54    215s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:15:54    215s] (I)      +-------+--------+---------+------------+
[11/26 10:15:54    215s] (I)      Custom ignore net properties:
[11/26 10:15:54    215s] (I)      1 : NotLegal
[11/26 10:15:54    215s] (I)      2 : NotSelected
[11/26 10:15:54    215s] (I)      Default ignore net properties:
[11/26 10:15:54    215s] (I)      1 : Special
[11/26 10:15:54    215s] (I)      2 : Analog
[11/26 10:15:54    215s] (I)      3 : Fixed
[11/26 10:15:54    215s] (I)      4 : Skipped
[11/26 10:15:54    215s] (I)      5 : MixedSignal
[11/26 10:15:54    215s] (I)      Prerouted net properties:
[11/26 10:15:54    215s] (I)      1 : NotLegal
[11/26 10:15:54    215s] (I)      2 : Special
[11/26 10:15:54    215s] (I)      3 : Analog
[11/26 10:15:54    215s] (I)      4 : Fixed
[11/26 10:15:54    215s] (I)      5 : Skipped
[11/26 10:15:54    215s] (I)      6 : MixedSignal
[11/26 10:15:54    215s] [NR-eGR] Early global route reroute 1 out of 10503 routable nets
[11/26 10:15:54    215s] (I)      Use row-based GCell size
[11/26 10:15:54    215s] (I)      Use row-based GCell align
[11/26 10:15:54    215s] (I)      layer 0 area = 170496
[11/26 10:15:54    215s] (I)      layer 1 area = 170496
[11/26 10:15:54    215s] (I)      layer 2 area = 170496
[11/26 10:15:54    215s] (I)      GCell unit size   : 4320
[11/26 10:15:54    215s] (I)      GCell multiplier  : 1
[11/26 10:15:54    215s] (I)      GCell row height  : 4320
[11/26 10:15:54    215s] (I)      Actual row height : 4320
[11/26 10:15:54    215s] (I)      GCell align ref   : 20160 20160
[11/26 10:15:54    215s] [NR-eGR] Track table information for default rule: 
[11/26 10:15:54    215s] [NR-eGR] M1 has single uniform track structure
[11/26 10:15:54    215s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:15:54    215s] [NR-eGR] M3 has single uniform track structure
[11/26 10:15:54    215s] [NR-eGR] M4 has single uniform track structure
[11/26 10:15:54    215s] [NR-eGR] M5 has single uniform track structure
[11/26 10:15:54    215s] [NR-eGR] M6 has single uniform track structure
[11/26 10:15:54    215s] [NR-eGR] M7 has single uniform track structure
[11/26 10:15:54    215s] [NR-eGR] M8 has single uniform track structure
[11/26 10:15:54    215s] [NR-eGR] M9 has single uniform track structure
[11/26 10:15:54    215s] [NR-eGR] Pad has single uniform track structure
[11/26 10:15:54    215s] (I)      ============== Default via ===============
[11/26 10:15:54    215s] (I)      +---+------------------+-----------------+
[11/26 10:15:54    215s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:15:54    215s] (I)      +---+------------------+-----------------+
[11/26 10:15:54    215s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:15:54    215s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:15:54    215s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:15:54    215s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:15:54    215s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:15:54    215s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:15:54    215s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:15:54    215s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:15:54    215s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:15:54    215s] (I)      +---+------------------+-----------------+
[11/26 10:15:54    215s] **WARN: (IMPPSP-1102):	Preferred routing layer range (3:4) is not routable in routing layer range (2:3) for net clk
[11/26 10:15:54    215s] eGR will use (2:3) as preferred routing layer range
[11/26 10:15:54    215s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:15:54    215s] [NR-eGR] Read 180 PG shapes
[11/26 10:15:54    215s] [NR-eGR] Read 0 clock shapes
[11/26 10:15:54    215s] [NR-eGR] Read 0 other shapes
[11/26 10:15:54    215s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:15:54    215s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:15:54    215s] [NR-eGR] #Instance Blockages : 7752
[11/26 10:15:54    215s] [NR-eGR] #PG Blockages       : 180
[11/26 10:15:54    215s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:15:54    215s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:15:54    215s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:15:54    215s] [NR-eGR] #Other Blockages    : 0
[11/26 10:15:54    215s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:15:54    215s] [NR-eGR] #prerouted nets         : 0
[11/26 10:15:54    215s] [NR-eGR] #prerouted special nets : 0
[11/26 10:15:54    215s] [NR-eGR] #prerouted wires        : 0
[11/26 10:15:54    215s] [NR-eGR] Read 10503 nets ( ignored 10502 )
[11/26 10:15:54    215s] (I)        Front-side 10503 ( ignored 10502 )
[11/26 10:15:54    215s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:15:54    215s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:15:54    215s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[11/26 10:15:54    215s] [NR-eGR] #via pillars        : 0
[11/26 10:15:54    215s] [NR-eGR] #must join all port : 0
[11/26 10:15:54    215s] [NR-eGR] #multiple ports     : 0
[11/26 10:15:54    215s] [NR-eGR] #has must join      : 0
[11/26 10:15:54    215s] (I)      dcls route internal nets
[11/26 10:15:54    215s] (I)      dcls route interface nets
[11/26 10:15:54    215s] (I)      dcls route common nets
[11/26 10:15:54    215s] (I)      dcls route top nets
[11/26 10:15:54    215s] (I)      Reading macro buffers
[11/26 10:15:54    215s] (I)      Number of macro buffers: 0
[11/26 10:15:54    215s] (I)      ========== RC Report:  ===========
[11/26 10:15:54    215s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[11/26 10:15:54    215s] (I)      ----------------------------------
[11/26 10:15:54    215s] (I)          M2        16.956        0.051 
[11/26 10:15:54    215s] (I)          M3        16.956        0.051 
[11/26 10:15:54    215s] (I)      ========== RC Report:  ===========
[11/26 10:15:54    215s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[11/26 10:15:54    215s] (I)      ----------------------------------
[11/26 10:15:54    215s] (I)          M2        16.956        0.045 
[11/26 10:15:54    215s] (I)          M3        16.956        0.042 
[11/26 10:15:54    215s] (I)      early_global_route_priority property id does not exist.
[11/26 10:15:54    215s] (I)      Read Num Blocks=8292  Num Prerouted Wires=0  Num CS=0
[11/26 10:15:54    215s] (I)      Layer 1 (H) : #blockages 8292 : #preroutes 0
[11/26 10:15:54    215s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:15:54    215s] (I)      Moved 1 terms for better access 
[11/26 10:15:54    215s] (I)      Number of ignored nets                =  10502
[11/26 10:15:54    215s] (I)      Number of connected nets              =      0
[11/26 10:15:54    215s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:15:54    215s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:15:54    215s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:15:54    215s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:15:54    215s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:15:54    215s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:15:54    215s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:15:54    215s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[11/26 10:15:54    215s] (I)      Ndr track 0 does not exist
[11/26 10:15:54    215s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:15:54    215s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:15:54    215s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:15:54    215s] (I)      Site width          :   864  (dbu)
[11/26 10:15:54    215s] (I)      Row height          :  4320  (dbu)
[11/26 10:15:54    215s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:15:54    215s] (I)      GCell width         :  4320  (dbu)
[11/26 10:15:54    215s] (I)      GCell height        :  4320  (dbu)
[11/26 10:15:54    215s] (I)      Grid                :   185   185     3
[11/26 10:15:54    215s] (I)      Layer numbers       :     1     2     3
[11/26 10:15:54    215s] (I)      Layer name         :    M1    M2    M3
[11/26 10:15:54    215s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:15:54    215s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:15:54    215s] (I)      Default wire width  :   288   288   288
[11/26 10:15:54    215s] (I)      Default wire space  :   288   288   288
[11/26 10:15:54    215s] (I)      Default wire pitch  :   576   576   576
[11/26 10:15:54    215s] (I)      Default pitch size  :   576   576   576
[11/26 10:15:54    215s] (I)      First track coord   :   576  2880   576
[11/26 10:15:54    215s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:15:54    215s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:15:54    215s] (I)      --------------------------------------------------------
[11/26 10:15:54    215s] 
[11/26 10:15:54    215s] [NR-eGR] ============ Routing rule table ============
[11/26 10:15:54    215s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[11/26 10:15:54    215s] [NR-eGR] ========================================
[11/26 10:15:54    215s] [NR-eGR] 
[11/26 10:15:54    215s] (I)      ======== NDR :  =========
[11/26 10:15:54    215s] (I)      +--------------+--------+
[11/26 10:15:54    215s] (I)      |           ID |      1 |
[11/26 10:15:54    215s] (I)      |      Default |     no |
[11/26 10:15:54    215s] (I)      |  Clk Special |     no |
[11/26 10:15:54    215s] (I)      | Hard spacing |     no |
[11/26 10:15:54    215s] (I)      |    NDR track | (none) |
[11/26 10:15:54    215s] (I)      |      NDR via | (none) |
[11/26 10:15:54    215s] (I)      |  Extra space |      1 |
[11/26 10:15:54    215s] (I)      |      Shields |      0 |
[11/26 10:15:54    215s] (I)      |   Demand (H) |      2 |
[11/26 10:15:54    215s] (I)      |   Demand (V) |      2 |
[11/26 10:15:54    215s] (I)      |        #Nets |      1 |
[11/26 10:15:54    215s] (I)      +--------------+--------+
[11/26 10:15:54    215s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:15:54    215s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:15:54    215s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:15:54    215s] (I)      |    M2    288      288   1152      576      2      1      1    200    100        yes |
[11/26 10:15:54    215s] (I)      |    M3    288      288   1152      576      2      1      1    200    100        yes |
[11/26 10:15:54    215s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:15:54    215s] (I)      =============== Blocked Tracks ===============
[11/26 10:15:54    215s] (I)      +-------+---------+----------+---------------+
[11/26 10:15:54    215s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:15:54    215s] (I)      +-------+---------+----------+---------------+
[11/26 10:15:54    215s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:15:54    215s] (I)      |     2 |  239020 |    36628 |        15.32% |
[11/26 10:15:54    215s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:15:54    215s] (I)      +-------+---------+----------+---------------+
[11/26 10:15:54    215s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2.98 MB )
[11/26 10:15:54    215s] (I)      Reset routing kernel
[11/26 10:15:54    215s] (I)      Started Global Routing ( Curr Mem: 2.98 MB )
[11/26 10:15:54    215s] (I)      totalPins=8  totalGlobalPin=8 (100.00%)
[11/26 10:15:54    215s] (I)      ================= Net Group Info =================
[11/26 10:15:54    215s] (I)      +----+----------------+--------------+-----------+
[11/26 10:15:54    215s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:15:54    215s] (I)      +----+----------------+--------------+-----------+
[11/26 10:15:54    215s] (I)      |  1 |              1 |        M2(2) |     M3(3) |
[11/26 10:15:54    215s] (I)      +----+----------------+--------------+-----------+
[11/26 10:15:54    215s] (I)      total 2D Cap : 462179 = (205399 H, 256780 V)
[11/26 10:15:54    215s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[11/26 10:15:54    215s] (I)      init route region map
[11/26 10:15:54    215s] (I)      #blocked GCells = 0
[11/26 10:15:54    215s] (I)      #regions = 1
[11/26 10:15:54    215s] (I)      init safety region map
[11/26 10:15:54    215s] (I)      #blocked GCells = 0
[11/26 10:15:54    215s] (I)      #regions = 1
[11/26 10:15:54    215s] (I)      Adjusted 0 GCells for pin access
[11/26 10:15:54    215s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 3]
[11/26 10:15:54    215s] (I)      
[11/26 10:15:54    215s] (I)      ============  Phase 1a Route ============
[11/26 10:15:54    215s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:15:54    215s] (I)      Usage: 275 = (177 H, 98 V) = (0.09% H, 0.04% V) = (1.912e+02um H, 1.058e+02um V)
[11/26 10:15:54    215s] (I)      
[11/26 10:15:54    215s] (I)      ============  Phase 1b Route ============
[11/26 10:15:54    215s] (I)      Usage: 275 = (177 H, 98 V) = (0.09% H, 0.04% V) = (1.912e+02um H, 1.058e+02um V)
[11/26 10:15:54    215s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.970000e+02um
[11/26 10:15:54    215s] (I)      Congestion metric : 0.56%H 0.00%V, 0.56%HV
[11/26 10:15:54    215s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:15:54    215s] (I)      
[11/26 10:15:54    215s] (I)      ============  Phase 1c Route ============
[11/26 10:15:54    215s] (I)      Level2 Grid: 37 x 37
[11/26 10:15:54    215s] (I)      Usage: 275 = (177 H, 98 V) = (0.09% H, 0.04% V) = (1.912e+02um H, 1.058e+02um V)
[11/26 10:15:54    215s] (I)      
[11/26 10:15:54    215s] (I)      ============  Phase 1d Route ============
[11/26 10:15:54    215s] (I)      Usage: 276 = (177 H, 99 V) = (0.09% H, 0.04% V) = (1.912e+02um H, 1.069e+02um V)
[11/26 10:15:54    215s] (I)      
[11/26 10:15:54    215s] (I)      ============  Phase 1e Route ============
[11/26 10:15:54    215s] (I)      Usage: 276 = (177 H, 99 V) = (0.09% H, 0.04% V) = (1.912e+02um H, 1.069e+02um V)
[11/26 10:15:54    215s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.980800e+02um
[11/26 10:15:54    215s] (I)      
[11/26 10:15:54    215s] (I)      ============  Phase 1f Route ============
[11/26 10:15:54    215s] (I)      Usage: 276 = (177 H, 99 V) = (0.09% H, 0.04% V) = (1.912e+02um H, 1.069e+02um V)
[11/26 10:15:54    215s] (I)      
[11/26 10:15:54    215s] (I)      ============  Phase 1g Route ============
[11/26 10:15:54    215s] (I)      Usage: 276 = (175 H, 101 V) = (0.09% H, 0.04% V) = (1.890e+02um H, 1.091e+02um V)
[11/26 10:15:54    215s] (I)      
[11/26 10:15:54    215s] (I)      ============  Phase 1h Route ============
[11/26 10:15:54    215s] (I)      Usage: 276 = (175 H, 101 V) = (0.09% H, 0.04% V) = (1.890e+02um H, 1.091e+02um V)
[11/26 10:15:54    215s] (I)      
[11/26 10:15:54    215s] (I)      ============  Phase 1l Route ============
[11/26 10:15:54    215s] (I)      
[11/26 10:15:54    215s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:15:54    215s] [NR-eGR]                        OverCon            
[11/26 10:15:54    215s] [NR-eGR]                         #Gcell     %Gcell
[11/26 10:15:54    215s] [NR-eGR]        Layer             (1-0)    OverCon
[11/26 10:15:54    215s] [NR-eGR] ----------------------------------------------
[11/26 10:15:54    215s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/26 10:15:54    215s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/26 10:15:54    215s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/26 10:15:54    215s] [NR-eGR] ----------------------------------------------
[11/26 10:15:54    215s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/26 10:15:54    215s] [NR-eGR] 
[11/26 10:15:54    215s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2.98 MB )
[11/26 10:15:54    215s] (I)      Updating congestion map
[11/26 10:15:54    215s] (I)      total 2D Cap : 465265 = (208485 H, 256780 V)
[11/26 10:15:54    215s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 10:15:54    215s] (I)      Running track assignment and export wires
[11/26 10:15:54    215s] (I)      Delete wires for 1 nets 
[11/26 10:15:54    215s] (I)      ============= Track Assignment ============
[11/26 10:15:54    215s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.98 MB )
[11/26 10:15:54    215s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 10:15:54    215s] (I)      Run Multi-thread track assignment
[11/26 10:15:54    215s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.99 MB )
[11/26 10:15:54    215s] (I)      Started Export ( Curr Mem: 2.99 MB )
[11/26 10:15:54    215s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 10:15:54    215s] [NR-eGR] Total eGR-routed clock nets wire length: 301um, number of vias: 23
[11/26 10:15:54    215s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:15:54    215s] [NR-eGR] Report for selected net(s) only.
[11/26 10:15:54    215s] [NR-eGR]              Length (um)  Vias 
[11/26 10:15:54    215s] [NR-eGR] -------------------------------
[11/26 10:15:54    215s] [NR-eGR]  M1   (1V)             0     7 
[11/26 10:15:54    215s] [NR-eGR]  M2   (2H)           190    16 
[11/26 10:15:54    215s] [NR-eGR]  M3   (3V)           110     0 
[11/26 10:15:54    215s] [NR-eGR]  M4   (4H)             0     0 
[11/26 10:15:54    215s] [NR-eGR]  M5   (5V)             0     0 
[11/26 10:15:54    215s] [NR-eGR]  M6   (6H)             0     0 
[11/26 10:15:54    215s] [NR-eGR]  M7   (7V)             0     0 
[11/26 10:15:54    215s] [NR-eGR]  M8   (8H)             0     0 
[11/26 10:15:54    215s] [NR-eGR]  M9   (9V)             0     0 
[11/26 10:15:54    215s] [NR-eGR]  Pad  (10H)            0     0 
[11/26 10:15:54    215s] [NR-eGR] -------------------------------
[11/26 10:15:54    215s] [NR-eGR]       Total          301    23 
[11/26 10:15:54    215s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:15:54    215s] [NR-eGR] Total half perimeter of net bounding box: 292um
[11/26 10:15:54    215s] [NR-eGR] Total length: 301um, number of vias: 23
[11/26 10:15:54    215s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:15:54    215s] [NR-eGR] Total routed clock nets wire length: 301um, number of vias: 23
[11/26 10:15:54    215s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:15:54    215s] [NR-eGR]              Length (um)   Vias 
[11/26 10:15:54    215s] [NR-eGR] --------------------------------
[11/26 10:15:54    215s] [NR-eGR]  M1   (1V)             0  19146 
[11/26 10:15:54    215s] [NR-eGR]  M2   (2H)        127477  45817 
[11/26 10:15:54    215s] [NR-eGR]  M3   (3V)         64975      0 
[11/26 10:15:54    215s] [NR-eGR]  M4   (4H)             0      0 
[11/26 10:15:54    215s] [NR-eGR]  M5   (5V)             0      0 
[11/26 10:15:54    215s] [NR-eGR]  M6   (6H)             0      0 
[11/26 10:15:54    215s] [NR-eGR]  M7   (7V)             0      0 
[11/26 10:15:54    215s] [NR-eGR]  M8   (8H)             0      0 
[11/26 10:15:54    215s] [NR-eGR]  M9   (9V)             0      0 
[11/26 10:15:54    215s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 10:15:54    215s] [NR-eGR] --------------------------------
[11/26 10:15:54    215s] [NR-eGR]       Total       192452  64963 
[11/26 10:15:54    215s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:15:54    215s] [NR-eGR] Total half perimeter of net bounding box: 180821um
[11/26 10:15:54    215s] [NR-eGR] Total length: 192452um, number of vias: 64963
[11/26 10:15:54    215s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:15:54    215s] (I)      == Layer wire length by net rule ==
[11/26 10:15:54    215s] (I)                    Default 
[11/26 10:15:54    215s] (I)      ----------------------
[11/26 10:15:54    215s] (I)       M1   (1V)        0um 
[11/26 10:15:54    215s] (I)       M2   (2H)   127477um 
[11/26 10:15:54    215s] (I)       M3   (3V)    64975um 
[11/26 10:15:54    215s] (I)       M4   (4H)        0um 
[11/26 10:15:54    215s] (I)       M5   (5V)        0um 
[11/26 10:15:54    215s] (I)       M6   (6H)        0um 
[11/26 10:15:54    215s] (I)       M7   (7V)        0um 
[11/26 10:15:54    215s] (I)       M8   (8H)        0um 
[11/26 10:15:54    215s] (I)       M9   (9V)        0um 
[11/26 10:15:54    215s] (I)       Pad  (10H)       0um 
[11/26 10:15:54    215s] (I)      ----------------------
[11/26 10:15:54    215s] (I)            Total  192452um 
[11/26 10:15:54    215s] (I)      == Layer via count by net rule ==
[11/26 10:15:54    215s] (I)                   Default 
[11/26 10:15:54    215s] (I)      ---------------------
[11/26 10:15:54    215s] (I)       M1   (1V)     19146 
[11/26 10:15:54    215s] (I)       M2   (2H)     45817 
[11/26 10:15:54    215s] (I)       M3   (3V)         0 
[11/26 10:15:54    215s] (I)       M4   (4H)         0 
[11/26 10:15:54    215s] (I)       M5   (5V)         0 
[11/26 10:15:54    215s] (I)       M6   (6H)         0 
[11/26 10:15:54    215s] (I)       M7   (7V)         0 
[11/26 10:15:54    215s] (I)       M8   (8H)         0 
[11/26 10:15:54    215s] (I)       M9   (9V)         0 
[11/26 10:15:54    215s] (I)       Pad  (10H)        0 
[11/26 10:15:54    215s] (I)      ---------------------
[11/26 10:15:54    215s] (I)            Total    64963 
[11/26 10:15:54    216s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2.99 MB )
[11/26 10:15:54    216s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 10:15:54    216s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.13 sec, Curr Mem: 2.99 MB )
[11/26 10:15:54    216s] [NR-eGR] Finished Early Global Route ( CPU: 0.11 sec, Real: 0.14 sec, Curr Mem: 2.99 MB )
[11/26 10:15:54    216s] (I)      ========================================= Runtime Summary ==========================================
[11/26 10:15:54    216s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/26 10:15:54    216s] (I)      ----------------------------------------------------------------------------------------------------
[11/26 10:15:54    216s] (I)       Early Global Route                             100.00%  199.71 sec  199.84 sec  0.14 sec  0.11 sec 
[11/26 10:15:54    216s] (I)       +-Early Global Route kernel                     96.42%  199.71 sec  199.84 sec  0.13 sec  0.10 sec 
[11/26 10:15:54    216s] (I)       | +-Import and model                            43.29%  199.72 sec  199.78 sec  0.06 sec  0.04 sec 
[11/26 10:15:54    216s] (I)       | | +-Create place DB                           14.39%  199.72 sec  199.74 sec  0.02 sec  0.02 sec 
[11/26 10:15:54    216s] (I)       | | | +-Import place data                       14.33%  199.72 sec  199.74 sec  0.02 sec  0.02 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Read instances and placement           4.04%  199.72 sec  199.72 sec  0.01 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Read nets                              9.84%  199.72 sec  199.74 sec  0.01 sec  0.01 sec 
[11/26 10:15:54    216s] (I)       | | +-Create route DB                           24.90%  199.74 sec  199.77 sec  0.03 sec  0.02 sec 
[11/26 10:15:54    216s] (I)       | | | +-Import route data (1T)                  23.54%  199.74 sec  199.77 sec  0.03 sec  0.02 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Read blockages ( Layer 2-3 )           2.67%  199.75 sec  199.75 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | | +-Read routing blockages               0.00%  199.75 sec  199.75 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | | +-Read bump blockages                  0.00%  199.75 sec  199.75 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | | +-Read instance blockages              1.58%  199.75 sec  199.75 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | | +-Read PG blockages                    0.26%  199.75 sec  199.75 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  199.75 sec  199.75 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | | +-Read clock blockages                 0.26%  199.75 sec  199.75 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | | +-Read other blockages                 0.00%  199.75 sec  199.75 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | | +-Read halo blockages                  0.09%  199.75 sec  199.75 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | | +-Read boundary cut boxes              0.00%  199.75 sec  199.75 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Read blackboxes                        0.00%  199.75 sec  199.75 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Read prerouted                         0.19%  199.75 sec  199.75 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Read nets                              0.27%  199.75 sec  199.76 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Set up via pillars                     0.01%  199.76 sec  199.76 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Set up RC info                         0.56%  199.76 sec  199.76 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Initialize 3D grid graph               0.31%  199.76 sec  199.76 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Model blockage capacity                9.11%  199.76 sec  199.77 sec  0.01 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | | +-Initialize 3D capacity               3.38%  199.76 sec  199.77 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Move terms for access (1T)             0.03%  199.77 sec  199.77 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | +-Read aux data                              0.00%  199.77 sec  199.77 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | +-Others data preparation                    0.25%  199.77 sec  199.77 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | +-Create route kernel                        2.48%  199.77 sec  199.77 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | +-Global Routing                              17.10%  199.78 sec  199.80 sec  0.02 sec  0.02 sec 
[11/26 10:15:54    216s] (I)       | | +-Initialization                             0.47%  199.78 sec  199.78 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | +-Net group 1                               14.74%  199.78 sec  199.80 sec  0.02 sec  0.02 sec 
[11/26 10:15:54    216s] (I)       | | | +-Generate topology                        0.05%  199.78 sec  199.78 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | +-Phase 1a                                 1.54%  199.78 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Pattern routing (1T)                   0.41%  199.78 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.26%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Add via demand to 2D                   0.46%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | +-Phase 1b                                 0.94%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Monotonic routing (1T)                 0.56%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | +-Phase 1c                                 0.76%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Two level Routing                      0.70%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | | +-Two Level Routing (Regular)          0.38%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | | +-Two Level Routing (Strong)           0.10%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | +-Phase 1d                                 0.75%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Detoured routing (1T)                  0.69%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | +-Phase 1e                                 0.48%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Route legalization                     0.05%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | +-Phase 1f                                 0.00%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | +-Phase 1g                                 1.71%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Post Routing                           1.63%  199.79 sec  199.79 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | +-Phase 1h                                 1.66%  199.79 sec  199.80 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Post Routing                           1.59%  199.79 sec  199.80 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | +-Phase 1l                                 0.67%  199.80 sec  199.80 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | | +-Layer assignment (1T)                  0.09%  199.80 sec  199.80 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | +-Export cong map                              2.74%  199.80 sec  199.80 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | +-Export 2D cong map                         1.37%  199.80 sec  199.80 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | +-Extract Global 3D Wires                      0.01%  199.80 sec  199.80 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | +-Track Assignment (1T)                        2.24%  199.80 sec  199.81 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | +-Initialization                             0.01%  199.80 sec  199.80 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | +-Track Assignment Kernel                    1.94%  199.80 sec  199.81 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | +-Free Memory                                0.00%  199.81 sec  199.81 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | +-Export                                      25.45%  199.81 sec  199.84 sec  0.03 sec  0.03 sec 
[11/26 10:15:54    216s] (I)       | | +-Export DB wires                            0.30%  199.81 sec  199.81 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | +-Export all nets                          0.02%  199.81 sec  199.81 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | | +-Set wire vias                            0.01%  199.81 sec  199.81 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | | +-Report wirelength                         15.83%  199.81 sec  199.83 sec  0.02 sec  0.02 sec 
[11/26 10:15:54    216s] (I)       | | +-Update net boxes                           8.67%  199.83 sec  199.84 sec  0.01 sec  0.01 sec 
[11/26 10:15:54    216s] (I)       | | +-Update timing                              0.00%  199.84 sec  199.84 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)       | +-Postprocess design                           0.37%  199.84 sec  199.84 sec  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)      ======================= Summary by functions ========================
[11/26 10:15:54    216s] (I)       Lv  Step                                      %      Real       CPU 
[11/26 10:15:54    216s] (I)      ---------------------------------------------------------------------
[11/26 10:15:54    216s] (I)        0  Early Global Route                  100.00%  0.14 sec  0.11 sec 
[11/26 10:15:54    216s] (I)        1  Early Global Route kernel            96.42%  0.13 sec  0.10 sec 
[11/26 10:15:54    216s] (I)        2  Import and model                     43.29%  0.06 sec  0.04 sec 
[11/26 10:15:54    216s] (I)        2  Export                               25.45%  0.03 sec  0.03 sec 
[11/26 10:15:54    216s] (I)        2  Global Routing                       17.10%  0.02 sec  0.02 sec 
[11/26 10:15:54    216s] (I)        2  Export cong map                       2.74%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        2  Track Assignment (1T)                 2.24%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        2  Postprocess design                    0.37%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        2  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        3  Create route DB                      24.90%  0.03 sec  0.02 sec 
[11/26 10:15:54    216s] (I)        3  Report wirelength                    15.83%  0.02 sec  0.02 sec 
[11/26 10:15:54    216s] (I)        3  Net group 1                          14.74%  0.02 sec  0.02 sec 
[11/26 10:15:54    216s] (I)        3  Create place DB                      14.39%  0.02 sec  0.02 sec 
[11/26 10:15:54    216s] (I)        3  Update net boxes                      8.67%  0.01 sec  0.01 sec 
[11/26 10:15:54    216s] (I)        3  Create route kernel                   2.48%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        3  Track Assignment Kernel               1.94%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        3  Export 2D cong map                    1.37%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        3  Initialization                        0.48%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        3  Export DB wires                       0.30%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        3  Others data preparation               0.25%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        4  Import route data (1T)               23.54%  0.03 sec  0.02 sec 
[11/26 10:15:54    216s] (I)        4  Import place data                    14.33%  0.02 sec  0.02 sec 
[11/26 10:15:54    216s] (I)        4  Phase 1g                              1.71%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        4  Phase 1h                              1.66%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        4  Phase 1a                              1.54%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        4  Phase 1b                              0.94%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        4  Phase 1c                              0.76%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        4  Phase 1d                              0.75%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        4  Phase 1l                              0.67%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        4  Phase 1e                              0.48%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        4  Generate topology                     0.05%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        4  Export all nets                       0.02%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        4  Set wire vias                         0.01%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        4  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Read nets                            10.11%  0.01 sec  0.01 sec 
[11/26 10:15:54    216s] (I)        5  Model blockage capacity               9.11%  0.01 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Read instances and placement          4.04%  0.01 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Post Routing                          3.21%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Read blockages ( Layer 2-3 )          2.67%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Two level Routing                     0.70%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Detoured routing (1T)                 0.69%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Set up RC info                        0.56%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Monotonic routing (1T)                0.56%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Add via demand to 2D                  0.46%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Pattern routing (1T)                  0.41%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Initialize 3D grid graph              0.31%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Pattern Routing Avoiding Blockages    0.26%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Read prerouted                        0.19%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Layer assignment (1T)                 0.09%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Route legalization                    0.05%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Move terms for access (1T)            0.03%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        6  Initialize 3D capacity                3.38%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        6  Read instance blockages               1.58%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        6  Two Level Routing (Regular)           0.38%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        6  Read PG blockages                     0.26%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        6  Read clock blockages                  0.26%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        6  Two Level Routing (Strong)            0.10%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        6  Read halo blockages                   0.09%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        6  Legalize Blockage Violations          0.00%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] (I)        7  Allocate memory for PG via list       0.03%  0.00 sec  0.00 sec 
[11/26 10:15:54    216s] Running post-eGR process
[11/26 10:15:54    216s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 10:15:54    216s]     Routing using eGR only done.
[11/26 10:15:54    216s] Net route status summary:
[11/26 10:15:54    216s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:15:54    216s]   Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:15:54    216s] 
[11/26 10:15:54    216s] CCOPT: Done with clock implementation routing.
[11/26 10:15:54    216s] 
[11/26 10:15:54    216s]   Clock implementation routing done.
[11/26 10:15:54    216s]   Fixed 1 wires.
[11/26 10:15:54    216s]   CCOpt: Starting congestion repair using flow wrapper...
[11/26 10:15:54    216s]     Congestion Repair...
[11/26 10:15:54    216s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:03:36.0/0:04:15.4 (0.8), mem = 3107.4M
[11/26 10:15:54    216s] Info: Enable timing driven in postCTS congRepair.
[11/26 10:15:54    216s] 
[11/26 10:15:54    216s] *** Start incrementalPlace ***
[11/26 10:15:54    216s] User Input Parameters:
[11/26 10:15:54    216s] - Congestion Driven    : On
[11/26 10:15:54    216s] - Timing Driven        : On
[11/26 10:15:54    216s] - Area-Violation Based : On
[11/26 10:15:54    216s] - Start Rollback Level : -5
[11/26 10:15:54    216s] - Legalized            : On
[11/26 10:15:54    216s] - Window Based         : Off
[11/26 10:15:54    216s] - eDen incr mode       : Off
[11/26 10:15:54    216s] - Small incr mode      : Off
[11/26 10:15:54    216s] 
[11/26 10:15:54    216s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3107.4M, EPOCH TIME: 1732634154.711846
[11/26 10:15:54    216s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3107.4M, EPOCH TIME: 1732634154.711921
[11/26 10:15:54    216s] no activity file in design. spp won't run.
[11/26 10:15:54    216s] No Views given, use default active views for adaptive view pruning
[11/26 10:15:54    216s] Active views:
[11/26 10:15:54    216s]   default_setup_view
[11/26 10:15:54    216s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3107.4M, EPOCH TIME: 1732634154.742102
[11/26 10:15:54    216s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:3107.4M, EPOCH TIME: 1732634154.744756
[11/26 10:15:54    216s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3107.4M, EPOCH TIME: 1732634154.744855
[11/26 10:15:54    216s] Starting Early Global Route congestion estimation: mem = 3107.4M
[11/26 10:15:54    216s] (I)      Initializing eGR engine (regular)
[11/26 10:15:54    216s] Set min layer with nano route mode ( 2 )
[11/26 10:15:54    216s] Set max layer with parameter ( 3 )
[11/26 10:15:54    216s] (I)      clean place blk overflow:
[11/26 10:15:54    216s] (I)      H : enabled 1.00 0
[11/26 10:15:54    216s] (I)      V : enabled 1.00 0
[11/26 10:15:54    216s] (I)      Initializing eGR engine (regular)
[11/26 10:15:54    216s] Set min layer with nano route mode ( 2 )
[11/26 10:15:54    216s] Set max layer with parameter ( 3 )
[11/26 10:15:54    216s] (I)      clean place blk overflow:
[11/26 10:15:54    216s] (I)      H : enabled 1.00 0
[11/26 10:15:54    216s] (I)      V : enabled 1.00 0
[11/26 10:15:54    216s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.99 MB )
[11/26 10:15:54    216s] (I)      Running eGR Regular flow
[11/26 10:15:54    216s] (I)      # wire layers (front) : 11
[11/26 10:15:54    216s] (I)      # wire layers (back)  : 0
[11/26 10:15:54    216s] (I)      min wire layer : 1
[11/26 10:15:54    216s] (I)      max wire layer : 10
[11/26 10:15:54    216s] (I)      # cut layers (front) : 10
[11/26 10:15:54    216s] (I)      # cut layers (back)  : 0
[11/26 10:15:54    216s] (I)      min cut layer : 1
[11/26 10:15:54    216s] (I)      max cut layer : 9
[11/26 10:15:54    216s] (I)      ================================ Layers ================================
[11/26 10:15:54    216s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:54    216s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:15:54    216s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:54    216s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:15:54    216s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    216s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:15:54    216s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    216s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:15:54    216s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    216s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:15:54    216s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    216s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:15:54    216s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    216s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:15:54    216s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    216s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:15:54    216s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    216s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:15:54    216s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    216s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:15:54    216s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    216s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:15:54    216s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:15:54    216s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:15:54    216s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:54    216s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:15:54    216s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:15:54    216s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:15:54    216s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:15:54    216s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:54    216s] (I)      Started Import and model ( Curr Mem: 2.99 MB )
[11/26 10:15:54    216s] (I)      == Non-default Options ==
[11/26 10:15:54    216s] (I)      Maximum routing layer                              : 3
[11/26 10:15:54    216s] (I)      Top routing layer                                  : 3
[11/26 10:15:54    216s] (I)      Number of threads                                  : 1
[11/26 10:15:54    216s] (I)      Route tie net to shape                             : auto
[11/26 10:15:54    216s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 10:15:54    216s] (I)      Method to set GCell size                           : row
[11/26 10:15:54    216s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:15:54    216s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:15:54    216s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:15:54    216s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:15:54    216s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:15:54    216s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:15:54    216s] (I)      ============== Pin Summary ==============
[11/26 10:15:54    216s] (I)      +-------+--------+---------+------------+
[11/26 10:15:54    216s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:15:54    216s] (I)      +-------+--------+---------+------------+
[11/26 10:15:54    216s] (I)      |     1 |  19146 |   71.29 |        Pin |
[11/26 10:15:54    216s] (I)      |     2 |   7710 |   28.71 |        Pin |
[11/26 10:15:54    216s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:15:54    216s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:15:54    216s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:15:54    216s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:15:54    216s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:15:54    216s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:15:54    216s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:15:54    216s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:15:54    216s] (I)      +-------+--------+---------+------------+
[11/26 10:15:54    216s] (I)      Custom ignore net properties:
[11/26 10:15:54    216s] (I)      1 : NotLegal
[11/26 10:15:54    216s] (I)      Default ignore net properties:
[11/26 10:15:54    216s] (I)      1 : Special
[11/26 10:15:54    216s] (I)      2 : Analog
[11/26 10:15:54    216s] (I)      3 : Fixed
[11/26 10:15:54    216s] (I)      4 : Skipped
[11/26 10:15:54    216s] (I)      5 : MixedSignal
[11/26 10:15:54    216s] (I)      Prerouted net properties:
[11/26 10:15:54    216s] (I)      1 : NotLegal
[11/26 10:15:54    216s] (I)      2 : Special
[11/26 10:15:54    216s] (I)      3 : Analog
[11/26 10:15:54    216s] (I)      4 : Fixed
[11/26 10:15:54    216s] (I)      5 : Skipped
[11/26 10:15:54    216s] (I)      6 : MixedSignal
[11/26 10:15:54    216s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:15:54    216s] (I)      Use row-based GCell size
[11/26 10:15:54    216s] (I)      Use row-based GCell align
[11/26 10:15:54    216s] (I)      layer 0 area = 170496
[11/26 10:15:54    216s] (I)      layer 1 area = 170496
[11/26 10:15:54    216s] (I)      layer 2 area = 170496
[11/26 10:15:54    216s] (I)      GCell unit size   : 4320
[11/26 10:15:54    216s] (I)      GCell multiplier  : 1
[11/26 10:15:54    216s] (I)      GCell row height  : 4320
[11/26 10:15:54    216s] (I)      Actual row height : 4320
[11/26 10:15:54    216s] (I)      GCell align ref   : 20160 20160
[11/26 10:15:54    216s] [NR-eGR] Track table information for default rule: 
[11/26 10:15:54    216s] [NR-eGR] M1 has single uniform track structure
[11/26 10:15:54    216s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:15:54    216s] [NR-eGR] M3 has single uniform track structure
[11/26 10:15:54    216s] [NR-eGR] M4 has single uniform track structure
[11/26 10:15:54    216s] [NR-eGR] M5 has single uniform track structure
[11/26 10:15:54    216s] [NR-eGR] M6 has single uniform track structure
[11/26 10:15:54    216s] [NR-eGR] M7 has single uniform track structure
[11/26 10:15:54    216s] [NR-eGR] M8 has single uniform track structure
[11/26 10:15:54    216s] [NR-eGR] M9 has single uniform track structure
[11/26 10:15:54    216s] [NR-eGR] Pad has single uniform track structure
[11/26 10:15:54    216s] (I)      ============== Default via ===============
[11/26 10:15:54    216s] (I)      +---+------------------+-----------------+
[11/26 10:15:54    216s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:15:54    216s] (I)      +---+------------------+-----------------+
[11/26 10:15:54    216s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:15:54    216s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:15:54    216s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:15:54    216s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:15:54    216s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:15:54    216s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:15:54    216s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:15:54    216s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:15:54    216s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:15:54    216s] (I)      +---+------------------+-----------------+
[11/26 10:15:54    216s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:15:54    216s] [NR-eGR] Read 540 PG shapes
[11/26 10:15:54    216s] [NR-eGR] Read 0 clock shapes
[11/26 10:15:54    216s] [NR-eGR] Read 0 other shapes
[11/26 10:15:54    216s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:15:54    216s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:15:54    216s] [NR-eGR] #Instance Blockages : 7752
[11/26 10:15:54    216s] [NR-eGR] #PG Blockages       : 540
[11/26 10:15:54    216s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:15:54    216s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:15:54    216s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:15:54    216s] [NR-eGR] #Other Blockages    : 0
[11/26 10:15:54    216s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:15:54    216s] [NR-eGR] #prerouted nets         : 1
[11/26 10:15:54    216s] [NR-eGR] #prerouted special nets : 0
[11/26 10:15:54    216s] [NR-eGR] #prerouted wires        : 31
[11/26 10:15:54    216s] [NR-eGR] Read 10503 nets ( ignored 1 )
[11/26 10:15:54    216s] (I)        Front-side 10503 ( ignored 1 )
[11/26 10:15:54    216s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:15:54    216s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:15:54    216s] (I)      dcls route internal nets
[11/26 10:15:54    216s] (I)      dcls route interface nets
[11/26 10:15:54    216s] (I)      dcls route common nets
[11/26 10:15:54    216s] (I)      dcls route top nets
[11/26 10:15:54    216s] (I)      Reading macro buffers
[11/26 10:15:54    216s] (I)      Number of macro buffers: 0
[11/26 10:15:54    216s] (I)      early_global_route_priority property id does not exist.
[11/26 10:15:54    216s] (I)      Read Num Blocks=8292  Num Prerouted Wires=31  Num CS=0
[11/26 10:15:54    216s] (I)      Layer 1 (H) : #blockages 8292 : #preroutes 25
[11/26 10:15:54    216s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 6
[11/26 10:15:54    216s] (I)      Number of ignored nets                =      1
[11/26 10:15:54    216s] (I)      Number of connected nets              =      0
[11/26 10:15:54    216s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/26 10:15:54    216s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:15:54    216s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:15:54    216s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:15:54    216s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:15:54    216s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:15:54    216s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:15:54    216s] (I)      Ndr track 0 does not exist
[11/26 10:15:54    216s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:15:54    216s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:15:54    216s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:15:54    216s] (I)      Site width          :   864  (dbu)
[11/26 10:15:54    216s] (I)      Row height          :  4320  (dbu)
[11/26 10:15:54    216s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:15:54    216s] (I)      GCell width         :  4320  (dbu)
[11/26 10:15:54    216s] (I)      GCell height        :  4320  (dbu)
[11/26 10:15:54    216s] (I)      Grid                :   185   185     3
[11/26 10:15:54    216s] (I)      Layer numbers       :     1     2     3
[11/26 10:15:54    216s] (I)      Layer name         :    M1    M2    M3
[11/26 10:15:54    216s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:15:54    216s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:15:54    216s] (I)      Default wire width  :   288   288   288
[11/26 10:15:54    216s] (I)      Default wire space  :   288   288   288
[11/26 10:15:54    216s] (I)      Default wire pitch  :   576   576   576
[11/26 10:15:54    216s] (I)      Default pitch size  :   576   576   576
[11/26 10:15:54    216s] (I)      First track coord   :   576  2880   576
[11/26 10:15:54    216s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:15:54    216s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:15:54    216s] (I)      --------------------------------------------------------
[11/26 10:15:54    216s] 
[11/26 10:15:54    216s] [NR-eGR] ============ Routing rule table ============
[11/26 10:15:54    216s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10502
[11/26 10:15:54    216s] [NR-eGR] ========================================
[11/26 10:15:54    216s] [NR-eGR] 
[11/26 10:15:54    216s] (I)      ==== NDR : (Default) ====
[11/26 10:15:54    216s] (I)      +--------------+--------+
[11/26 10:15:54    216s] (I)      |           ID |      0 |
[11/26 10:15:54    216s] (I)      |      Default |    yes |
[11/26 10:15:54    216s] (I)      |  Clk Special |     no |
[11/26 10:15:54    216s] (I)      | Hard spacing |     no |
[11/26 10:15:54    216s] (I)      |    NDR track | (none) |
[11/26 10:15:54    216s] (I)      |      NDR via | (none) |
[11/26 10:15:54    216s] (I)      |  Extra space |      0 |
[11/26 10:15:54    216s] (I)      |      Shields |      0 |
[11/26 10:15:54    216s] (I)      |   Demand (H) |      1 |
[11/26 10:15:54    216s] (I)      |   Demand (V) |      1 |
[11/26 10:15:54    216s] (I)      |        #Nets |  10502 |
[11/26 10:15:54    216s] (I)      +--------------+--------+
[11/26 10:15:54    216s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:15:54    216s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:15:54    216s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:15:54    216s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:15:54    216s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:15:54    216s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:15:54    216s] (I)      =============== Blocked Tracks ===============
[11/26 10:15:54    216s] (I)      +-------+---------+----------+---------------+
[11/26 10:15:54    216s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:15:54    216s] (I)      +-------+---------+----------+---------------+
[11/26 10:15:54    216s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:15:54    216s] (I)      |     2 |  239020 |    36628 |        15.32% |
[11/26 10:15:54    216s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:15:54    216s] (I)      +-------+---------+----------+---------------+
[11/26 10:15:54    216s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.99 MB )
[11/26 10:15:54    216s] (I)      Reset routing kernel
[11/26 10:15:54    216s] (I)      Started Global Routing ( Curr Mem: 2.99 MB )
[11/26 10:15:54    216s] (I)      totalPins=27434  totalGlobalPin=27133 (98.90%)
[11/26 10:15:54    216s] (I)      ================= Net Group Info =================
[11/26 10:15:54    216s] (I)      +----+----------------+--------------+-----------+
[11/26 10:15:54    216s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:15:54    216s] (I)      +----+----------------+--------------+-----------+
[11/26 10:15:54    216s] (I)      |  1 |          10502 |        M2(2) |     M3(3) |
[11/26 10:15:54    216s] (I)      +----+----------------+--------------+-----------+
[11/26 10:15:54    216s] (I)      total 2D Cap : 462179 = (205399 H, 256780 V)
[11/26 10:15:54    216s] (I)      total 2D Demand : 1135 = (820 H, 315 V)
[11/26 10:15:54    216s] (I)      init route region map
[11/26 10:15:54    216s] (I)      #blocked GCells = 0
[11/26 10:15:54    216s] (I)      #regions = 1
[11/26 10:15:54    216s] (I)      init safety region map
[11/26 10:15:54    216s] (I)      #blocked GCells = 0
[11/26 10:15:54    216s] (I)      #regions = 1
[11/26 10:15:54    216s] (I)      Adjusted 0 GCells for pin access
[11/26 10:15:54    216s] [NR-eGR] Layer group 1: route 10502 net(s) in layer range [2, 3]
[11/26 10:15:54    216s] (I)      
[11/26 10:15:54    216s] (I)      ============  Phase 1a Route ============
[11/26 10:15:54    216s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:15:54    216s] (I)      Usage: 170684 = (115049 H, 55635 V) = (56.01% H, 21.67% V) = (1.243e+05um H, 6.009e+04um V)
[11/26 10:15:54    216s] (I)      
[11/26 10:15:54    216s] (I)      ============  Phase 1b Route ============
[11/26 10:15:54    216s] (I)      Usage: 171009 = (115107 H, 55902 V) = (56.04% H, 21.77% V) = (1.243e+05um H, 6.037e+04um V)
[11/26 10:15:54    216s] (I)      Overflow of layer group 1: 10.09% H + 0.01% V. EstWL: 1.846897e+05um
[11/26 10:15:54    216s] (I)      Congestion metric : 11.12%H 0.01%V, 11.13%HV
[11/26 10:15:54    216s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:15:54    216s] (I)      
[11/26 10:15:54    216s] (I)      ============  Phase 1c Route ============
[11/26 10:15:54    216s] (I)      Level2 Grid: 37 x 37
[11/26 10:15:54    216s] (I)      Usage: 171152 = (115109 H, 56043 V) = (56.04% H, 21.83% V) = (1.243e+05um H, 6.053e+04um V)
[11/26 10:15:54    216s] (I)      
[11/26 10:15:54    216s] (I)      ============  Phase 1d Route ============
[11/26 10:15:55    216s] (I)      Usage: 172892 = (115183 H, 57709 V) = (56.08% H, 22.47% V) = (1.244e+05um H, 6.233e+04um V)
[11/26 10:15:55    216s] (I)      
[11/26 10:15:55    216s] (I)      ============  Phase 1e Route ============
[11/26 10:15:55    216s] (I)      Usage: 172892 = (115183 H, 57709 V) = (56.08% H, 22.47% V) = (1.244e+05um H, 6.233e+04um V)
[11/26 10:15:55    216s] [NR-eGR] Early Global Route overflow of layer group 1: 8.02% H + 0.02% V. EstWL: 1.867234e+05um
[11/26 10:15:55    216s] (I)      
[11/26 10:15:55    216s] (I)      ============  Phase 1l Route ============
[11/26 10:15:55    216s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:15:55    216s] (I)      Layer  2:     207196    123487      2917        2760      252540    ( 1.08%) 
[11/26 10:15:55    216s] (I)      Layer  3:     255392     57996         8           0      255300    ( 0.00%) 
[11/26 10:15:55    216s] (I)      Total:        462588    181483      2925        2760      507840    ( 0.54%) 
[11/26 10:15:55    216s] (I)      
[11/26 10:15:55    216s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:15:55    216s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/26 10:15:55    216s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/26 10:15:55    216s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/26 10:15:55    216s] [NR-eGR] --------------------------------------------------------------------------------
[11/26 10:15:55    216s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:15:55    216s] [NR-eGR]      M2 ( 2)      1968( 5.84%)       135( 0.40%)         1( 0.00%)   ( 6.25%) 
[11/26 10:15:55    216s] [NR-eGR]      M3 ( 3)         7( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[11/26 10:15:55    216s] [NR-eGR] --------------------------------------------------------------------------------
[11/26 10:15:55    216s] [NR-eGR]        Total      1975( 2.92%)       135( 0.20%)         1( 0.00%)   ( 3.12%) 
[11/26 10:15:55    216s] [NR-eGR] 
[11/26 10:15:55    216s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 3.00 MB )
[11/26 10:15:55    216s] (I)      Updating congestion map
[11/26 10:15:55    216s] (I)      total 2D Cap : 465265 = (208485 H, 256780 V)
[11/26 10:15:55    216s] [NR-eGR] Overflow after Early Global Route 6.21% H + 0.02% V
[11/26 10:15:55    216s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.40 sec, Curr Mem: 2.99 MB )
[11/26 10:15:55    216s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 3110.7M
[11/26 10:15:55    216s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.387, REAL:0.402, MEM:3110.7M, EPOCH TIME: 1732634155.147025
[11/26 10:15:55    216s] OPERPROF: Starting HotSpotCal at level 1, MEM:3110.7M, EPOCH TIME: 1732634155.147058
[11/26 10:15:55    216s] [hotspot] +------------+---------------+---------------+
[11/26 10:15:55    216s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:15:55    216s] [hotspot] +------------+---------------+---------------+
[11/26 10:15:55    216s] [hotspot] | normalized |          1.33 |         21.33 |
[11/26 10:15:55    216s] [hotspot] +------------+---------------+---------------+
[11/26 10:15:55    216s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.33, normalized total congestion hotspot area = 21.33 (area is in unit of 4 std-cell row bins)
[11/26 10:15:55    216s] [hotspot] max/total 1.33/21.33, big hotspot (>10) total 0.00
[11/26 10:15:55    216s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:15:55    216s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:15:55    216s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:15:55    216s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:15:55    216s] [hotspot] |  1  |   147.60    18.00   156.24    26.64 |        1.33   |             NA                |
[11/26 10:15:55    216s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:15:55    216s] [hotspot] |  2  |    39.60    22.32    48.24    30.96 |        0.89   |             NA                |
[11/26 10:15:55    216s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:15:55    216s] [hotspot] |  3  |    52.56    22.32    61.20    30.96 |        0.89   |             NA                |
[11/26 10:15:55    216s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:15:55    216s] [hotspot] |  4  |   151.92    35.28   160.56    43.92 |        0.89   |             NA                |
[11/26 10:15:55    216s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:15:55    216s] [hotspot] |  5  |    52.56    65.52    61.20    74.16 |        0.89   |             NA                |
[11/26 10:15:55    216s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:15:55    216s] Top 5 hotspots total area: 4.89
[11/26 10:15:55    216s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3126.7M, EPOCH TIME: 1732634155.151066
[11/26 10:15:55    216s] 
[11/26 10:15:55    216s] === incrementalPlace Internal Loop 1 ===
[11/26 10:15:55    216s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:15:55    216s] UM:*                                                                   incrNP_iter_start
[11/26 10:15:55    216s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=10
[11/26 10:15:55    216s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3126.7M, EPOCH TIME: 1732634155.210171
[11/26 10:15:55    216s] Processing tracks to init pin-track alignment.
[11/26 10:15:55    216s] z: 1, totalTracks: 1
[11/26 10:15:55    216s] z: 3, totalTracks: 1
[11/26 10:15:55    216s] z: 5, totalTracks: 1
[11/26 10:15:55    216s] z: 7, totalTracks: 1
[11/26 10:15:55    216s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:15:55    216s] Cell dist_sort LLGs are deleted
[11/26 10:15:55    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:55    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:55    216s] # Building dist_sort llgBox search-tree.
[11/26 10:15:55    216s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3126.7M, EPOCH TIME: 1732634155.214706
[11/26 10:15:55    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:55    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:15:55    216s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3126.7M, EPOCH TIME: 1732634155.214847
[11/26 10:15:55    216s] Max number of tech site patterns supported in site array is 256.
[11/26 10:15:55    216s] Core basic site is coreSite
[11/26 10:15:55    216s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:15:55    216s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:15:55    216s] Fast DP-INIT is on for default
[11/26 10:15:55    216s] Keep-away cache is enable on metals: 1-10
[11/26 10:15:55    216s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:15:55    216s] Atter site array init, number of instance map data is 0.
[11/26 10:15:55    216s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.004, MEM:3126.7M, EPOCH TIME: 1732634155.219110
[11/26 10:15:55    216s] 
[11/26 10:15:55    216s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:15:55    216s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:15:55    216s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.007, MEM:3126.7M, EPOCH TIME: 1732634155.221461
[11/26 10:15:55    216s] OPERPROF:   Starting post-place ADS at level 2, MEM:3126.7M, EPOCH TIME: 1732634155.221523
[11/26 10:15:55    216s] ADSU 0.361 -> 0.361. site 152075.000 -> 152075.000. GS 8.640
[11/26 10:15:55    216s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.014, REAL:0.015, MEM:3126.7M, EPOCH TIME: 1732634155.236208
[11/26 10:15:55    216s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3126.7M, EPOCH TIME: 1732634155.237080
[11/26 10:15:55    216s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3126.7M, EPOCH TIME: 1732634155.237400
[11/26 10:15:55    216s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3126.7M, EPOCH TIME: 1732634155.237434
[11/26 10:15:55    216s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.002, REAL:0.002, MEM:3126.7M, EPOCH TIME: 1732634155.239018
[11/26 10:15:55    216s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3126.7M, EPOCH TIME: 1732634155.240950
[11/26 10:15:55    216s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3126.7M, EPOCH TIME: 1732634155.241235
[11/26 10:15:55    216s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3126.7M, EPOCH TIME: 1732634155.241679
[11/26 10:15:55    216s] no activity file in design. spp won't run.
[11/26 10:15:55    216s] [spp] 0
[11/26 10:15:55    216s] [adp] 0:1:1:3
[11/26 10:15:55    216s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.002, MEM:3126.7M, EPOCH TIME: 1732634155.243387
[11/26 10:15:55    216s] SP #FI/SF FL/PI 0/0 7993/7
[11/26 10:15:55    216s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.033, REAL:0.034, MEM:3126.7M, EPOCH TIME: 1732634155.244158
[11/26 10:15:55    216s] PP off. flexM 0
[11/26 10:15:55    216s] OPERPROF: Starting CDPad at level 1, MEM:3126.7M, EPOCH TIME: 1732634155.249045
[11/26 10:15:55    216s] 3DP is on.
[11/26 10:15:55    216s] 3DP (1, 3) DPT Adjust 0. 0.748, 0.783, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/26 10:15:55    216s] CDPadU 0.786 -> 0.886. R=0.360, N=8000, GS=1.080
[11/26 10:15:55    216s] OPERPROF: Finished CDPad at level 1, CPU:0.088, REAL:0.089, MEM:3126.7M, EPOCH TIME: 1732634155.337989
[11/26 10:15:55    216s] OPERPROF: Starting InitSKP at level 1, MEM:3126.7M, EPOCH TIME: 1732634155.338111
[11/26 10:15:55    216s] no activity file in design. spp won't run.
[11/26 10:15:55    216s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:15:55    216s] #################################################################################
[11/26 10:15:55    216s] # Design Stage: PreRoute
[11/26 10:15:55    216s] # Design Name: dist_sort
[11/26 10:15:55    216s] # Design Mode: 90nm
[11/26 10:15:55    216s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:15:55    216s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:15:55    216s] # Signoff Settings: SI Off 
[11/26 10:15:55    216s] #################################################################################
[11/26 10:15:55    216s] Extraction called for design 'dist_sort' of instances=8875 and nets=10505 using extraction engine 'preRoute' .
[11/26 10:15:55    216s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 10:15:55    216s] Type 'man IMPEXT-3530' for more detail.
[11/26 10:15:55    216s] PreRoute RC Extraction called for design dist_sort.
[11/26 10:15:55    216s] RC Extraction called in multi-corner(1) mode.
[11/26 10:15:55    216s] RCMode: PreRoute
[11/26 10:15:55    216s]       RC Corner Indexes            0   
[11/26 10:15:55    216s] Capacitance Scaling Factor   : 1.00000 
[11/26 10:15:55    216s] Resistance Scaling Factor    : 1.00000 
[11/26 10:15:55    216s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 10:15:55    216s] Clock Res. Scaling Factor    : 1.00000 
[11/26 10:15:55    216s] Shrink Factor                : 1.00000
[11/26 10:15:55    216s] Using Quantus QRC technology file ...
[11/26 10:15:55    216s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 10:15:55    216s] Updating RC Grid density data for preRoute extraction ...
[11/26 10:15:55    216s] eee: pegSigSF=1.070000
[11/26 10:15:55    216s] Initializing multi-corner resistance tables ...
[11/26 10:15:55    216s] eee: Grid unit RC data computation started
[11/26 10:15:55    216s] eee: Grid unit RC data computation completed
[11/26 10:15:55    216s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:15:55    216s] eee: l=2 avDens=0.447420 usedTrk=12113.907578 availTrk=27075.000000 sigTrk=12113.907578
[11/26 10:15:55    216s] eee: l=3 avDens=0.229136 usedTrk=6032.008103 availTrk=26325.000000 sigTrk=6032.008103
[11/26 10:15:55    216s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:55    216s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:55    216s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:55    216s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:55    216s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:55    216s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:55    216s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:15:55    216s] {RT RC_corner_25 0 2 3  0}
[11/26 10:15:55    216s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:15:55    216s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:15:55    216s] eee: NetCapCache creation started. (Current Mem: 3124.707M) 
[11/26 10:15:55    216s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3124.707M) 
[11/26 10:15:55    216s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:15:55    216s] eee: Metal Layers Info:
[11/26 10:15:55    216s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:15:55    216s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:15:55    216s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:15:55    216s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:15:55    216s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:15:55    216s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:15:55    216s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:15:55    216s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:15:55    216s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:15:55    216s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:15:55    216s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:15:55    216s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:15:55    216s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:15:55    216s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:15:55    216s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:15:55    216s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3124.707M)
[11/26 10:15:55    217s] Calculate delays in Single mode...
[11/26 10:15:55    217s] Topological Sorting (REAL = 0:00:00.0, MEM = 3147.3M, InitMEM = 3147.3M)
[11/26 10:15:55    217s] Start delay calculation (fullDC) (1 T). (MEM=2699.55)
[11/26 10:15:55    217s] End AAE Lib Interpolated Model. (MEM=3147.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:15:57    218s] Total number of fetched objects 10503
[11/26 10:15:57    218s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:15:57    218s] End delay calculation. (MEM=2706.16 CPU=0:00:01.1 REAL=0:00:02.0)
[11/26 10:15:57    218s] End delay calculation (fullDC). (MEM=2706.16 CPU=0:00:01.3 REAL=0:00:02.0)
[11/26 10:15:57    218s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 3181.0M) ***
[11/26 10:15:57    218s] no activity file in design. spp won't run.
[11/26 10:15:57    219s] *** Finished SKP initialization (cpu=0:00:02.5, real=0:00:02.0)***
[11/26 10:15:57    219s] OPERPROF: Finished InitSKP at level 1, CPU:2.526, REAL:2.541, MEM:3197.0M, EPOCH TIME: 1732634157.879121
[11/26 10:15:57    219s] NP #FI/FS/SF FL/PI: 875/0/0 8000/7
[11/26 10:15:57    219s] no activity file in design. spp won't run.
[11/26 10:15:57    219s] 
[11/26 10:15:57    219s] AB Est...
[11/26 10:15:57    219s] OPERPROF: Starting NP-Place at level 1, MEM:3197.0M, EPOCH TIME: 1732634157.898210
[11/26 10:15:57    219s] OPERPROF: Finished NP-Place at level 1, CPU:0.023, REAL:0.024, MEM:3197.0M, EPOCH TIME: 1732634157.921805
[11/26 10:15:57    219s] Iteration  4: Skipped, with CDP Off
[11/26 10:15:57    219s] 
[11/26 10:15:57    219s] AB Est...
[11/26 10:15:57    219s] OPERPROF: Starting NP-Place at level 1, MEM:3197.0M, EPOCH TIME: 1732634157.935160
[11/26 10:15:57    219s] OPERPROF: Finished NP-Place at level 1, CPU:0.021, REAL:0.022, MEM:3197.0M, EPOCH TIME: 1732634157.956710
[11/26 10:15:57    219s] Iteration  5: Skipped, with CDP Off
[11/26 10:15:57    219s] 
[11/26 10:15:57    219s] AB Est...
[11/26 10:15:57    219s] OPERPROF: Starting NP-Place at level 1, MEM:3197.0M, EPOCH TIME: 1732634157.969851
[11/26 10:15:57    219s] OPERPROF: Finished NP-Place at level 1, CPU:0.024, REAL:0.024, MEM:3197.0M, EPOCH TIME: 1732634157.994147
[11/26 10:15:58    219s] Iteration  6: Skipped, with CDP Off
[11/26 10:15:58    219s] 
[11/26 10:15:58    219s] AB Est...
[11/26 10:15:58    219s] OPERPROF: Starting NP-Place at level 1, MEM:3197.0M, EPOCH TIME: 1732634158.007205
[11/26 10:15:58    219s] AB param 12.7% (1015/8000).
[11/26 10:15:58    219s] OPERPROF: Finished NP-Place at level 1, CPU:0.024, REAL:0.025, MEM:3197.0M, EPOCH TIME: 1732634158.031760
[11/26 10:15:58    219s] AB WA 0.13. HSB #SP 0
[11/26 10:15:58    219s] AB On.
[11/26 10:15:58    219s] no activity file in design. spp won't run.
[11/26 10:15:58    219s] NP #FI/FS/SF FL/PI: 7860/0/6985 1015/0
[11/26 10:15:58    219s] no activity file in design. spp won't run.
[11/26 10:15:58    219s] OPERPROF: Starting NP-Place at level 1, MEM:3197.0M, EPOCH TIME: 1732634158.068356
[11/26 10:15:58    219s] Starting Early Global Route supply map. mem = 3197.0M
[11/26 10:15:58    219s] (I)      Initializing eGR engine (regular)
[11/26 10:15:58    219s] Set min layer with nano route mode ( 2 )
[11/26 10:15:58    219s] Set max layer with parameter ( 3 )
[11/26 10:15:58    219s] (I)      clean place blk overflow:
[11/26 10:15:58    219s] (I)      H : enabled 1.00 0
[11/26 10:15:58    219s] (I)      V : enabled 1.00 0
[11/26 10:15:58    219s] (I)      Initializing eGR engine (regular)
[11/26 10:15:58    219s] Set min layer with nano route mode ( 2 )
[11/26 10:15:58    219s] Set max layer with parameter ( 3 )
[11/26 10:15:58    219s] (I)      clean place blk overflow:
[11/26 10:15:58    219s] (I)      H : enabled 1.00 0
[11/26 10:15:58    219s] (I)      V : enabled 1.00 0
[11/26 10:15:58    219s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.08 MB )
[11/26 10:15:58    219s] (I)      Running eGR Regular flow
[11/26 10:15:58    219s] (I)      # wire layers (front) : 11
[11/26 10:15:58    219s] (I)      # wire layers (back)  : 0
[11/26 10:15:58    219s] (I)      min wire layer : 1
[11/26 10:15:58    219s] (I)      max wire layer : 10
[11/26 10:15:58    219s] (I)      # cut layers (front) : 10
[11/26 10:15:58    219s] (I)      # cut layers (back)  : 0
[11/26 10:15:58    219s] (I)      min cut layer : 1
[11/26 10:15:58    219s] (I)      max cut layer : 9
[11/26 10:15:58    219s] (I)      ================================ Layers ================================
[11/26 10:15:58    219s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:58    219s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:15:58    219s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:58    219s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:15:58    219s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:15:58    219s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:15:58    219s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:15:58    219s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:15:58    219s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:15:58    219s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:15:58    219s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:15:58    219s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:15:58    219s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:15:58    219s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:15:58    219s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:15:58    219s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:15:58    219s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:15:58    219s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:15:58    219s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:15:58    219s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:15:58    219s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:15:58    219s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:15:58    219s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:15:58    219s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:15:58    219s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:58    219s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:15:58    219s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:15:58    219s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:15:58    219s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:15:58    219s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:15:58    219s] Finished Early Global Route supply map. mem = 3165.7M
[11/26 10:15:58    219s] SKP will use view:
[11/26 10:15:58    219s]   default_setup_view
[11/26 10:16:03    225s] Iteration  7: Total net bbox = 3.748e+04 (2.68e+04 1.07e+04)
[11/26 10:16:03    225s]               Est.  stn bbox = 4.100e+04 (2.89e+04 1.21e+04)
[11/26 10:16:03    225s]               cpu = 0:00:05.8 real = 0:00:05.0 mem = 3220.4M
[11/26 10:16:03    225s] OPERPROF: Finished NP-Place at level 1, CPU:5.807, REAL:5.901, MEM:3220.4M, EPOCH TIME: 1732634163.969780
[11/26 10:16:03    225s] 
[11/26 10:16:03    225s] AB Est...
[11/26 10:16:03    225s] no activity file in design. spp won't run.
[11/26 10:16:03    225s] NP #FI/FS/SF FL/PI: 875/0/0 8000/7
[11/26 10:16:03    225s] no activity file in design. spp won't run.
[11/26 10:16:04    225s] OPERPROF: Starting NP-Place at level 1, MEM:3204.4M, EPOCH TIME: 1732634163.999987
[11/26 10:16:04    225s] AB param 100.0% (8000/8000).
[11/26 10:16:04    225s] OPERPROF: Finished NP-Place at level 1, CPU:0.029, REAL:0.029, MEM:3191.4M, EPOCH TIME: 1732634164.029052
[11/26 10:16:04    225s] AB WA 1.00. HSB #SP 0
[11/26 10:16:04    225s] AB Full.
[11/26 10:16:04    225s] OPERPROF: Starting NP-Place at level 1, MEM:3191.4M, EPOCH TIME: 1732634164.056289
[11/26 10:16:14    235s] Iteration  8: Total net bbox = 1.804e+05 (1.26e+05 5.40e+04)
[11/26 10:16:14    235s]               Est.  stn bbox = 1.926e+05 (1.34e+05 5.86e+04)
[11/26 10:16:14    235s]               cpu = 0:00:10.3 real = 0:00:10.0 mem = 3214.4M
[11/26 10:16:14    235s] OPERPROF: Finished NP-Place at level 1, CPU:10.334, REAL:10.426, MEM:3214.4M, EPOCH TIME: 1732634174.481932
[11/26 10:16:14    235s] Legalizing MH Cells... 0 / 0 (level 6) on dist_sort
[11/26 10:16:14    235s] MH legal: No MH instances from GP
[11/26 10:16:14    235s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 10:16:14    235s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3214.4M, DRC: 0)
[11/26 10:16:14    235s] no activity file in design. spp won't run.
[11/26 10:16:14    235s] NP #FI/FS/SF FL/PI: 875/0/0 8000/7
[11/26 10:16:14    235s] no activity file in design. spp won't run.
[11/26 10:16:14    235s] OPERPROF: Starting NP-Place at level 1, MEM:3214.4M, EPOCH TIME: 1732634174.524715
[11/26 10:16:27    248s] Iteration  9: Total net bbox = 1.810e+05 (1.26e+05 5.47e+04)
[11/26 10:16:27    248s]               Est.  stn bbox = 1.932e+05 (1.34e+05 5.93e+04)
[11/26 10:16:27    248s]               cpu = 0:00:12.8 real = 0:00:13.0 mem = 3243.4M
[11/26 10:16:27    248s] OPERPROF: Finished NP-Place at level 1, CPU:12.811, REAL:12.931, MEM:3243.4M, EPOCH TIME: 1732634187.455892
[11/26 10:16:27    248s] Legalizing MH Cells... 0 / 0 (level 7) on dist_sort
[11/26 10:16:27    248s] MH legal: No MH instances from GP
[11/26 10:16:27    248s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 10:16:27    248s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3243.4M, DRC: 0)
[11/26 10:16:27    248s] no activity file in design. spp won't run.
[11/26 10:16:27    248s] NP #FI/FS/SF FL/PI: 875/0/0 8000/7
[11/26 10:16:27    248s] no activity file in design. spp won't run.
[11/26 10:16:27    248s] OPERPROF: Starting NP-Place at level 1, MEM:3243.4M, EPOCH TIME: 1732634187.499667
[11/26 10:16:36    257s] Iteration 10: Total net bbox = 1.828e+05 (1.27e+05 5.57e+04)
[11/26 10:16:36    257s]               Est.  stn bbox = 1.950e+05 (1.35e+05 6.03e+04)
[11/26 10:16:36    257s]               cpu = 0:00:08.6 real = 0:00:09.0 mem = 3268.6M
[11/26 10:16:36    257s] OPERPROF: Finished NP-Place at level 1, CPU:8.653, REAL:8.729, MEM:3268.6M, EPOCH TIME: 1732634196.228389
[11/26 10:16:36    257s] Legalizing MH Cells... 0 / 0 (level 8) on dist_sort
[11/26 10:16:36    257s] MH legal: No MH instances from GP
[11/26 10:16:36    257s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 10:16:36    257s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3268.6M, DRC: 0)
[11/26 10:16:36    257s] no activity file in design. spp won't run.
[11/26 10:16:36    257s] NP #FI/FS/SF FL/PI: 875/0/0 8000/7
[11/26 10:16:36    257s] no activity file in design. spp won't run.
[11/26 10:16:36    257s] OPERPROF: Starting NP-Place at level 1, MEM:3268.6M, EPOCH TIME: 1732634196.272282
[11/26 10:16:36    257s] GP RA stats: MHOnly 0 nrInst 8000 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/26 10:16:39    259s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3284.6M, EPOCH TIME: 1732634199.014242
[11/26 10:16:39    259s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.001, REAL:0.001, MEM:3284.6M, EPOCH TIME: 1732634199.015226
[11/26 10:16:39    259s] Iteration 11: Total net bbox = 1.817e+05 (1.26e+05 5.55e+04)
[11/26 10:16:39    259s]               Est.  stn bbox = 1.938e+05 (1.34e+05 6.00e+04)
[11/26 10:16:39    259s]               cpu = 0:00:02.7 real = 0:00:03.0 mem = 3245.6M
[11/26 10:16:39    259s] OPERPROF: Finished NP-Place at level 1, CPU:2.707, REAL:2.747, MEM:3245.6M, EPOCH TIME: 1732634199.018971
[11/26 10:16:39    259s] Legalizing MH Cells... 0 / 0 (level 9) on dist_sort
[11/26 10:16:39    259s] MH legal: No MH instances from GP
[11/26 10:16:39    259s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 10:16:39    259s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3229.6M, DRC: 0)
[11/26 10:16:39    259s] Move report: Timing Driven Placement moves 8000 insts, mean move: 5.64 um, max move: 118.12 um 
[11/26 10:16:39    259s] 	Max move on inst (FE_OFC1259_DP_OP_680J1_122_2455_n753): (31.61, 61.20) --> (131.44, 42.91)
[11/26 10:16:39    259s] no activity file in design. spp won't run.
[11/26 10:16:39    259s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3229.6M, EPOCH TIME: 1732634199.036533
[11/26 10:16:39    259s] Saved padding area to DB
[11/26 10:16:39    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:16:39    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:39    259s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.002, REAL:0.002, MEM:3229.6M, EPOCH TIME: 1732634199.038755
[11/26 10:16:39    259s] 
[11/26 10:16:39    259s] Finished Incremental Placement (cpu=0:00:43.5, real=0:00:44.0, mem=3229.6M)
[11/26 10:16:39    259s] CongRepair sets shifter mode to gplace
[11/26 10:16:39    259s] TDRefine: refinePlace mode is spiral
[11/26 10:16:39    259s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3229.6M, EPOCH TIME: 1732634199.039150
[11/26 10:16:39    259s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3229.6M, EPOCH TIME: 1732634199.039169
[11/26 10:16:39    259s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3229.6M, EPOCH TIME: 1732634199.039199
[11/26 10:16:39    259s] Processing tracks to init pin-track alignment.
[11/26 10:16:39    259s] z: 1, totalTracks: 1
[11/26 10:16:39    259s] z: 3, totalTracks: 1
[11/26 10:16:39    259s] z: 5, totalTracks: 1
[11/26 10:16:39    259s] z: 7, totalTracks: 1
[11/26 10:16:39    259s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:16:39    259s] Cell dist_sort LLGs are deleted
[11/26 10:16:39    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:39    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:39    259s] # Building dist_sort llgBox search-tree.
[11/26 10:16:39    259s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3229.6M, EPOCH TIME: 1732634199.043174
[11/26 10:16:39    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:39    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:39    259s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3229.6M, EPOCH TIME: 1732634199.043561
[11/26 10:16:39    259s] Max number of tech site patterns supported in site array is 256.
[11/26 10:16:39    259s] Core basic site is coreSite
[11/26 10:16:39    259s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:16:39    259s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:16:39    259s] Fast DP-INIT is on for default
[11/26 10:16:39    259s] Keep-away cache is enable on metals: 1-10
[11/26 10:16:39    259s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:16:39    259s] Atter site array init, number of instance map data is 0.
[11/26 10:16:39    259s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.004, REAL:0.004, MEM:3229.6M, EPOCH TIME: 1732634199.047510
[11/26 10:16:39    259s] 
[11/26 10:16:39    259s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:16:39    259s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:16:39    259s] 
[11/26 10:16:39    259s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:16:39    259s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.007, MEM:3229.6M, EPOCH TIME: 1732634199.050504
[11/26 10:16:39    259s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3229.6M, EPOCH TIME: 1732634199.050575
[11/26 10:16:39    259s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3229.6M, EPOCH TIME: 1732634199.050670
[11/26 10:16:39    259s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3229.6MB).
[11/26 10:16:39    259s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.011, REAL:0.012, MEM:3229.6M, EPOCH TIME: 1732634199.051643
[11/26 10:16:39    259s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.011, REAL:0.013, MEM:3229.6M, EPOCH TIME: 1732634199.051893
[11/26 10:16:39    259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.5
[11/26 10:16:39    259s] OPERPROF:   Starting Refine-Place at level 2, MEM:3229.6M, EPOCH TIME: 1732634199.051962
[11/26 10:16:39    259s] *** Starting refinePlace (0:04:20 mem=3229.6M) ***
[11/26 10:16:39    259s] Total net bbox length = 1.829e+05 (1.272e+05 5.572e+04) (ext = 1.402e+04)
[11/26 10:16:39    259s] 
[11/26 10:16:39    259s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:16:39    259s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:16:39    259s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:16:39    259s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3229.6M, EPOCH TIME: 1732634199.059194
[11/26 10:16:39    259s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.001, MEM:3229.6M, EPOCH TIME: 1732634199.059740
[11/26 10:16:39    259s] Set min layer with nano route mode ( 2 )
[11/26 10:16:39    259s] Set max layer with parameter ( 3 )
[11/26 10:16:39    259s] Set min layer with nano route mode ( 2 )
[11/26 10:16:39    259s] Set max layer with parameter ( 3 )
[11/26 10:16:39    259s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3229.6M, EPOCH TIME: 1732634199.063720
[11/26 10:16:39    259s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3229.6M, EPOCH TIME: 1732634199.063959
[11/26 10:16:39    259s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3229.6M, EPOCH TIME: 1732634199.064058
[11/26 10:16:39    259s] Starting refinePlace ...
[11/26 10:16:39    259s] Set min layer with nano route mode ( 2 )
[11/26 10:16:39    259s] Set max layer with parameter ( 3 )
[11/26 10:16:39    259s] Set min layer with nano route mode ( 2 )
[11/26 10:16:39    259s] Set max layer with parameter ( 3 )
[11/26 10:16:39    259s] DDP initSite1 nrRow 175 nrJob 175
[11/26 10:16:39    259s] DDP markSite nrRow 175 nrJob 175
[11/26 10:16:39    259s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/26 10:16:39    259s] ** Cut row section cpu time 0:00:00.0.
[11/26 10:16:39    259s]  ** Cut row section real time 0:00:00.0.
[11/26 10:16:39    259s]    Spread Effort: high, pre-route mode, useDDP on.
[11/26 10:16:39    259s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3229.6MB) @(0:04:20 - 0:04:20).
[11/26 10:16:39    259s] Move report: preRPlace moves 8000 insts, mean move: 0.08 um, max move: 1.80 um 
[11/26 10:16:39    259s] 	Max move on inst (DP_OP_687J1_129_2455_U230): (113.97, 168.11) --> (112.18, 168.12)
[11/26 10:16:39    259s] 	Length: 14 sites, height: 1 rows, site name: coreSite, cell type: FAx1_ASAP7_75t_R
[11/26 10:16:39    259s] 	Violation at original loc: Placement Blockage Violation
[11/26 10:16:39    259s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3229.6M, EPOCH TIME: 1732634199.112088
[11/26 10:16:39    259s] Tweakage: fix icg 1, fix clk 0.
[11/26 10:16:39    259s] Tweakage: density cost 0, scale 0.4.
[11/26 10:16:39    259s] Tweakage: activity cost 0, scale 1.0.
[11/26 10:16:39    259s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3233.7M, EPOCH TIME: 1732634199.122507
[11/26 10:16:39    260s] Cut to 2 partitions.
[11/26 10:16:39    260s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3233.7M, EPOCH TIME: 1732634199.126625
[11/26 10:16:39    260s] Tweakage perm 256 insts, flip 2879 insts.
[11/26 10:16:39    260s] Tweakage perm 73 insts, flip 208 insts.
[11/26 10:16:39    260s] Tweakage perm 19 insts, flip 23 insts.
[11/26 10:16:39    260s] Tweakage perm 1 insts, flip 1 insts.
[11/26 10:16:39    260s] Tweakage perm 114 insts, flip 420 insts.
[11/26 10:16:39    260s] Tweakage perm 19 insts, flip 26 insts.
[11/26 10:16:39    260s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.295, REAL:0.273, MEM:3233.7M, EPOCH TIME: 1732634199.400027
[11/26 10:16:39    260s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.302, REAL:0.279, MEM:3233.7M, EPOCH TIME: 1732634199.401485
[11/26 10:16:39    260s] Cleanup congestion map
[11/26 10:16:39    260s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.318, REAL:0.291, MEM:3233.7M, EPOCH TIME: 1732634199.403300
[11/26 10:16:39    260s] Move report: Congestion aware Tweak moves 623 insts, mean move: 2.02 um, max move: 26.78 um 
[11/26 10:16:39    260s] 	Max move on inst (U3257): (27.72, 54.72) --> (54.50, 54.72)
[11/26 10:16:39    260s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=3233.7mb) @(0:04:20 - 0:04:20).
[11/26 10:16:39    260s] Cleanup congestion map
[11/26 10:16:39    260s] 
[11/26 10:16:39    260s]  === Spiral for Logical I: (movable: 8000) ===
[11/26 10:16:39    260s] 
[11/26 10:16:39    260s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:16:39    260s] 
[11/26 10:16:39    260s]  Info: 0 filler has been deleted!
[11/26 10:16:39    260s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:16:39    260s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/26 10:16:39    260s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:16:39    260s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3201.7MB) @(0:04:20 - 0:04:20).
[11/26 10:16:39    260s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:16:39    260s] Move report: Detail placement moves 8000 insts, mean move: 0.23 um, max move: 26.76 um 
[11/26 10:16:39    260s] 	Max move on inst (U3257): (27.75, 54.72) --> (54.50, 54.72)
[11/26 10:16:39    260s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3201.7MB
[11/26 10:16:39    260s] Statistics of distance of Instance movement in refine placement:
[11/26 10:16:39    260s]   maximum (X+Y) =        26.76 um
[11/26 10:16:39    260s]   inst (U3257) with max move: (27.7488, 54.7157) -> (54.504, 54.72)
[11/26 10:16:39    260s]   mean    (X+Y) =         0.23 um
[11/26 10:16:39    260s] Summary Report:
[11/26 10:16:39    260s] Instances move: 8000 (out of 8000 movable)
[11/26 10:16:39    260s] Instances flipped: 0
[11/26 10:16:39    260s] Mean displacement: 0.23 um
[11/26 10:16:39    260s] Max displacement: 26.76 um (Instance: U3257) (27.7488, 54.7157) -> (54.504, 54.72)
[11/26 10:16:39    260s] 	Length: 9 sites, height: 1 rows, site name: coreSite, cell type: XNOR2xp5_ASAP7_75t_R
[11/26 10:16:39    260s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:16:39    260s] Total instances moved : 8000
[11/26 10:16:39    260s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.487, REAL:0.464, MEM:3201.7M, EPOCH TIME: 1732634199.528503
[11/26 10:16:39    260s] Total net bbox length = 1.789e+05 (1.231e+05 5.583e+04) (ext = 1.401e+04)
[11/26 10:16:39    260s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3201.7MB
[11/26 10:16:39    260s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3201.7MB) @(0:04:20 - 0:04:20).
[11/26 10:16:39    260s] *** Finished refinePlace (0:04:20 mem=3201.7M) ***
[11/26 10:16:39    260s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.5
[11/26 10:16:39    260s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.502, REAL:0.481, MEM:3201.7M, EPOCH TIME: 1732634199.532555
[11/26 10:16:39    260s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3201.7M, EPOCH TIME: 1732634199.532927
[11/26 10:16:39    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8875).
[11/26 10:16:39    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:39    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:39    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:39    260s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.016, REAL:0.017, MEM:3185.7M, EPOCH TIME: 1732634199.549678
[11/26 10:16:39    260s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.530, REAL:0.511, MEM:3185.7M, EPOCH TIME: 1732634199.549780
[11/26 10:16:39    260s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3185.7M, EPOCH TIME: 1732634199.550785
[11/26 10:16:39    260s] Starting Early Global Route congestion estimation: mem = 3185.7M
[11/26 10:16:39    260s] (I)      Initializing eGR engine (regular)
[11/26 10:16:39    260s] Set min layer with nano route mode ( 2 )
[11/26 10:16:39    260s] Set max layer with parameter ( 3 )
[11/26 10:16:39    260s] (I)      clean place blk overflow:
[11/26 10:16:39    260s] (I)      H : enabled 1.00 0
[11/26 10:16:39    260s] (I)      V : enabled 1.00 0
[11/26 10:16:39    260s] (I)      Initializing eGR engine (regular)
[11/26 10:16:39    260s] Set min layer with nano route mode ( 2 )
[11/26 10:16:39    260s] Set max layer with parameter ( 3 )
[11/26 10:16:39    260s] (I)      clean place blk overflow:
[11/26 10:16:39    260s] (I)      H : enabled 1.00 0
[11/26 10:16:39    260s] (I)      V : enabled 1.00 0
[11/26 10:16:39    260s] (I)      Started Early Global Route kernel ( Curr Mem: 3.07 MB )
[11/26 10:16:39    260s] (I)      Running eGR Regular flow
[11/26 10:16:39    260s] (I)      # wire layers (front) : 11
[11/26 10:16:39    260s] (I)      # wire layers (back)  : 0
[11/26 10:16:39    260s] (I)      min wire layer : 1
[11/26 10:16:39    260s] (I)      max wire layer : 10
[11/26 10:16:39    260s] (I)      # cut layers (front) : 10
[11/26 10:16:39    260s] (I)      # cut layers (back)  : 0
[11/26 10:16:39    260s] (I)      min cut layer : 1
[11/26 10:16:39    260s] (I)      max cut layer : 9
[11/26 10:16:39    260s] (I)      ================================ Layers ================================
[11/26 10:16:39    260s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:39    260s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:16:39    260s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:39    260s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:16:39    260s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:16:39    260s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:16:39    260s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:16:39    260s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:16:39    260s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:16:39    260s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:16:39    260s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:16:39    260s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:16:39    260s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:16:39    260s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:16:39    260s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:16:39    260s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:16:39    260s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:16:39    260s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:16:39    260s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:16:39    260s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:16:39    260s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:16:39    260s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:16:39    260s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:16:39    260s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:16:39    260s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:39    260s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:16:39    260s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:16:39    260s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:16:39    260s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:16:39    260s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:39    260s] (I)      Started Import and model ( Curr Mem: 3.07 MB )
[11/26 10:16:39    260s] (I)      == Non-default Options ==
[11/26 10:16:39    260s] (I)      Maximum routing layer                              : 3
[11/26 10:16:39    260s] (I)      Top routing layer                                  : 3
[11/26 10:16:39    260s] (I)      Number of threads                                  : 1
[11/26 10:16:39    260s] (I)      Route tie net to shape                             : auto
[11/26 10:16:39    260s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 10:16:39    260s] (I)      Method to set GCell size                           : row
[11/26 10:16:39    260s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:16:39    260s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:16:39    260s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:16:39    260s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:16:39    260s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:16:39    260s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:16:39    260s] (I)      ============== Pin Summary ==============
[11/26 10:16:39    260s] (I)      +-------+--------+---------+------------+
[11/26 10:16:39    260s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:16:39    260s] (I)      +-------+--------+---------+------------+
[11/26 10:16:39    260s] (I)      |     1 |  19146 |   71.29 |        Pin |
[11/26 10:16:39    260s] (I)      |     2 |   7710 |   28.71 |        Pin |
[11/26 10:16:39    260s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:16:39    260s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:16:39    260s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:16:39    260s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:16:39    260s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:16:39    260s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:16:39    260s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:16:39    260s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:16:39    260s] (I)      +-------+--------+---------+------------+
[11/26 10:16:39    260s] (I)      Custom ignore net properties:
[11/26 10:16:39    260s] (I)      1 : NotLegal
[11/26 10:16:39    260s] (I)      Default ignore net properties:
[11/26 10:16:39    260s] (I)      1 : Special
[11/26 10:16:39    260s] (I)      2 : Analog
[11/26 10:16:39    260s] (I)      3 : Fixed
[11/26 10:16:39    260s] (I)      4 : Skipped
[11/26 10:16:39    260s] (I)      5 : MixedSignal
[11/26 10:16:39    260s] (I)      Prerouted net properties:
[11/26 10:16:39    260s] (I)      1 : NotLegal
[11/26 10:16:39    260s] (I)      2 : Special
[11/26 10:16:39    260s] (I)      3 : Analog
[11/26 10:16:39    260s] (I)      4 : Fixed
[11/26 10:16:39    260s] (I)      5 : Skipped
[11/26 10:16:39    260s] (I)      6 : MixedSignal
[11/26 10:16:39    260s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:16:39    260s] (I)      Use row-based GCell size
[11/26 10:16:39    260s] (I)      Use row-based GCell align
[11/26 10:16:39    260s] (I)      layer 0 area = 170496
[11/26 10:16:39    260s] (I)      layer 1 area = 170496
[11/26 10:16:39    260s] (I)      layer 2 area = 170496
[11/26 10:16:39    260s] (I)      GCell unit size   : 4320
[11/26 10:16:39    260s] (I)      GCell multiplier  : 1
[11/26 10:16:39    260s] (I)      GCell row height  : 4320
[11/26 10:16:39    260s] (I)      Actual row height : 4320
[11/26 10:16:39    260s] (I)      GCell align ref   : 20160 20160
[11/26 10:16:39    260s] [NR-eGR] Track table information for default rule: 
[11/26 10:16:39    260s] [NR-eGR] M1 has single uniform track structure
[11/26 10:16:39    260s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:16:39    260s] [NR-eGR] M3 has single uniform track structure
[11/26 10:16:39    260s] [NR-eGR] M4 has single uniform track structure
[11/26 10:16:39    260s] [NR-eGR] M5 has single uniform track structure
[11/26 10:16:39    260s] [NR-eGR] M6 has single uniform track structure
[11/26 10:16:39    260s] [NR-eGR] M7 has single uniform track structure
[11/26 10:16:39    260s] [NR-eGR] M8 has single uniform track structure
[11/26 10:16:39    260s] [NR-eGR] M9 has single uniform track structure
[11/26 10:16:39    260s] [NR-eGR] Pad has single uniform track structure
[11/26 10:16:39    260s] (I)      ============== Default via ===============
[11/26 10:16:39    260s] (I)      +---+------------------+-----------------+
[11/26 10:16:39    260s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:16:39    260s] (I)      +---+------------------+-----------------+
[11/26 10:16:39    260s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:16:39    260s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:16:39    260s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:16:39    260s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:16:39    260s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:16:39    260s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:16:39    260s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:16:39    260s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:16:39    260s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:16:39    260s] (I)      +---+------------------+-----------------+
[11/26 10:16:39    260s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:16:39    260s] [NR-eGR] Read 540 PG shapes
[11/26 10:16:39    260s] [NR-eGR] Read 0 clock shapes
[11/26 10:16:39    260s] [NR-eGR] Read 0 other shapes
[11/26 10:16:39    260s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:16:39    260s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:16:39    260s] [NR-eGR] #Instance Blockages : 7752
[11/26 10:16:39    260s] [NR-eGR] #PG Blockages       : 540
[11/26 10:16:39    260s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:16:39    260s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:16:39    260s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:16:39    260s] [NR-eGR] #Other Blockages    : 0
[11/26 10:16:39    260s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:16:39    260s] [NR-eGR] #prerouted nets         : 1
[11/26 10:16:39    260s] [NR-eGR] #prerouted special nets : 0
[11/26 10:16:39    260s] [NR-eGR] #prerouted wires        : 31
[11/26 10:16:39    260s] [NR-eGR] Read 10503 nets ( ignored 1 )
[11/26 10:16:39    260s] (I)        Front-side 10503 ( ignored 1 )
[11/26 10:16:39    260s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:16:39    260s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:16:39    260s] (I)      dcls route internal nets
[11/26 10:16:39    260s] (I)      dcls route interface nets
[11/26 10:16:39    260s] (I)      dcls route common nets
[11/26 10:16:39    260s] (I)      dcls route top nets
[11/26 10:16:39    260s] (I)      Reading macro buffers
[11/26 10:16:39    260s] (I)      Number of macro buffers: 0
[11/26 10:16:39    260s] (I)      early_global_route_priority property id does not exist.
[11/26 10:16:39    260s] (I)      Read Num Blocks=8292  Num Prerouted Wires=31  Num CS=0
[11/26 10:16:39    260s] (I)      Layer 1 (H) : #blockages 8292 : #preroutes 25
[11/26 10:16:39    260s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 6
[11/26 10:16:39    260s] (I)      Number of ignored nets                =      1
[11/26 10:16:39    260s] (I)      Number of connected nets              =      0
[11/26 10:16:39    260s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/26 10:16:39    260s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:16:39    260s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:16:39    260s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:16:39    260s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:16:39    260s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:16:39    260s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:16:39    260s] (I)      Ndr track 0 does not exist
[11/26 10:16:39    260s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:16:39    260s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:16:39    260s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:16:39    260s] (I)      Site width          :   864  (dbu)
[11/26 10:16:39    260s] (I)      Row height          :  4320  (dbu)
[11/26 10:16:39    260s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:16:39    260s] (I)      GCell width         :  4320  (dbu)
[11/26 10:16:39    260s] (I)      GCell height        :  4320  (dbu)
[11/26 10:16:39    260s] (I)      Grid                :   185   185     3
[11/26 10:16:39    260s] (I)      Layer numbers       :     1     2     3
[11/26 10:16:39    260s] (I)      Layer name         :    M1    M2    M3
[11/26 10:16:39    260s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:16:39    260s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:16:39    260s] (I)      Default wire width  :   288   288   288
[11/26 10:16:39    260s] (I)      Default wire space  :   288   288   288
[11/26 10:16:39    260s] (I)      Default wire pitch  :   576   576   576
[11/26 10:16:39    260s] (I)      Default pitch size  :   576   576   576
[11/26 10:16:39    260s] (I)      First track coord   :   576  2880   576
[11/26 10:16:39    260s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:16:39    260s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:16:39    260s] (I)      --------------------------------------------------------
[11/26 10:16:39    260s] 
[11/26 10:16:39    260s] [NR-eGR] ============ Routing rule table ============
[11/26 10:16:39    260s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10502
[11/26 10:16:39    260s] [NR-eGR] ========================================
[11/26 10:16:39    260s] [NR-eGR] 
[11/26 10:16:39    260s] (I)      ==== NDR : (Default) ====
[11/26 10:16:39    260s] (I)      +--------------+--------+
[11/26 10:16:39    260s] (I)      |           ID |      0 |
[11/26 10:16:39    260s] (I)      |      Default |    yes |
[11/26 10:16:39    260s] (I)      |  Clk Special |     no |
[11/26 10:16:39    260s] (I)      | Hard spacing |     no |
[11/26 10:16:39    260s] (I)      |    NDR track | (none) |
[11/26 10:16:39    260s] (I)      |      NDR via | (none) |
[11/26 10:16:39    260s] (I)      |  Extra space |      0 |
[11/26 10:16:39    260s] (I)      |      Shields |      0 |
[11/26 10:16:39    260s] (I)      |   Demand (H) |      1 |
[11/26 10:16:39    260s] (I)      |   Demand (V) |      1 |
[11/26 10:16:39    260s] (I)      |        #Nets |  10502 |
[11/26 10:16:39    260s] (I)      +--------------+--------+
[11/26 10:16:39    260s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:16:39    260s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:16:39    260s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:16:39    260s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:16:39    260s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:16:39    260s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:16:39    260s] (I)      =============== Blocked Tracks ===============
[11/26 10:16:39    260s] (I)      +-------+---------+----------+---------------+
[11/26 10:16:39    260s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:16:39    260s] (I)      +-------+---------+----------+---------------+
[11/26 10:16:39    260s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:16:39    260s] (I)      |     2 |  239020 |    36587 |        15.31% |
[11/26 10:16:39    260s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:16:39    260s] (I)      +-------+---------+----------+---------------+
[11/26 10:16:39    260s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.08 MB )
[11/26 10:16:39    260s] (I)      Reset routing kernel
[11/26 10:16:39    260s] (I)      Started Global Routing ( Curr Mem: 3.08 MB )
[11/26 10:16:39    260s] (I)      totalPins=27434  totalGlobalPin=27105 (98.80%)
[11/26 10:16:39    260s] (I)      ================= Net Group Info =================
[11/26 10:16:39    260s] (I)      +----+----------------+--------------+-----------+
[11/26 10:16:39    260s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:16:39    260s] (I)      +----+----------------+--------------+-----------+
[11/26 10:16:39    260s] (I)      |  1 |          10502 |        M2(2) |     M3(3) |
[11/26 10:16:39    260s] (I)      +----+----------------+--------------+-----------+
[11/26 10:16:39    260s] (I)      total 2D Cap : 462229 = (205449 H, 256780 V)
[11/26 10:16:39    260s] (I)      total 2D Demand : 1159 = (844 H, 315 V)
[11/26 10:16:39    260s] (I)      init route region map
[11/26 10:16:39    260s] (I)      #blocked GCells = 0
[11/26 10:16:39    260s] (I)      #regions = 1
[11/26 10:16:39    260s] (I)      init safety region map
[11/26 10:16:39    260s] (I)      #blocked GCells = 0
[11/26 10:16:39    260s] (I)      #regions = 1
[11/26 10:16:39    260s] (I)      Adjusted 0 GCells for pin access
[11/26 10:16:39    260s] [NR-eGR] Layer group 1: route 10502 net(s) in layer range [2, 3]
[11/26 10:16:39    260s] (I)      
[11/26 10:16:39    260s] (I)      ============  Phase 1a Route ============
[11/26 10:16:39    260s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:16:39    260s] (I)      Usage: 169219 = (114397 H, 54822 V) = (55.68% H, 21.35% V) = (1.235e+05um H, 5.921e+04um V)
[11/26 10:16:39    260s] (I)      
[11/26 10:16:39    260s] (I)      ============  Phase 1b Route ============
[11/26 10:16:39    260s] (I)      Usage: 169556 = (114461 H, 55095 V) = (55.71% H, 21.46% V) = (1.236e+05um H, 5.950e+04um V)
[11/26 10:16:39    260s] (I)      Overflow of layer group 1: 9.99% H + 0.07% V. EstWL: 1.831205e+05um
[11/26 10:16:39    260s] (I)      Congestion metric : 10.98%H 0.10%V, 11.08%HV
[11/26 10:16:39    260s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:16:39    260s] (I)      
[11/26 10:16:39    260s] (I)      ============  Phase 1c Route ============
[11/26 10:16:39    260s] (I)      Level2 Grid: 37 x 37
[11/26 10:16:39    260s] (I)      Usage: 169860 = (114471 H, 55389 V) = (55.72% H, 21.57% V) = (1.236e+05um H, 5.982e+04um V)
[11/26 10:16:39    260s] (I)      
[11/26 10:16:39    260s] (I)      ============  Phase 1d Route ============
[11/26 10:16:39    260s] (I)      Usage: 171359 = (114473 H, 56886 V) = (55.72% H, 22.15% V) = (1.236e+05um H, 6.144e+04um V)
[11/26 10:16:39    260s] (I)      
[11/26 10:16:39    260s] (I)      ============  Phase 1e Route ============
[11/26 10:16:39    260s] (I)      Usage: 171359 = (114473 H, 56886 V) = (55.72% H, 22.15% V) = (1.236e+05um H, 6.144e+04um V)
[11/26 10:16:39    260s] [NR-eGR] Early Global Route overflow of layer group 1: 7.38% H + 0.04% V. EstWL: 1.850677e+05um
[11/26 10:16:39    260s] (I)      
[11/26 10:16:39    260s] (I)      ============  Phase 1l Route ============
[11/26 10:16:39    260s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:16:39    260s] (I)      Layer  2:     207217    122864      2658        2760      252540    ( 1.08%) 
[11/26 10:16:39    260s] (I)      Layer  3:     255392     57143        12           0      255300    ( 0.00%) 
[11/26 10:16:39    260s] (I)      Total:        462609    180007      2670        2760      507840    ( 0.54%) 
[11/26 10:16:39    260s] (I)      
[11/26 10:16:39    260s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:16:39    260s] [NR-eGR]                        OverCon           OverCon            
[11/26 10:16:39    260s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 10:16:39    260s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 10:16:39    260s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:16:39    260s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:16:39    260s] [NR-eGR]      M2 ( 2)      1882( 5.59%)        96( 0.29%)   ( 5.87%) 
[11/26 10:16:39    260s] [NR-eGR]      M3 ( 3)        12( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/26 10:16:39    260s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:16:39    260s] [NR-eGR]        Total      1894( 2.80%)        96( 0.14%)   ( 2.94%) 
[11/26 10:16:39    260s] [NR-eGR] 
[11/26 10:16:39    260s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 3.08 MB )
[11/26 10:16:39    260s] (I)      Updating congestion map
[11/26 10:16:39    260s] (I)      total 2D Cap : 465283 = (208503 H, 256780 V)
[11/26 10:16:39    260s] [NR-eGR] Overflow after Early Global Route 5.84% H + 0.04% V
[11/26 10:16:39    260s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.40 sec, Curr Mem: 3.08 MB )
[11/26 10:16:39    260s] Early Global Route congestion estimation runtime: 0.41 seconds, mem = 3186.0M
[11/26 10:16:39    260s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.391, REAL:0.407, MEM:3186.0M, EPOCH TIME: 1732634199.958101
[11/26 10:16:39    260s] OPERPROF: Starting HotSpotCal at level 1, MEM:3186.0M, EPOCH TIME: 1732634199.958128
[11/26 10:16:39    260s] [hotspot] +------------+---------------+---------------+
[11/26 10:16:39    260s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:16:39    260s] [hotspot] +------------+---------------+---------------+
[11/26 10:16:39    260s] [hotspot] | normalized |          1.33 |         17.33 |
[11/26 10:16:39    260s] [hotspot] +------------+---------------+---------------+
[11/26 10:16:39    260s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.33, normalized total congestion hotspot area = 17.33 (area is in unit of 4 std-cell row bins)
[11/26 10:16:39    260s] [hotspot] max/total 1.33/17.33, big hotspot (>10) total 0.00
[11/26 10:16:39    260s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:16:39    260s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:16:39    260s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:16:39    260s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:16:39    260s] [hotspot] |  1  |    87.12    65.52    95.76    74.16 |        0.89   |             NA                |
[11/26 10:16:39    260s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:16:39    260s] [hotspot] |  2  |    48.24   160.56    56.88   169.20 |        0.89   |             NA                |
[11/26 10:16:39    260s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:16:39    260s] [hotspot] |  3  |   104.40     9.36   113.04    18.00 |        0.44   |             NA                |
[11/26 10:16:39    260s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:16:39    260s] [hotspot] |  4  |   104.40    18.00   113.04    26.64 |        0.44   |             NA                |
[11/26 10:16:39    260s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:16:39    260s] [hotspot] |  5  |    91.44    30.96   100.08    39.60 |        0.44   |             NA                |
[11/26 10:16:39    260s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:16:39    260s] Top 5 hotspots total area: 3.11
[11/26 10:16:39    260s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.005, MEM:3202.0M, EPOCH TIME: 1732634199.962651
[11/26 10:16:39    260s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3202.0M, EPOCH TIME: 1732634199.963044
[11/26 10:16:39    260s] Starting Early Global Route wiring: mem = 3202.0M
[11/26 10:16:39    260s] (I)      Running track assignment and export wires
[11/26 10:16:39    260s] (I)      Delete wires for 10502 nets 
[11/26 10:16:39    260s] (I)      ============= Track Assignment ============
[11/26 10:16:39    260s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.09 MB )
[11/26 10:16:39    260s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 10:16:39    260s] (I)      Run Multi-thread track assignment
[11/26 10:16:40    260s] (I)      Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.10 MB )
[11/26 10:16:40    260s] (I)      Started Export ( Curr Mem: 3.10 MB )
[11/26 10:16:40    260s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 10:16:40    260s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/26 10:16:40    260s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:40    260s] [NR-eGR]              Length (um)   Vias 
[11/26 10:16:40    260s] [NR-eGR] --------------------------------
[11/26 10:16:40    260s] [NR-eGR]  M1   (1V)             0  19146 
[11/26 10:16:40    260s] [NR-eGR]  M2   (2H)        126808  45094 
[11/26 10:16:40    260s] [NR-eGR]  M3   (3V)         64152      0 
[11/26 10:16:40    260s] [NR-eGR]  M4   (4H)             0      0 
[11/26 10:16:40    260s] [NR-eGR]  M5   (5V)             0      0 
[11/26 10:16:40    260s] [NR-eGR]  M6   (6H)             0      0 
[11/26 10:16:40    260s] [NR-eGR]  M7   (7V)             0      0 
[11/26 10:16:40    260s] [NR-eGR]  M8   (8H)             0      0 
[11/26 10:16:40    260s] [NR-eGR]  M9   (9V)             0      0 
[11/26 10:16:40    260s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 10:16:40    260s] [NR-eGR] --------------------------------
[11/26 10:16:40    260s] [NR-eGR]       Total       190960  64240 
[11/26 10:16:40    260s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:40    260s] [NR-eGR] Total half perimeter of net bounding box: 178915um
[11/26 10:16:40    260s] [NR-eGR] Total length: 190960um, number of vias: 64240
[11/26 10:16:40    260s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:40    260s] (I)      == Layer wire length by net rule ==
[11/26 10:16:40    260s] (I)                    Default 
[11/26 10:16:40    260s] (I)      ----------------------
[11/26 10:16:40    260s] (I)       M1   (1V)        0um 
[11/26 10:16:40    260s] (I)       M2   (2H)   126808um 
[11/26 10:16:40    260s] (I)       M3   (3V)    64152um 
[11/26 10:16:40    260s] (I)       M4   (4H)        0um 
[11/26 10:16:40    260s] (I)       M5   (5V)        0um 
[11/26 10:16:40    260s] (I)       M6   (6H)        0um 
[11/26 10:16:40    260s] (I)       M7   (7V)        0um 
[11/26 10:16:40    260s] (I)       M8   (8H)        0um 
[11/26 10:16:40    260s] (I)       M9   (9V)        0um 
[11/26 10:16:40    260s] (I)       Pad  (10H)       0um 
[11/26 10:16:40    260s] (I)      ----------------------
[11/26 10:16:40    260s] (I)            Total  190960um 
[11/26 10:16:40    260s] (I)      == Layer via count by net rule ==
[11/26 10:16:40    260s] (I)                   Default 
[11/26 10:16:40    260s] (I)      ---------------------
[11/26 10:16:40    260s] (I)       M1   (1V)     19146 
[11/26 10:16:40    260s] (I)       M2   (2H)     45094 
[11/26 10:16:40    260s] (I)       M3   (3V)         0 
[11/26 10:16:40    260s] (I)       M4   (4H)         0 
[11/26 10:16:40    260s] (I)       M5   (5V)         0 
[11/26 10:16:40    260s] (I)       M6   (6H)         0 
[11/26 10:16:40    260s] (I)       M7   (7V)         0 
[11/26 10:16:40    260s] (I)       M8   (8H)         0 
[11/26 10:16:40    260s] (I)       M9   (9V)         0 
[11/26 10:16:40    260s] (I)       Pad  (10H)        0 
[11/26 10:16:40    260s] (I)      ---------------------
[11/26 10:16:40    260s] (I)            Total    64240 
[11/26 10:16:40    261s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3.06 MB )
[11/26 10:16:40    261s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 10:16:40    261s] (I)      Global routing data unavailable, rerun eGR
[11/26 10:16:40    261s] (I)      Initializing eGR engine (regular)
[11/26 10:16:40    261s] Set min layer with nano route mode ( 2 )
[11/26 10:16:40    261s] Set max layer with parameter ( 3 )
[11/26 10:16:40    261s] (I)      clean place blk overflow:
[11/26 10:16:40    261s] (I)      H : enabled 1.00 0
[11/26 10:16:40    261s] (I)      V : enabled 1.00 0
[11/26 10:16:40    261s] Early Global Route wiring runtime: 0.20 seconds, mem = 3186.4M
[11/26 10:16:40    261s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.199, REAL:0.203, MEM:3186.4M, EPOCH TIME: 1732634200.165755
[11/26 10:16:40    261s] SKP cleared!
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] *** Finished incrementalPlace (cpu=0:00:45.0, real=0:00:46.0)***
[11/26 10:16:40    261s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3186.4M, EPOCH TIME: 1732634200.185077
[11/26 10:16:40    261s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3186.4M, EPOCH TIME: 1732634200.185205
[11/26 10:16:40    261s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:45.0/0:00:45.5 (1.0), totSession cpu/real = 0:04:21.1/0:05:00.9 (0.9), mem = 3186.4M
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] =============================================================================================
[11/26 10:16:40    261s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                23.12-s091_1
[11/26 10:16:40    261s] =============================================================================================
[11/26 10:16:40    261s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:16:40    261s] ---------------------------------------------------------------------------------------------
[11/26 10:16:40    261s] [ RefinePlace            ]      1   0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:16:40    261s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:16:40    261s] [ ExtractRC              ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:16:40    261s] [ FullDelayCalc          ]      1   0:00:01.5  (   3.3 % )     0:00:01.6 /  0:00:01.6    1.0
[11/26 10:16:40    261s] [ TimingUpdate           ]      3   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:16:40    261s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:16:40    261s] [ MISC                   ]          0:00:43.2  (  95.0 % )     0:00:43.2 /  0:00:42.7    1.0
[11/26 10:16:40    261s] ---------------------------------------------------------------------------------------------
[11/26 10:16:40    261s]  IncrReplace #1 TOTAL               0:00:45.5  ( 100.0 % )     0:00:45.5 /  0:00:45.0    1.0
[11/26 10:16:40    261s] ---------------------------------------------------------------------------------------------
[11/26 10:16:40    261s]     Congestion Repair done. (took cpu=0:00:45.0 real=0:00:45.5)
[11/26 10:16:40    261s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/26 10:16:40    261s] OPERPROF: Starting DPlace-Init at level 1, MEM:3186.4M, EPOCH TIME: 1732634200.219657
[11/26 10:16:40    261s] Processing tracks to init pin-track alignment.
[11/26 10:16:40    261s] z: 1, totalTracks: 1
[11/26 10:16:40    261s] z: 3, totalTracks: 1
[11/26 10:16:40    261s] z: 5, totalTracks: 1
[11/26 10:16:40    261s] z: 7, totalTracks: 1
[11/26 10:16:40    261s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:16:40    261s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3186.4M, EPOCH TIME: 1732634200.224205
[11/26 10:16:40    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:16:40    261s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:16:40    261s] OPERPROF:     Starting CMU at level 3, MEM:3186.4M, EPOCH TIME: 1732634200.229257
[11/26 10:16:40    261s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3186.4M, EPOCH TIME: 1732634200.229757
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:16:40    261s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3186.4M, EPOCH TIME: 1732634200.230419
[11/26 10:16:40    261s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3186.4M, EPOCH TIME: 1732634200.230464
[11/26 10:16:40    261s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3186.4M, EPOCH TIME: 1732634200.230589
[11/26 10:16:40    261s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3186.4MB).
[11/26 10:16:40    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3186.4M, EPOCH TIME: 1732634200.231572
[11/26 10:16:40    261s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:45.2 real=0:00:45.8)
[11/26 10:16:40    261s]   Leaving CCOpt scope - extractRC...
[11/26 10:16:40    261s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/26 10:16:40    261s] Extraction called for design 'dist_sort' of instances=8875 and nets=10505 using extraction engine 'preRoute' .
[11/26 10:16:40    261s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 10:16:40    261s] Type 'man IMPEXT-3530' for more detail.
[11/26 10:16:40    261s] PreRoute RC Extraction called for design dist_sort.
[11/26 10:16:40    261s] RC Extraction called in multi-corner(1) mode.
[11/26 10:16:40    261s] RCMode: PreRoute
[11/26 10:16:40    261s]       RC Corner Indexes            0   
[11/26 10:16:40    261s] Capacitance Scaling Factor   : 1.00000 
[11/26 10:16:40    261s] Resistance Scaling Factor    : 1.00000 
[11/26 10:16:40    261s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 10:16:40    261s] Clock Res. Scaling Factor    : 1.00000 
[11/26 10:16:40    261s] Shrink Factor                : 1.00000
[11/26 10:16:40    261s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 10:16:40    261s] Using Quantus QRC technology file ...
[11/26 10:16:40    261s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 10:16:40    261s] Updating RC Grid density data for preRoute extraction ...
[11/26 10:16:40    261s] eee: pegSigSF=1.070000
[11/26 10:16:40    261s] Initializing multi-corner resistance tables ...
[11/26 10:16:40    261s] eee: Grid unit RC data computation started
[11/26 10:16:40    261s] eee: Grid unit RC data computation completed
[11/26 10:16:40    261s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:16:40    261s] eee: l=2 avDens=0.445394 usedTrk=12059.035067 availTrk=27075.000000 sigTrk=12059.035067
[11/26 10:16:40    261s] eee: l=3 avDens=0.228081 usedTrk=5952.902047 availTrk=26100.000000 sigTrk=5952.902047
[11/26 10:16:40    261s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] {RT RC_corner_25 0 2 3  0}
[11/26 10:16:40    261s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:16:40    261s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:16:40    261s] eee: NetCapCache creation started. (Current Mem: 3186.449M) 
[11/26 10:16:40    261s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3186.449M) 
[11/26 10:16:40    261s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:16:40    261s] eee: Metal Layers Info:
[11/26 10:16:40    261s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:16:40    261s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:16:40    261s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:16:40    261s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:16:40    261s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:16:40    261s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:16:40    261s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:16:40    261s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3186.449M)
[11/26 10:16:40    261s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/26 10:16:40    261s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 10:16:40    261s]   Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
[11/26 10:16:40    261s] End AAE Lib Interpolated Model. (MEM=3186.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:16:40    261s]   Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Clock DAG hash after clustering cong repair call: 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]   CTS services accumulated run-time stats after clustering cong repair call:
[11/26 10:16:40    261s]     delay calculator: calls=13926, total_wall_time=0.388s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]     steiner router: calls=13474, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]   Clock DAG stats after clustering cong repair call:
[11/26 10:16:40    261s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]     sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]     misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]     sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]   Clock DAG net violations after clustering cong repair call: none
[11/26 10:16:40    261s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/26 10:16:40    261s]     Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]   Primary reporting skew groups after clustering cong repair call:
[11/26 10:16:40    261s]     skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]         min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]         max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]   Skew group summary after clustering cong repair call:
[11/26 10:16:40    261s]     skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]   CongRepair After Initial Clustering done. (took cpu=0:00:45.3 real=0:00:45.8)
[11/26 10:16:40    261s]   Stage::Clustering done. (took cpu=0:00:45.7 real=0:00:46.2)
[11/26 10:16:40    261s]   Stage::DRV Fixing...
[11/26 10:16:40    261s]   Fixing clock tree slew time and max cap violations...
[11/26 10:16:40    261s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[11/26 10:16:40    261s]       delay calculator: calls=13926, total_wall_time=0.388s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       steiner router: calls=13474, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/26 10:16:40    261s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[11/26 10:16:40    261s]       delay calculator: calls=13926, total_wall_time=0.388s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       steiner router: calls=13474, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/26 10:16:40    261s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/26 10:16:40    261s]       delay calculator: calls=13926, total_wall_time=0.388s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       steiner router: calls=13474, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/26 10:16:40    261s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/26 10:16:40    261s]       delay calculator: calls=13926, total_wall_time=0.388s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       steiner router: calls=13474, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Stage::Insertion Delay Reduction...
[11/26 10:16:40    261s]   Removing unnecessary root buffering...
[11/26 10:16:40    261s]     Clock DAG hash before 'Removing unnecessary root buffering': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[11/26 10:16:40    261s]       delay calculator: calls=13926, total_wall_time=0.388s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       steiner router: calls=13474, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG hash after 'Removing unnecessary root buffering': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[11/26 10:16:40    261s]       delay calculator: calls=13926, total_wall_time=0.388s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       steiner router: calls=13474, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Removing unnecessary root buffering':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Removing unconstrained drivers...
[11/26 10:16:40    261s]     Clock DAG hash before 'Removing unconstrained drivers': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[11/26 10:16:40    261s]       delay calculator: calls=13926, total_wall_time=0.388s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       steiner router: calls=13474, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG hash after 'Removing unconstrained drivers': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[11/26 10:16:40    261s]       delay calculator: calls=13926, total_wall_time=0.388s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       steiner router: calls=13474, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Removing unconstrained drivers':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Reducing insertion delay 1...
[11/26 10:16:40    261s]     Clock DAG hash before 'Reducing insertion delay 1': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[11/26 10:16:40    261s]       delay calculator: calls=13926, total_wall_time=0.388s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       steiner router: calls=13474, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG hash after 'Reducing insertion delay 1': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Reducing insertion delay 1':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]     Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Removing longest path buffering...
[11/26 10:16:40    261s]     Clock DAG hash before 'Removing longest path buffering': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG hash after 'Removing longest path buffering': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Removing longest path buffering':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Removing longest path buffering': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Removing longest path buffering':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Reducing delay of long paths...
[11/26 10:16:40    261s]     Clock DAG hash before 'Reducing delay of long paths': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG hash after 'Reducing delay of long paths': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Reducing delay of long paths':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Reducing delay of long paths': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Reducing delay of long paths':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Reducing delay of long paths':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   CCOpt::Phase::Construction done. (took cpu=0:00:45.7 real=0:00:46.2)
[11/26 10:16:40    261s]   
[11/26 10:16:40    261s]   
[11/26 10:16:40    261s]   CCOpt::Phase::Implementation...
[11/26 10:16:40    261s]   Stage::Reducing Power...
[11/26 10:16:40    261s]   Improving clock tree routing...
[11/26 10:16:40    261s]     Clock DAG hash before 'Improving clock tree routing': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Iteration 1...
[11/26 10:16:40    261s]     Iteration 1 done.
[11/26 10:16:40    261s]     Clock DAG hash after 'Improving clock tree routing': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Improving clock tree routing':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Improving clock tree routing': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Improving clock tree routing':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Reducing clock tree power 1...
[11/26 10:16:40    261s]     Clock DAG hash before 'Reducing clock tree power 1': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Resizing gates: 
[11/26 10:16:40    261s]     Legalizer releasing space for clock trees
[11/26 10:16:40    261s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/26 10:16:40    261s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]     100% 
[11/26 10:16:40    261s]     Clock DAG hash after 'Reducing clock tree power 1': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Reducing clock tree power 1':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Reducing clock tree power 2...
[11/26 10:16:40    261s]     Clock DAG hash before 'Reducing clock tree power 2': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Path optimization required 0 stage delay updates 
[11/26 10:16:40    261s]     Clock DAG hash after 'Reducing clock tree power 2': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Reducing clock tree power 2':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Stage::Balancing...
[11/26 10:16:40    261s]   Improving subtree skew...
[11/26 10:16:40    261s]     Clock DAG hash before 'Improving subtree skew': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG hash after 'Improving subtree skew': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Improving subtree skew':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Improving subtree skew': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Improving subtree skew':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Improving subtree skew':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Offloading subtrees by buffering...
[11/26 10:16:40    261s]     Clock DAG hash before 'Offloading subtrees by buffering': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG hash after 'Offloading subtrees by buffering': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Offloading subtrees by buffering':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Offloading subtrees by buffering': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Offloading subtrees by buffering':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   AdjustingMinPinPIDs for balancing...
[11/26 10:16:40    261s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[11/26 10:16:40    261s]       delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Approximately balancing fragments step...
[11/26 10:16:40    261s]       Clock DAG hash before 'Approximately balancing fragments step': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[11/26 10:16:40    261s]         delay calculator: calls=13949, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]         legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]         steiner router: calls=13497, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]       Resolve constraints - Approximately balancing fragments...
[11/26 10:16:40    261s]       Resolving skew group constraints...
[11/26 10:16:40    261s]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[11/26 10:16:40    261s]       Resolving skew group constraints done.
[11/26 10:16:40    261s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[11/26 10:16:40    261s]       Trial balancer estimated the amount of delay to be added in balancing: 0.0ps
[11/26 10:16:40    261s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]       Approximately balancing fragments...
[11/26 10:16:40    261s]         Moving gates to improve sub-tree skew...
[11/26 10:16:40    261s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[11/26 10:16:40    261s]             delay calculator: calls=13957, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]             legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]             steiner router: calls=13505, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]           Tried: 2 Succeeded: 0
[11/26 10:16:40    261s]           Topology Tried: 0 Succeeded: 0
[11/26 10:16:40    261s]           0 Succeeded with SS ratio
[11/26 10:16:40    261s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/26 10:16:40    261s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/26 10:16:40    261s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[11/26 10:16:40    261s]             delay calculator: calls=13957, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]             legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]             steiner router: calls=13505, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/26 10:16:40    261s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]             sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]             misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]             sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[11/26 10:16:40    261s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/26 10:16:40    261s]             Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         Approximately balancing fragments bottom up...
[11/26 10:16:40    261s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[11/26 10:16:40    261s]             delay calculator: calls=13957, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]             legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]             steiner router: calls=13505, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[11/26 10:16:40    261s]             delay calculator: calls=13957, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]             legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]             steiner router: calls=13505, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/26 10:16:40    261s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]             sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]             misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]             sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]           Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[11/26 10:16:40    261s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/26 10:16:40    261s]             Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         Virtual Delay Histogram:
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         ------------
[11/26 10:16:40    261s]         Histogram
[11/26 10:16:40    261s]         ------------
[11/26 10:16:40    261s]         {8 <= 0.0ps}
[11/26 10:16:40    261s]         ------------
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         Virtual delay statistics:
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         ------------------------------------------------
[11/26 10:16:40    261s]         Mean    Min    Max    Std. Dev    Count    Total
[11/26 10:16:40    261s]         ------------------------------------------------
[11/26 10:16:40    261s]         0.0     0.0    0.0      0.0       8.000     0.0
[11/26 10:16:40    261s]         ------------------------------------------------
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         Biggest Virtual delays:
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         ---------------------------------------
[11/26 10:16:40    261s]         Virtual    Clock Tree    Pin    Pre-CTS
[11/26 10:16:40    261s]         Delay                           net
[11/26 10:16:40    261s]         ---------------------------------------
[11/26 10:16:40    261s]           (empty table)
[11/26 10:16:40    261s]         ---------------------------------------
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         Approximately balancing fragments, wire and cell delays...
[11/26 10:16:40    261s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[11/26 10:16:40    261s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/26 10:16:40    261s]             delay calculator: calls=13958, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]             legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]             steiner router: calls=13506, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/26 10:16:40    261s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]             sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]             misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]             sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[11/26 10:16:40    261s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/26 10:16:40    261s]             Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/26 10:16:40    261s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]       Approximately balancing fragments done.
[11/26 10:16:40    261s]       Clock DAG hash after 'Approximately balancing fragments step': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[11/26 10:16:40    261s]         delay calculator: calls=13958, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]         legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]         steiner router: calls=13506, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]       Clock DAG stats after 'Approximately balancing fragments step':
[11/26 10:16:40    261s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]         sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]         misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]         sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]       Clock DAG net violations after 'Approximately balancing fragments step': none
[11/26 10:16:40    261s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/26 10:16:40    261s]         Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]     Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]     Clock DAG hash after Approximately balancing fragments: 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[11/26 10:16:40    261s]       delay calculator: calls=13958, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13506, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after Approximately balancing fragments:
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after Approximately balancing fragments: none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after Approximately balancing fragments:
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after Approximately balancing fragments:
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]     Improving fragments clock skew...
[11/26 10:16:40    261s]       Clock DAG hash before 'Improving fragments clock skew': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[11/26 10:16:40    261s]         delay calculator: calls=13958, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]         legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]         steiner router: calls=13506, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]       Clock DAG hash after 'Improving fragments clock skew': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[11/26 10:16:40    261s]         delay calculator: calls=13958, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]         legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]         steiner router: calls=13506, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]       Clock DAG stats after 'Improving fragments clock skew':
[11/26 10:16:40    261s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]         sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]         misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]         sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]       Clock DAG net violations after 'Improving fragments clock skew': none
[11/26 10:16:40    261s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/26 10:16:40    261s]         Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]       Primary reporting skew groups after 'Improving fragments clock skew':
[11/26 10:16:40    261s]         skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]             min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]             max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]       Skew group summary after 'Improving fragments clock skew':
[11/26 10:16:40    261s]         skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Approximately balancing step...
[11/26 10:16:40    261s]     Clock DAG hash before 'Approximately balancing step': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[11/26 10:16:40    261s]       delay calculator: calls=13958, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13506, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Resolve constraints - Approximately balancing...
[11/26 10:16:40    261s]     Resolving skew group constraints...
[11/26 10:16:40    261s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[11/26 10:16:40    261s]     Resolving skew group constraints done.
[11/26 10:16:40    261s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]     Approximately balancing...
[11/26 10:16:40    261s]       Approximately balancing, wire and cell delays...
[11/26 10:16:40    261s]       Approximately balancing, wire and cell delays, iteration 1...
[11/26 10:16:40    261s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[11/26 10:16:40    261s]           delay calculator: calls=13958, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]           legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]           steiner router: calls=13506, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/26 10:16:40    261s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]           sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]           misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]           sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[11/26 10:16:40    261s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/26 10:16:40    261s]           Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/26 10:16:40    261s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]     Approximately balancing done.
[11/26 10:16:40    261s]     Clock DAG hash after 'Approximately balancing step': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[11/26 10:16:40    261s]       delay calculator: calls=13958, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13506, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Approximately balancing step':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Approximately balancing step': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Approximately balancing step':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Approximately balancing step':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Approximately balancing paths...
[11/26 10:16:40    261s]     Clock DAG hash before 'Approximately balancing paths': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[11/26 10:16:40    261s]       delay calculator: calls=13958, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13506, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Added 0 buffers.
[11/26 10:16:40    261s]     Clock DAG hash after 'Approximately balancing paths': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[11/26 10:16:40    261s]       delay calculator: calls=13958, total_wall_time=0.389s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13506, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Approximately balancing paths':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Approximately balancing paths': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Approximately balancing paths':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Stage::Polishing...
[11/26 10:16:40    261s]   Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
[11/26 10:16:40    261s]   Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Clock DAG hash before polishing: 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]   CTS services accumulated run-time stats before polishing:
[11/26 10:16:40    261s]     delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]     legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]     steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]   Clock DAG stats before polishing:
[11/26 10:16:40    261s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]     sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]     misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]     sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]   Clock DAG net violations before polishing: none
[11/26 10:16:40    261s]   Clock DAG primary half-corner transition distribution before polishing:
[11/26 10:16:40    261s]     Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]   Primary reporting skew groups before polishing:
[11/26 10:16:40    261s]     skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]         min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]         max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]   Skew group summary before polishing:
[11/26 10:16:40    261s]     skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]   
[11/26 10:16:40    261s]   
[11/26 10:16:40    261s]   Merging balancing drivers for power...
[11/26 10:16:40    261s]     Clock DAG hash before 'Merging balancing drivers for power': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[11/26 10:16:40    261s]       delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Tried: 2 Succeeded: 0
[11/26 10:16:40    261s]     Clock DAG hash after 'Merging balancing drivers for power': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[11/26 10:16:40    261s]       delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Merging balancing drivers for power':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Improving clock skew...
[11/26 10:16:40    261s]     Clock DAG hash before 'Improving clock skew': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Improving clock skew':
[11/26 10:16:40    261s]       delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG hash after 'Improving clock skew': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Improving clock skew':
[11/26 10:16:40    261s]       delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Improving clock skew':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Improving clock skew': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Improving clock skew':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Improving clock skew':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Moving gates to reduce wire capacitance...
[11/26 10:16:40    261s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[11/26 10:16:40    261s]       delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/26 10:16:40    261s]     Iteration 1...
[11/26 10:16:40    261s]       Artificially removing short and long paths...
[11/26 10:16:40    261s]         Clock DAG hash before 'Artificially removing short and long paths': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/26 10:16:40    261s]           delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]           legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]           steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]         For skew_group clk/common target band (26.2, 26.4)
[11/26 10:16:40    261s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/26 10:16:40    261s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[11/26 10:16:40    261s]           delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]           legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]           steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]         Legalizer releasing space for clock trees
[11/26 10:16:40    261s]         Legalizing clock trees...
[11/26 10:16:40    261s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/26 10:16:40    261s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[11/26 10:16:40    261s]           delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]           legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]           steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]         Moving gates: 
[11/26 10:16:40    261s]         Legalizer releasing space for clock trees
[11/26 10:16:40    261s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/26 10:16:40    261s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         100% 
[11/26 10:16:40    261s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]     Iteration 1 done.
[11/26 10:16:40    261s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/26 10:16:40    261s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[11/26 10:16:40    261s]       delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Reducing clock tree power 3...
[11/26 10:16:40    261s]     Clock DAG hash before 'Reducing clock tree power 3': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[11/26 10:16:40    261s]       delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Artificially removing short and long paths...
[11/26 10:16:40    261s]       Clock DAG hash before 'Artificially removing short and long paths': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/26 10:16:40    261s]         delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]         legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]         steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]       For skew_group clk/common target band (26.2, 26.4)
[11/26 10:16:40    261s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]     Initial gate capacitance is (rise=2.298fF fall=2.302fF).
[11/26 10:16:40    261s]     Resizing gates: 
[11/26 10:16:40    261s]     Legalizer releasing space for clock trees
[11/26 10:16:40    261s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/26 10:16:40    261s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]     100% 
[11/26 10:16:40    261s]     Clock DAG hash after 'Reducing clock tree power 3': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[11/26 10:16:40    261s]       delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Reducing clock tree power 3':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Improving insertion delay...
[11/26 10:16:40    261s]     Clock DAG hash before 'Improving insertion delay': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[11/26 10:16:40    261s]       delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG hash after 'Improving insertion delay': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[11/26 10:16:40    261s]       delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Improving insertion delay':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Improving insertion delay': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Improving insertion delay':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Improving insertion delay':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Wire Opt OverFix...
[11/26 10:16:40    261s]     Clock DAG hash before 'Wire Opt OverFix': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[11/26 10:16:40    261s]       delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Wire Reduction extra effort...
[11/26 10:16:40    261s]       Clock DAG hash before 'Wire Reduction extra effort': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[11/26 10:16:40    261s]         delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]         legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]         steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/26 10:16:40    261s]       Artificially removing short and long paths...
[11/26 10:16:40    261s]         Clock DAG hash before 'Artificially removing short and long paths': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/26 10:16:40    261s]           delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]           legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]           steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]         For skew_group clk/common target band (26.2, 26.4)
[11/26 10:16:40    261s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]       Global shorten wires A0...
[11/26 10:16:40    261s]         Clock DAG hash before 'Global shorten wires A0': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[11/26 10:16:40    261s]           delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]           legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]           steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]       Move For Wirelength - core...
[11/26 10:16:40    261s]         Clock DAG hash before 'Move For Wirelength - core': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/26 10:16:40    261s]           delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]           legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]           steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[11/26 10:16:40    261s]         Max accepted move=0.000um, total accepted move=0.000um
[11/26 10:16:40    261s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]       Global shorten wires A1...
[11/26 10:16:40    261s]         Clock DAG hash before 'Global shorten wires A1': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[11/26 10:16:40    261s]           delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]           legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]           steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]       Move For Wirelength - core...
[11/26 10:16:40    261s]         Clock DAG hash before 'Move For Wirelength - core': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/26 10:16:40    261s]           delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]           legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]           steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[11/26 10:16:40    261s]         Max accepted move=0.000um, total accepted move=0.000um
[11/26 10:16:40    261s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]       Global shorten wires B...
[11/26 10:16:40    261s]         Clock DAG hash before 'Global shorten wires B': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[11/26 10:16:40    261s]           delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]           legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]           steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]       Move For Wirelength - branch...
[11/26 10:16:40    261s]         Clock DAG hash before 'Move For Wirelength - branch': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[11/26 10:16:40    261s]           delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]           legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]           steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[11/26 10:16:40    261s]         Max accepted move=0.000um, total accepted move=0.000um
[11/26 10:16:40    261s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/26 10:16:40    261s]       Clock DAG hash after 'Wire Reduction extra effort': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[11/26 10:16:40    261s]         delay calculator: calls=13959, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]         legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]         steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/26 10:16:40    261s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]         sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]         misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]         sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
[11/26 10:16:40    261s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
[11/26 10:16:40    261s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[11/26 10:16:40    261s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/26 10:16:40    261s]         Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/26 10:16:40    261s]         skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]             min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]             max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]       Skew group summary after 'Wire Reduction extra effort':
[11/26 10:16:40    261s]         skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]     Optimizing orientation...
[11/26 10:16:40    261s]     FlipOpt...
[11/26 10:16:40    261s]     Disconnecting clock tree from netlist...
[11/26 10:16:40    261s]     Disconnecting clock tree from netlist done.
[11/26 10:16:40    261s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[11/26 10:16:40    261s]     Resynthesising clock tree into netlist...
[11/26 10:16:40    261s]       Reset timing graph...
[11/26 10:16:40    261s] Ignoring AAE DB Resetting ...
[11/26 10:16:40    261s]       Reset timing graph done.
[11/26 10:16:40    261s]     Resynthesising clock tree into netlist done.
[11/26 10:16:40    261s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s] End AAE Lib Interpolated Model. (MEM=3234.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:16:40    261s]     Clock DAG hash after 'Wire Opt OverFix': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[11/26 10:16:40    261s]       delay calculator: calls=13960, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]       steiner router: calls=13507, total_wall_time=0.045s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]     Clock DAG stats after 'Wire Opt OverFix':
[11/26 10:16:40    261s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.358fF, total=7.358fF
[11/26 10:16:40    261s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=300.740um, total=300.740um
[11/26 10:16:40    261s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]     Clock DAG net violations after 'Wire Opt OverFix': none
[11/26 10:16:40    261s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/26 10:16:40    261s]       Leaf : target=100.0ps count=1 avg=75.1ps sd=0.0ps min=75.1ps max=75.1ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.7, max=26.9, avg=26.8, sd=0.1, skn=-1.115, kur=0.273], skew [0.2 vs 28.5], 100% {26.7, 26.9} (wid=26.9 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]           max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]     Skew group summary after 'Wire Opt OverFix':
[11/26 10:16:40    261s]       skew_group clk/common: insertion delay [min=26.7, max=26.9, avg=26.8, sd=0.1, skn=-1.115, kur=0.273], skew [0.2 vs 28.5], 100% {26.7, 26.9} (wid=26.9 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Total capacitance is (rise=9.656fF fall=9.660fF), of which (rise=7.358fF fall=7.358fF) is wire, and (rise=2.298fF fall=2.302fF) is gate.
[11/26 10:16:40    261s]   Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Stage::Updating netlist...
[11/26 10:16:40    261s]   Reset timing graph...
[11/26 10:16:40    261s] Ignoring AAE DB Resetting ...
[11/26 10:16:40    261s]   Reset timing graph done.
[11/26 10:16:40    261s]   Setting non-default rules before calling refine place.
[11/26 10:16:40    261s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/26 10:16:40    261s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3234.6M, EPOCH TIME: 1732634200.388568
[11/26 10:16:40    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:882).
[11/26 10:16:40    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.015, REAL:0.016, MEM:3159.6M, EPOCH TIME: 1732634200.404330
[11/26 10:16:40    261s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Leaving CCOpt scope - ClockRefiner...
[11/26 10:16:40    261s]   Assigned high priority to 0 instances.
[11/26 10:16:40    261s]   Soft fixed 0 clock instances.
[11/26 10:16:40    261s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[11/26 10:16:40    261s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[11/26 10:16:40    261s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3159.6M, EPOCH TIME: 1732634200.416257
[11/26 10:16:40    261s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3159.6M, EPOCH TIME: 1732634200.416615
[11/26 10:16:40    261s] Processing tracks to init pin-track alignment.
[11/26 10:16:40    261s] z: 1, totalTracks: 1
[11/26 10:16:40    261s] z: 3, totalTracks: 1
[11/26 10:16:40    261s] z: 5, totalTracks: 1
[11/26 10:16:40    261s] z: 7, totalTracks: 1
[11/26 10:16:40    261s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:16:40    261s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3159.6M, EPOCH TIME: 1732634200.420791
[11/26 10:16:40    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:16:40    261s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:16:40    261s] OPERPROF:       Starting CMU at level 4, MEM:3159.6M, EPOCH TIME: 1732634200.425969
[11/26 10:16:40    261s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3159.6M, EPOCH TIME: 1732634200.426462
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:16:40    261s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.006, REAL:0.006, MEM:3159.6M, EPOCH TIME: 1732634200.427115
[11/26 10:16:40    261s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3159.6M, EPOCH TIME: 1732634200.427159
[11/26 10:16:40    261s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3159.6M, EPOCH TIME: 1732634200.427278
[11/26 10:16:40    261s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3159.6MB).
[11/26 10:16:40    261s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.011, REAL:0.012, MEM:3159.6M, EPOCH TIME: 1732634200.428291
[11/26 10:16:40    261s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.011, REAL:0.012, MEM:3159.6M, EPOCH TIME: 1732634200.428749
[11/26 10:16:40    261s] TDRefine: refinePlace mode is spiral
[11/26 10:16:40    261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.6
[11/26 10:16:40    261s] OPERPROF: Starting Refine-Place at level 1, MEM:3159.6M, EPOCH TIME: 1732634200.428830
[11/26 10:16:40    261s] *** Starting refinePlace (0:04:21 mem=3159.6M) ***
[11/26 10:16:40    261s] Total net bbox length = 1.789e+05 (1.231e+05 5.583e+04) (ext = 1.401e+04)
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:16:40    261s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:16:40    261s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:16:40    261s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3159.6M, EPOCH TIME: 1732634200.436307
[11/26 10:16:40    261s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3159.6M, EPOCH TIME: 1732634200.436536
[11/26 10:16:40    261s] Set min layer with nano route mode ( 2 )
[11/26 10:16:40    261s] Set max layer with parameter ( 3 )
[11/26 10:16:40    261s] Set min layer with nano route mode ( 2 )
[11/26 10:16:40    261s] Set max layer with parameter ( 3 )
[11/26 10:16:40    261s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3159.6M, EPOCH TIME: 1732634200.440468
[11/26 10:16:40    261s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3159.6M, EPOCH TIME: 1732634200.440692
[11/26 10:16:40    261s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3159.6M, EPOCH TIME: 1732634200.440825
[11/26 10:16:40    261s] Starting refinePlace ...
[11/26 10:16:40    261s] Set min layer with nano route mode ( 2 )
[11/26 10:16:40    261s] Set max layer with parameter ( 3 )
[11/26 10:16:40    261s] One DDP V2 for no tweak run.
[11/26 10:16:40    261s] Set min layer with nano route mode ( 2 )
[11/26 10:16:40    261s] Set max layer with parameter ( 3 )
[11/26 10:16:40    261s] DDP initSite1 nrRow 175 nrJob 175
[11/26 10:16:40    261s] DDP markSite nrRow 175 nrJob 175
[11/26 10:16:40    261s]   Spread Effort: high, standalone mode, useDDP on.
[11/26 10:16:40    261s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3159.6MB) @(0:04:21 - 0:04:21).
[11/26 10:16:40    261s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:16:40    261s] wireLenOptFixPriorityInst 7 inst fixed
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s]  === Spiral for Logical I: (movable: 8000) ===
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s]  Info: 0 filler has been deleted!
[11/26 10:16:40    261s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:16:40    261s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:16:40    261s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:16:40    261s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3143.6MB) @(0:04:21 - 0:04:21).
[11/26 10:16:40    261s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:16:40    261s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:16:40    261s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3143.6MB
[11/26 10:16:40    261s] Statistics of distance of Instance movement in refine placement:
[11/26 10:16:40    261s]   maximum (X+Y) =         0.00 um
[11/26 10:16:40    261s]   mean    (X+Y) =         0.00 um
[11/26 10:16:40    261s] Summary Report:
[11/26 10:16:40    261s] Instances move: 0 (out of 8000 movable)
[11/26 10:16:40    261s] Instances flipped: 0
[11/26 10:16:40    261s] Mean displacement: 0.00 um
[11/26 10:16:40    261s] Max displacement: 0.00 um 
[11/26 10:16:40    261s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:16:40    261s] Total instances moved : 0
[11/26 10:16:40    261s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.142, REAL:0.146, MEM:3143.6M, EPOCH TIME: 1732634200.587067
[11/26 10:16:40    261s] Total net bbox length = 1.789e+05 (1.231e+05 5.583e+04) (ext = 1.401e+04)
[11/26 10:16:40    261s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3143.6MB
[11/26 10:16:40    261s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3143.6MB) @(0:04:21 - 0:04:21).
[11/26 10:16:40    261s] *** Finished refinePlace (0:04:21 mem=3143.6M) ***
[11/26 10:16:40    261s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.6
[11/26 10:16:40    261s] OPERPROF: Finished Refine-Place at level 1, CPU:0.157, REAL:0.162, MEM:3143.6M, EPOCH TIME: 1732634200.590792
[11/26 10:16:40    261s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3143.6M, EPOCH TIME: 1732634200.591125
[11/26 10:16:40    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8875).
[11/26 10:16:40    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.015, REAL:0.015, MEM:3143.6M, EPOCH TIME: 1732634200.606093
[11/26 10:16:40    261s]   ClockRefiner summary
[11/26 10:16:40    261s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[11/26 10:16:40    261s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[11/26 10:16:40    261s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[11/26 10:16:40    261s]   Restoring pStatusCts on 0 clock instances.
[11/26 10:16:40    261s]   Revert refine place priority changes on 0 instances.
[11/26 10:16:40    261s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 10:16:40    261s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 10:16:40    261s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/26 10:16:40    261s]   CCOpt::Phase::eGRPC...
[11/26 10:16:40    261s]   eGR Post Conditioning...
[11/26 10:16:40    261s]     Clock implementation routing...
[11/26 10:16:40    261s]       Leaving CCOpt scope - Routing Tools...
[11/26 10:16:40    261s] Net route status summary:
[11/26 10:16:40    261s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:16:40    261s]   Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:16:40    261s]       Routing using eGR only...
[11/26 10:16:40    261s]         Early Global Route - eGR only step...
[11/26 10:16:40    261s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[11/26 10:16:40    261s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[11/26 10:16:40    261s] (ccopt eGR): Start to route 1 all nets
[11/26 10:16:40    261s] (I)      Running eGR regular flow
[11/26 10:16:40    261s] Running assign ptn pin
[11/26 10:16:40    261s] Running config msv constraints
[11/26 10:16:40    261s] Running pre-eGR process
[11/26 10:16:40    261s] [PSP]    Started Early Global Route ( Curr Mem: 3.00 MB )
[11/26 10:16:40    261s] (I)      Initializing eGR engine (clean)
[11/26 10:16:40    261s] Set min layer with nano route mode ( 2 )
[11/26 10:16:40    261s] Set max layer with nano route mode ( 3 )
[11/26 10:16:40    261s] (I)      clean place blk overflow:
[11/26 10:16:40    261s] (I)      H : enabled 1.00 0
[11/26 10:16:40    261s] (I)      V : enabled 1.00 0
[11/26 10:16:40    261s] (I)      Initializing eGR engine (clean)
[11/26 10:16:40    261s] Set min layer with nano route mode ( 2 )
[11/26 10:16:40    261s] Set max layer with nano route mode ( 3 )
[11/26 10:16:40    261s] (I)      clean place blk overflow:
[11/26 10:16:40    261s] (I)      H : enabled 1.00 0
[11/26 10:16:40    261s] (I)      V : enabled 1.00 0
[11/26 10:16:40    261s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.00 MB )
[11/26 10:16:40    261s] (I)      Running eGR Cong Clean flow
[11/26 10:16:40    261s] (I)      # wire layers (front) : 11
[11/26 10:16:40    261s] (I)      # wire layers (back)  : 0
[11/26 10:16:40    261s] (I)      min wire layer : 1
[11/26 10:16:40    261s] (I)      max wire layer : 10
[11/26 10:16:40    261s] (I)      # cut layers (front) : 10
[11/26 10:16:40    261s] (I)      # cut layers (back)  : 0
[11/26 10:16:40    261s] (I)      min cut layer : 1
[11/26 10:16:40    261s] (I)      max cut layer : 9
[11/26 10:16:40    261s] (I)      ================================ Layers ================================
[11/26 10:16:40    261s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:40    261s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:16:40    261s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:40    261s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:16:40    261s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:16:40    261s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:16:40    261s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:16:40    261s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:16:40    261s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:16:40    261s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:16:40    261s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:16:40    261s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:16:40    261s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:16:40    261s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:16:40    261s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:16:40    261s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:16:40    261s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:16:40    261s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:16:40    261s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:16:40    261s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:16:40    261s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:16:40    261s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:16:40    261s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:16:40    261s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:16:40    261s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:40    261s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:16:40    261s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:16:40    261s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:16:40    261s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:16:40    261s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:40    261s] (I)      Started Import and model ( Curr Mem: 3.00 MB )
[11/26 10:16:40    261s] (I)      == Non-default Options ==
[11/26 10:16:40    261s] (I)      Clean congestion better                            : true
[11/26 10:16:40    261s] (I)      Estimate vias on DPT layer                         : true
[11/26 10:16:40    261s] (I)      Rerouting rounds                                   : 10
[11/26 10:16:40    261s] (I)      Clean congestion layer assignment rounds           : 3
[11/26 10:16:40    261s] (I)      Layer constraints as soft constraints              : true
[11/26 10:16:40    261s] (I)      Soft top layer                                     : true
[11/26 10:16:40    261s] (I)      Skip prospective layer relax nets                  : true
[11/26 10:16:40    261s] (I)      Better NDR handling                                : true
[11/26 10:16:40    261s] (I)      Improved NDR modeling in LA                        : true
[11/26 10:16:40    261s] (I)      Routing cost fix for NDR handling                  : true
[11/26 10:16:40    261s] (I)      Block tracks for preroutes                         : true
[11/26 10:16:40    261s] (I)      Assign IRoute by net group key                     : true
[11/26 10:16:40    261s] (I)      Block unroutable channels                          : true
[11/26 10:16:40    261s] (I)      Block unroutable channels 3D                       : true
[11/26 10:16:40    261s] (I)      Bound layer relaxed segment wl                     : true
[11/26 10:16:40    261s] (I)      Blocked pin reach length threshold                 : 2
[11/26 10:16:40    261s] (I)      Check blockage within NDR space in TA              : true
[11/26 10:16:40    261s] (I)      Skip must join for term with via pillar            : true
[11/26 10:16:40    261s] (I)      Model find APA for IO pin                          : true
[11/26 10:16:40    261s] (I)      On pin location for off pin term                   : true
[11/26 10:16:40    261s] (I)      Handle EOL spacing                                 : true
[11/26 10:16:40    261s] (I)      Merge PG vias by gap                               : true
[11/26 10:16:40    261s] (I)      Maximum routing layer                              : 3
[11/26 10:16:40    261s] (I)      Top routing layer                                  : 3
[11/26 10:16:40    261s] (I)      Ignore routing layer                               : true
[11/26 10:16:40    261s] (I)      Route selected nets only                           : true
[11/26 10:16:40    261s] (I)      Refine MST                                         : true
[11/26 10:16:40    261s] (I)      Honor PRL                                          : true
[11/26 10:16:40    261s] (I)      Strong congestion aware                            : true
[11/26 10:16:40    261s] (I)      Improved initial location for IRoutes              : true
[11/26 10:16:40    261s] (I)      Multi panel TA                                     : true
[11/26 10:16:40    261s] (I)      Penalize wire overlap                              : true
[11/26 10:16:40    261s] (I)      Expand small instance blockage                     : true
[11/26 10:16:40    261s] (I)      Reduce via in TA                                   : true
[11/26 10:16:40    261s] (I)      SS-aware routing                                   : true
[11/26 10:16:40    261s] (I)      Improve tree edge sharing                          : true
[11/26 10:16:40    261s] (I)      Improve 2D via estimation                          : true
[11/26 10:16:40    261s] (I)      Refine Steiner tree                                : true
[11/26 10:16:40    261s] (I)      Build spine tree                                   : true
[11/26 10:16:40    261s] (I)      Model pass through capacity                        : true
[11/26 10:16:40    261s] (I)      Extend blockages by a half GCell                   : true
[11/26 10:16:40    261s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[11/26 10:16:40    261s] (I)      Consider pin shapes                                : true
[11/26 10:16:40    261s] (I)      Consider pin shapes for all nodes                  : true
[11/26 10:16:40    261s] (I)      Consider NR APA                                    : true
[11/26 10:16:40    261s] (I)      Consider IO pin shape                              : true
[11/26 10:16:40    261s] (I)      Fix pin connection bug                             : true
[11/26 10:16:40    261s] (I)      Consider layer RC for local wires                  : true
[11/26 10:16:40    261s] (I)      Honor layer constraint                             : true
[11/26 10:16:40    261s] (I)      Route to clock mesh pin                            : true
[11/26 10:16:40    261s] (I)      LA-aware pin escape length                         : 2
[11/26 10:16:40    261s] (I)      Connect multiple ports                             : true
[11/26 10:16:40    261s] (I)      Split for must join                                : true
[11/26 10:16:40    261s] (I)      Number of threads                                  : 1
[11/26 10:16:40    261s] (I)      Routing effort level                               : 10000
[11/26 10:16:40    261s] (I)      Prefer layer length threshold                      : 8
[11/26 10:16:40    261s] (I)      Overflow penalty cost                              : 10
[11/26 10:16:40    261s] (I)      A-star cost                                        : 0.300000
[11/26 10:16:40    261s] (I)      Misalignment cost                                  : 10.000000
[11/26 10:16:40    261s] (I)      Threshold for short IRoute                         : 6
[11/26 10:16:40    261s] (I)      Via cost during post routing                       : 1.000000
[11/26 10:16:40    261s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/26 10:16:40    261s] (I)      Source-to-sink ratio                               : 0.300000
[11/26 10:16:40    261s] (I)      Scenic ratio bound                                 : 3.000000
[11/26 10:16:40    261s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/26 10:16:40    261s] (I)      Net layer relax scenic ratio                       : 1.250000
[11/26 10:16:40    261s] (I)      Layer demotion scenic scale                        : 1.000000
[11/26 10:16:40    261s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/26 10:16:40    261s] (I)      PG-aware similar topology routing                  : true
[11/26 10:16:40    261s] (I)      Maze routing via cost fix                          : true
[11/26 10:16:40    261s] (I)      Apply PRL on PG terms                              : true
[11/26 10:16:40    261s] (I)      Apply PRL on obs objects                           : true
[11/26 10:16:40    261s] (I)      Handle range-type spacing rules                    : true
[11/26 10:16:40    261s] (I)      PG gap threshold multiplier                        : 10.000000
[11/26 10:16:40    261s] (I)      Parallel spacing query fix                         : true
[11/26 10:16:40    261s] (I)      Force source to root IR                            : true
[11/26 10:16:40    261s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/26 10:16:40    261s] (I)      Multi-pass Schedule                                : {{} {} {}}
[11/26 10:16:40    261s] (I)      Route tie net to shape                             : auto
[11/26 10:16:40    261s] (I)      Do not relax to DPT layer                          : true
[11/26 10:16:40    261s] (I)      No DPT in post routing                             : true
[11/26 10:16:40    261s] (I)      Modeling PG via merging fix                        : true
[11/26 10:16:40    261s] (I)      Shield aware TA                                    : true
[11/26 10:16:40    261s] (I)      Strong shield aware TA                             : true
[11/26 10:16:40    261s] (I)      Overflow calculation fix in LA                     : true
[11/26 10:16:40    261s] (I)      Post routing fix                                   : true
[11/26 10:16:40    261s] (I)      Strong post routing                                : true
[11/26 10:16:40    261s] (I)      Violation on path threshold                        : 1
[11/26 10:16:40    261s] (I)      Pass through capacity modeling                     : true
[11/26 10:16:40    261s] (I)      Read layer and via RC                              : true
[11/26 10:16:40    261s] (I)      Select the non-relaxed segments in post routing stage : true
[11/26 10:16:40    261s] (I)      Select term pin box for io pin                     : true
[11/26 10:16:40    261s] (I)      Penalize NDR sharing                               : true
[11/26 10:16:40    261s] (I)      Enable special modeling                            : false
[11/26 10:16:40    261s] (I)      Keep fixed segments                                : true
[11/26 10:16:40    261s] (I)      Reorder net groups by key                          : true
[11/26 10:16:40    261s] (I)      Increase net scenic ratio                          : true
[11/26 10:16:40    261s] (I)      Method to set GCell size                           : row
[11/26 10:16:40    261s] (I)      Connect multiple ports and must join fix           : true
[11/26 10:16:40    261s] (I)      Avoid high resistance layers                       : true
[11/26 10:16:40    261s] (I)      Segment length threshold                           : 1
[11/26 10:16:40    261s] (I)      Model find APA for IO pin fix                      : true
[11/26 10:16:40    261s] (I)      Avoid connecting non-metal layers                  : true
[11/26 10:16:40    261s] (I)      Use track pitch for NDR                            : true
[11/26 10:16:40    261s] (I)      Decide max and min layer to relax with layer difference : true
[11/26 10:16:40    261s] (I)      Handle non-default track width                     : false
[11/26 10:16:40    261s] (I)      Block unroutable channels fix                      : true
[11/26 10:16:40    261s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:16:40    261s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:16:40    261s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:16:40    261s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:16:40    261s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:16:40    261s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:16:40    261s] (I)      ============== Pin Summary ==============
[11/26 10:16:40    261s] (I)      +-------+--------+---------+------------+
[11/26 10:16:40    261s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:16:40    261s] (I)      +-------+--------+---------+------------+
[11/26 10:16:40    261s] (I)      |     1 |  19146 |   71.29 |        Pin |
[11/26 10:16:40    261s] (I)      |     2 |   7710 |   28.71 |        Pin |
[11/26 10:16:40    261s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:16:40    261s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:16:40    261s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:16:40    261s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:16:40    261s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:16:40    261s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:16:40    261s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:16:40    261s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:16:40    261s] (I)      +-------+--------+---------+------------+
[11/26 10:16:40    261s] (I)      Custom ignore net properties:
[11/26 10:16:40    261s] (I)      1 : NotLegal
[11/26 10:16:40    261s] (I)      2 : NotSelected
[11/26 10:16:40    261s] (I)      Default ignore net properties:
[11/26 10:16:40    261s] (I)      1 : Special
[11/26 10:16:40    261s] (I)      2 : Analog
[11/26 10:16:40    261s] (I)      3 : Fixed
[11/26 10:16:40    261s] (I)      4 : Skipped
[11/26 10:16:40    261s] (I)      5 : MixedSignal
[11/26 10:16:40    261s] (I)      Prerouted net properties:
[11/26 10:16:40    261s] (I)      1 : NotLegal
[11/26 10:16:40    261s] (I)      2 : Special
[11/26 10:16:40    261s] (I)      3 : Analog
[11/26 10:16:40    261s] (I)      4 : Fixed
[11/26 10:16:40    261s] (I)      5 : Skipped
[11/26 10:16:40    261s] (I)      6 : MixedSignal
[11/26 10:16:40    261s] [NR-eGR] Early global route reroute 1 out of 10503 routable nets
[11/26 10:16:40    261s] (I)      Use row-based GCell size
[11/26 10:16:40    261s] (I)      Use row-based GCell align
[11/26 10:16:40    261s] (I)      layer 0 area = 170496
[11/26 10:16:40    261s] (I)      layer 1 area = 170496
[11/26 10:16:40    261s] (I)      layer 2 area = 170496
[11/26 10:16:40    261s] (I)      GCell unit size   : 4320
[11/26 10:16:40    261s] (I)      GCell multiplier  : 1
[11/26 10:16:40    261s] (I)      GCell row height  : 4320
[11/26 10:16:40    261s] (I)      Actual row height : 4320
[11/26 10:16:40    261s] (I)      GCell align ref   : 20160 20160
[11/26 10:16:40    261s] [NR-eGR] Track table information for default rule: 
[11/26 10:16:40    261s] [NR-eGR] M1 has single uniform track structure
[11/26 10:16:40    261s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:16:40    261s] [NR-eGR] M3 has single uniform track structure
[11/26 10:16:40    261s] [NR-eGR] M4 has single uniform track structure
[11/26 10:16:40    261s] [NR-eGR] M5 has single uniform track structure
[11/26 10:16:40    261s] [NR-eGR] M6 has single uniform track structure
[11/26 10:16:40    261s] [NR-eGR] M7 has single uniform track structure
[11/26 10:16:40    261s] [NR-eGR] M8 has single uniform track structure
[11/26 10:16:40    261s] [NR-eGR] M9 has single uniform track structure
[11/26 10:16:40    261s] [NR-eGR] Pad has single uniform track structure
[11/26 10:16:40    261s] (I)      ============== Default via ===============
[11/26 10:16:40    261s] (I)      +---+------------------+-----------------+
[11/26 10:16:40    261s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:16:40    261s] (I)      +---+------------------+-----------------+
[11/26 10:16:40    261s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:16:40    261s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:16:40    261s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:16:40    261s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:16:40    261s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:16:40    261s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:16:40    261s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:16:40    261s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:16:40    261s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:16:40    261s] (I)      +---+------------------+-----------------+
[11/26 10:16:40    261s] **WARN: (IMPPSP-1102):	Preferred routing layer range (3:4) is not routable in routing layer range (2:3) for net clk
[11/26 10:16:40    261s] eGR will use (2:3) as preferred routing layer range
[11/26 10:16:40    261s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:16:40    261s] [NR-eGR] Read 180 PG shapes
[11/26 10:16:40    261s] [NR-eGR] Read 0 clock shapes
[11/26 10:16:40    261s] [NR-eGR] Read 0 other shapes
[11/26 10:16:40    261s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:16:40    261s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:16:40    261s] [NR-eGR] #Instance Blockages : 7752
[11/26 10:16:40    261s] [NR-eGR] #PG Blockages       : 180
[11/26 10:16:40    261s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:16:40    261s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:16:40    261s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:16:40    261s] [NR-eGR] #Other Blockages    : 0
[11/26 10:16:40    261s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:16:40    261s] [NR-eGR] #prerouted nets         : 0
[11/26 10:16:40    261s] [NR-eGR] #prerouted special nets : 0
[11/26 10:16:40    261s] [NR-eGR] #prerouted wires        : 0
[11/26 10:16:40    261s] [NR-eGR] Read 10503 nets ( ignored 10502 )
[11/26 10:16:40    261s] (I)        Front-side 10503 ( ignored 10502 )
[11/26 10:16:40    261s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:16:40    261s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:16:40    261s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[11/26 10:16:40    261s] [NR-eGR] #via pillars        : 0
[11/26 10:16:40    261s] [NR-eGR] #must join all port : 0
[11/26 10:16:40    261s] [NR-eGR] #multiple ports     : 0
[11/26 10:16:40    261s] [NR-eGR] #has must join      : 0
[11/26 10:16:40    261s] (I)      dcls route internal nets
[11/26 10:16:40    261s] (I)      dcls route interface nets
[11/26 10:16:40    261s] (I)      dcls route common nets
[11/26 10:16:40    261s] (I)      dcls route top nets
[11/26 10:16:40    261s] (I)      Reading macro buffers
[11/26 10:16:40    261s] (I)      Number of macro buffers: 0
[11/26 10:16:40    261s] (I)      ========== RC Report:  ===========
[11/26 10:16:40    261s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[11/26 10:16:40    261s] (I)      ----------------------------------
[11/26 10:16:40    261s] (I)          M2        16.956        0.051 
[11/26 10:16:40    261s] (I)          M3        16.956        0.051 
[11/26 10:16:40    261s] (I)      ========== RC Report:  ===========
[11/26 10:16:40    261s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[11/26 10:16:40    261s] (I)      ----------------------------------
[11/26 10:16:40    261s] (I)          M2        16.956        0.045 
[11/26 10:16:40    261s] (I)          M3        16.956        0.042 
[11/26 10:16:40    261s] (I)      early_global_route_priority property id does not exist.
[11/26 10:16:40    261s] (I)      Read Num Blocks=8292  Num Prerouted Wires=0  Num CS=0
[11/26 10:16:40    261s] (I)      Layer 1 (H) : #blockages 8292 : #preroutes 0
[11/26 10:16:40    261s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:16:40    261s] (I)      Moved 1 terms for better access 
[11/26 10:16:40    261s] (I)      Number of ignored nets                =  10502
[11/26 10:16:40    261s] (I)      Number of connected nets              =      0
[11/26 10:16:40    261s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:16:40    261s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:16:40    261s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:16:40    261s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:16:40    261s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:16:40    261s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:16:40    261s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:16:40    261s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[11/26 10:16:40    261s] (I)      Ndr track 0 does not exist
[11/26 10:16:40    261s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:16:40    261s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:16:40    261s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:16:40    261s] (I)      Site width          :   864  (dbu)
[11/26 10:16:40    261s] (I)      Row height          :  4320  (dbu)
[11/26 10:16:40    261s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:16:40    261s] (I)      GCell width         :  4320  (dbu)
[11/26 10:16:40    261s] (I)      GCell height        :  4320  (dbu)
[11/26 10:16:40    261s] (I)      Grid                :   185   185     3
[11/26 10:16:40    261s] (I)      Layer numbers       :     1     2     3
[11/26 10:16:40    261s] (I)      Layer name         :    M1    M2    M3
[11/26 10:16:40    261s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:16:40    261s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:16:40    261s] (I)      Default wire width  :   288   288   288
[11/26 10:16:40    261s] (I)      Default wire space  :   288   288   288
[11/26 10:16:40    261s] (I)      Default wire pitch  :   576   576   576
[11/26 10:16:40    261s] (I)      Default pitch size  :   576   576   576
[11/26 10:16:40    261s] (I)      First track coord   :   576  2880   576
[11/26 10:16:40    261s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:16:40    261s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:16:40    261s] (I)      --------------------------------------------------------
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] [NR-eGR] ============ Routing rule table ============
[11/26 10:16:40    261s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[11/26 10:16:40    261s] [NR-eGR] ========================================
[11/26 10:16:40    261s] [NR-eGR] 
[11/26 10:16:40    261s] (I)      ======== NDR :  =========
[11/26 10:16:40    261s] (I)      +--------------+--------+
[11/26 10:16:40    261s] (I)      |           ID |      1 |
[11/26 10:16:40    261s] (I)      |      Default |     no |
[11/26 10:16:40    261s] (I)      |  Clk Special |     no |
[11/26 10:16:40    261s] (I)      | Hard spacing |     no |
[11/26 10:16:40    261s] (I)      |    NDR track | (none) |
[11/26 10:16:40    261s] (I)      |      NDR via | (none) |
[11/26 10:16:40    261s] (I)      |  Extra space |      1 |
[11/26 10:16:40    261s] (I)      |      Shields |      0 |
[11/26 10:16:40    261s] (I)      |   Demand (H) |      2 |
[11/26 10:16:40    261s] (I)      |   Demand (V) |      2 |
[11/26 10:16:40    261s] (I)      |        #Nets |      1 |
[11/26 10:16:40    261s] (I)      +--------------+--------+
[11/26 10:16:40    261s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:16:40    261s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:16:40    261s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:16:40    261s] (I)      |    M2    288      288   1152      576      2      1      1    200    100        yes |
[11/26 10:16:40    261s] (I)      |    M3    288      288   1152      576      2      1      1    200    100        yes |
[11/26 10:16:40    261s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:16:40    261s] (I)      =============== Blocked Tracks ===============
[11/26 10:16:40    261s] (I)      +-------+---------+----------+---------------+
[11/26 10:16:40    261s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:16:40    261s] (I)      +-------+---------+----------+---------------+
[11/26 10:16:40    261s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:16:40    261s] (I)      |     2 |  239020 |    36587 |        15.31% |
[11/26 10:16:40    261s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:16:40    261s] (I)      +-------+---------+----------+---------------+
[11/26 10:16:40    261s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.00 MB )
[11/26 10:16:40    261s] (I)      Reset routing kernel
[11/26 10:16:40    261s] (I)      Started Global Routing ( Curr Mem: 3.00 MB )
[11/26 10:16:40    261s] (I)      totalPins=8  totalGlobalPin=8 (100.00%)
[11/26 10:16:40    261s] (I)      ================= Net Group Info =================
[11/26 10:16:40    261s] (I)      +----+----------------+--------------+-----------+
[11/26 10:16:40    261s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:16:40    261s] (I)      +----+----------------+--------------+-----------+
[11/26 10:16:40    261s] (I)      |  1 |              1 |        M2(2) |     M3(3) |
[11/26 10:16:40    261s] (I)      +----+----------------+--------------+-----------+
[11/26 10:16:40    261s] (I)      total 2D Cap : 462229 = (205449 H, 256780 V)
[11/26 10:16:40    261s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[11/26 10:16:40    261s] (I)      init route region map
[11/26 10:16:40    261s] (I)      #blocked GCells = 0
[11/26 10:16:40    261s] (I)      #regions = 1
[11/26 10:16:40    261s] (I)      init safety region map
[11/26 10:16:40    261s] (I)      #blocked GCells = 0
[11/26 10:16:40    261s] (I)      #regions = 1
[11/26 10:16:40    261s] (I)      Adjusted 0 GCells for pin access
[11/26 10:16:40    261s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 3]
[11/26 10:16:40    261s] (I)      
[11/26 10:16:40    261s] (I)      ============  Phase 1a Route ============
[11/26 10:16:40    261s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:16:40    261s] (I)      Usage: 272 = (174 H, 98 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.058e+02um V)
[11/26 10:16:40    261s] (I)      
[11/26 10:16:40    261s] (I)      ============  Phase 1b Route ============
[11/26 10:16:40    261s] (I)      Usage: 272 = (174 H, 98 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.058e+02um V)
[11/26 10:16:40    261s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.937600e+02um
[11/26 10:16:40    261s] (I)      Congestion metric : 0.57%H 0.00%V, 0.57%HV
[11/26 10:16:40    261s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:16:40    261s] (I)      
[11/26 10:16:40    261s] (I)      ============  Phase 1c Route ============
[11/26 10:16:40    261s] (I)      Level2 Grid: 37 x 37
[11/26 10:16:40    261s] (I)      Usage: 272 = (174 H, 98 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.058e+02um V)
[11/26 10:16:40    261s] (I)      
[11/26 10:16:40    261s] (I)      ============  Phase 1d Route ============
[11/26 10:16:40    261s] (I)      Usage: 273 = (174 H, 99 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.069e+02um V)
[11/26 10:16:40    261s] (I)      
[11/26 10:16:40    261s] (I)      ============  Phase 1e Route ============
[11/26 10:16:40    261s] (I)      Usage: 273 = (174 H, 99 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.069e+02um V)
[11/26 10:16:40    261s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948400e+02um
[11/26 10:16:40    261s] (I)      
[11/26 10:16:40    261s] (I)      ============  Phase 1f Route ============
[11/26 10:16:40    261s] (I)      Usage: 273 = (174 H, 99 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.069e+02um V)
[11/26 10:16:40    261s] (I)      
[11/26 10:16:40    261s] (I)      ============  Phase 1g Route ============
[11/26 10:16:40    261s] (I)      Usage: 272 = (174 H, 98 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.058e+02um V)
[11/26 10:16:40    261s] (I)      
[11/26 10:16:40    261s] (I)      ============  Phase 1h Route ============
[11/26 10:16:40    261s] (I)      Usage: 272 = (174 H, 98 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.058e+02um V)
[11/26 10:16:40    261s] (I)      
[11/26 10:16:40    261s] (I)      ============  Phase 1l Route ============
[11/26 10:16:40    261s] (I)      
[11/26 10:16:40    261s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:16:40    261s] [NR-eGR]                        OverCon            
[11/26 10:16:40    261s] [NR-eGR]                         #Gcell     %Gcell
[11/26 10:16:40    261s] [NR-eGR]        Layer             (1-0)    OverCon
[11/26 10:16:40    261s] [NR-eGR] ----------------------------------------------
[11/26 10:16:40    261s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/26 10:16:40    261s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/26 10:16:40    261s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/26 10:16:40    261s] [NR-eGR] ----------------------------------------------
[11/26 10:16:40    261s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/26 10:16:40    261s] [NR-eGR] 
[11/26 10:16:40    261s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.00 MB )
[11/26 10:16:40    261s] (I)      Updating congestion map
[11/26 10:16:40    261s] (I)      total 2D Cap : 465283 = (208503 H, 256780 V)
[11/26 10:16:40    261s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 10:16:40    261s] (I)      Running track assignment and export wires
[11/26 10:16:40    261s] (I)      Delete wires for 1 nets 
[11/26 10:16:40    261s] (I)      ============= Track Assignment ============
[11/26 10:16:40    261s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.00 MB )
[11/26 10:16:40    261s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 10:16:40    261s] (I)      Run Multi-thread track assignment
[11/26 10:16:40    261s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.01 MB )
[11/26 10:16:40    261s] (I)      Started Export ( Curr Mem: 3.01 MB )
[11/26 10:16:40    261s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 10:16:40    261s] [NR-eGR] Total eGR-routed clock nets wire length: 296um, number of vias: 20
[11/26 10:16:40    261s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:40    261s] [NR-eGR] Report for selected net(s) only.
[11/26 10:16:40    261s] [NR-eGR]              Length (um)  Vias 
[11/26 10:16:40    261s] [NR-eGR] -------------------------------
[11/26 10:16:40    261s] [NR-eGR]  M1   (1V)             0     7 
[11/26 10:16:40    261s] [NR-eGR]  M2   (2H)           190    13 
[11/26 10:16:40    261s] [NR-eGR]  M3   (3V)           106     0 
[11/26 10:16:40    261s] [NR-eGR]  M4   (4H)             0     0 
[11/26 10:16:40    261s] [NR-eGR]  M5   (5V)             0     0 
[11/26 10:16:40    261s] [NR-eGR]  M6   (6H)             0     0 
[11/26 10:16:40    261s] [NR-eGR]  M7   (7V)             0     0 
[11/26 10:16:40    261s] [NR-eGR]  M8   (8H)             0     0 
[11/26 10:16:40    261s] [NR-eGR]  M9   (9V)             0     0 
[11/26 10:16:40    261s] [NR-eGR]  Pad  (10H)            0     0 
[11/26 10:16:40    261s] [NR-eGR] -------------------------------
[11/26 10:16:40    261s] [NR-eGR]       Total          296    20 
[11/26 10:16:40    261s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:40    261s] [NR-eGR] Total half perimeter of net bounding box: 290um
[11/26 10:16:40    261s] [NR-eGR] Total length: 296um, number of vias: 20
[11/26 10:16:40    261s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:40    261s] [NR-eGR] Total routed clock nets wire length: 296um, number of vias: 20
[11/26 10:16:40    261s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:40    261s] [NR-eGR]              Length (um)   Vias 
[11/26 10:16:40    261s] [NR-eGR] --------------------------------
[11/26 10:16:40    261s] [NR-eGR]  M1   (1V)             0  19146 
[11/26 10:16:40    261s] [NR-eGR]  M2   (2H)        126807  45091 
[11/26 10:16:40    261s] [NR-eGR]  M3   (3V)         64148      0 
[11/26 10:16:40    261s] [NR-eGR]  M4   (4H)             0      0 
[11/26 10:16:40    261s] [NR-eGR]  M5   (5V)             0      0 
[11/26 10:16:40    261s] [NR-eGR]  M6   (6H)             0      0 
[11/26 10:16:40    261s] [NR-eGR]  M7   (7V)             0      0 
[11/26 10:16:40    261s] [NR-eGR]  M8   (8H)             0      0 
[11/26 10:16:40    261s] [NR-eGR]  M9   (9V)             0      0 
[11/26 10:16:40    261s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 10:16:40    261s] [NR-eGR] --------------------------------
[11/26 10:16:40    261s] [NR-eGR]       Total       190955  64237 
[11/26 10:16:40    261s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:40    261s] [NR-eGR] Total half perimeter of net bounding box: 178915um
[11/26 10:16:40    261s] [NR-eGR] Total length: 190955um, number of vias: 64237
[11/26 10:16:40    261s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:40    261s] (I)      == Layer wire length by net rule ==
[11/26 10:16:40    261s] (I)                    Default 
[11/26 10:16:40    261s] (I)      ----------------------
[11/26 10:16:40    261s] (I)       M1   (1V)        0um 
[11/26 10:16:40    261s] (I)       M2   (2H)   126807um 
[11/26 10:16:40    261s] (I)       M3   (3V)    64148um 
[11/26 10:16:40    261s] (I)       M4   (4H)        0um 
[11/26 10:16:40    261s] (I)       M5   (5V)        0um 
[11/26 10:16:40    261s] (I)       M6   (6H)        0um 
[11/26 10:16:40    261s] (I)       M7   (7V)        0um 
[11/26 10:16:40    261s] (I)       M8   (8H)        0um 
[11/26 10:16:40    261s] (I)       M9   (9V)        0um 
[11/26 10:16:40    261s] (I)       Pad  (10H)       0um 
[11/26 10:16:40    261s] (I)      ----------------------
[11/26 10:16:40    261s] (I)            Total  190955um 
[11/26 10:16:40    261s] (I)      == Layer via count by net rule ==
[11/26 10:16:40    261s] (I)                   Default 
[11/26 10:16:40    261s] (I)      ---------------------
[11/26 10:16:40    261s] (I)       M1   (1V)     19146 
[11/26 10:16:40    261s] (I)       M2   (2H)     45091 
[11/26 10:16:40    261s] (I)       M3   (3V)         0 
[11/26 10:16:40    261s] (I)       M4   (4H)         0 
[11/26 10:16:40    261s] (I)       M5   (5V)         0 
[11/26 10:16:40    261s] (I)       M6   (6H)         0 
[11/26 10:16:40    261s] (I)       M7   (7V)         0 
[11/26 10:16:40    261s] (I)       M8   (8H)         0 
[11/26 10:16:40    261s] (I)       M9   (9V)         0 
[11/26 10:16:40    261s] (I)       Pad  (10H)        0 
[11/26 10:16:40    261s] (I)      ---------------------
[11/26 10:16:40    261s] (I)            Total    64237 
[11/26 10:16:40    261s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.01 MB )
[11/26 10:16:40    261s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 10:16:40    261s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.13 sec, Curr Mem: 3.01 MB )
[11/26 10:16:40    261s] [NR-eGR] Finished Early Global Route ( CPU: 0.11 sec, Real: 0.13 sec, Curr Mem: 3.01 MB )
[11/26 10:16:40    261s] (I)      ========================================= Runtime Summary ==========================================
[11/26 10:16:40    261s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/26 10:16:40    261s] (I)      ----------------------------------------------------------------------------------------------------
[11/26 10:16:40    261s] (I)       Early Global Route                             100.00%  245.82 sec  245.95 sec  0.13 sec  0.11 sec 
[11/26 10:16:40    261s] (I)       +-Early Global Route kernel                     96.19%  245.82 sec  245.95 sec  0.13 sec  0.11 sec 
[11/26 10:16:40    261s] (I)       | +-Import and model                            40.07%  245.83 sec  245.88 sec  0.05 sec  0.04 sec 
[11/26 10:16:40    261s] (I)       | | +-Create place DB                           15.16%  245.83 sec  245.85 sec  0.02 sec  0.02 sec 
[11/26 10:16:40    261s] (I)       | | | +-Import place data                       15.09%  245.83 sec  245.85 sec  0.02 sec  0.02 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Read instances and placement           4.17%  245.83 sec  245.84 sec  0.01 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Read nets                             10.44%  245.84 sec  245.85 sec  0.01 sec  0.01 sec 
[11/26 10:16:40    261s] (I)       | | +-Create route DB                           20.92%  245.85 sec  245.88 sec  0.03 sec  0.02 sec 
[11/26 10:16:40    261s] (I)       | | | +-Import route data (1T)                  18.88%  245.85 sec  245.88 sec  0.02 sec  0.02 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Read blockages ( Layer 2-3 )           2.66%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | | +-Read routing blockages               0.00%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | | +-Read bump blockages                  0.00%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | | +-Read instance blockages              1.61%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | | +-Read PG blockages                    0.26%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | | +-Read clock blockages                 0.19%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | | +-Read other blockages                 0.01%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | | +-Read halo blockages                  0.09%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | | +-Read boundary cut boxes              0.00%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Read blackboxes                        0.00%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Read prerouted                         0.16%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Read nets                              0.26%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Set up via pillars                     0.00%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Set up RC info                         0.57%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Initialize 3D grid graph               0.29%  245.87 sec  245.87 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Model blockage capacity                3.87%  245.87 sec  245.88 sec  0.01 sec  0.01 sec 
[11/26 10:16:40    261s] (I)       | | | | | +-Initialize 3D capacity               3.57%  245.87 sec  245.88 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Move terms for access (1T)             0.03%  245.88 sec  245.88 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | +-Read aux data                              0.00%  245.88 sec  245.88 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | +-Others data preparation                    0.13%  245.88 sec  245.88 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | +-Create route kernel                        2.68%  245.88 sec  245.88 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | +-Global Routing                              20.79%  245.88 sec  245.91 sec  0.03 sec  0.02 sec 
[11/26 10:16:40    261s] (I)       | | +-Initialization                             0.50%  245.88 sec  245.88 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | +-Net group 1                               18.42%  245.89 sec  245.91 sec  0.02 sec  0.02 sec 
[11/26 10:16:40    261s] (I)       | | | +-Generate topology                        0.04%  245.89 sec  245.89 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | +-Phase 1a                                 1.52%  245.89 sec  245.89 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Pattern routing (1T)                   0.43%  245.89 sec  245.89 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.19%  245.89 sec  245.89 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Add via demand to 2D                   0.47%  245.89 sec  245.89 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | +-Phase 1b                                 1.01%  245.89 sec  245.90 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Monotonic routing (1T)                 0.56%  245.89 sec  245.90 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | +-Phase 1c                                 0.83%  245.90 sec  245.90 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Two level Routing                      0.77%  245.90 sec  245.90 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | | +-Two Level Routing (Regular)          0.42%  245.90 sec  245.90 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | | +-Two Level Routing (Strong)           0.11%  245.90 sec  245.90 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | +-Phase 1d                                 3.58%  245.90 sec  245.90 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Detoured routing (1T)                  3.49%  245.90 sec  245.90 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | +-Phase 1e                                 0.34%  245.90 sec  245.90 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Route legalization                     0.05%  245.90 sec  245.90 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  245.90 sec  245.90 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | +-Phase 1f                                 0.01%  245.90 sec  245.90 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | +-Phase 1g                                 1.92%  245.90 sec  245.91 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Post Routing                           1.84%  245.90 sec  245.91 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | +-Phase 1h                                 1.80%  245.91 sec  245.91 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Post Routing                           1.71%  245.91 sec  245.91 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | +-Phase 1l                                 0.75%  245.91 sec  245.91 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | | +-Layer assignment (1T)                  0.10%  245.91 sec  245.91 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | +-Export cong map                              2.67%  245.91 sec  245.91 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | +-Export 2D cong map                         1.31%  245.91 sec  245.91 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | +-Extract Global 3D Wires                      0.01%  245.91 sec  245.91 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | +-Track Assignment (1T)                        2.35%  245.91 sec  245.92 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | +-Initialization                             0.01%  245.92 sec  245.92 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | +-Track Assignment Kernel                    2.04%  245.92 sec  245.92 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | +-Free Memory                                0.00%  245.92 sec  245.92 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | +-Export                                      24.78%  245.92 sec  245.95 sec  0.03 sec  0.03 sec 
[11/26 10:16:40    261s] (I)       | | +-Export DB wires                            0.29%  245.92 sec  245.92 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | +-Export all nets                          0.02%  245.92 sec  245.92 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | | +-Set wire vias                            0.01%  245.92 sec  245.92 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | | +-Report wirelength                         15.29%  245.92 sec  245.94 sec  0.02 sec  0.01 sec 
[11/26 10:16:40    261s] (I)       | | +-Update net boxes                           8.55%  245.94 sec  245.95 sec  0.01 sec  0.01 sec 
[11/26 10:16:40    261s] (I)       | | +-Update timing                              0.00%  245.95 sec  245.95 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)       | +-Postprocess design                           0.33%  245.95 sec  245.95 sec  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)      ======================= Summary by functions ========================
[11/26 10:16:40    261s] (I)       Lv  Step                                      %      Real       CPU 
[11/26 10:16:40    261s] (I)      ---------------------------------------------------------------------
[11/26 10:16:40    261s] (I)        0  Early Global Route                  100.00%  0.13 sec  0.11 sec 
[11/26 10:16:40    261s] (I)        1  Early Global Route kernel            96.19%  0.13 sec  0.11 sec 
[11/26 10:16:40    261s] (I)        2  Import and model                     40.07%  0.05 sec  0.04 sec 
[11/26 10:16:40    261s] (I)        2  Export                               24.78%  0.03 sec  0.03 sec 
[11/26 10:16:40    261s] (I)        2  Global Routing                       20.79%  0.03 sec  0.02 sec 
[11/26 10:16:40    261s] (I)        2  Export cong map                       2.67%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        2  Track Assignment (1T)                 2.35%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        2  Postprocess design                    0.33%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        2  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        3  Create route DB                      20.92%  0.03 sec  0.02 sec 
[11/26 10:16:40    261s] (I)        3  Net group 1                          18.42%  0.02 sec  0.02 sec 
[11/26 10:16:40    261s] (I)        3  Report wirelength                    15.29%  0.02 sec  0.01 sec 
[11/26 10:16:40    261s] (I)        3  Create place DB                      15.16%  0.02 sec  0.02 sec 
[11/26 10:16:40    261s] (I)        3  Update net boxes                      8.55%  0.01 sec  0.01 sec 
[11/26 10:16:40    261s] (I)        3  Create route kernel                   2.68%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        3  Track Assignment Kernel               2.04%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        3  Export 2D cong map                    1.31%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        3  Initialization                        0.51%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        3  Export DB wires                       0.29%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        3  Others data preparation               0.13%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        4  Import route data (1T)               18.88%  0.02 sec  0.02 sec 
[11/26 10:16:40    261s] (I)        4  Import place data                    15.09%  0.02 sec  0.02 sec 
[11/26 10:16:40    261s] (I)        4  Phase 1d                              3.58%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        4  Phase 1g                              1.92%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        4  Phase 1h                              1.80%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        4  Phase 1a                              1.52%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        4  Phase 1b                              1.01%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        4  Phase 1c                              0.83%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        4  Phase 1l                              0.75%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        4  Phase 1e                              0.34%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        4  Generate topology                     0.04%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        4  Export all nets                       0.02%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        4  Set wire vias                         0.01%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        4  Phase 1f                              0.01%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Read nets                            10.69%  0.01 sec  0.01 sec 
[11/26 10:16:40    261s] (I)        5  Read instances and placement          4.17%  0.01 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Model blockage capacity               3.87%  0.01 sec  0.01 sec 
[11/26 10:16:40    261s] (I)        5  Post Routing                          3.54%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Detoured routing (1T)                 3.49%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Read blockages ( Layer 2-3 )          2.66%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Two level Routing                     0.77%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Set up RC info                        0.57%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Monotonic routing (1T)                0.56%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Add via demand to 2D                  0.47%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Pattern routing (1T)                  0.43%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Initialize 3D grid graph              0.29%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Pattern Routing Avoiding Blockages    0.19%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Read prerouted                        0.16%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Layer assignment (1T)                 0.10%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Route legalization                    0.05%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Move terms for access (1T)            0.03%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        6  Initialize 3D capacity                3.57%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        6  Read instance blockages               1.61%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        6  Two Level Routing (Regular)           0.42%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        6  Read PG blockages                     0.26%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        6  Read clock blockages                  0.19%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        6  Two Level Routing (Strong)            0.11%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        6  Read halo blockages                   0.09%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        6  Legalize Blockage Violations          0.00%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] (I)        7  Allocate memory for PG via list       0.03%  0.00 sec  0.00 sec 
[11/26 10:16:40    261s] Running post-eGR process
[11/26 10:16:40    261s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 10:16:40    261s]       Routing using eGR only done.
[11/26 10:16:40    261s] Net route status summary:
[11/26 10:16:40    261s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:16:40    261s]   Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] CCOPT: Done with clock implementation routing.
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 10:16:40    261s]     Clock implementation routing done.
[11/26 10:16:40    261s]     Leaving CCOpt scope - extractRC...
[11/26 10:16:40    261s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/26 10:16:40    261s] Extraction called for design 'dist_sort' of instances=8875 and nets=10505 using extraction engine 'preRoute' .
[11/26 10:16:40    261s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 10:16:40    261s] Type 'man IMPEXT-3530' for more detail.
[11/26 10:16:40    261s] PreRoute RC Extraction called for design dist_sort.
[11/26 10:16:40    261s] RC Extraction called in multi-corner(1) mode.
[11/26 10:16:40    261s] RCMode: PreRoute
[11/26 10:16:40    261s]       RC Corner Indexes            0   
[11/26 10:16:40    261s] Capacitance Scaling Factor   : 1.00000 
[11/26 10:16:40    261s] Resistance Scaling Factor    : 1.00000 
[11/26 10:16:40    261s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 10:16:40    261s] Clock Res. Scaling Factor    : 1.00000 
[11/26 10:16:40    261s] Shrink Factor                : 1.00000
[11/26 10:16:40    261s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 10:16:40    261s] Using Quantus QRC technology file ...
[11/26 10:16:40    261s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 10:16:40    261s] Updating RC Grid density data for preRoute extraction ...
[11/26 10:16:40    261s] eee: pegSigSF=1.070000
[11/26 10:16:40    261s] Initializing multi-corner resistance tables ...
[11/26 10:16:40    261s] eee: Grid unit RC data computation started
[11/26 10:16:40    261s] eee: Grid unit RC data computation completed
[11/26 10:16:40    261s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:16:40    261s] eee: l=2 avDens=0.445391 usedTrk=12058.961733 availTrk=27075.000000 sigTrk=12058.961733
[11/26 10:16:40    261s] eee: l=3 avDens=0.228066 usedTrk=5952.518712 availTrk=26100.000000 sigTrk=5952.518712
[11/26 10:16:40    261s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:40    261s] {RT RC_corner_25 0 2 3  0}
[11/26 10:16:40    261s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:16:40    261s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:16:40    261s] eee: NetCapCache creation started. (Current Mem: 3152.105M) 
[11/26 10:16:40    261s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3152.105M) 
[11/26 10:16:40    261s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:16:40    261s] eee: Metal Layers Info:
[11/26 10:16:40    261s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:16:40    261s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:16:40    261s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:16:40    261s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:16:40    261s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:16:40    261s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:16:40    261s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:16:40    261s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:16:40    261s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3152.105M)
[11/26 10:16:40    261s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/26 10:16:40    261s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 10:16:40    261s]     Leaving CCOpt scope - Initializing placement interface...
[11/26 10:16:40    261s] OPERPROF: Starting DPlace-Init at level 1, MEM:3152.1M, EPOCH TIME: 1732634200.871919
[11/26 10:16:40    261s] Processing tracks to init pin-track alignment.
[11/26 10:16:40    261s] z: 1, totalTracks: 1
[11/26 10:16:40    261s] z: 3, totalTracks: 1
[11/26 10:16:40    261s] z: 5, totalTracks: 1
[11/26 10:16:40    261s] z: 7, totalTracks: 1
[11/26 10:16:40    261s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:16:40    261s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3152.1M, EPOCH TIME: 1732634200.875864
[11/26 10:16:40    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:16:40    261s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:16:40    261s] OPERPROF:     Starting CMU at level 3, MEM:3152.1M, EPOCH TIME: 1732634200.880906
[11/26 10:16:40    261s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3152.1M, EPOCH TIME: 1732634200.881400
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:16:40    261s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3152.1M, EPOCH TIME: 1732634200.882071
[11/26 10:16:40    261s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3152.1M, EPOCH TIME: 1732634200.882122
[11/26 10:16:40    261s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3152.1M, EPOCH TIME: 1732634200.882237
[11/26 10:16:40    261s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3152.1MB).
[11/26 10:16:40    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3152.1M, EPOCH TIME: 1732634200.883219
[11/26 10:16:40    261s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]     Legalizer reserving space for clock trees
[11/26 10:16:40    261s]     Calling post conditioning for eGRPC...
[11/26 10:16:40    261s]       eGRPC...
[11/26 10:16:40    261s]         eGRPC active optimizations:
[11/26 10:16:40    261s]          - Move Down
[11/26 10:16:40    261s]          - Downsizing before DRV sizing
[11/26 10:16:40    261s]          - DRV fixing with sizing
[11/26 10:16:40    261s]          - Move to fanout
[11/26 10:16:40    261s]          - Cloning
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         Currently running CTS, using active skew data
[11/26 10:16:40    261s]         Loading clock net RC data...
[11/26 10:16:40    261s]         Preprocessing clock nets...
[11/26 10:16:40    261s]         Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
[11/26 10:16:40    261s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         ProEngine running disconnected to DB
[11/26 10:16:40    261s]         Disconnecting...
[11/26 10:16:40    261s]         Disconnecting Clock Trees
[11/26 10:16:40    261s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         Reset bufferability constraints...
[11/26 10:16:40    261s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/26 10:16:40    261s]         Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
[11/26 10:16:40    261s] End AAE Lib Interpolated Model. (MEM=3152.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:16:40    261s]         Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         Clock DAG hash eGRPC initial state: 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]         CTS services accumulated run-time stats eGRPC initial state:
[11/26 10:16:40    261s]           delay calculator: calls=13961, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]           legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]           steiner router: calls=13508, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]         Clock DAG stats eGRPC initial state:
[11/26 10:16:40    261s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]           sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]           misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]           sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.142fF, total=7.142fF
[11/26 10:16:40    261s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=295.808um, total=295.808um
[11/26 10:16:40    261s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]         Clock DAG net violations eGRPC initial state: none
[11/26 10:16:40    261s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/26 10:16:40    261s]           Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]         Primary reporting skew groups eGRPC initial state:
[11/26 10:16:40    261s]           skew_group clk/common: insertion delay [min=25.3, max=25.5, avg=25.4, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {25.3, 25.5} (wid=25.5 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]               min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]               max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]         Skew group summary eGRPC initial state:
[11/26 10:16:40    261s]           skew_group clk/common: insertion delay [min=25.3, max=25.5, avg=25.4, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {25.3, 25.5} (wid=25.5 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]         eGRPC Moving buffers...
[11/26 10:16:40    261s]           Clock DAG hash before 'eGRPC Moving buffers': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[11/26 10:16:40    261s]             delay calculator: calls=13961, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]             legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]             steiner router: calls=13508, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]           Violation analysis...
[11/26 10:16:40    261s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]           Clock DAG hash after 'eGRPC Moving buffers': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[11/26 10:16:40    261s]             delay calculator: calls=13961, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]             legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]             steiner router: calls=13508, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/26 10:16:40    261s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]             sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]             misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]             sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.142fF, total=7.142fF
[11/26 10:16:40    261s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=295.808um, total=295.808um
[11/26 10:16:40    261s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[11/26 10:16:40    261s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/26 10:16:40    261s]             Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/26 10:16:40    261s]             skew_group clk/common: insertion delay [min=25.3, max=25.5], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]                 min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]                 max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]           Skew group summary after 'eGRPC Moving buffers':
[11/26 10:16:40    261s]             skew_group clk/common: insertion delay [min=25.3, max=25.5], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/26 10:16:40    261s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/26 10:16:40    261s]             delay calculator: calls=13961, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]             legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]             steiner router: calls=13508, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]           Modifying slew-target multiplier from 1 to 0.9
[11/26 10:16:40    261s]           Artificially removing short and long paths...
[11/26 10:16:40    261s]             Clock DAG hash before 'Artificially removing short and long paths': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/26 10:16:40    261s]               delay calculator: calls=13961, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]               legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]               steiner router: calls=13508, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]             For skew_group clk/common target band (25.3, 25.5)
[11/26 10:16:40    261s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]           Downsizing prefiltering...
[11/26 10:16:40    261s]           Downsizing prefiltering done.
[11/26 10:16:40    261s]           Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[11/26 10:16:40    261s]           Downsizing Pass 0...
[11/26 10:16:40    261s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[11/26 10:16:40    261s]           Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]           Downsizing Pass Summary 0, attempted = 1, resized = 0, running total = 0
[11/26 10:16:40    261s]           DoDownSizing Summary : numSized = 0
[11/26 10:16:40    261s]           Reverting slew-target multiplier from 0.9 to 1
[11/26 10:16:40    261s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/26 10:16:40    261s]             delay calculator: calls=13961, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]             legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]             steiner router: calls=13508, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/26 10:16:40    261s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]             sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]             misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]             sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.142fF, total=7.142fF
[11/26 10:16:40    261s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=295.808um, total=295.808um
[11/26 10:16:40    261s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[11/26 10:16:40    261s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/26 10:16:40    261s]             Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/26 10:16:40    261s]             skew_group clk/common: insertion delay [min=25.3, max=25.5], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]                 min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]                 max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/26 10:16:40    261s]             skew_group clk/common: insertion delay [min=25.3, max=25.5], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         eGRPC Fixing DRVs...
[11/26 10:16:40    261s]           Clock DAG hash before 'eGRPC Fixing DRVs': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[11/26 10:16:40    261s]             delay calculator: calls=13961, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]             legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]             steiner router: calls=13508, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/26 10:16:40    261s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/26 10:16:40    261s]           
[11/26 10:16:40    261s]           Statistics: Fix DRVs (cell sizing):
[11/26 10:16:40    261s]           ===================================
[11/26 10:16:40    261s]           
[11/26 10:16:40    261s]           Cell changes by Net Type:
[11/26 10:16:40    261s]           
[11/26 10:16:40    261s]           -------------------------------------------------------------------------------------------------
[11/26 10:16:40    261s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/26 10:16:40    261s]           -------------------------------------------------------------------------------------------------
[11/26 10:16:40    261s]           top                0            0           0            0                    0                0
[11/26 10:16:40    261s]           trunk              0            0           0            0                    0                0
[11/26 10:16:40    261s]           leaf               0            0           0            0                    0                0
[11/26 10:16:40    261s]           -------------------------------------------------------------------------------------------------
[11/26 10:16:40    261s]           Total              0            0           0            0                    0                0
[11/26 10:16:40    261s]           -------------------------------------------------------------------------------------------------
[11/26 10:16:40    261s]           
[11/26 10:16:40    261s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/26 10:16:40    261s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/26 10:16:40    261s]           
[11/26 10:16:40    261s]           Clock DAG hash after 'eGRPC Fixing DRVs': 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[11/26 10:16:40    261s]             delay calculator: calls=13961, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]             legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]             steiner router: calls=13508, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/26 10:16:40    261s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]             sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]             misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]             sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.142fF, total=7.142fF
[11/26 10:16:40    261s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=295.808um, total=295.808um
[11/26 10:16:40    261s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[11/26 10:16:40    261s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/26 10:16:40    261s]             Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/26 10:16:40    261s]             skew_group clk/common: insertion delay [min=25.3, max=25.5], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]                 min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]                 max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/26 10:16:40    261s]             skew_group clk/common: insertion delay [min=25.3, max=25.5], skew [0.2 vs 28.5]
[11/26 10:16:40    261s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         Slew Diagnostics: After DRV fixing
[11/26 10:16:40    261s]         ==================================
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         Global Causes:
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         -------------------------------------
[11/26 10:16:40    261s]         Cause
[11/26 10:16:40    261s]         -------------------------------------
[11/26 10:16:40    261s]         DRV fixing with buffering is disabled
[11/26 10:16:40    261s]         -------------------------------------
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         Top 5 overslews:
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         ---------------------------------
[11/26 10:16:40    261s]         Overslew    Causes    Driving Pin
[11/26 10:16:40    261s]         ---------------------------------
[11/26 10:16:40    261s]           (empty table)
[11/26 10:16:40    261s]         ---------------------------------
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         -------------------
[11/26 10:16:40    261s]         Cause    Occurences
[11/26 10:16:40    261s]         -------------------
[11/26 10:16:40    261s]           (empty table)
[11/26 10:16:40    261s]         -------------------
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         Violation diagnostics counts from the 0 nodes that have violations:
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         -------------------
[11/26 10:16:40    261s]         Cause    Occurences
[11/26 10:16:40    261s]         -------------------
[11/26 10:16:40    261s]           (empty table)
[11/26 10:16:40    261s]         -------------------
[11/26 10:16:40    261s]         
[11/26 10:16:40    261s]         Reconnecting optimized routes...
[11/26 10:16:40    261s]         Reset timing graph...
[11/26 10:16:40    261s] Ignoring AAE DB Resetting ...
[11/26 10:16:40    261s]         Reset timing graph done.
[11/26 10:16:40    261s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         Violation analysis...
[11/26 10:16:40    261s] End AAE Lib Interpolated Model. (MEM=3200.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:16:40    261s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]         Clock instances to consider for cloning: 0
[11/26 10:16:40    261s]         Reset timing graph...
[11/26 10:16:40    261s] Ignoring AAE DB Resetting ...
[11/26 10:16:40    261s]         Reset timing graph done.
[11/26 10:16:40    261s]         Set dirty flag on 0 instances, 0 nets
[11/26 10:16:40    261s]         Clock DAG hash before routing clock trees: 4435013720959085797 4929401358825025848
[11/26 10:16:40    261s]         CTS services accumulated run-time stats before routing clock trees:
[11/26 10:16:40    261s]           delay calculator: calls=13962, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:40    261s]           legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:40    261s]           steiner router: calls=13508, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:40    261s]         Clock DAG stats before routing clock trees:
[11/26 10:16:40    261s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:40    261s]           sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:40    261s]           misc counts      : r=1, pp=0, mci=0
[11/26 10:16:40    261s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:40    261s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:40    261s]           sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:40    261s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.142fF, total=7.142fF
[11/26 10:16:40    261s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=295.808um, total=295.808um
[11/26 10:16:40    261s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:40    261s]         Clock DAG net violations before routing clock trees: none
[11/26 10:16:40    261s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/26 10:16:40    261s]           Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:40    261s]         Primary reporting skew groups before routing clock trees:
[11/26 10:16:40    261s]           skew_group clk/common: insertion delay [min=25.3, max=25.5, avg=25.4, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {25.3, 25.5} (wid=25.5 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]               min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:40    261s]               max path sink: out_valid_reg/CLK
[11/26 10:16:40    261s]         Skew group summary before routing clock trees:
[11/26 10:16:40    261s]           skew_group clk/common: insertion delay [min=25.3, max=25.5, avg=25.4, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {25.3, 25.5} (wid=25.5 ws=0.2) (gid=0.0 gs=0.0)
[11/26 10:16:40    261s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:40    261s]       eGRPC done.
[11/26 10:16:40    261s]     Calling post conditioning for eGRPC done.
[11/26 10:16:40    261s]   eGR Post Conditioning done.
[11/26 10:16:40    261s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/26 10:16:40    261s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/26 10:16:40    261s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3200.3M, EPOCH TIME: 1732634200.903925
[11/26 10:16:40    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:16:40    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.013, REAL:0.014, MEM:3152.3M, EPOCH TIME: 1732634200.917644
[11/26 10:16:40    261s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:40    261s]   Leaving CCOpt scope - ClockRefiner...
[11/26 10:16:40    261s]   Assigned high priority to 0 instances.
[11/26 10:16:40    261s]   Soft fixed 0 clock instances.
[11/26 10:16:40    261s]   Performing Single Pass Refine Place.
[11/26 10:16:40    261s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/26 10:16:40    261s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3152.3M, EPOCH TIME: 1732634200.929305
[11/26 10:16:40    261s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3152.3M, EPOCH TIME: 1732634200.929596
[11/26 10:16:40    261s] Processing tracks to init pin-track alignment.
[11/26 10:16:40    261s] z: 1, totalTracks: 1
[11/26 10:16:40    261s] z: 3, totalTracks: 1
[11/26 10:16:40    261s] z: 5, totalTracks: 1
[11/26 10:16:40    261s] z: 7, totalTracks: 1
[11/26 10:16:40    261s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:16:40    261s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3152.3M, EPOCH TIME: 1732634200.933867
[11/26 10:16:40    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:16:40    261s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:16:40    261s] OPERPROF:       Starting CMU at level 4, MEM:3152.3M, EPOCH TIME: 1732634200.938833
[11/26 10:16:40    261s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3152.3M, EPOCH TIME: 1732634200.939298
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:16:40    261s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.006, REAL:0.006, MEM:3152.3M, EPOCH TIME: 1732634200.939940
[11/26 10:16:40    261s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3152.3M, EPOCH TIME: 1732634200.939983
[11/26 10:16:40    261s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3152.3M, EPOCH TIME: 1732634200.940098
[11/26 10:16:40    261s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3152.3MB).
[11/26 10:16:40    261s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.011, REAL:0.011, MEM:3152.3M, EPOCH TIME: 1732634200.941080
[11/26 10:16:40    261s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.011, REAL:0.012, MEM:3152.3M, EPOCH TIME: 1732634200.941342
[11/26 10:16:40    261s] TDRefine: refinePlace mode is spiral
[11/26 10:16:40    261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.7
[11/26 10:16:40    261s] OPERPROF: Starting Refine-Place at level 1, MEM:3152.3M, EPOCH TIME: 1732634200.941417
[11/26 10:16:40    261s] *** Starting refinePlace (0:04:22 mem=3152.3M) ***
[11/26 10:16:40    261s] Total net bbox length = 1.789e+05 (1.231e+05 5.583e+04) (ext = 1.401e+04)
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:16:40    261s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:16:40    261s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:16:40    261s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3152.3M, EPOCH TIME: 1732634200.948828
[11/26 10:16:40    261s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:3152.3M, EPOCH TIME: 1732634200.949461
[11/26 10:16:40    261s] Set min layer with nano route mode ( 2 )
[11/26 10:16:40    261s] Set max layer with parameter ( 3 )
[11/26 10:16:40    261s] Set min layer with nano route mode ( 2 )
[11/26 10:16:40    261s] Set max layer with parameter ( 3 )
[11/26 10:16:40    261s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3152.3M, EPOCH TIME: 1732634200.953379
[11/26 10:16:40    261s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3152.3M, EPOCH TIME: 1732634200.953616
[11/26 10:16:40    261s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3152.3M, EPOCH TIME: 1732634200.953729
[11/26 10:16:40    261s] Starting refinePlace ...
[11/26 10:16:40    261s] Set min layer with nano route mode ( 2 )
[11/26 10:16:40    261s] Set max layer with parameter ( 3 )
[11/26 10:16:40    261s] One DDP V2 for no tweak run.
[11/26 10:16:40    261s] Set min layer with nano route mode ( 2 )
[11/26 10:16:40    261s] Set max layer with parameter ( 3 )
[11/26 10:16:40    261s] DDP initSite1 nrRow 175 nrJob 175
[11/26 10:16:40    261s] DDP markSite nrRow 175 nrJob 175
[11/26 10:16:40    261s]   Spread Effort: high, standalone mode, useDDP on.
[11/26 10:16:40    261s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3168.3MB) @(0:04:22 - 0:04:22).
[11/26 10:16:40    261s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:16:40    261s] wireLenOptFixPriorityInst 7 inst fixed
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s]  === Spiral for Logical I: (movable: 8000) ===
[11/26 10:16:40    261s] 
[11/26 10:16:40    261s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:16:41    261s] 
[11/26 10:16:41    261s]  Info: 0 filler has been deleted!
[11/26 10:16:41    261s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:16:41    261s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:01.0)
[11/26 10:16:41    261s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:16:41    261s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=3144.3MB) @(0:04:22 - 0:04:22).
[11/26 10:16:41    261s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:16:41    261s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:16:41    261s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3144.3MB
[11/26 10:16:41    261s] Statistics of distance of Instance movement in refine placement:
[11/26 10:16:41    261s]   maximum (X+Y) =         0.00 um
[11/26 10:16:41    261s]   mean    (X+Y) =         0.00 um
[11/26 10:16:41    261s] Summary Report:
[11/26 10:16:41    261s] Instances move: 0 (out of 8000 movable)
[11/26 10:16:41    261s] Instances flipped: 0
[11/26 10:16:41    261s] Mean displacement: 0.00 um
[11/26 10:16:41    261s] Max displacement: 0.00 um 
[11/26 10:16:41    261s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:16:41    261s] Total instances moved : 0
[11/26 10:16:41    261s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.144, REAL:0.149, MEM:3144.3M, EPOCH TIME: 1732634201.102231
[11/26 10:16:41    261s] Total net bbox length = 1.789e+05 (1.231e+05 5.583e+04) (ext = 1.401e+04)
[11/26 10:16:41    261s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3144.3MB
[11/26 10:16:41    261s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=3144.3MB) @(0:04:22 - 0:04:22).
[11/26 10:16:41    261s] *** Finished refinePlace (0:04:22 mem=3144.3M) ***
[11/26 10:16:41    261s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.7
[11/26 10:16:41    261s] OPERPROF: Finished Refine-Place at level 1, CPU:0.160, REAL:0.165, MEM:3144.3M, EPOCH TIME: 1732634201.106034
[11/26 10:16:41    261s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3144.3M, EPOCH TIME: 1732634201.106084
[11/26 10:16:41    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8875).
[11/26 10:16:41    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:41    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:41    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:41    261s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.014, REAL:0.015, MEM:3144.3M, EPOCH TIME: 1732634201.121301
[11/26 10:16:41    261s]   ClockRefiner summary
[11/26 10:16:41    261s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[11/26 10:16:41    261s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[11/26 10:16:41    261s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[11/26 10:16:41    261s]   Restoring pStatusCts on 0 clock instances.
[11/26 10:16:41    261s]   Revert refine place priority changes on 0 instances.
[11/26 10:16:41    261s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 10:16:41    261s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/26 10:16:41    261s]   CCOpt::Phase::Routing...
[11/26 10:16:41    261s]   Clock implementation routing...
[11/26 10:16:41    261s]     Leaving CCOpt scope - Routing Tools...
[11/26 10:16:41    261s] Net route status summary:
[11/26 10:16:41    261s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:16:41    261s]   Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:16:41    261s]     Routing using eGR in eGR->NR Step...
[11/26 10:16:41    261s]       Early Global Route - eGR->Nr High Frequency step...
[11/26 10:16:41    261s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[11/26 10:16:41    261s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[11/26 10:16:41    261s] (ccopt eGR): Start to route 1 all nets
[11/26 10:16:41    261s] (I)      Running eGR regular flow
[11/26 10:16:41    261s] Running assign ptn pin
[11/26 10:16:41    261s] Running config msv constraints
[11/26 10:16:41    261s] Running pre-eGR process
[11/26 10:16:41    261s] [PSP]    Started Early Global Route ( Curr Mem: 3.00 MB )
[11/26 10:16:41    261s] (I)      Initializing eGR engine (clean)
[11/26 10:16:41    261s] Set min layer with nano route mode ( 2 )
[11/26 10:16:41    261s] Set max layer with nano route mode ( 3 )
[11/26 10:16:41    261s] (I)      clean place blk overflow:
[11/26 10:16:41    261s] (I)      H : enabled 1.00 0
[11/26 10:16:41    261s] (I)      V : enabled 1.00 0
[11/26 10:16:41    261s] (I)      Initializing eGR engine (clean)
[11/26 10:16:41    261s] Set min layer with nano route mode ( 2 )
[11/26 10:16:41    261s] Set max layer with nano route mode ( 3 )
[11/26 10:16:41    261s] (I)      clean place blk overflow:
[11/26 10:16:41    261s] (I)      H : enabled 1.00 0
[11/26 10:16:41    261s] (I)      V : enabled 1.00 0
[11/26 10:16:41    261s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.00 MB )
[11/26 10:16:41    261s] (I)      Running eGR Cong Clean flow
[11/26 10:16:41    261s] (I)      # wire layers (front) : 11
[11/26 10:16:41    261s] (I)      # wire layers (back)  : 0
[11/26 10:16:41    261s] (I)      min wire layer : 1
[11/26 10:16:41    261s] (I)      max wire layer : 10
[11/26 10:16:41    261s] (I)      # cut layers (front) : 10
[11/26 10:16:41    261s] (I)      # cut layers (back)  : 0
[11/26 10:16:41    261s] (I)      min cut layer : 1
[11/26 10:16:41    261s] (I)      max cut layer : 9
[11/26 10:16:41    261s] (I)      ================================ Layers ================================
[11/26 10:16:41    261s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:41    261s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:16:41    261s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:41    261s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:16:41    261s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    261s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:16:41    261s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    261s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:16:41    261s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    261s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:16:41    261s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    261s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:16:41    261s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    261s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:16:41    261s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    261s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:16:41    261s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    261s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:16:41    261s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    261s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:16:41    261s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    261s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:16:41    261s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    261s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:16:41    261s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:41    261s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:16:41    261s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:16:41    261s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:16:41    261s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:16:41    261s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:41    261s] (I)      Started Import and model ( Curr Mem: 3.00 MB )
[11/26 10:16:41    261s] (I)      == Non-default Options ==
[11/26 10:16:41    261s] (I)      Clean congestion better                            : true
[11/26 10:16:41    261s] (I)      Estimate vias on DPT layer                         : true
[11/26 10:16:41    261s] (I)      Rerouting rounds                                   : 10
[11/26 10:16:41    261s] (I)      Clean congestion layer assignment rounds           : 3
[11/26 10:16:41    261s] (I)      Layer constraints as soft constraints              : true
[11/26 10:16:41    261s] (I)      Soft top layer                                     : true
[11/26 10:16:41    261s] (I)      Skip prospective layer relax nets                  : true
[11/26 10:16:41    261s] (I)      Better NDR handling                                : true
[11/26 10:16:41    261s] (I)      Improved NDR modeling in LA                        : true
[11/26 10:16:41    261s] (I)      Routing cost fix for NDR handling                  : true
[11/26 10:16:41    261s] (I)      Block tracks for preroutes                         : true
[11/26 10:16:41    261s] (I)      Assign IRoute by net group key                     : true
[11/26 10:16:41    261s] (I)      Block unroutable channels                          : true
[11/26 10:16:41    261s] (I)      Block unroutable channels 3D                       : true
[11/26 10:16:41    261s] (I)      Bound layer relaxed segment wl                     : true
[11/26 10:16:41    261s] (I)      Blocked pin reach length threshold                 : 2
[11/26 10:16:41    261s] (I)      Check blockage within NDR space in TA              : true
[11/26 10:16:41    261s] (I)      Skip must join for term with via pillar            : true
[11/26 10:16:41    261s] (I)      Model find APA for IO pin                          : true
[11/26 10:16:41    261s] (I)      On pin location for off pin term                   : true
[11/26 10:16:41    261s] (I)      Handle EOL spacing                                 : true
[11/26 10:16:41    261s] (I)      Merge PG vias by gap                               : true
[11/26 10:16:41    261s] (I)      Maximum routing layer                              : 3
[11/26 10:16:41    261s] (I)      Top routing layer                                  : 3
[11/26 10:16:41    261s] (I)      Ignore routing layer                               : true
[11/26 10:16:41    261s] (I)      Route selected nets only                           : true
[11/26 10:16:41    261s] (I)      Refine MST                                         : true
[11/26 10:16:41    261s] (I)      Honor PRL                                          : true
[11/26 10:16:41    261s] (I)      Strong congestion aware                            : true
[11/26 10:16:41    261s] (I)      Improved initial location for IRoutes              : true
[11/26 10:16:41    261s] (I)      Multi panel TA                                     : true
[11/26 10:16:41    261s] (I)      Penalize wire overlap                              : true
[11/26 10:16:41    261s] (I)      Expand small instance blockage                     : true
[11/26 10:16:41    261s] (I)      Reduce via in TA                                   : true
[11/26 10:16:41    261s] (I)      SS-aware routing                                   : true
[11/26 10:16:41    261s] (I)      Improve tree edge sharing                          : true
[11/26 10:16:41    261s] (I)      Improve 2D via estimation                          : true
[11/26 10:16:41    261s] (I)      Refine Steiner tree                                : true
[11/26 10:16:41    261s] (I)      Build spine tree                                   : true
[11/26 10:16:41    261s] (I)      Model pass through capacity                        : true
[11/26 10:16:41    261s] (I)      Extend blockages by a half GCell                   : true
[11/26 10:16:41    261s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[11/26 10:16:41    261s] (I)      Consider pin shapes                                : true
[11/26 10:16:41    261s] (I)      Consider pin shapes for all nodes                  : true
[11/26 10:16:41    261s] (I)      Consider NR APA                                    : true
[11/26 10:16:41    261s] (I)      Consider IO pin shape                              : true
[11/26 10:16:41    261s] (I)      Fix pin connection bug                             : true
[11/26 10:16:41    261s] (I)      Consider layer RC for local wires                  : true
[11/26 10:16:41    261s] (I)      Honor layer constraint                             : true
[11/26 10:16:41    261s] (I)      Route to clock mesh pin                            : true
[11/26 10:16:41    261s] (I)      LA-aware pin escape length                         : 2
[11/26 10:16:41    261s] (I)      Connect multiple ports                             : true
[11/26 10:16:41    261s] (I)      Split for must join                                : true
[11/26 10:16:41    261s] (I)      Number of threads                                  : 1
[11/26 10:16:41    261s] (I)      Routing effort level                               : 10000
[11/26 10:16:41    261s] (I)      Prefer layer length threshold                      : 8
[11/26 10:16:41    261s] (I)      Overflow penalty cost                              : 10
[11/26 10:16:41    261s] (I)      A-star cost                                        : 0.300000
[11/26 10:16:41    261s] (I)      Misalignment cost                                  : 10.000000
[11/26 10:16:41    261s] (I)      Threshold for short IRoute                         : 6
[11/26 10:16:41    261s] (I)      Via cost during post routing                       : 1.000000
[11/26 10:16:41    261s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/26 10:16:41    261s] (I)      Source-to-sink ratio                               : 0.300000
[11/26 10:16:41    261s] (I)      Scenic ratio bound                                 : 3.000000
[11/26 10:16:41    261s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/26 10:16:41    261s] (I)      Net layer relax scenic ratio                       : 1.250000
[11/26 10:16:41    261s] (I)      Layer demotion scenic scale                        : 1.000000
[11/26 10:16:41    261s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/26 10:16:41    261s] (I)      PG-aware similar topology routing                  : true
[11/26 10:16:41    261s] (I)      Maze routing via cost fix                          : true
[11/26 10:16:41    261s] (I)      Apply PRL on PG terms                              : true
[11/26 10:16:41    261s] (I)      Apply PRL on obs objects                           : true
[11/26 10:16:41    261s] (I)      Handle range-type spacing rules                    : true
[11/26 10:16:41    261s] (I)      PG gap threshold multiplier                        : 10.000000
[11/26 10:16:41    261s] (I)      Parallel spacing query fix                         : true
[11/26 10:16:41    261s] (I)      Force source to root IR                            : true
[11/26 10:16:41    261s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/26 10:16:41    261s] (I)      Multi-pass Schedule                                : {{} {} {}}
[11/26 10:16:41    261s] (I)      Route tie net to shape                             : auto
[11/26 10:16:41    261s] (I)      Do not relax to DPT layer                          : true
[11/26 10:16:41    261s] (I)      No DPT in post routing                             : true
[11/26 10:16:41    261s] (I)      Modeling PG via merging fix                        : true
[11/26 10:16:41    261s] (I)      Shield aware TA                                    : true
[11/26 10:16:41    261s] (I)      Strong shield aware TA                             : true
[11/26 10:16:41    261s] (I)      Overflow calculation fix in LA                     : true
[11/26 10:16:41    261s] (I)      Post routing fix                                   : true
[11/26 10:16:41    261s] (I)      Strong post routing                                : true
[11/26 10:16:41    261s] (I)      Violation on path threshold                        : 1
[11/26 10:16:41    261s] (I)      Pass through capacity modeling                     : true
[11/26 10:16:41    261s] (I)      Read layer and via RC                              : true
[11/26 10:16:41    261s] (I)      Select the non-relaxed segments in post routing stage : true
[11/26 10:16:41    261s] (I)      Select term pin box for io pin                     : true
[11/26 10:16:41    261s] (I)      Penalize NDR sharing                               : true
[11/26 10:16:41    261s] (I)      Enable special modeling                            : false
[11/26 10:16:41    261s] (I)      Keep fixed segments                                : true
[11/26 10:16:41    261s] (I)      Reorder net groups by key                          : true
[11/26 10:16:41    261s] (I)      Increase net scenic ratio                          : true
[11/26 10:16:41    261s] (I)      Method to set GCell size                           : row
[11/26 10:16:41    261s] (I)      Connect multiple ports and must join fix           : true
[11/26 10:16:41    261s] (I)      Avoid high resistance layers                       : true
[11/26 10:16:41    261s] (I)      Segment length threshold                           : 1
[11/26 10:16:41    261s] (I)      Model find APA for IO pin fix                      : true
[11/26 10:16:41    261s] (I)      Avoid connecting non-metal layers                  : true
[11/26 10:16:41    261s] (I)      Use track pitch for NDR                            : true
[11/26 10:16:41    261s] (I)      Decide max and min layer to relax with layer difference : true
[11/26 10:16:41    261s] (I)      Handle non-default track width                     : false
[11/26 10:16:41    261s] (I)      Block unroutable channels fix                      : true
[11/26 10:16:41    261s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:16:41    261s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:16:41    261s] **WARN: (EMS-27):	Message (IMPPSP-1321) has exceeded the current message display limit of 20.
[11/26 10:16:41    261s] To increase the message display limit, refer to the product command reference manual.
[11/26 10:16:41    261s] (I)      ============== Pin Summary ==============
[11/26 10:16:41    261s] (I)      +-------+--------+---------+------------+
[11/26 10:16:41    261s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:16:41    261s] (I)      +-------+--------+---------+------------+
[11/26 10:16:41    261s] (I)      |     1 |  19146 |   71.29 |        Pin |
[11/26 10:16:41    261s] (I)      |     2 |   7710 |   28.71 |        Pin |
[11/26 10:16:41    261s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:16:41    261s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:16:41    261s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:16:41    261s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:16:41    261s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:16:41    261s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:16:41    261s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:16:41    261s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:16:41    261s] (I)      +-------+--------+---------+------------+
[11/26 10:16:41    261s] (I)      Custom ignore net properties:
[11/26 10:16:41    261s] (I)      1 : NotLegal
[11/26 10:16:41    261s] (I)      2 : NotSelected
[11/26 10:16:41    261s] (I)      Default ignore net properties:
[11/26 10:16:41    261s] (I)      1 : Special
[11/26 10:16:41    261s] (I)      2 : Analog
[11/26 10:16:41    261s] (I)      3 : Fixed
[11/26 10:16:41    261s] (I)      4 : Skipped
[11/26 10:16:41    261s] (I)      5 : MixedSignal
[11/26 10:16:41    261s] (I)      Prerouted net properties:
[11/26 10:16:41    261s] (I)      1 : NotLegal
[11/26 10:16:41    261s] (I)      2 : Special
[11/26 10:16:41    261s] (I)      3 : Analog
[11/26 10:16:41    261s] (I)      4 : Fixed
[11/26 10:16:41    261s] (I)      5 : Skipped
[11/26 10:16:41    261s] (I)      6 : MixedSignal
[11/26 10:16:41    261s] [NR-eGR] Early global route reroute 1 out of 10503 routable nets
[11/26 10:16:41    261s] (I)      Use row-based GCell size
[11/26 10:16:41    261s] (I)      Use row-based GCell align
[11/26 10:16:41    261s] (I)      layer 0 area = 170496
[11/26 10:16:41    261s] (I)      layer 1 area = 170496
[11/26 10:16:41    261s] (I)      layer 2 area = 170496
[11/26 10:16:41    261s] (I)      GCell unit size   : 4320
[11/26 10:16:41    261s] (I)      GCell multiplier  : 1
[11/26 10:16:41    261s] (I)      GCell row height  : 4320
[11/26 10:16:41    261s] (I)      Actual row height : 4320
[11/26 10:16:41    261s] (I)      GCell align ref   : 20160 20160
[11/26 10:16:41    261s] [NR-eGR] Track table information for default rule: 
[11/26 10:16:41    261s] [NR-eGR] M1 has single uniform track structure
[11/26 10:16:41    261s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:16:41    261s] [NR-eGR] M3 has single uniform track structure
[11/26 10:16:41    261s] [NR-eGR] M4 has single uniform track structure
[11/26 10:16:41    261s] [NR-eGR] M5 has single uniform track structure
[11/26 10:16:41    261s] [NR-eGR] M6 has single uniform track structure
[11/26 10:16:41    261s] [NR-eGR] M7 has single uniform track structure
[11/26 10:16:41    261s] [NR-eGR] M8 has single uniform track structure
[11/26 10:16:41    261s] [NR-eGR] M9 has single uniform track structure
[11/26 10:16:41    261s] [NR-eGR] Pad has single uniform track structure
[11/26 10:16:41    261s] (I)      ============== Default via ===============
[11/26 10:16:41    261s] (I)      +---+------------------+-----------------+
[11/26 10:16:41    261s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:16:41    261s] (I)      +---+------------------+-----------------+
[11/26 10:16:41    261s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:16:41    261s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:16:41    261s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:16:41    261s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:16:41    261s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:16:41    261s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:16:41    261s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:16:41    261s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:16:41    261s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:16:41    261s] (I)      +---+------------------+-----------------+
[11/26 10:16:41    261s] **WARN: (IMPPSP-1102):	Preferred routing layer range (3:4) is not routable in routing layer range (2:3) for net clk
[11/26 10:16:41    261s] eGR will use (2:3) as preferred routing layer range
[11/26 10:16:41    261s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:16:41    261s] [NR-eGR] Read 180 PG shapes
[11/26 10:16:41    261s] [NR-eGR] Read 0 clock shapes
[11/26 10:16:41    261s] [NR-eGR] Read 0 other shapes
[11/26 10:16:41    261s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:16:41    261s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:16:41    261s] [NR-eGR] #Instance Blockages : 7752
[11/26 10:16:41    261s] [NR-eGR] #PG Blockages       : 180
[11/26 10:16:41    261s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:16:41    261s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:16:41    261s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:16:41    261s] [NR-eGR] #Other Blockages    : 0
[11/26 10:16:41    261s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:16:41    261s] [NR-eGR] #prerouted nets         : 0
[11/26 10:16:41    261s] [NR-eGR] #prerouted special nets : 0
[11/26 10:16:41    261s] [NR-eGR] #prerouted wires        : 0
[11/26 10:16:41    261s] [NR-eGR] Read 10503 nets ( ignored 10502 )
[11/26 10:16:41    261s] (I)        Front-side 10503 ( ignored 10502 )
[11/26 10:16:41    261s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:16:41    261s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:16:41    261s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[11/26 10:16:41    261s] [NR-eGR] #via pillars        : 0
[11/26 10:16:41    261s] [NR-eGR] #must join all port : 0
[11/26 10:16:41    261s] [NR-eGR] #multiple ports     : 0
[11/26 10:16:41    261s] [NR-eGR] #has must join      : 0
[11/26 10:16:41    261s] (I)      dcls route internal nets
[11/26 10:16:41    261s] (I)      dcls route interface nets
[11/26 10:16:41    261s] (I)      dcls route common nets
[11/26 10:16:41    261s] (I)      dcls route top nets
[11/26 10:16:41    261s] (I)      Reading macro buffers
[11/26 10:16:41    261s] (I)      Number of macro buffers: 0
[11/26 10:16:41    261s] (I)      ========== RC Report:  ===========
[11/26 10:16:41    261s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[11/26 10:16:41    261s] (I)      ----------------------------------
[11/26 10:16:41    261s] (I)          M2        16.956        0.051 
[11/26 10:16:41    261s] (I)          M3        16.956        0.051 
[11/26 10:16:41    261s] (I)      ========== RC Report:  ===========
[11/26 10:16:41    261s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[11/26 10:16:41    261s] (I)      ----------------------------------
[11/26 10:16:41    261s] (I)          M2        16.956        0.045 
[11/26 10:16:41    261s] (I)          M3        16.956        0.042 
[11/26 10:16:41    261s] (I)      early_global_route_priority property id does not exist.
[11/26 10:16:41    261s] (I)      Read Num Blocks=8292  Num Prerouted Wires=0  Num CS=0
[11/26 10:16:41    261s] (I)      Layer 1 (H) : #blockages 8292 : #preroutes 0
[11/26 10:16:41    261s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 10:16:41    261s] (I)      Moved 1 terms for better access 
[11/26 10:16:41    261s] (I)      Number of ignored nets                =  10502
[11/26 10:16:41    261s] (I)      Number of connected nets              =      0
[11/26 10:16:41    261s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 10:16:41    261s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:16:41    261s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:16:41    261s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:16:41    261s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:16:41    261s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:16:41    261s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:16:41    261s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[11/26 10:16:41    261s] (I)      Ndr track 0 does not exist
[11/26 10:16:41    261s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:16:41    261s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:16:41    261s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:16:41    261s] (I)      Site width          :   864  (dbu)
[11/26 10:16:41    261s] (I)      Row height          :  4320  (dbu)
[11/26 10:16:41    261s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:16:41    261s] (I)      GCell width         :  4320  (dbu)
[11/26 10:16:41    261s] (I)      GCell height        :  4320  (dbu)
[11/26 10:16:41    261s] (I)      Grid                :   185   185     3
[11/26 10:16:41    261s] (I)      Layer numbers       :     1     2     3
[11/26 10:16:41    261s] (I)      Layer name         :    M1    M2    M3
[11/26 10:16:41    261s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:16:41    261s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:16:41    261s] (I)      Default wire width  :   288   288   288
[11/26 10:16:41    261s] (I)      Default wire space  :   288   288   288
[11/26 10:16:41    261s] (I)      Default wire pitch  :   576   576   576
[11/26 10:16:41    261s] (I)      Default pitch size  :   576   576   576
[11/26 10:16:41    261s] (I)      First track coord   :   576  2880   576
[11/26 10:16:41    261s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:16:41    261s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:16:41    261s] (I)      --------------------------------------------------------
[11/26 10:16:41    261s] 
[11/26 10:16:41    261s] [NR-eGR] ============ Routing rule table ============
[11/26 10:16:41    261s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[11/26 10:16:41    261s] [NR-eGR] ========================================
[11/26 10:16:41    261s] [NR-eGR] 
[11/26 10:16:41    261s] (I)      ======== NDR :  =========
[11/26 10:16:41    261s] (I)      +--------------+--------+
[11/26 10:16:41    261s] (I)      |           ID |      1 |
[11/26 10:16:41    261s] (I)      |      Default |     no |
[11/26 10:16:41    261s] (I)      |  Clk Special |     no |
[11/26 10:16:41    261s] (I)      | Hard spacing |     no |
[11/26 10:16:41    261s] (I)      |    NDR track | (none) |
[11/26 10:16:41    261s] (I)      |      NDR via | (none) |
[11/26 10:16:41    261s] (I)      |  Extra space |      1 |
[11/26 10:16:41    261s] (I)      |      Shields |      0 |
[11/26 10:16:41    261s] (I)      |   Demand (H) |      2 |
[11/26 10:16:41    261s] (I)      |   Demand (V) |      2 |
[11/26 10:16:41    261s] (I)      |        #Nets |      1 |
[11/26 10:16:41    261s] (I)      +--------------+--------+
[11/26 10:16:41    261s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:16:41    261s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:16:41    261s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:16:41    261s] (I)      |    M2    288      288   1152      576      2      1      1    200    100        yes |
[11/26 10:16:41    261s] (I)      |    M3    288      288   1152      576      2      1      1    200    100        yes |
[11/26 10:16:41    261s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:16:41    261s] (I)      =============== Blocked Tracks ===============
[11/26 10:16:41    261s] (I)      +-------+---------+----------+---------------+
[11/26 10:16:41    261s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:16:41    261s] (I)      +-------+---------+----------+---------------+
[11/26 10:16:41    261s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:16:41    261s] (I)      |     2 |  239020 |    36587 |        15.31% |
[11/26 10:16:41    261s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:16:41    261s] (I)      +-------+---------+----------+---------------+
[11/26 10:16:41    261s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.00 MB )
[11/26 10:16:41    261s] (I)      Reset routing kernel
[11/26 10:16:41    261s] (I)      Started Global Routing ( Curr Mem: 3.00 MB )
[11/26 10:16:41    261s] (I)      totalPins=8  totalGlobalPin=8 (100.00%)
[11/26 10:16:41    261s] (I)      ================= Net Group Info =================
[11/26 10:16:41    261s] (I)      +----+----------------+--------------+-----------+
[11/26 10:16:41    261s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:16:41    261s] (I)      +----+----------------+--------------+-----------+
[11/26 10:16:41    261s] (I)      |  1 |              1 |        M2(2) |     M3(3) |
[11/26 10:16:41    261s] (I)      +----+----------------+--------------+-----------+
[11/26 10:16:41    261s] (I)      total 2D Cap : 462229 = (205449 H, 256780 V)
[11/26 10:16:41    261s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[11/26 10:16:41    261s] (I)      init route region map
[11/26 10:16:41    261s] (I)      #blocked GCells = 0
[11/26 10:16:41    261s] (I)      #regions = 1
[11/26 10:16:41    261s] (I)      init safety region map
[11/26 10:16:41    261s] (I)      #blocked GCells = 0
[11/26 10:16:41    261s] (I)      #regions = 1
[11/26 10:16:41    261s] (I)      Adjusted 0 GCells for pin access
[11/26 10:16:41    261s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 3]
[11/26 10:16:41    261s] (I)      
[11/26 10:16:41    261s] (I)      ============  Phase 1a Route ============
[11/26 10:16:41    261s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:16:41    261s] (I)      Usage: 272 = (174 H, 98 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.058e+02um V)
[11/26 10:16:41    261s] (I)      
[11/26 10:16:41    261s] (I)      ============  Phase 1b Route ============
[11/26 10:16:41    261s] (I)      Usage: 272 = (174 H, 98 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.058e+02um V)
[11/26 10:16:41    261s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.937600e+02um
[11/26 10:16:41    261s] (I)      Congestion metric : 0.57%H 0.00%V, 0.57%HV
[11/26 10:16:41    261s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:16:41    261s] (I)      
[11/26 10:16:41    261s] (I)      ============  Phase 1c Route ============
[11/26 10:16:41    261s] (I)      Level2 Grid: 37 x 37
[11/26 10:16:41    261s] (I)      Usage: 272 = (174 H, 98 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.058e+02um V)
[11/26 10:16:41    261s] (I)      
[11/26 10:16:41    261s] (I)      ============  Phase 1d Route ============
[11/26 10:16:41    261s] (I)      Usage: 273 = (174 H, 99 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.069e+02um V)
[11/26 10:16:41    261s] (I)      
[11/26 10:16:41    261s] (I)      ============  Phase 1e Route ============
[11/26 10:16:41    261s] (I)      Usage: 273 = (174 H, 99 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.069e+02um V)
[11/26 10:16:41    261s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948400e+02um
[11/26 10:16:41    261s] (I)      
[11/26 10:16:41    261s] (I)      ============  Phase 1f Route ============
[11/26 10:16:41    261s] (I)      Usage: 273 = (174 H, 99 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.069e+02um V)
[11/26 10:16:41    261s] (I)      
[11/26 10:16:41    261s] (I)      ============  Phase 1g Route ============
[11/26 10:16:41    261s] (I)      Usage: 272 = (174 H, 98 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.058e+02um V)
[11/26 10:16:41    261s] (I)      
[11/26 10:16:41    261s] (I)      ============  Phase 1h Route ============
[11/26 10:16:41    262s] (I)      Usage: 272 = (174 H, 98 V) = (0.08% H, 0.04% V) = (1.879e+02um H, 1.058e+02um V)
[11/26 10:16:41    262s] (I)      
[11/26 10:16:41    262s] (I)      ============  Phase 1l Route ============
[11/26 10:16:41    262s] (I)      
[11/26 10:16:41    262s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:16:41    262s] [NR-eGR]                        OverCon            
[11/26 10:16:41    262s] [NR-eGR]                         #Gcell     %Gcell
[11/26 10:16:41    262s] [NR-eGR]        Layer             (1-0)    OverCon
[11/26 10:16:41    262s] [NR-eGR] ----------------------------------------------
[11/26 10:16:41    262s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/26 10:16:41    262s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/26 10:16:41    262s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/26 10:16:41    262s] [NR-eGR] ----------------------------------------------
[11/26 10:16:41    262s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/26 10:16:41    262s] [NR-eGR] 
[11/26 10:16:41    262s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.00 MB )
[11/26 10:16:41    262s] (I)      Updating congestion map
[11/26 10:16:41    262s] (I)      total 2D Cap : 465283 = (208503 H, 256780 V)
[11/26 10:16:41    262s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 10:16:41    262s] (I)      Running track assignment and export wires
[11/26 10:16:41    262s] (I)      Delete wires for 1 nets 
[11/26 10:16:41    262s] (I)      ============= Track Assignment ============
[11/26 10:16:41    262s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.00 MB )
[11/26 10:16:41    262s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 10:16:41    262s] (I)      Run Multi-thread track assignment
[11/26 10:16:41    262s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.01 MB )
[11/26 10:16:41    262s] (I)      Started Export ( Curr Mem: 3.01 MB )
[11/26 10:16:41    262s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 10:16:41    262s] [NR-eGR] Total eGR-routed clock nets wire length: 296um, number of vias: 20
[11/26 10:16:41    262s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:41    262s] [NR-eGR] Report for selected net(s) only.
[11/26 10:16:41    262s] [NR-eGR]              Length (um)  Vias 
[11/26 10:16:41    262s] [NR-eGR] -------------------------------
[11/26 10:16:41    262s] [NR-eGR]  M1   (1V)             0     7 
[11/26 10:16:41    262s] [NR-eGR]  M2   (2H)           190    13 
[11/26 10:16:41    262s] [NR-eGR]  M3   (3V)           106     0 
[11/26 10:16:41    262s] [NR-eGR]  M4   (4H)             0     0 
[11/26 10:16:41    262s] [NR-eGR]  M5   (5V)             0     0 
[11/26 10:16:41    262s] [NR-eGR]  M6   (6H)             0     0 
[11/26 10:16:41    262s] [NR-eGR]  M7   (7V)             0     0 
[11/26 10:16:41    262s] [NR-eGR]  M8   (8H)             0     0 
[11/26 10:16:41    262s] [NR-eGR]  M9   (9V)             0     0 
[11/26 10:16:41    262s] [NR-eGR]  Pad  (10H)            0     0 
[11/26 10:16:41    262s] [NR-eGR] -------------------------------
[11/26 10:16:41    262s] [NR-eGR]       Total          296    20 
[11/26 10:16:41    262s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:41    262s] [NR-eGR] Total half perimeter of net bounding box: 290um
[11/26 10:16:41    262s] [NR-eGR] Total length: 296um, number of vias: 20
[11/26 10:16:41    262s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:41    262s] [NR-eGR] Total routed clock nets wire length: 296um, number of vias: 20
[11/26 10:16:41    262s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:41    262s] [NR-eGR]              Length (um)   Vias 
[11/26 10:16:41    262s] [NR-eGR] --------------------------------
[11/26 10:16:41    262s] [NR-eGR]  M1   (1V)             0  19146 
[11/26 10:16:41    262s] [NR-eGR]  M2   (2H)        126807  45091 
[11/26 10:16:41    262s] [NR-eGR]  M3   (3V)         64148      0 
[11/26 10:16:41    262s] [NR-eGR]  M4   (4H)             0      0 
[11/26 10:16:41    262s] [NR-eGR]  M5   (5V)             0      0 
[11/26 10:16:41    262s] [NR-eGR]  M6   (6H)             0      0 
[11/26 10:16:41    262s] [NR-eGR]  M7   (7V)             0      0 
[11/26 10:16:41    262s] [NR-eGR]  M8   (8H)             0      0 
[11/26 10:16:41    262s] [NR-eGR]  M9   (9V)             0      0 
[11/26 10:16:41    262s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 10:16:41    262s] [NR-eGR] --------------------------------
[11/26 10:16:41    262s] [NR-eGR]       Total       190955  64237 
[11/26 10:16:41    262s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:41    262s] [NR-eGR] Total half perimeter of net bounding box: 178915um
[11/26 10:16:41    262s] [NR-eGR] Total length: 190955um, number of vias: 64237
[11/26 10:16:41    262s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:41    262s] (I)      == Layer wire length by net rule ==
[11/26 10:16:41    262s] (I)                    Default 
[11/26 10:16:41    262s] (I)      ----------------------
[11/26 10:16:41    262s] (I)       M1   (1V)        0um 
[11/26 10:16:41    262s] (I)       M2   (2H)   126807um 
[11/26 10:16:41    262s] (I)       M3   (3V)    64148um 
[11/26 10:16:41    262s] (I)       M4   (4H)        0um 
[11/26 10:16:41    262s] (I)       M5   (5V)        0um 
[11/26 10:16:41    262s] (I)       M6   (6H)        0um 
[11/26 10:16:41    262s] (I)       M7   (7V)        0um 
[11/26 10:16:41    262s] (I)       M8   (8H)        0um 
[11/26 10:16:41    262s] (I)       M9   (9V)        0um 
[11/26 10:16:41    262s] (I)       Pad  (10H)       0um 
[11/26 10:16:41    262s] (I)      ----------------------
[11/26 10:16:41    262s] (I)            Total  190955um 
[11/26 10:16:41    262s] (I)      == Layer via count by net rule ==
[11/26 10:16:41    262s] (I)                   Default 
[11/26 10:16:41    262s] (I)      ---------------------
[11/26 10:16:41    262s] (I)       M1   (1V)     19146 
[11/26 10:16:41    262s] (I)       M2   (2H)     45091 
[11/26 10:16:41    262s] (I)       M3   (3V)         0 
[11/26 10:16:41    262s] (I)       M4   (4H)         0 
[11/26 10:16:41    262s] (I)       M5   (5V)         0 
[11/26 10:16:41    262s] (I)       M6   (6H)         0 
[11/26 10:16:41    262s] (I)       M7   (7V)         0 
[11/26 10:16:41    262s] (I)       M8   (8H)         0 
[11/26 10:16:41    262s] (I)       M9   (9V)         0 
[11/26 10:16:41    262s] (I)       Pad  (10H)        0 
[11/26 10:16:41    262s] (I)      ---------------------
[11/26 10:16:41    262s] (I)            Total    64237 
[11/26 10:16:41    262s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.01 MB )
[11/26 10:16:41    262s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 10:16:41    262s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.13 sec, Curr Mem: 3.01 MB )
[11/26 10:16:41    262s] [NR-eGR] Finished Early Global Route ( CPU: 0.11 sec, Real: 0.13 sec, Curr Mem: 3.01 MB )
[11/26 10:16:41    262s] (I)      ========================================= Runtime Summary ==========================================
[11/26 10:16:41    262s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/26 10:16:41    262s] (I)      ----------------------------------------------------------------------------------------------------
[11/26 10:16:41    262s] (I)       Early Global Route                             100.00%  246.34 sec  246.47 sec  0.13 sec  0.11 sec 
[11/26 10:16:41    262s] (I)       +-Early Global Route kernel                     96.01%  246.34 sec  246.47 sec  0.13 sec  0.11 sec 
[11/26 10:16:41    262s] (I)       | +-Import and model                            38.99%  246.35 sec  246.40 sec  0.05 sec  0.04 sec 
[11/26 10:16:41    262s] (I)       | | +-Create place DB                           15.03%  246.35 sec  246.37 sec  0.02 sec  0.02 sec 
[11/26 10:16:41    262s] (I)       | | | +-Import place data                       14.97%  246.35 sec  246.37 sec  0.02 sec  0.02 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Read instances and placement           4.21%  246.35 sec  246.35 sec  0.01 sec  0.01 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Read nets                             10.28%  246.35 sec  246.37 sec  0.01 sec  0.01 sec 
[11/26 10:16:41    262s] (I)       | | +-Create route DB                           19.80%  246.37 sec  246.39 sec  0.03 sec  0.02 sec 
[11/26 10:16:41    262s] (I)       | | | +-Import route data (1T)                  18.40%  246.37 sec  246.39 sec  0.02 sec  0.02 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Read blockages ( Layer 2-3 )           2.73%  246.38 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | | +-Read routing blockages               0.00%  246.38 sec  246.38 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | | +-Read bump blockages                  0.00%  246.38 sec  246.38 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | | +-Read instance blockages              1.65%  246.38 sec  246.38 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | | +-Read PG blockages                    0.25%  246.38 sec  246.38 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  246.38 sec  246.38 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | | +-Read clock blockages                 0.21%  246.38 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | | +-Read other blockages                 0.01%  246.39 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | | +-Read halo blockages                  0.09%  246.39 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | | +-Read boundary cut boxes              0.00%  246.39 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Read blackboxes                        0.00%  246.39 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Read prerouted                         0.13%  246.39 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Read nets                              0.24%  246.39 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Set up via pillars                     0.00%  246.39 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Set up RC info                         0.42%  246.39 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Initialize 3D grid graph               0.28%  246.39 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Model blockage capacity                3.91%  246.39 sec  246.39 sec  0.01 sec  0.01 sec 
[11/26 10:16:41    262s] (I)       | | | | | +-Initialize 3D capacity               3.58%  246.39 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Move terms for access (1T)             0.03%  246.39 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | +-Read aux data                              0.00%  246.39 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | +-Others data preparation                    0.14%  246.39 sec  246.39 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | +-Create route kernel                        2.71%  246.39 sec  246.40 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | +-Global Routing                              21.00%  246.40 sec  246.43 sec  0.03 sec  0.02 sec 
[11/26 10:16:41    262s] (I)       | | +-Initialization                             0.47%  246.40 sec  246.40 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | +-Net group 1                               18.80%  246.40 sec  246.43 sec  0.03 sec  0.02 sec 
[11/26 10:16:41    262s] (I)       | | | +-Generate topology                        0.04%  246.40 sec  246.40 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | +-Phase 1a                                 1.55%  246.41 sec  246.41 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Pattern routing (1T)                   0.43%  246.41 sec  246.41 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.19%  246.41 sec  246.41 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Add via demand to 2D                   0.49%  246.41 sec  246.41 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | +-Phase 1b                                 1.00%  246.41 sec  246.41 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Monotonic routing (1T)                 0.58%  246.41 sec  246.41 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | +-Phase 1c                                 0.99%  246.41 sec  246.41 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Two level Routing                      0.93%  246.41 sec  246.41 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | | +-Two Level Routing (Regular)          0.39%  246.41 sec  246.41 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | | +-Two Level Routing (Strong)           0.11%  246.41 sec  246.41 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | +-Phase 1d                                 3.60%  246.41 sec  246.42 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Detoured routing (1T)                  3.52%  246.41 sec  246.42 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | +-Phase 1e                                 0.56%  246.42 sec  246.42 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Route legalization                     0.05%  246.42 sec  246.42 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  246.42 sec  246.42 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | +-Phase 1f                                 0.00%  246.42 sec  246.42 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | +-Phase 1g                                 1.88%  246.42 sec  246.42 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Post Routing                           1.79%  246.42 sec  246.42 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | +-Phase 1h                                 1.94%  246.42 sec  246.43 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Post Routing                           1.85%  246.42 sec  246.43 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | +-Phase 1l                                 0.72%  246.43 sec  246.43 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | | +-Layer assignment (1T)                  0.10%  246.43 sec  246.43 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | +-Export cong map                              2.70%  246.43 sec  246.43 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | +-Export 2D cong map                         1.26%  246.43 sec  246.43 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | +-Extract Global 3D Wires                      0.01%  246.43 sec  246.43 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | +-Track Assignment (1T)                        2.29%  246.43 sec  246.43 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | +-Initialization                             0.01%  246.43 sec  246.43 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | +-Track Assignment Kernel                    2.00%  246.43 sec  246.43 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | +-Free Memory                                0.00%  246.43 sec  246.43 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | +-Export                                      24.70%  246.43 sec  246.47 sec  0.03 sec  0.03 sec 
[11/26 10:16:41    262s] (I)       | | +-Export DB wires                            0.36%  246.44 sec  246.44 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | +-Export all nets                          0.02%  246.44 sec  246.44 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | | +-Set wire vias                            0.01%  246.44 sec  246.44 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | | +-Report wirelength                         15.07%  246.44 sec  246.46 sec  0.02 sec  0.01 sec 
[11/26 10:16:41    262s] (I)       | | +-Update net boxes                           8.52%  246.46 sec  246.47 sec  0.01 sec  0.01 sec 
[11/26 10:16:41    262s] (I)       | | +-Update timing                              0.00%  246.47 sec  246.47 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)       | +-Postprocess design                           0.44%  246.47 sec  246.47 sec  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)      ======================= Summary by functions ========================
[11/26 10:16:41    262s] (I)       Lv  Step                                      %      Real       CPU 
[11/26 10:16:41    262s] (I)      ---------------------------------------------------------------------
[11/26 10:16:41    262s] (I)        0  Early Global Route                  100.00%  0.13 sec  0.11 sec 
[11/26 10:16:41    262s] (I)        1  Early Global Route kernel            96.01%  0.13 sec  0.11 sec 
[11/26 10:16:41    262s] (I)        2  Import and model                     38.99%  0.05 sec  0.04 sec 
[11/26 10:16:41    262s] (I)        2  Export                               24.70%  0.03 sec  0.03 sec 
[11/26 10:16:41    262s] (I)        2  Global Routing                       21.00%  0.03 sec  0.02 sec 
[11/26 10:16:41    262s] (I)        2  Export cong map                       2.70%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        2  Track Assignment (1T)                 2.29%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        2  Postprocess design                    0.44%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        2  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        3  Create route DB                      19.80%  0.03 sec  0.02 sec 
[11/26 10:16:41    262s] (I)        3  Net group 1                          18.80%  0.03 sec  0.02 sec 
[11/26 10:16:41    262s] (I)        3  Report wirelength                    15.07%  0.02 sec  0.01 sec 
[11/26 10:16:41    262s] (I)        3  Create place DB                      15.03%  0.02 sec  0.02 sec 
[11/26 10:16:41    262s] (I)        3  Update net boxes                      8.52%  0.01 sec  0.01 sec 
[11/26 10:16:41    262s] (I)        3  Create route kernel                   2.71%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        3  Track Assignment Kernel               2.00%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        3  Export 2D cong map                    1.26%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        3  Initialization                        0.48%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        3  Export DB wires                       0.36%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        3  Others data preparation               0.14%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        4  Import route data (1T)               18.40%  0.02 sec  0.02 sec 
[11/26 10:16:41    262s] (I)        4  Import place data                    14.97%  0.02 sec  0.02 sec 
[11/26 10:16:41    262s] (I)        4  Phase 1d                              3.60%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        4  Phase 1h                              1.94%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        4  Phase 1g                              1.88%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        4  Phase 1a                              1.55%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        4  Phase 1b                              1.00%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        4  Phase 1c                              0.99%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        4  Phase 1l                              0.72%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        4  Phase 1e                              0.56%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        4  Generate topology                     0.04%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        4  Export all nets                       0.02%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        4  Set wire vias                         0.01%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        4  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Read nets                            10.52%  0.01 sec  0.01 sec 
[11/26 10:16:41    262s] (I)        5  Read instances and placement          4.21%  0.01 sec  0.01 sec 
[11/26 10:16:41    262s] (I)        5  Model blockage capacity               3.91%  0.01 sec  0.01 sec 
[11/26 10:16:41    262s] (I)        5  Post Routing                          3.63%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Detoured routing (1T)                 3.52%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Read blockages ( Layer 2-3 )          2.73%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Two level Routing                     0.93%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Monotonic routing (1T)                0.58%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Add via demand to 2D                  0.49%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Pattern routing (1T)                  0.43%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Set up RC info                        0.42%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Initialize 3D grid graph              0.28%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Pattern Routing Avoiding Blockages    0.19%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Read prerouted                        0.13%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Layer assignment (1T)                 0.10%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Route legalization                    0.05%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Move terms for access (1T)            0.03%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        6  Initialize 3D capacity                3.58%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        6  Read instance blockages               1.65%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        6  Two Level Routing (Regular)           0.39%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        6  Read PG blockages                     0.25%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        6  Read clock blockages                  0.21%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        6  Two Level Routing (Strong)            0.11%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        6  Read halo blockages                   0.09%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        6  Legalize Blockage Violations          0.00%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] (I)        7  Allocate memory for PG via list       0.03%  0.00 sec  0.00 sec 
[11/26 10:16:41    262s] Running post-eGR process
[11/26 10:16:41    262s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/26 10:16:41    262s]     Routing using eGR in eGR->NR Step done.
[11/26 10:16:41    262s]     Routing using NR in eGR->NR Step...
[11/26 10:16:41    262s] 
[11/26 10:16:41    262s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[11/26 10:16:41    262s]   All net are default rule.
[11/26 10:16:41    262s]   Preferred NanoRoute mode settings: Current
[11/26 10:16:41    262s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/26 10:16:41    262s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[11/26 10:16:41    262s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/26 10:16:41    262s] -route_with_timing_driven false
[11/26 10:16:41    262s] -route_with_via_in_pin false
[11/26 10:16:41    262s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/26 10:16:41    262s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[11/26 10:16:41    262s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/26 10:16:41    262s]       Clock detailed routing...
[11/26 10:16:41    262s]         NanoRoute...
[11/26 10:16:41    262s] #% Begin globalDetailRoute (date=11/26 10:16:41, mem=2666.7M)
[11/26 10:16:41    262s] 
[11/26 10:16:41    262s] globalDetailRoute
[11/26 10:16:41    262s] 
[11/26 10:16:41    262s] #Start globalDetailRoute on Tue Nov 26 10:16:41 2024
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] ### Time Record (globalDetailRoute) is installed.
[11/26 10:16:41    262s] ### Time Record (Pre Callback) is installed.
[11/26 10:16:41    262s] ### Time Record (Pre Callback) is uninstalled.
[11/26 10:16:41    262s] ### Time Record (DB Import) is installed.
[11/26 10:16:41    262s] ### Time Record (Timing Data Generation) is installed.
[11/26 10:16:41    262s] ### Time Record (Timing Data Generation) is uninstalled.
[11/26 10:16:41    262s] ### Net info: total nets: 10505
[11/26 10:16:41    262s] ### Net info: dirty nets: 0
[11/26 10:16:41    262s] ### Net info: marked as disconnected nets: 0
[11/26 10:16:41    262s] ### Net info: fully routed nets: 1
[11/26 10:16:41    262s] ### Net info: trivial (< 2 pins) nets: 2
[11/26 10:16:41    262s] ### Net info: unrouted nets: 10502
[11/26 10:16:41    262s] ### Net info: re-extraction nets: 0
[11/26 10:16:41    262s] ### Net info: selected nets: 1
[11/26 10:16:41    262s] ### Net info: ignored nets: 0
[11/26 10:16:41    262s] ### Net info: skip routing nets: 0
[11/26 10:16:41    262s] ### import design signature (5): route=1859218577 fixed_route=319511356 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1256935019 dirty_area=0 del_dirty_area=0 cell=623996133 placement=1954478870 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=319511356 sns=319511356 ppa_info=696295420
[11/26 10:16:41    262s] ### Time Record (DB Import) is uninstalled.
[11/26 10:16:41    262s] #NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
[11/26 10:16:41    262s] ### Before assign design signature (6): route=1859218577 fixed_route=319511356 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1256935019 dirty_area=0 del_dirty_area=0 cell=623996133 placement=1954478870 pin_access=1 inst_pattern=1 inst_orient=1 halo=0 via=2127493176 routing_via=1 timing=319511356 sns=319511356 ppa_info=696295420
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #Wire/Via statistics before line assignment ...
[11/26 10:16:41    262s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #  Routing Statistics
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #---------------+-----------+-----+
[11/26 10:16:41    262s] #  Layer        | Length(um)| Vias|
[11/26 10:16:41    262s] #---------------+-----------+-----+
[11/26 10:16:41    262s] #  Active ( 0H) |          0|    0|
[11/26 10:16:41    262s] #  M1 ( 1V)     |          0|    7|
[11/26 10:16:41    262s] #  M2 ( 2H)     |        190|   13|
[11/26 10:16:41    262s] #  M3 ( 3V)     |        106|    0|
[11/26 10:16:41    262s] #  M4 ( 4H)     |          0|    0|
[11/26 10:16:41    262s] #  M5 ( 5V)     |          0|    0|
[11/26 10:16:41    262s] #  M6 ( 6H)     |          0|    0|
[11/26 10:16:41    262s] #  M7 ( 7V)     |          0|    0|
[11/26 10:16:41    262s] #  M8 ( 8H)     |          0|    0|
[11/26 10:16:41    262s] #  M9 ( 9V)     |          0|    0|
[11/26 10:16:41    262s] #  Pad (10H)    |          0|    0|
[11/26 10:16:41    262s] #---------------+-----------+-----+
[11/26 10:16:41    262s] #  Total        |        296|   20|
[11/26 10:16:41    262s] #---------------+-----------+-----+
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] # Total half perimeter of net bounding box: 291 um.
[11/26 10:16:41    262s] ### Time Record (Data Preparation) is installed.
[11/26 10:16:41    262s] #Start routing data preparation on Tue Nov 26 10:16:41 2024
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[11/26 10:16:41    262s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/26 10:16:41    262s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/26 10:16:41    262s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/26 10:16:41    262s] ### Time Record (Cell Pin Access) is installed.
[11/26 10:16:41    262s] #Initial pin access analysis.
[11/26 10:16:41    262s] #Detail pin access analysis.
[11/26 10:16:41    262s] ### Time Record (Cell Pin Access) is uninstalled.
[11/26 10:16:41    262s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:16:41    262s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:16:41    262s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:16:41    262s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:16:41    262s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:16:41    262s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:16:41    262s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:16:41    262s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:16:41    262s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:16:41    262s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:16:41    262s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:16:41    262s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/26 10:16:41    262s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:16:41    262s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/26 10:16:41    262s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/26 10:16:41    262s] #pin_access_rlayer=2(M2)
[11/26 10:16:41    262s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/26 10:16:41    262s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/26 10:16:41    262s] #enable_dpt_layer_shield=F
[11/26 10:16:41    262s] #has_line_end_grid=F
[11/26 10:16:41    262s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2675.93 (MB), peak = 2816.58 (MB)
[11/26 10:16:41    262s] #Regenerating Ggrids automatically.
[11/26 10:16:41    262s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.14400.
[11/26 10:16:41    262s] #Using automatically generated G-grids.
[11/26 10:16:41    262s] #Done routing data preparation.
[11/26 10:16:41    262s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2685.15 (MB), peak = 2816.58 (MB)
[11/26 10:16:41    262s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:16:41    262s] ### Time Record (Data Preparation) is installed.
[11/26 10:16:41    262s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:16:41    262s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 10:16:41    262s] Updating RC Grid density data for preRoute extraction ...
[11/26 10:16:41    262s] eee: pegSigSF=1.070000
[11/26 10:16:41    262s] Initializing multi-corner resistance tables ...
[11/26 10:16:41    262s] eee: Grid unit RC data computation started
[11/26 10:16:41    262s] eee: Grid unit RC data computation completed
[11/26 10:16:41    262s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:16:41    262s] eee: l=2 avDens=0.036967 usedTrk=199.623611 availTrk=5400.000000 sigTrk=199.623611
[11/26 10:16:41    262s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:41    262s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:41    262s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:41    262s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:41    262s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:41    262s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:41    262s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:41    262s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:41    262s] {RT RC_corner_25 0 2 3  0}
[11/26 10:16:41    262s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:16:41    262s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:16:41    262s] eee: NetCapCache creation started. (Current Mem: 3163.066M) 
[11/26 10:16:41    262s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3163.066M) 
[11/26 10:16:41    262s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:16:41    262s] eee: Metal Layers Info:
[11/26 10:16:41    262s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:16:41    262s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:16:41    262s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:16:41    262s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:16:41    262s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:16:41    262s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:16:41    262s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:16:41    262s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:16:41    262s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:16:41    262s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:16:41    262s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:16:41    262s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:16:41    262s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:16:41    262s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:16:41    262s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:16:41    262s] ### Successfully loaded pre-route RC model
[11/26 10:16:41    262s] ### Time Record (Line Assignment) is installed.
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #Distribution of nets:
[11/26 10:16:41    262s] #  
[11/26 10:16:41    262s] # #pin range           #net       % 
[11/26 10:16:41    262s] #------------------------------------
[11/26 10:16:41    262s] #          2            7457 ( 71.0%)
[11/26 10:16:41    262s] #          3            1473 ( 14.0%)
[11/26 10:16:41    262s] #          4             766 (  7.3%)
[11/26 10:16:41    262s] #          5             329 (  3.1%)
[11/26 10:16:41    262s] #          6             303 (  2.9%)
[11/26 10:16:41    262s] #          7              48 (  0.5%)
[11/26 10:16:41    262s] #          8              60 (  0.6%)
[11/26 10:16:41    262s] #          9              19 (  0.2%)
[11/26 10:16:41    262s] #  10  -  19              48 (  0.5%)
[11/26 10:16:41    262s] #     >=2000               0 (  0.0%)
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #Total: 10505 nets, 10503 non-trivial nets
[11/26 10:16:41    262s] #                                    #net       % 
[11/26 10:16:41    262s] #-------------------------------------------------
[11/26 10:16:41    262s] #  Fully global routed                  1 ( 0.0%)
[11/26 10:16:41    262s] #  Clock                                1
[11/26 10:16:41    262s] #  Extra space                          1
[11/26 10:16:41    262s] #  Prefer layer range                   1
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #Nets in 1 layer range:
[11/26 10:16:41    262s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[11/26 10:16:41    262s] #---------------------------------------------------------
[11/26 10:16:41    262s] #              3 M3            ------           1 (  0.0%)
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #1 net selected.
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] ### 
[11/26 10:16:41    262s] ### Net length summary before Line Assignment:
[11/26 10:16:41    262s] ### Layer    H-Len   V-Len         Total       #Up-Via
[11/26 10:16:41    262s] ### --------------------------------------------------
[11/26 10:16:41    262s] ###  1 M1        0       0       0(  0%)       7( 35%)
[11/26 10:16:41    262s] ###  2 M2      189       0     189( 64%)      13( 65%)
[11/26 10:16:41    262s] ###  3 M3        0     106     106( 36%)       0(  0%)
[11/26 10:16:41    262s] ###  4 M4        0       0       0(  0%)       0(  0%)
[11/26 10:16:41    262s] ###  5 M5        0       0       0(  0%)       0(  0%)
[11/26 10:16:41    262s] ###  6 M6        0       0       0(  0%)       0(  0%)
[11/26 10:16:41    262s] ###  7 M7        0       0       0(  0%)       0(  0%)
[11/26 10:16:41    262s] ###  8 M8        0       0       0(  0%)       0(  0%)
[11/26 10:16:41    262s] ###  9 M9        0       0       0(  0%)       0(  0%)
[11/26 10:16:41    262s] ### 10 Pad       0       0       0(  0%)       0(  0%)
[11/26 10:16:41    262s] ### --------------------------------------------------
[11/26 10:16:41    262s] ###            189     106     295            20      
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #..
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[11/26 10:16:41    262s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[11/26 10:16:41    262s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[11/26 10:16:41    262s] ### 
[11/26 10:16:41    262s] ### Net length and overlap summary after Line Assignment:
[11/26 10:16:41    262s] ### Layer    H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[11/26 10:16:41    262s] ### ---------------------------------------------------------------------------
[11/26 10:16:41    262s] ###  1 M1        0       0       0(  0%)       7( 39%)    0(  0%)     0(  0.0%)
[11/26 10:16:41    262s] ###  2 M2      189       0     189( 64%)      11( 61%)    0(  0%)     0(  0.0%)
[11/26 10:16:41    262s] ###  3 M3        0     106     106( 36%)       0(  0%)    0(  0%)     0(  0.0%)
[11/26 10:16:41    262s] ###  4 M4        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/26 10:16:41    262s] ###  5 M5        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/26 10:16:41    262s] ###  6 M6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/26 10:16:41    262s] ###  7 M7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/26 10:16:41    262s] ###  8 M8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/26 10:16:41    262s] ###  9 M9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/26 10:16:41    262s] ### 10 Pad       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/26 10:16:41    262s] ### ---------------------------------------------------------------------------
[11/26 10:16:41    262s] ###            189     106     295            18          0           0        
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #Line Assignment statistics:
[11/26 10:16:41    262s] #Cpu time = 00:00:00
[11/26 10:16:41    262s] #Elapsed time = 00:00:00
[11/26 10:16:41    262s] #Increased memory = 1.15 (MB)
[11/26 10:16:41    262s] #Total memory = 2688.20 (MB)
[11/26 10:16:41    262s] #Peak memory = 2816.58 (MB)
[11/26 10:16:41    262s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
[11/26 10:16:41    262s] ### Time Record (Line Assignment) is uninstalled.
[11/26 10:16:41    262s] ### After assign design signature (7): route=1482100565 fixed_route=319511356 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1505162812 dirty_area=0 del_dirty_area=0 cell=623996133 placement=1956526870 pin_access=1679143774 inst_pattern=1 inst_orient=1 halo=2101383967 via=2127493176 routing_via=1588071918 timing=319511356 sns=319511356 ppa_info=696295420
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #Wire/Via statistics after line assignment ...
[11/26 10:16:41    262s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #  Routing Statistics
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #---------------+-----------+-----+
[11/26 10:16:41    262s] #  Layer        | Length(um)| Vias|
[11/26 10:16:41    262s] #---------------+-----------+-----+
[11/26 10:16:41    262s] #  Active ( 0H) |          0|    0|
[11/26 10:16:41    262s] #  M1 ( 1V)     |          0|    7|
[11/26 10:16:41    262s] #  M2 ( 2H)     |        190|   11|
[11/26 10:16:41    262s] #  M3 ( 3V)     |        106|    0|
[11/26 10:16:41    262s] #  M4 ( 4H)     |          0|    0|
[11/26 10:16:41    262s] #  M5 ( 5V)     |          0|    0|
[11/26 10:16:41    262s] #  M6 ( 6H)     |          0|    0|
[11/26 10:16:41    262s] #  M7 ( 7V)     |          0|    0|
[11/26 10:16:41    262s] #  M8 ( 8H)     |          0|    0|
[11/26 10:16:41    262s] #  M9 ( 9V)     |          0|    0|
[11/26 10:16:41    262s] #  Pad (10H)    |          0|    0|
[11/26 10:16:41    262s] #---------------+-----------+-----+
[11/26 10:16:41    262s] #  Total        |        296|   18|
[11/26 10:16:41    262s] #---------------+-----------+-----+
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] # Total half perimeter of net bounding box: 291 um.
[11/26 10:16:41    262s] #Routing data preparation, pin analysis, line assignment statistics:
[11/26 10:16:41    262s] #Cpu time = 00:00:00
[11/26 10:16:41    262s] #Elapsed time = 00:00:00
[11/26 10:16:41    262s] #Increased memory = 17.71 (MB)
[11/26 10:16:41    262s] #Total memory = 2686.56 (MB)
[11/26 10:16:41    262s] #Peak memory = 2816.58 (MB)
[11/26 10:16:41    262s] #Skip comparing routing design signature in db-snapshot flow
[11/26 10:16:41    262s] ### Time Record (Detail Routing) is installed.
[11/26 10:16:41    262s] ### Time Record (Data Preparation) is installed.
[11/26 10:16:41    262s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:16:41    262s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #Start Detail Routing..
[11/26 10:16:41    262s] #start initial detail routing ...
[11/26 10:16:41    262s] ### Design has 1 dirty net
[11/26 10:16:41    262s] ### Gcell dirty-map stats: routing = 2.05%, drc-check-only = 19.45%
[11/26 10:16:41    262s] ### Gcell ext dirty-map stats: fill = 19[0.22%] (M1 = 6[0.07%], M2 = 16[0.19%], M3 = 11[0.13%]), total gcell = 8556
[11/26 10:16:41    262s] #   number of violations = 0
[11/26 10:16:41    262s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2693.98 (MB), peak = 2816.58 (MB)
[11/26 10:16:41    262s] #Complete Detail Routing.
[11/26 10:16:41    262s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #  Routing Statistics
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #---------------+-----------+-----+
[11/26 10:16:41    262s] #  Layer        | Length(um)| Vias|
[11/26 10:16:41    262s] #---------------+-----------+-----+
[11/26 10:16:41    262s] #  Active ( 0H) |          0|    0|
[11/26 10:16:41    262s] #  M1 ( 1V)     |          0|    7|
[11/26 10:16:41    262s] #  M2 ( 2H)     |        190|   12|
[11/26 10:16:41    262s] #  M3 ( 3V)     |        106|    0|
[11/26 10:16:41    262s] #  M4 ( 4H)     |          0|    0|
[11/26 10:16:41    262s] #  M5 ( 5V)     |          0|    0|
[11/26 10:16:41    262s] #  M6 ( 6H)     |          0|    0|
[11/26 10:16:41    262s] #  M7 ( 7V)     |          0|    0|
[11/26 10:16:41    262s] #  M8 ( 8H)     |          0|    0|
[11/26 10:16:41    262s] #  M9 ( 9V)     |          0|    0|
[11/26 10:16:41    262s] #  Pad (10H)    |          0|    0|
[11/26 10:16:41    262s] #---------------+-----------+-----+
[11/26 10:16:41    262s] #  Total        |        296|   19|
[11/26 10:16:41    262s] #---------------+-----------+-----+
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] # Total half perimeter of net bounding box: 291 um.
[11/26 10:16:41    262s] #Total number of DRC violations = 0
[11/26 10:16:41    262s] ### Time Record (Detail Routing) is uninstalled.
[11/26 10:16:41    262s] #Cpu time = 00:00:00
[11/26 10:16:41    262s] #Elapsed time = 00:00:00
[11/26 10:16:41    262s] #Increased memory = 7.42 (MB)
[11/26 10:16:41    262s] #Total memory = 2693.98 (MB)
[11/26 10:16:41    262s] #Peak memory = 2816.58 (MB)
[11/26 10:16:41    262s] #detailRoute Statistics:
[11/26 10:16:41    262s] #Cpu time = 00:00:00
[11/26 10:16:41    262s] #Elapsed time = 00:00:00
[11/26 10:16:41    262s] #Increased memory = 7.42 (MB)
[11/26 10:16:41    262s] #Total memory = 2693.98 (MB)
[11/26 10:16:41    262s] #Peak memory = 2816.58 (MB)
[11/26 10:16:41    262s] ### Time Record (DB Export) is installed.
[11/26 10:16:41    262s] ### export design design signature (12): route=2121661276 fixed_route=319511356 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1678696293 dirty_area=0 del_dirty_area=0 cell=623996133 placement=1956526870 pin_access=1679143774 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=319511356 sns=319511356 ppa_info=696295420
[11/26 10:16:41    262s] ### Time Record (DB Export) is uninstalled.
[11/26 10:16:41    262s] ### Time Record (Post Callback) is installed.
[11/26 10:16:41    262s] ### Time Record (Post Callback) is uninstalled.
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #globalDetailRoute statistics:
[11/26 10:16:41    262s] #Cpu time = 00:00:00
[11/26 10:16:41    262s] #Elapsed time = 00:00:00
[11/26 10:16:41    262s] #Increased memory = 23.90 (MB)
[11/26 10:16:41    262s] #Total memory = 2691.11 (MB)
[11/26 10:16:41    262s] #Peak memory = 2816.58 (MB)
[11/26 10:16:41    262s] #Number of warnings = 7
[11/26 10:16:41    262s] #Total number of warnings = 27
[11/26 10:16:41    262s] #Number of fails = 0
[11/26 10:16:41    262s] #Total number of fails = 0
[11/26 10:16:41    262s] #Complete globalDetailRoute on Tue Nov 26 10:16:41 2024
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1679143774 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/26 10:16:41    262s] ### Time Record (globalDetailRoute) is uninstalled.
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #  Scalability Statistics
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #-------------------------+---------+-------------+------------+
[11/26 10:16:41    262s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[11/26 10:16:41    262s] #-------------------------+---------+-------------+------------+
[11/26 10:16:41    262s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[11/26 10:16:41    262s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[11/26 10:16:41    262s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[11/26 10:16:41    262s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[11/26 10:16:41    262s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[11/26 10:16:41    262s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[11/26 10:16:41    262s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[11/26 10:16:41    262s] #  Line Assignment        | 00:00:00|     00:00:00|         1.0|
[11/26 10:16:41    262s] #  Detail Routing         | 00:00:00|     00:00:00|         1.0|
[11/26 10:16:41    262s] #  Entire Command         | 00:00:00|     00:00:00|         0.9|
[11/26 10:16:41    262s] #-------------------------+---------+-------------+------------+
[11/26 10:16:41    262s] #
[11/26 10:16:41    262s] #% End globalDetailRoute (date=11/26 10:16:41, total cpu=0:00:00.5, real=0:00:00.0, peak res=2689.6M, current mem=2689.6M)
[11/26 10:16:41    262s]         NanoRoute done. (took cpu=0:00:00.5 real=0:00:00.6)
[11/26 10:16:41    262s]       Clock detailed routing done.
[11/26 10:16:41    262s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/26 10:16:41    262s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[11/26 10:16:41    262s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/26 10:16:41    262s] Skipping check of guided vs. routed net lengths.
[11/26 10:16:41    262s] Set FIXED routing status on 1 net(s)
[11/26 10:16:41    262s]       Route Remaining Unrouted Nets...
[11/26 10:16:41    262s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/26 10:16:41    262s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3154.2M, EPOCH TIME: 1732634201.983406
[11/26 10:16:41    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:41    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:41    262s] Cell dist_sort LLGs are deleted
[11/26 10:16:41    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:41    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:41    262s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3154.2M, EPOCH TIME: 1732634201.983630
[11/26 10:16:41    262s] [oiLAM] Zs 3, 11
[11/26 10:16:41    262s] ### Creating LA Mngr. totSessionCpu=0:04:23 mem=3154.2M
[11/26 10:16:41    262s] ### Creating LA Mngr, finished. totSessionCpu=0:04:23 mem=3154.2M
[11/26 10:16:41    262s] Running pre-eGR process
[11/26 10:16:41    262s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.01 MB )
[11/26 10:16:41    262s] (I)      Initializing eGR engine (regular)
[11/26 10:16:41    262s] Set min layer with nano route mode ( 2 )
[11/26 10:16:41    262s] Set max layer with parameter ( 3 )
[11/26 10:16:41    262s] (I)      clean place blk overflow:
[11/26 10:16:41    262s] (I)      H : enabled 1.00 0
[11/26 10:16:41    262s] (I)      V : enabled 1.00 0
[11/26 10:16:41    262s] (I)      Initializing eGR engine (regular)
[11/26 10:16:41    262s] Set min layer with nano route mode ( 2 )
[11/26 10:16:41    262s] Set max layer with parameter ( 3 )
[11/26 10:16:41    262s] (I)      clean place blk overflow:
[11/26 10:16:41    262s] (I)      H : enabled 1.00 0
[11/26 10:16:41    262s] (I)      V : enabled 1.00 0
[11/26 10:16:41    262s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 10:16:41    262s] (I)      Running eGR Regular flow
[11/26 10:16:41    262s] (I)      # wire layers (front) : 11
[11/26 10:16:41    262s] (I)      # wire layers (back)  : 0
[11/26 10:16:41    262s] (I)      min wire layer : 1
[11/26 10:16:41    262s] (I)      max wire layer : 10
[11/26 10:16:41    262s] (I)      # cut layers (front) : 10
[11/26 10:16:41    262s] (I)      # cut layers (back)  : 0
[11/26 10:16:41    262s] (I)      min cut layer : 1
[11/26 10:16:41    262s] (I)      max cut layer : 9
[11/26 10:16:41    262s] (I)      ================================ Layers ================================
[11/26 10:16:41    262s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:41    262s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:16:41    262s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:41    262s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:16:41    262s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    262s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:16:41    262s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    262s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:16:41    262s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    262s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:16:41    262s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    262s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:16:41    262s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    262s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:16:41    262s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    262s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:16:41    262s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    262s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:16:41    262s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    262s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:16:41    262s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    262s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:16:41    262s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:16:41    262s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:16:41    262s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:41    262s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:16:41    262s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:16:41    262s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:16:41    262s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:16:41    262s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:16:41    262s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 10:16:42    262s] (I)      == Non-default Options ==
[11/26 10:16:42    262s] (I)      Maximum routing layer                              : 3
[11/26 10:16:42    262s] (I)      Top routing layer                                  : 3
[11/26 10:16:42    262s] (I)      Number of threads                                  : 1
[11/26 10:16:42    262s] (I)      Route tie net to shape                             : auto
[11/26 10:16:42    262s] (I)      Method to set GCell size                           : row
[11/26 10:16:42    262s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:16:42    262s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:16:42    262s] (I)      ============== Pin Summary ==============
[11/26 10:16:42    262s] (I)      +-------+--------+---------+------------+
[11/26 10:16:42    262s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:16:42    262s] (I)      +-------+--------+---------+------------+
[11/26 10:16:42    262s] (I)      |     1 |  19146 |   71.29 |        Pin |
[11/26 10:16:42    262s] (I)      |     2 |   7710 |   28.71 |        Pin |
[11/26 10:16:42    262s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:16:42    262s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:16:42    262s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:16:42    262s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:16:42    262s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:16:42    262s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:16:42    262s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:16:42    262s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:16:42    262s] (I)      +-------+--------+---------+------------+
[11/26 10:16:42    262s] (I)      Custom ignore net properties:
[11/26 10:16:42    262s] (I)      1 : NotLegal
[11/26 10:16:42    262s] (I)      Default ignore net properties:
[11/26 10:16:42    262s] (I)      1 : Special
[11/26 10:16:42    262s] (I)      2 : Analog
[11/26 10:16:42    262s] (I)      3 : Fixed
[11/26 10:16:42    262s] (I)      4 : Skipped
[11/26 10:16:42    262s] (I)      5 : MixedSignal
[11/26 10:16:42    262s] (I)      Prerouted net properties:
[11/26 10:16:42    262s] (I)      1 : NotLegal
[11/26 10:16:42    262s] (I)      2 : Special
[11/26 10:16:42    262s] (I)      3 : Analog
[11/26 10:16:42    262s] (I)      4 : Fixed
[11/26 10:16:42    262s] (I)      5 : Skipped
[11/26 10:16:42    262s] (I)      6 : MixedSignal
[11/26 10:16:42    262s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:16:42    262s] (I)      Use row-based GCell size
[11/26 10:16:42    262s] (I)      Use row-based GCell align
[11/26 10:16:42    262s] (I)      layer 0 area = 170496
[11/26 10:16:42    262s] (I)      layer 1 area = 170496
[11/26 10:16:42    262s] (I)      layer 2 area = 170496
[11/26 10:16:42    262s] (I)      GCell unit size   : 4320
[11/26 10:16:42    262s] (I)      GCell multiplier  : 1
[11/26 10:16:42    262s] (I)      GCell row height  : 4320
[11/26 10:16:42    262s] (I)      Actual row height : 4320
[11/26 10:16:42    262s] (I)      GCell align ref   : 20160 20160
[11/26 10:16:42    262s] [NR-eGR] Track table information for default rule: 
[11/26 10:16:42    262s] [NR-eGR] M1 has single uniform track structure
[11/26 10:16:42    262s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:16:42    262s] [NR-eGR] M3 has single uniform track structure
[11/26 10:16:42    262s] [NR-eGR] M4 has single uniform track structure
[11/26 10:16:42    262s] [NR-eGR] M5 has single uniform track structure
[11/26 10:16:42    262s] [NR-eGR] M6 has single uniform track structure
[11/26 10:16:42    262s] [NR-eGR] M7 has single uniform track structure
[11/26 10:16:42    262s] [NR-eGR] M8 has single uniform track structure
[11/26 10:16:42    262s] [NR-eGR] M9 has single uniform track structure
[11/26 10:16:42    262s] [NR-eGR] Pad has single uniform track structure
[11/26 10:16:42    262s] (I)      ============== Default via ===============
[11/26 10:16:42    262s] (I)      +---+------------------+-----------------+
[11/26 10:16:42    262s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:16:42    262s] (I)      +---+------------------+-----------------+
[11/26 10:16:42    262s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:16:42    262s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:16:42    262s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:16:42    262s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:16:42    262s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:16:42    262s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:16:42    262s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:16:42    262s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:16:42    262s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:16:42    262s] (I)      +---+------------------+-----------------+
[11/26 10:16:42    262s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:16:42    262s] [NR-eGR] Read 540 PG shapes
[11/26 10:16:42    262s] [NR-eGR] Read 0 clock shapes
[11/26 10:16:42    262s] [NR-eGR] Read 0 other shapes
[11/26 10:16:42    262s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:16:42    262s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:16:42    262s] [NR-eGR] #Instance Blockages : 7752
[11/26 10:16:42    262s] [NR-eGR] #PG Blockages       : 540
[11/26 10:16:42    262s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:16:42    262s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:16:42    262s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:16:42    262s] [NR-eGR] #Other Blockages    : 0
[11/26 10:16:42    262s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:16:42    262s] [NR-eGR] #prerouted nets         : 1
[11/26 10:16:42    262s] [NR-eGR] #prerouted special nets : 0
[11/26 10:16:42    262s] [NR-eGR] #prerouted wires        : 28
[11/26 10:16:42    262s] [NR-eGR] Read 10503 nets ( ignored 1 )
[11/26 10:16:42    262s] (I)        Front-side 10503 ( ignored 1 )
[11/26 10:16:42    262s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:16:42    262s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:16:42    262s] (I)      dcls route internal nets
[11/26 10:16:42    262s] (I)      dcls route interface nets
[11/26 10:16:42    262s] (I)      dcls route common nets
[11/26 10:16:42    262s] (I)      dcls route top nets
[11/26 10:16:42    262s] (I)      Reading macro buffers
[11/26 10:16:42    262s] (I)      Number of macro buffers: 0
[11/26 10:16:42    262s] (I)      early_global_route_priority property id does not exist.
[11/26 10:16:42    262s] (I)      Read Num Blocks=8292  Num Prerouted Wires=28  Num CS=0
[11/26 10:16:42    262s] (I)      Layer 1 (H) : #blockages 8292 : #preroutes 25
[11/26 10:16:42    262s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 3
[11/26 10:16:42    262s] (I)      Number of ignored nets                =      1
[11/26 10:16:42    262s] (I)      Number of connected nets              =      0
[11/26 10:16:42    262s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/26 10:16:42    262s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:16:42    262s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:16:42    262s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:16:42    262s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:16:42    262s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:16:42    262s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:16:42    262s] (I)      Ndr track 0 does not exist
[11/26 10:16:42    262s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:16:42    262s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:16:42    262s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:16:42    262s] (I)      Site width          :   864  (dbu)
[11/26 10:16:42    262s] (I)      Row height          :  4320  (dbu)
[11/26 10:16:42    262s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:16:42    262s] (I)      GCell width         :  4320  (dbu)
[11/26 10:16:42    262s] (I)      GCell height        :  4320  (dbu)
[11/26 10:16:42    262s] (I)      Grid                :   185   185     3
[11/26 10:16:42    262s] (I)      Layer numbers       :     1     2     3
[11/26 10:16:42    262s] (I)      Layer name         :    M1    M2    M3
[11/26 10:16:42    262s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:16:42    262s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:16:42    262s] (I)      Default wire width  :   288   288   288
[11/26 10:16:42    262s] (I)      Default wire space  :   288   288   288
[11/26 10:16:42    262s] (I)      Default wire pitch  :   576   576   576
[11/26 10:16:42    262s] (I)      Default pitch size  :   576   576   576
[11/26 10:16:42    262s] (I)      First track coord   :   576  2880   576
[11/26 10:16:42    262s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:16:42    262s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:16:42    262s] (I)      --------------------------------------------------------
[11/26 10:16:42    262s] 
[11/26 10:16:42    262s] [NR-eGR] ============ Routing rule table ============
[11/26 10:16:42    262s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10502
[11/26 10:16:42    262s] [NR-eGR] ========================================
[11/26 10:16:42    262s] [NR-eGR] 
[11/26 10:16:42    262s] (I)      ==== NDR : (Default) ====
[11/26 10:16:42    262s] (I)      +--------------+--------+
[11/26 10:16:42    262s] (I)      |           ID |      0 |
[11/26 10:16:42    262s] (I)      |      Default |    yes |
[11/26 10:16:42    262s] (I)      |  Clk Special |     no |
[11/26 10:16:42    262s] (I)      | Hard spacing |     no |
[11/26 10:16:42    262s] (I)      |    NDR track | (none) |
[11/26 10:16:42    262s] (I)      |      NDR via | (none) |
[11/26 10:16:42    262s] (I)      |  Extra space |      0 |
[11/26 10:16:42    262s] (I)      |      Shields |      0 |
[11/26 10:16:42    262s] (I)      |   Demand (H) |      1 |
[11/26 10:16:42    262s] (I)      |   Demand (V) |      1 |
[11/26 10:16:42    262s] (I)      |        #Nets |  10502 |
[11/26 10:16:42    262s] (I)      +--------------+--------+
[11/26 10:16:42    262s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:16:42    262s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:16:42    262s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:16:42    262s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:16:42    262s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:16:42    262s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:16:42    262s] (I)      =============== Blocked Tracks ===============
[11/26 10:16:42    262s] (I)      +-------+---------+----------+---------------+
[11/26 10:16:42    262s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:16:42    262s] (I)      +-------+---------+----------+---------------+
[11/26 10:16:42    262s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:16:42    262s] (I)      |     2 |  239020 |    36587 |        15.31% |
[11/26 10:16:42    262s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:16:42    262s] (I)      +-------+---------+----------+---------------+
[11/26 10:16:42    262s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.01 MB )
[11/26 10:16:42    262s] (I)      Reset routing kernel
[11/26 10:16:42    262s] (I)      Started Global Routing ( Curr Mem: 3.01 MB )
[11/26 10:16:42    262s] (I)      totalPins=27434  totalGlobalPin=27105 (98.80%)
[11/26 10:16:42    262s] (I)      ================= Net Group Info =================
[11/26 10:16:42    262s] (I)      +----+----------------+--------------+-----------+
[11/26 10:16:42    262s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:16:42    262s] (I)      +----+----------------+--------------+-----------+
[11/26 10:16:42    262s] (I)      |  1 |          10502 |        M2(2) |     M3(3) |
[11/26 10:16:42    262s] (I)      +----+----------------+--------------+-----------+
[11/26 10:16:42    262s] (I)      total 2D Cap : 462229 = (205449 H, 256780 V)
[11/26 10:16:42    262s] (I)      total 2D Demand : 1142 = (846 H, 296 V)
[11/26 10:16:42    262s] (I)      init route region map
[11/26 10:16:42    262s] (I)      #blocked GCells = 0
[11/26 10:16:42    262s] (I)      #regions = 1
[11/26 10:16:42    262s] (I)      init safety region map
[11/26 10:16:42    262s] (I)      #blocked GCells = 0
[11/26 10:16:42    262s] (I)      #regions = 1
[11/26 10:16:42    262s] (I)      Adjusted 0 GCells for pin access
[11/26 10:16:42    262s] [NR-eGR] Layer group 1: route 10502 net(s) in layer range [2, 3]
[11/26 10:16:42    262s] (I)      
[11/26 10:16:42    262s] (I)      ============  Phase 1a Route ============
[11/26 10:16:42    262s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:16:42    262s] (I)      Usage: 169219 = (114398 H, 54821 V) = (55.68% H, 21.35% V) = (1.235e+05um H, 5.921e+04um V)
[11/26 10:16:42    262s] (I)      
[11/26 10:16:42    262s] (I)      ============  Phase 1b Route ============
[11/26 10:16:42    262s] (I)      Usage: 169534 = (114437 H, 55097 V) = (55.70% H, 21.46% V) = (1.236e+05um H, 5.950e+04um V)
[11/26 10:16:42    262s] (I)      Overflow of layer group 1: 9.91% H + 0.06% V. EstWL: 1.830967e+05um
[11/26 10:16:42    262s] (I)      Congestion metric : 10.90%H 0.09%V, 10.99%HV
[11/26 10:16:42    262s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:16:42    262s] (I)      
[11/26 10:16:42    262s] (I)      ============  Phase 1c Route ============
[11/26 10:16:42    262s] (I)      Level2 Grid: 37 x 37
[11/26 10:16:42    262s] (I)      Usage: 169789 = (114450 H, 55339 V) = (55.71% H, 21.55% V) = (1.236e+05um H, 5.977e+04um V)
[11/26 10:16:42    262s] (I)      
[11/26 10:16:42    262s] (I)      ============  Phase 1d Route ============
[11/26 10:16:42    263s] (I)      Usage: 171368 = (114467 H, 56901 V) = (55.72% H, 22.16% V) = (1.236e+05um H, 6.145e+04um V)
[11/26 10:16:42    263s] (I)      
[11/26 10:16:42    263s] (I)      ============  Phase 1e Route ============
[11/26 10:16:42    263s] (I)      Usage: 171368 = (114467 H, 56901 V) = (55.72% H, 22.16% V) = (1.236e+05um H, 6.145e+04um V)
[11/26 10:16:42    263s] [NR-eGR] Early Global Route overflow of layer group 1: 7.49% H + 0.04% V. EstWL: 1.850774e+05um
[11/26 10:16:42    263s] (I)      
[11/26 10:16:42    263s] (I)      ============  Phase 1l Route ============
[11/26 10:16:42    263s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:16:42    263s] (I)      Layer  2:     207217    122904      2697        2760      252540    ( 1.08%) 
[11/26 10:16:42    263s] (I)      Layer  3:     255392     57163        12           0      255300    ( 0.00%) 
[11/26 10:16:42    263s] (I)      Total:        462609    180067      2709        2760      507840    ( 0.54%) 
[11/26 10:16:42    263s] (I)      
[11/26 10:16:42    263s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:16:42    263s] [NR-eGR]                        OverCon           OverCon            
[11/26 10:16:42    263s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 10:16:42    263s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 10:16:42    263s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:16:42    263s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:16:42    263s] [NR-eGR]      M2 ( 2)      1870( 5.55%)       111( 0.33%)   ( 5.88%) 
[11/26 10:16:42    263s] [NR-eGR]      M3 ( 3)        12( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/26 10:16:42    263s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:16:42    263s] [NR-eGR]        Total      1882( 2.78%)       111( 0.16%)   ( 2.94%) 
[11/26 10:16:42    263s] [NR-eGR] 
[11/26 10:16:42    263s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 3.02 MB )
[11/26 10:16:42    263s] (I)      Updating congestion map
[11/26 10:16:42    263s] (I)      total 2D Cap : 465283 = (208503 H, 256780 V)
[11/26 10:16:42    263s] [NR-eGR] Overflow after Early Global Route 5.85% H + 0.04% V
[11/26 10:16:42    263s] (I)      Running track assignment and export wires
[11/26 10:16:42    263s] (I)      Delete wires for 10502 nets 
[11/26 10:16:42    263s] (I)      ============= Track Assignment ============
[11/26 10:16:42    263s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.02 MB )
[11/26 10:16:42    263s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 10:16:42    263s] (I)      Run Multi-thread track assignment
[11/26 10:16:42    263s] (I)      Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.02 MB )
[11/26 10:16:42    263s] (I)      Started Export ( Curr Mem: 3.02 MB )
[11/26 10:16:42    263s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 10:16:42    263s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/26 10:16:42    263s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:42    263s] [NR-eGR]              Length (um)   Vias 
[11/26 10:16:42    263s] [NR-eGR] --------------------------------
[11/26 10:16:42    263s] [NR-eGR]  M1   (1V)             0  19146 
[11/26 10:16:42    263s] [NR-eGR]  M2   (2H)        126823  45076 
[11/26 10:16:42    263s] [NR-eGR]  M3   (3V)         64115      0 
[11/26 10:16:42    263s] [NR-eGR]  M4   (4H)             0      0 
[11/26 10:16:42    263s] [NR-eGR]  M5   (5V)             0      0 
[11/26 10:16:42    263s] [NR-eGR]  M6   (6H)             0      0 
[11/26 10:16:42    263s] [NR-eGR]  M7   (7V)             0      0 
[11/26 10:16:42    263s] [NR-eGR]  M8   (8H)             0      0 
[11/26 10:16:42    263s] [NR-eGR]  M9   (9V)             0      0 
[11/26 10:16:42    263s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 10:16:42    263s] [NR-eGR] --------------------------------
[11/26 10:16:42    263s] [NR-eGR]       Total       190938  64222 
[11/26 10:16:42    263s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:42    263s] [NR-eGR] Total half perimeter of net bounding box: 178915um
[11/26 10:16:42    263s] [NR-eGR] Total length: 190938um, number of vias: 64222
[11/26 10:16:42    263s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:16:42    263s] (I)      == Layer wire length by net rule ==
[11/26 10:16:42    263s] (I)                    Default 
[11/26 10:16:42    263s] (I)      ----------------------
[11/26 10:16:42    263s] (I)       M1   (1V)        0um 
[11/26 10:16:42    263s] (I)       M2   (2H)   126823um 
[11/26 10:16:42    263s] (I)       M3   (3V)    64115um 
[11/26 10:16:42    263s] (I)       M4   (4H)        0um 
[11/26 10:16:42    263s] (I)       M5   (5V)        0um 
[11/26 10:16:42    263s] (I)       M6   (6H)        0um 
[11/26 10:16:42    263s] (I)       M7   (7V)        0um 
[11/26 10:16:42    263s] (I)       M8   (8H)        0um 
[11/26 10:16:42    263s] (I)       M9   (9V)        0um 
[11/26 10:16:42    263s] (I)       Pad  (10H)       0um 
[11/26 10:16:42    263s] (I)      ----------------------
[11/26 10:16:42    263s] (I)            Total  190938um 
[11/26 10:16:42    263s] (I)      == Layer via count by net rule ==
[11/26 10:16:42    263s] (I)                   Default 
[11/26 10:16:42    263s] (I)      ---------------------
[11/26 10:16:42    263s] (I)       M1   (1V)     19146 
[11/26 10:16:42    263s] (I)       M2   (2H)     45076 
[11/26 10:16:42    263s] (I)       M3   (3V)         0 
[11/26 10:16:42    263s] (I)       M4   (4H)         0 
[11/26 10:16:42    263s] (I)       M5   (5V)         0 
[11/26 10:16:42    263s] (I)       M6   (6H)         0 
[11/26 10:16:42    263s] (I)       M7   (7V)         0 
[11/26 10:16:42    263s] (I)       M8   (8H)         0 
[11/26 10:16:42    263s] (I)       M9   (9V)         0 
[11/26 10:16:42    263s] (I)       Pad  (10H)        0 
[11/26 10:16:42    263s] (I)      ---------------------
[11/26 10:16:42    263s] (I)            Total    64222 
[11/26 10:16:42    263s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.02 MB )
[11/26 10:16:42    263s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 10:16:42    263s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.50 sec, Real: 0.52 sec, Curr Mem: 3.02 MB )
[11/26 10:16:42    263s] [NR-eGR] Finished Early Global Route ( CPU: 0.50 sec, Real: 0.52 sec, Curr Mem: 3.01 MB )
[11/26 10:16:42    263s] (I)      ========================================= Runtime Summary ==========================================
[11/26 10:16:42    263s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/26 10:16:42    263s] (I)      ----------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s] (I)       Early Global Route                             100.00%  247.17 sec  247.69 sec  0.52 sec  0.50 sec 
[11/26 10:16:42    263s] (I)       +-Early Global Route kernel                     98.81%  247.17 sec  247.69 sec  0.52 sec  0.50 sec 
[11/26 10:16:42    263s] (I)       | +-Import and model                             9.23%  247.18 sec  247.23 sec  0.05 sec  0.04 sec 
[11/26 10:16:42    263s] (I)       | | +-Create place DB                            3.66%  247.18 sec  247.20 sec  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)       | | | +-Import place data                        3.65%  247.18 sec  247.20 sec  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Read instances and placement           1.03%  247.18 sec  247.19 sec  0.01 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Read nets                              2.50%  247.19 sec  247.20 sec  0.01 sec  0.01 sec 
[11/26 10:16:42    263s] (I)       | | +-Create route DB                            4.65%  247.20 sec  247.22 sec  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)       | | | +-Import route data (1T)                   4.51%  247.20 sec  247.22 sec  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Read blockages ( Layer 2-3 )           0.67%  247.21 sec  247.21 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | | +-Read routing blockages               0.00%  247.21 sec  247.21 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | | +-Read bump blockages                  0.00%  247.21 sec  247.21 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | | +-Read instance blockages              0.40%  247.21 sec  247.21 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | | +-Read PG blockages                    0.06%  247.21 sec  247.21 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  247.21 sec  247.21 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | | +-Read clock blockages                 0.06%  247.21 sec  247.21 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | | +-Read other blockages                 0.00%  247.21 sec  247.21 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | | +-Read halo blockages                  0.02%  247.21 sec  247.21 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | | +-Read boundary cut boxes              0.00%  247.21 sec  247.21 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Read blackboxes                        0.00%  247.21 sec  247.21 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Read prerouted                         0.04%  247.21 sec  247.21 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Read nets                              0.61%  247.21 sec  247.21 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Set up via pillars                     0.30%  247.22 sec  247.22 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Initialize 3D grid graph               0.04%  247.22 sec  247.22 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Model blockage capacity                0.74%  247.22 sec  247.22 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | | +-Initialize 3D capacity               0.69%  247.22 sec  247.22 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | +-Read aux data                              0.00%  247.22 sec  247.22 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | +-Others data preparation                    0.00%  247.22 sec  247.22 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | +-Create route kernel                        0.65%  247.22 sec  247.23 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | +-Global Routing                              62.69%  247.23 sec  247.56 sec  0.33 sec  0.32 sec 
[11/26 10:16:42    263s] (I)       | | +-Initialization                             0.58%  247.23 sec  247.23 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | +-Net group 1                               61.38%  247.23 sec  247.55 sec  0.32 sec  0.32 sec 
[11/26 10:16:42    263s] (I)       | | | +-Generate topology                        1.33%  247.23 sec  247.24 sec  0.01 sec  0.01 sec 
[11/26 10:16:42    263s] (I)       | | | +-Phase 1a                                 4.68%  247.25 sec  247.27 sec  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Pattern routing (1T)                   3.42%  247.25 sec  247.27 sec  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.43%  247.27 sec  247.27 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Add via demand to 2D                   0.59%  247.27 sec  247.27 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | +-Phase 1b                                 6.75%  247.27 sec  247.31 sec  0.04 sec  0.03 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Monotonic routing (1T)                 4.76%  247.27 sec  247.30 sec  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)       | | | +-Phase 1c                                 6.74%  247.31 sec  247.34 sec  0.04 sec  0.03 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Two level Routing                      6.72%  247.31 sec  247.34 sec  0.04 sec  0.03 sec 
[11/26 10:16:42    263s] (I)       | | | | | +-Two Level Routing (Regular)          3.66%  247.31 sec  247.33 sec  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)       | | | | | +-Two Level Routing (Strong)           2.87%  247.33 sec  247.34 sec  0.01 sec  0.01 sec 
[11/26 10:16:42    263s] (I)       | | | +-Phase 1d                                32.34%  247.34 sec  247.51 sec  0.17 sec  0.17 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Detoured routing (1T)                 32.29%  247.34 sec  247.51 sec  0.17 sec  0.17 sec 
[11/26 10:16:42    263s] (I)       | | | +-Phase 1e                                 0.78%  247.51 sec  247.52 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Route legalization                     0.68%  247.51 sec  247.52 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | | | +-Legalize Blockage Violations         0.64%  247.51 sec  247.52 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | | +-Phase 1l                                 6.91%  247.52 sec  247.55 sec  0.04 sec  0.04 sec 
[11/26 10:16:42    263s] (I)       | | | | +-Layer assignment (1T)                  6.65%  247.52 sec  247.55 sec  0.03 sec  0.03 sec 
[11/26 10:16:42    263s] (I)       | +-Export cong map                              0.71%  247.56 sec  247.56 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | +-Export 2D cong map                         0.34%  247.56 sec  247.56 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | +-Extract Global 3D Wires                      0.62%  247.56 sec  247.56 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | +-Track Assignment (1T)                       13.47%  247.56 sec  247.63 sec  0.07 sec  0.07 sec 
[11/26 10:16:42    263s] (I)       | | +-Initialization                             0.22%  247.56 sec  247.57 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | | +-Track Assignment Kernel                   12.71%  247.57 sec  247.63 sec  0.07 sec  0.07 sec 
[11/26 10:16:42    263s] (I)       | | +-Free Memory                                0.01%  247.63 sec  247.63 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | +-Export                                      10.46%  247.64 sec  247.69 sec  0.05 sec  0.05 sec 
[11/26 10:16:42    263s] (I)       | | +-Export DB wires                            5.54%  247.64 sec  247.66 sec  0.03 sec  0.03 sec 
[11/26 10:16:42    263s] (I)       | | | +-Export all nets                          3.94%  247.64 sec  247.66 sec  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)       | | | +-Set wire vias                            1.22%  247.66 sec  247.66 sec  0.01 sec  0.01 sec 
[11/26 10:16:42    263s] (I)       | | +-Report wirelength                          2.84%  247.66 sec  247.68 sec  0.01 sec  0.01 sec 
[11/26 10:16:42    263s] (I)       | | +-Update net boxes                           1.97%  247.68 sec  247.69 sec  0.01 sec  0.01 sec 
[11/26 10:16:42    263s] (I)       | | +-Update timing                              0.00%  247.69 sec  247.69 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)       | +-Postprocess design                           0.11%  247.69 sec  247.69 sec  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)      ======================= Summary by functions ========================
[11/26 10:16:42    263s] (I)       Lv  Step                                      %      Real       CPU 
[11/26 10:16:42    263s] (I)      ---------------------------------------------------------------------
[11/26 10:16:42    263s] (I)        0  Early Global Route                  100.00%  0.52 sec  0.50 sec 
[11/26 10:16:42    263s] (I)        1  Early Global Route kernel            98.81%  0.52 sec  0.50 sec 
[11/26 10:16:42    263s] (I)        2  Global Routing                       62.69%  0.33 sec  0.32 sec 
[11/26 10:16:42    263s] (I)        2  Track Assignment (1T)                13.47%  0.07 sec  0.07 sec 
[11/26 10:16:42    263s] (I)        2  Export                               10.46%  0.05 sec  0.05 sec 
[11/26 10:16:42    263s] (I)        2  Import and model                      9.23%  0.05 sec  0.04 sec 
[11/26 10:16:42    263s] (I)        2  Export cong map                       0.71%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        2  Extract Global 3D Wires               0.62%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        2  Postprocess design                    0.11%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        3  Net group 1                          61.38%  0.32 sec  0.32 sec 
[11/26 10:16:42    263s] (I)        3  Track Assignment Kernel              12.71%  0.07 sec  0.07 sec 
[11/26 10:16:42    263s] (I)        3  Export DB wires                       5.54%  0.03 sec  0.03 sec 
[11/26 10:16:42    263s] (I)        3  Create route DB                       4.65%  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)        3  Create place DB                       3.66%  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)        3  Report wirelength                     2.84%  0.01 sec  0.01 sec 
[11/26 10:16:42    263s] (I)        3  Update net boxes                      1.97%  0.01 sec  0.01 sec 
[11/26 10:16:42    263s] (I)        3  Initialization                        0.80%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        3  Create route kernel                   0.65%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        3  Export 2D cong map                    0.34%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        3  Free Memory                           0.01%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        4  Phase 1d                             32.34%  0.17 sec  0.17 sec 
[11/26 10:16:42    263s] (I)        4  Phase 1l                              6.91%  0.04 sec  0.04 sec 
[11/26 10:16:42    263s] (I)        4  Phase 1b                              6.75%  0.04 sec  0.03 sec 
[11/26 10:16:42    263s] (I)        4  Phase 1c                              6.74%  0.04 sec  0.03 sec 
[11/26 10:16:42    263s] (I)        4  Phase 1a                              4.68%  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)        4  Import route data (1T)                4.51%  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)        4  Export all nets                       3.94%  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)        4  Import place data                     3.65%  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)        4  Generate topology                     1.33%  0.01 sec  0.01 sec 
[11/26 10:16:42    263s] (I)        4  Set wire vias                         1.22%  0.01 sec  0.01 sec 
[11/26 10:16:42    263s] (I)        4  Phase 1e                              0.78%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        5  Detoured routing (1T)                32.29%  0.17 sec  0.17 sec 
[11/26 10:16:42    263s] (I)        5  Two level Routing                     6.72%  0.04 sec  0.03 sec 
[11/26 10:16:42    263s] (I)        5  Layer assignment (1T)                 6.65%  0.03 sec  0.03 sec 
[11/26 10:16:42    263s] (I)        5  Monotonic routing (1T)                4.76%  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)        5  Pattern routing (1T)                  3.42%  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)        5  Read nets                             3.11%  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)        5  Read instances and placement          1.03%  0.01 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        5  Model blockage capacity               0.74%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        5  Route legalization                    0.68%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        5  Read blockages ( Layer 2-3 )          0.67%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        5  Add via demand to 2D                  0.59%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        5  Pattern Routing Avoiding Blockages    0.43%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        5  Set up via pillars                    0.30%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        5  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        5  Read prerouted                        0.04%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        6  Two Level Routing (Regular)           3.66%  0.02 sec  0.02 sec 
[11/26 10:16:42    263s] (I)        6  Two Level Routing (Strong)            2.87%  0.01 sec  0.01 sec 
[11/26 10:16:42    263s] (I)        6  Initialize 3D capacity                0.69%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        6  Legalize Blockage Violations          0.64%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        6  Read instance blockages               0.40%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        6  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        6  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] (I)        7  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[11/26 10:16:42    263s] Running post-eGR process
[11/26 10:16:42    263s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/26 10:16:42    263s]     Routing using NR in eGR->NR Step done.
[11/26 10:16:42    263s] Net route status summary:
[11/26 10:16:42    263s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:16:42    263s]   Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:16:42    263s] 
[11/26 10:16:42    263s] CCOPT: Done with clock implementation routing.
[11/26 10:16:42    263s] 
[11/26 10:16:42    263s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.3 real=0:00:01.4)
[11/26 10:16:42    263s]   Clock implementation routing done.
[11/26 10:16:42    263s]   Leaving CCOpt scope - extractRC...
[11/26 10:16:42    263s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/26 10:16:42    263s] Extraction called for design 'dist_sort' of instances=8875 and nets=10505 using extraction engine 'preRoute' .
[11/26 10:16:42    263s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 10:16:42    263s] Type 'man IMPEXT-3530' for more detail.
[11/26 10:16:42    263s] PreRoute RC Extraction called for design dist_sort.
[11/26 10:16:42    263s] RC Extraction called in multi-corner(1) mode.
[11/26 10:16:42    263s] RCMode: PreRoute
[11/26 10:16:42    263s]       RC Corner Indexes            0   
[11/26 10:16:42    263s] Capacitance Scaling Factor   : 1.00000 
[11/26 10:16:42    263s] Resistance Scaling Factor    : 1.00000 
[11/26 10:16:42    263s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 10:16:42    263s] Clock Res. Scaling Factor    : 1.00000 
[11/26 10:16:42    263s] Shrink Factor                : 1.00000
[11/26 10:16:42    263s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 10:16:42    263s] Using Quantus QRC technology file ...
[11/26 10:16:42    263s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 10:16:42    263s] Updating RC Grid density data for preRoute extraction ...
[11/26 10:16:42    263s] eee: pegSigSF=1.070000
[11/26 10:16:42    263s] Initializing multi-corner resistance tables ...
[11/26 10:16:42    263s] eee: Grid unit RC data computation started
[11/26 10:16:42    263s] eee: Grid unit RC data computation completed
[11/26 10:16:42    263s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:16:42    263s] eee: l=2 avDens=0.445704 usedTrk=12067.436451 availTrk=27075.000000 sigTrk=12067.436451
[11/26 10:16:42    263s] eee: l=3 avDens=0.227952 usedTrk=5949.547722 availTrk=26100.000000 sigTrk=5949.547722
[11/26 10:16:42    263s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:42    263s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:42    263s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:42    263s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:42    263s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:42    263s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:42    263s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:16:42    263s] {RT RC_corner_25 0 2 3  0}
[11/26 10:16:42    263s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:16:42    263s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:16:42    263s] eee: NetCapCache creation started. (Current Mem: 3155.457M) 
[11/26 10:16:42    263s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3155.457M) 
[11/26 10:16:42    263s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:16:42    263s] eee: Metal Layers Info:
[11/26 10:16:42    263s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:16:42    263s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:16:42    263s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:16:42    263s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:16:42    263s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:16:42    263s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:16:42    263s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:16:42    263s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:16:42    263s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:16:42    263s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:16:42    263s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:16:42    263s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:16:42    263s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:16:42    263s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:16:42    263s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:16:42    263s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3155.457M)
[11/26 10:16:42    263s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/26 10:16:42    263s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/26 10:16:42    263s]   Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
[11/26 10:16:42    263s] End AAE Lib Interpolated Model. (MEM=3155.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:16:42    263s]   Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:42    263s]   Clock DAG hash after routing clock trees: 4435013720959085797 4929401358825025848
[11/26 10:16:42    263s]   CTS services accumulated run-time stats after routing clock trees:
[11/26 10:16:42    263s]     delay calculator: calls=13963, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:42    263s]     legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:42    263s]     steiner router: calls=13509, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:42    263s]   Clock DAG stats after routing clock trees:
[11/26 10:16:42    263s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:42    263s]     sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:42    263s]     misc counts      : r=1, pp=0, mci=0
[11/26 10:16:42    263s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:42    263s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:42    263s]     sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:42    263s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
[11/26 10:16:42    263s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
[11/26 10:16:42    263s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:42    263s]   Clock DAG net violations after routing clock trees: none
[11/26 10:16:42    263s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/26 10:16:42    263s]     Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:42    263s]   Primary reporting skew groups after routing clock trees:
[11/26 10:16:42    263s]     skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
[11/26 10:16:42    263s]         min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:42    263s]         max path sink: addr_1st_reg_2_/CLK
[11/26 10:16:42    263s]   Skew group summary after routing clock trees:
[11/26 10:16:42    263s]     skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
[11/26 10:16:42    263s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.4 real=0:00:01.5)
[11/26 10:16:42    263s]   CCOpt::Phase::PostConditioning...
[11/26 10:16:42    263s]   Leaving CCOpt scope - Initializing placement interface...
[11/26 10:16:42    263s] OPERPROF: Starting DPlace-Init at level 1, MEM:3203.6M, EPOCH TIME: 1732634202.604259
[11/26 10:16:42    263s] Processing tracks to init pin-track alignment.
[11/26 10:16:42    263s] z: 1, totalTracks: 1
[11/26 10:16:42    263s] z: 3, totalTracks: 1
[11/26 10:16:42    263s] z: 5, totalTracks: 1
[11/26 10:16:42    263s] z: 7, totalTracks: 1
[11/26 10:16:42    263s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:16:42    263s] Cell dist_sort LLGs are deleted
[11/26 10:16:42    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:42    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:42    263s] # Building dist_sort llgBox search-tree.
[11/26 10:16:42    263s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3203.6M, EPOCH TIME: 1732634202.608722
[11/26 10:16:42    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:42    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:42    263s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3203.6M, EPOCH TIME: 1732634202.609174
[11/26 10:16:42    263s] Max number of tech site patterns supported in site array is 256.
[11/26 10:16:42    263s] Core basic site is coreSite
[11/26 10:16:42    263s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:16:42    263s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:16:42    263s] Fast DP-INIT is on for default
[11/26 10:16:42    263s] Keep-away cache is enable on metals: 1-10
[11/26 10:16:42    263s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:16:42    263s] Atter site array init, number of instance map data is 0.
[11/26 10:16:42    263s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.004, MEM:3203.6M, EPOCH TIME: 1732634202.613323
[11/26 10:16:42    263s] 
[11/26 10:16:42    263s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:16:42    263s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:16:42    263s] OPERPROF:     Starting CMU at level 3, MEM:3203.6M, EPOCH TIME: 1732634202.615309
[11/26 10:16:42    263s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3203.6M, EPOCH TIME: 1732634202.615781
[11/26 10:16:42    263s] 
[11/26 10:16:42    263s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:16:42    263s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.008, MEM:3203.6M, EPOCH TIME: 1732634202.616458
[11/26 10:16:42    263s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3203.6M, EPOCH TIME: 1732634202.616509
[11/26 10:16:42    263s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3203.6M, EPOCH TIME: 1732634202.616617
[11/26 10:16:42    263s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3203.6MB).
[11/26 10:16:42    263s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.013, MEM:3203.6M, EPOCH TIME: 1732634202.617736
[11/26 10:16:42    263s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:42    263s]   Removing CTS place status from clock tree and sinks.
[11/26 10:16:42    263s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[11/26 10:16:42    263s]   Legalizer reserving space for clock trees
[11/26 10:16:42    263s]   PostConditioning...
[11/26 10:16:42    263s]     PostConditioning active optimizations:
[11/26 10:16:42    263s]      - DRV fixing with initial upsizing, sizing and buffering
[11/26 10:16:42    263s]      - Skew fixing with sizing
[11/26 10:16:42    263s]     
[11/26 10:16:42    263s]     Currently running CTS, using active skew data
[11/26 10:16:42    263s]     ProEngine running partially connected to DB
[11/26 10:16:42    263s]     Reset bufferability constraints...
[11/26 10:16:42    263s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/26 10:16:42    263s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:42    263s]     PostConditioning Upsizing To Fix DRVs...
[11/26 10:16:42    263s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 4435013720959085797 4929401358825025848
[11/26 10:16:42    263s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[11/26 10:16:42    263s]         delay calculator: calls=13963, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:42    263s]         legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:42    263s]         steiner router: calls=13509, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:42    263s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/26 10:16:42    263s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       Statistics: Fix DRVs (initial upsizing):
[11/26 10:16:42    263s]       ========================================
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       Cell changes by Net Type:
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       -------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/26 10:16:42    263s]       -------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]       top                0            0           0            0                    0                0
[11/26 10:16:42    263s]       trunk              0            0           0            0                    0                0
[11/26 10:16:42    263s]       leaf               0            0           0            0                    0                0
[11/26 10:16:42    263s]       -------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]       Total              0            0           0            0                    0                0
[11/26 10:16:42    263s]       -------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/26 10:16:42    263s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 4435013720959085797 4929401358825025848
[11/26 10:16:42    263s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[11/26 10:16:42    263s]         delay calculator: calls=13963, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:42    263s]         legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:42    263s]         steiner router: calls=13509, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:42    263s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/26 10:16:42    263s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:42    263s]         sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:42    263s]         misc counts      : r=1, pp=0, mci=0
[11/26 10:16:42    263s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:42    263s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:42    263s]         sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:42    263s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
[11/26 10:16:42    263s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
[11/26 10:16:42    263s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:42    263s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[11/26 10:16:42    263s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/26 10:16:42    263s]         Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:42    263s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/26 10:16:42    263s]         skew_group clk/common: insertion delay [min=25.3, max=25.6], skew [0.3 vs 28.5]
[11/26 10:16:42    263s]             min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:42    263s]             max path sink: addr_1st_reg_2_/CLK
[11/26 10:16:42    263s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/26 10:16:42    263s]         skew_group clk/common: insertion delay [min=25.3, max=25.6], skew [0.3 vs 28.5]
[11/26 10:16:42    263s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:42    263s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:42    263s]     Recomputing CTS skew targets...
[11/26 10:16:42    263s]     Resolving skew group constraints...
[11/26 10:16:42    263s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[11/26 10:16:42    263s]     Resolving skew group constraints done.
[11/26 10:16:42    263s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:42    263s]     PostConditioning Fixing DRVs...
[11/26 10:16:42    263s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 4435013720959085797 4929401358825025848
[11/26 10:16:42    263s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[11/26 10:16:42    263s]         delay calculator: calls=13963, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:42    263s]         legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:42    263s]         steiner router: calls=13509, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:42    263s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/26 10:16:42    263s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       Statistics: Fix DRVs (cell sizing):
[11/26 10:16:42    263s]       ===================================
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       Cell changes by Net Type:
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       -------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/26 10:16:42    263s]       -------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]       top                0            0           0            0                    0                0
[11/26 10:16:42    263s]       trunk              0            0           0            0                    0                0
[11/26 10:16:42    263s]       leaf               0            0           0            0                    0                0
[11/26 10:16:42    263s]       -------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]       Total              0            0           0            0                    0                0
[11/26 10:16:42    263s]       -------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/26 10:16:42    263s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 4435013720959085797 4929401358825025848
[11/26 10:16:42    263s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[11/26 10:16:42    263s]         delay calculator: calls=13963, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:42    263s]         legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:42    263s]         steiner router: calls=13509, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:42    263s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/26 10:16:42    263s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:42    263s]         sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:42    263s]         misc counts      : r=1, pp=0, mci=0
[11/26 10:16:42    263s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:42    263s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:42    263s]         sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:42    263s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
[11/26 10:16:42    263s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
[11/26 10:16:42    263s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:42    263s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[11/26 10:16:42    263s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/26 10:16:42    263s]         Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:42    263s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/26 10:16:42    263s]         skew_group clk/common: insertion delay [min=25.3, max=25.6], skew [0.3 vs 28.5]
[11/26 10:16:42    263s]             min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:42    263s]             max path sink: addr_1st_reg_2_/CLK
[11/26 10:16:42    263s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/26 10:16:42    263s]         skew_group clk/common: insertion delay [min=25.3, max=25.6], skew [0.3 vs 28.5]
[11/26 10:16:42    263s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:42    263s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:42    263s]     Buffering to fix DRVs...
[11/26 10:16:42    263s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/26 10:16:42    263s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/26 10:16:42    263s]     Inserted 0 buffers and inverters.
[11/26 10:16:42    263s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/26 10:16:42    263s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[11/26 10:16:42    263s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 4435013720959085797 4929401358825025848
[11/26 10:16:42    263s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[11/26 10:16:42    263s]       delay calculator: calls=13963, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:42    263s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:42    263s]       steiner router: calls=13509, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:42    263s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/26 10:16:42    263s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:42    263s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:42    263s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:16:42    263s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:42    263s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:42    263s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:42    263s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
[11/26 10:16:42    263s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
[11/26 10:16:42    263s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:42    263s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[11/26 10:16:42    263s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/26 10:16:42    263s]       Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:42    263s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/26 10:16:42    263s]       skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
[11/26 10:16:42    263s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:42    263s]           max path sink: addr_1st_reg_2_/CLK
[11/26 10:16:42    263s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/26 10:16:42    263s]       skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
[11/26 10:16:42    263s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:42    263s]     
[11/26 10:16:42    263s]     Slew Diagnostics: After DRV fixing
[11/26 10:16:42    263s]     ==================================
[11/26 10:16:42    263s]     
[11/26 10:16:42    263s]     Global Causes:
[11/26 10:16:42    263s]     
[11/26 10:16:42    263s]     -----
[11/26 10:16:42    263s]     Cause
[11/26 10:16:42    263s]     -----
[11/26 10:16:42    263s]       (empty table)
[11/26 10:16:42    263s]     -----
[11/26 10:16:42    263s]     
[11/26 10:16:42    263s]     Top 5 overslews:
[11/26 10:16:42    263s]     
[11/26 10:16:42    263s]     ---------------------------------
[11/26 10:16:42    263s]     Overslew    Causes    Driving Pin
[11/26 10:16:42    263s]     ---------------------------------
[11/26 10:16:42    263s]       (empty table)
[11/26 10:16:42    263s]     ---------------------------------
[11/26 10:16:42    263s]     
[11/26 10:16:42    263s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/26 10:16:42    263s]     
[11/26 10:16:42    263s]     -------------------
[11/26 10:16:42    263s]     Cause    Occurences
[11/26 10:16:42    263s]     -------------------
[11/26 10:16:42    263s]       (empty table)
[11/26 10:16:42    263s]     -------------------
[11/26 10:16:42    263s]     
[11/26 10:16:42    263s]     Violation diagnostics counts from the 0 nodes that have violations:
[11/26 10:16:42    263s]     
[11/26 10:16:42    263s]     -------------------
[11/26 10:16:42    263s]     Cause    Occurences
[11/26 10:16:42    263s]     -------------------
[11/26 10:16:42    263s]       (empty table)
[11/26 10:16:42    263s]     -------------------
[11/26 10:16:42    263s]     
[11/26 10:16:42    263s]     PostConditioning Fixing Skew by cell sizing...
[11/26 10:16:42    263s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 4435013720959085797 4929401358825025848
[11/26 10:16:42    263s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[11/26 10:16:42    263s]         delay calculator: calls=13963, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:42    263s]         legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:42    263s]         steiner router: calls=13509, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:42    263s]       Path optimization required 0 stage delay updates 
[11/26 10:16:42    263s]       Resized 0 clock insts to decrease delay.
[11/26 10:16:42    263s]       Fixing short paths with downsize only
[11/26 10:16:42    263s]       Path optimization required 0 stage delay updates 
[11/26 10:16:42    263s]       Resized 0 clock insts to increase delay.
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       Statistics: Fix Skew (cell sizing):
[11/26 10:16:42    263s]       ===================================
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       Cell changes by Net Type:
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       -------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/26 10:16:42    263s]       -------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]       top                0            0           0            0                    0                0
[11/26 10:16:42    263s]       trunk              0            0           0            0                    0                0
[11/26 10:16:42    263s]       leaf               0            0           0            0                    0                0
[11/26 10:16:42    263s]       -------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]       Total              0            0           0            0                    0                0
[11/26 10:16:42    263s]       -------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/26 10:16:42    263s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/26 10:16:42    263s]       
[11/26 10:16:42    263s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 4435013720959085797 4929401358825025848
[11/26 10:16:42    263s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[11/26 10:16:42    263s]         delay calculator: calls=13963, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:42    263s]         legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:42    263s]         steiner router: calls=13509, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:42    263s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/26 10:16:42    263s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:42    263s]         sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:42    263s]         misc counts      : r=1, pp=0, mci=0
[11/26 10:16:42    263s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:42    263s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:42    263s]         sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:42    263s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
[11/26 10:16:42    263s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
[11/26 10:16:42    263s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:42    263s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[11/26 10:16:42    263s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/26 10:16:42    263s]         Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:42    263s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/26 10:16:42    263s]         skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
[11/26 10:16:42    263s]             min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:42    263s]             max path sink: addr_1st_reg_2_/CLK
[11/26 10:16:42    263s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/26 10:16:42    263s]         skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
[11/26 10:16:42    263s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:42    263s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:42    263s]     Reconnecting optimized routes...
[11/26 10:16:42    263s]     Reset timing graph...
[11/26 10:16:42    263s] Ignoring AAE DB Resetting ...
[11/26 10:16:42    263s]     Reset timing graph done.
[11/26 10:16:42    263s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:42    263s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[11/26 10:16:42    263s]     Set dirty flag on 0 instances, 0 nets
[11/26 10:16:42    263s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:16:42    263s]   PostConditioning done.
[11/26 10:16:42    263s] Net route status summary:
[11/26 10:16:42    263s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:16:42    263s]   Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:16:42    263s]   Update timing and DAG stats after post-conditioning...
[11/26 10:16:42    263s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:42    263s]   Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
[11/26 10:16:42    263s] End AAE Lib Interpolated Model. (MEM=3203.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:16:42    263s]   Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:42    263s]   Clock DAG hash after post-conditioning: 4435013720959085797 4929401358825025848
[11/26 10:16:42    263s]   CTS services accumulated run-time stats after post-conditioning:
[11/26 10:16:42    263s]     delay calculator: calls=13964, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:42    263s]     legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:42    263s]     steiner router: calls=13509, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:42    263s]   Clock DAG stats after post-conditioning:
[11/26 10:16:42    263s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:42    263s]     sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:42    263s]     misc counts      : r=1, pp=0, mci=0
[11/26 10:16:42    263s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:42    263s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:42    263s]     sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:42    263s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
[11/26 10:16:42    263s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
[11/26 10:16:42    263s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:42    263s]   Clock DAG net violations after post-conditioning: none
[11/26 10:16:42    263s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/26 10:16:42    263s]     Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:42    263s]   Primary reporting skew groups after post-conditioning:
[11/26 10:16:42    263s]     skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
[11/26 10:16:42    263s]         min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:42    263s]         max path sink: addr_1st_reg_2_/CLK
[11/26 10:16:42    263s]   Skew group summary after post-conditioning:
[11/26 10:16:42    263s]     skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
[11/26 10:16:42    263s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/26 10:16:42    263s]   Setting CTS place status to fixed for clock tree and sinks.
[11/26 10:16:42    263s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/26 10:16:42    263s]   Post-balance tidy up or trial balance steps...
[11/26 10:16:42    263s]   Clock DAG hash at end of CTS: 4435013720959085797 4929401358825025848
[11/26 10:16:42    263s]   CTS services accumulated run-time stats at end of CTS:
[11/26 10:16:42    263s]     delay calculator: calls=13964, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:42    263s]     legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:42    263s]     steiner router: calls=13509, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   Clock DAG stats at end of CTS:
[11/26 10:16:42    263s]   ==============================
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   -------------------------------------------------------
[11/26 10:16:42    263s]   Cell type                 Count    Area     Capacitance
[11/26 10:16:42    263s]   -------------------------------------------------------
[11/26 10:16:42    263s]   Buffers                     0      0.000       0.000
[11/26 10:16:42    263s]   Inverters                   0      0.000       0.000
[11/26 10:16:42    263s]   Integrated Clock Gates      0      0.000       0.000
[11/26 10:16:42    263s]   Discrete Clock Gates        0      0.000       0.000
[11/26 10:16:42    263s]   Clock Logic                 0      0.000       0.000
[11/26 10:16:42    263s]   All                         0      0.000       0.000
[11/26 10:16:42    263s]   -------------------------------------------------------
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   Clock DAG miscellaneous counts at end of CTS:
[11/26 10:16:42    263s]   =============================================
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   ------------------------------
[11/26 10:16:42    263s]   Type                     Count
[11/26 10:16:42    263s]   ------------------------------
[11/26 10:16:42    263s]   Roots                      1
[11/26 10:16:42    263s]   Preserved Ports            0
[11/26 10:16:42    263s]   Multiple Clock Inputs      0
[11/26 10:16:42    263s]   ------------------------------
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   Clock DAG sink counts at end of CTS:
[11/26 10:16:42    263s]   ====================================
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   -------------------------
[11/26 10:16:42    263s]   Sink type           Count
[11/26 10:16:42    263s]   -------------------------
[11/26 10:16:42    263s]   Regular               7
[11/26 10:16:42    263s]   Enable Latch          0
[11/26 10:16:42    263s]   Load Capacitance      0
[11/26 10:16:42    263s]   Antenna Diode         0
[11/26 10:16:42    263s]   Node Sink             0
[11/26 10:16:42    263s]   Total                 7
[11/26 10:16:42    263s]   -------------------------
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   Clock DAG wire lengths at end of CTS:
[11/26 10:16:42    263s]   =====================================
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   --------------------
[11/26 10:16:42    263s]   Type     Wire Length
[11/26 10:16:42    263s]   --------------------
[11/26 10:16:42    263s]   Top          0.000
[11/26 10:16:42    263s]   Trunk        0.000
[11/26 10:16:42    263s]   Leaf       296.064
[11/26 10:16:42    263s]   Total      296.064
[11/26 10:16:42    263s]   --------------------
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   Clock DAG hp wire lengths at end of CTS:
[11/26 10:16:42    263s]   ========================================
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   -----------------------
[11/26 10:16:42    263s]   Type     hp Wire Length
[11/26 10:16:42    263s]   -----------------------
[11/26 10:16:42    263s]   Top          0.000
[11/26 10:16:42    263s]   Trunk        0.000
[11/26 10:16:42    263s]   Leaf         0.000
[11/26 10:16:42    263s]   Total        0.000
[11/26 10:16:42    263s]   -----------------------
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   Clock DAG capacitances at end of CTS:
[11/26 10:16:42    263s]   =====================================
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   --------------------------------
[11/26 10:16:42    263s]   Type     Gate     Wire     Total
[11/26 10:16:42    263s]   --------------------------------
[11/26 10:16:42    263s]   Top      0.000    0.000    0.000
[11/26 10:16:42    263s]   Trunk    0.000    0.000    0.000
[11/26 10:16:42    263s]   Leaf     2.302    7.133    9.435
[11/26 10:16:42    263s]   Total    2.302    7.133    9.435
[11/26 10:16:42    263s]   --------------------------------
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   Clock DAG sink capacitances at end of CTS:
[11/26 10:16:42    263s]   ==========================================
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   -----------------------------------------------
[11/26 10:16:42    263s]   Total    Average    Std. Dev.    Min      Max
[11/26 10:16:42    263s]   -----------------------------------------------
[11/26 10:16:42    263s]   2.302     0.329       0.000      0.329    0.329
[11/26 10:16:42    263s]   -----------------------------------------------
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   Clock DAG net violations at end of CTS:
[11/26 10:16:42    263s]   =======================================
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   None
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/26 10:16:42    263s]   ====================================================================
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   --------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]   Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                          Over Target
[11/26 10:16:42    263s]   --------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]   Leaf        100.0       1       74.0         0.0       74.0    74.0    {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}         -
[11/26 10:16:42    263s]   --------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   Primary reporting skew groups summary at end of CTS:
[11/26 10:16:42    263s]   ====================================================
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]   Half-corner                    Skew Group    Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[11/26 10:16:42    263s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]   delayCorner_slow:setup.late    clk/common     25.3      25.6     0.3        28.5           0.3             0.3             25.5         0.1       -0.798      -1.280     100% {25.3, 25.6}
[11/26 10:16:42    263s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   Skew group summary at end of CTS:
[11/26 10:16:42    263s]   =================================
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]   Half-corner                    Skew Group    Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[11/26 10:16:42    263s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]   delayCorner_slow:setup.late    clk/common     25.3      25.6     0.3        28.5           0.3             0.3             25.5         0.1       -0.798      -1.280     100% {25.3, 25.6}
[11/26 10:16:42    263s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   Found a total of 0 clock tree pins with a slew violation.
[11/26 10:16:42    263s]   
[11/26 10:16:42    263s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:42    263s] Synthesizing clock trees done.
[11/26 10:16:42    263s] Tidy Up And Update Timing...
[11/26 10:16:42    263s] External - Set all clocks to propagated mode...
[11/26 10:16:42    263s] Innovus updating I/O latencies
[11/26 10:16:43    263s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:16:43    263s] #################################################################################
[11/26 10:16:43    263s] # Design Stage: PreRoute
[11/26 10:16:43    263s] # Design Name: dist_sort
[11/26 10:16:43    263s] # Design Mode: 90nm
[11/26 10:16:43    263s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:16:43    263s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:16:43    263s] # Signoff Settings: SI Off 
[11/26 10:16:43    263s] #################################################################################
[11/26 10:16:43    264s] Topological Sorting (REAL = 0:00:00.0, MEM = 3217.2M, InitMEM = 3217.2M)
[11/26 10:16:43    264s] Start delay calculation (fullDC) (1 T). (MEM=2724.42)
[11/26 10:16:43    264s] End AAE Lib Interpolated Model. (MEM=3228.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:16:43    264s] Total number of fetched objects 10503
[11/26 10:16:43    264s] Total number of fetched objects 10503
[11/26 10:16:43    264s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:16:43    264s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:16:43    264s] End delay calculation. (MEM=2740.61 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 10:16:43    264s] End delay calculation (fullDC). (MEM=2740.61 CPU=0:00:00.4 REAL=0:00:00.0)
[11/26 10:16:43    264s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 3278.5M) ***
[11/26 10:16:44    264s] Setting all clocks to propagated mode.
[11/26 10:16:44    264s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.4 real=0:00:01.4)
[11/26 10:16:44    264s] Clock DAG hash after update timingGraph: 4435013720959085797 4929401358825025848
[11/26 10:16:44    264s] CTS services accumulated run-time stats after update timingGraph:
[11/26 10:16:44    264s]   delay calculator: calls=13964, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:16:44    264s]   legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:16:44    264s]   steiner router: calls=13509, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:16:44    264s] Clock DAG stats after update timingGraph:
[11/26 10:16:44    264s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:16:44    264s]   sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:16:44    264s]   misc counts      : r=1, pp=0, mci=0
[11/26 10:16:44    264s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:16:44    264s]   cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:16:44    264s]   sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:16:44    264s]   wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
[11/26 10:16:44    264s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
[11/26 10:16:44    264s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:16:44    264s] Clock DAG net violations after update timingGraph: none
[11/26 10:16:44    264s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/26 10:16:44    264s]   Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:16:44    264s] Primary reporting skew groups after update timingGraph:
[11/26 10:16:44    264s]   skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
[11/26 10:16:44    264s]       min path sink: addr_2nd_reg_0_/CLK
[11/26 10:16:44    264s]       max path sink: addr_1st_reg_2_/CLK
[11/26 10:16:44    264s] Skew group summary after update timingGraph:
[11/26 10:16:44    264s]   skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
[11/26 10:16:44    264s] Logging CTS constraint violations...
[11/26 10:16:44    264s]   No violations found.
[11/26 10:16:44    264s] Logging CTS constraint violations done.
[11/26 10:16:44    264s] Tidy Up And Update Timing done. (took cpu=0:00:01.4 real=0:00:01.4)
[11/26 10:16:44    264s] Runtime done. (took cpu=0:00:52.0 real=0:00:52.9)
[11/26 10:16:44    264s] Runtime Report Coverage % = 100
[11/26 10:16:44    264s] Runtime Summary
[11/26 10:16:44    264s] ===============
[11/26 10:16:44    264s] Clock Runtime:   (5%) Core CTS           2.89 (Init 2.19, Construction 0.20, Implementation 0.09, eGRPC 0.08, PostConditioning 0.05, Other 0.29)
[11/26 10:16:44    264s] Clock Runtime:   (3%) CTS services       1.82 (RefinePlace 0.62, EarlyGlobalClock 0.44, NanoRoute 0.59, ExtractRC 0.17, TimingAnalysis 0.00)
[11/26 10:16:44    264s] Clock Runtime:  (91%) Other CTS         48.12 (Init 0.65, CongRepair/EGR-DP 46.04, TimingUpdate 1.42, Other 0.00)
[11/26 10:16:44    264s] Clock Runtime: (100%) Total             52.83
[11/26 10:16:44    264s] 
[11/26 10:16:44    264s] 
[11/26 10:16:44    264s] Runtime Summary:
[11/26 10:16:44    264s] ================
[11/26 10:16:44    264s] 
[11/26 10:16:44    264s] ---------------------------------------------------------------------------------------------------------------------------
[11/26 10:16:44    264s] wall   % time  children  called  name
[11/26 10:16:44    264s] ---------------------------------------------------------------------------------------------------------------------------
[11/26 10:16:44    264s] 52.86  100.00   52.86      0       
[11/26 10:16:44    264s] 52.86  100.00   52.83      1     Runtime
[11/26 10:16:44    264s]  0.34    0.64    0.00      1     Updating ideal nets and annotations
[11/26 10:16:44    264s]  0.40    0.75    0.40      1     CCOpt::Phase::Initialization
[11/26 10:16:44    264s]  0.40    0.75    0.07      1       Check Prerequisites
[11/26 10:16:44    264s]  0.07    0.13    0.00      1         Leaving CCOpt scope - CheckPlace
[11/26 10:16:44    264s]  2.02    3.82    2.01      1     CCOpt::Phase::PreparingToBalance
[11/26 10:16:44    264s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/26 10:16:44    264s]  0.59    1.11    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/26 10:16:44    264s]  0.07    0.13    0.04      1       Legalization setup
[11/26 10:16:44    264s]  0.03    0.05    0.00      2         Leaving CCOpt scope - Initializing placement interface
[11/26 10:16:44    264s]  0.01    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/26 10:16:44    264s]  1.36    2.58    0.00      1       Validating CTS configuration
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Checking module port directions
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[11/26 10:16:44    264s]  0.09    0.16    0.02      1     Preparing To Balance
[11/26 10:16:44    264s]  0.01    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/26 10:16:44    264s]  0.01    0.02    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/26 10:16:44    264s] 46.24   87.49   46.24      1     CCOpt::Phase::Construction
[11/26 10:16:44    264s] 46.22   87.44   46.22      1       Stage::Clustering
[11/26 10:16:44    264s]  0.39    0.75    0.39      1         Clustering
[11/26 10:16:44    264s]  0.06    0.11    0.00      1           Initialize for clustering
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Preplacing multi-input logics
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[11/26 10:16:44    264s]  0.06    0.12    0.00      1           Bottom-up phase
[11/26 10:16:44    264s]  0.27    0.50    0.26      1           Legalizing clock trees
[11/26 10:16:44    264s]  0.24    0.45    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/26 10:16:44    264s]  0.01    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[11/26 10:16:44    264s]  0.01    0.02    0.00      1             Leaving CCOpt scope - Initializing placement interface
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Clock tree timing engine global stage delay update for delayCorner_slow:setup.late
[11/26 10:16:44    264s]  0.00    0.00    0.00      1           Clock tree timing engine global stage delay update for delayCorner_slow:setup.late
[11/26 10:16:44    264s] 45.83   86.69   45.82      1         CongRepair After Initial Clustering
[11/26 10:16:44    264s] 45.75   86.56   45.69      1           Leaving CCOpt scope - Early Global Route
[11/26 10:16:44    264s]  0.19    0.37    0.00      1             Early Global Route - eGR only step
[11/26 10:16:44    264s] 45.50   86.07    0.00      1             Congestion Repair
[11/26 10:16:44    264s]  0.06    0.11    0.00      1           Leaving CCOpt scope - extractRC
[11/26 10:16:44    264s]  0.01    0.02    0.00      1           Clock tree timing engine global stage delay update for delayCorner_slow:setup.late
[11/26 10:16:44    264s]  0.01    0.01    0.00      1       Stage::DRV Fixing
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Fixing clock tree slew time and max cap violations
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/26 10:16:44    264s]  0.02    0.03    0.02      1       Stage::Insertion Delay Reduction
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Removing unnecessary root buffering
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Removing unconstrained drivers
[11/26 10:16:44    264s]  0.01    0.02    0.00      1         Reducing insertion delay 1
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Removing longest path buffering
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Reducing delay of long paths
[11/26 10:16:44    264s]  0.28    0.53    0.28      1     CCOpt::Phase::Implementation
[11/26 10:16:44    264s]  0.01    0.02    0.01      1       Stage::Reducing Power
[11/26 10:16:44    264s]  0.00    0.01    0.00      1         Improving clock tree routing
[11/26 10:16:44    264s]  0.00    0.01    0.00      1         Reducing clock tree power 1
[11/26 10:16:44    264s]  0.00    0.00    0.00      1           Legalizing clock trees
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Reducing clock tree power 2
[11/26 10:16:44    264s]  0.02    0.05    0.02      1       Stage::Balancing
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Improving subtree skew
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Offloading subtrees by buffering
[11/26 10:16:44    264s]  0.01    0.03    0.01      1         AdjustingMinPinPIDs for balancing
[11/26 10:16:44    264s]  0.01    0.02    0.01      1           Approximately balancing fragments step
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Resolve constraints - Approximately balancing fragments
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Moving gates to improve sub-tree skew
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Approximately balancing fragments bottom up
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Approximately balancing fragments, wire and cell delays
[11/26 10:16:44    264s]  0.00    0.00    0.00      1           Improving fragments clock skew
[11/26 10:16:44    264s]  0.00    0.01    0.00      1         Approximately balancing step
[11/26 10:16:44    264s]  0.00    0.00    0.00      1           Resolve constraints - Approximately balancing
[11/26 10:16:44    264s]  0.00    0.00    0.00      1           Approximately balancing, wire and cell delays
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Approximately balancing paths
[11/26 10:16:44    264s]  0.03    0.05    0.02      1       Stage::Polishing
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for delayCorner_slow:setup.late
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Merging balancing drivers for power
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Improving clock skew
[11/26 10:16:44    264s]  0.00    0.01    0.00      1         Moving gates to reduce wire capacitance
[11/26 10:16:44    264s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[11/26 10:16:44    264s]  0.00    0.00    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Legalizing clock trees
[11/26 10:16:44    264s]  0.00    0.00    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Legalizing clock trees
[11/26 10:16:44    264s]  0.00    0.01    0.00      1         Reducing clock tree power 3
[11/26 10:16:44    264s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[11/26 10:16:44    264s]  0.00    0.00    0.00      1           Legalizing clock trees
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Improving insertion delay
[11/26 10:16:44    264s]  0.01    0.02    0.01      1         Wire Opt OverFix
[11/26 10:16:44    264s]  0.00    0.01    0.00      1           Wire Reduction extra effort
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Artificially removing short and long paths
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Global shorten wires A0
[11/26 10:16:44    264s]  0.00    0.00    0.00      2             Move For Wirelength - core
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Global shorten wires A1
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Global shorten wires B
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             Move For Wirelength - branch
[11/26 10:16:44    264s]  0.00    0.00    0.00      1           Optimizing orientation
[11/26 10:16:44    264s]  0.00    0.00    0.00      1             FlipOpt
[11/26 10:16:44    264s]  0.22    0.41    0.21      1       Stage::Updating netlist
[11/26 10:16:44    264s]  0.02    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/26 10:16:44    264s]  0.19    0.36    0.00      1         Leaving CCOpt scope - ClockRefiner
[11/26 10:16:44    264s]  0.52    0.97    0.48      1     CCOpt::Phase::eGRPC
[11/26 10:16:44    264s]  0.20    0.37    0.19      1       Leaving CCOpt scope - Routing Tools
[11/26 10:16:44    264s]  0.19    0.35    0.00      1         Early Global Route - eGR only step
[11/26 10:16:44    264s]  0.06    0.11    0.00      1       Leaving CCOpt scope - extractRC
[11/26 10:16:44    264s]  0.01    0.02    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/26 10:16:44    264s]  0.00    0.00    0.00      1       Loading clock net RC data
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Preprocessing clock nets
[11/26 10:16:44    264s]  0.00    0.00    0.00      1       Disconnecting
[11/26 10:16:44    264s]  0.00    0.00    0.00      1       Reset bufferability constraints
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for delayCorner_slow:setup.late
[11/26 10:16:44    264s]  0.00    0.00    0.00      1       eGRPC Moving buffers
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Violation analysis
[11/26 10:16:44    264s]  0.00    0.01    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Artificially removing short and long paths
[11/26 10:16:44    264s]  0.00    0.00    0.00      1         Downsizing Pass 0
[11/26 10:16:44    264s]  0.00    0.01    0.00      1       eGRPC Fixing DRVs
[11/26 10:16:44    264s]  0.00    0.00    0.00      1       Reconnecting optimized routes
[11/26 10:16:44    264s]  0.00    0.00    0.00      1       Violation analysis
[11/26 10:16:44    264s]  0.01    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/26 10:16:44    264s]  0.19    0.37    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/26 10:16:44    264s]  1.47    2.78    1.47      1     CCOpt::Phase::Routing
[11/26 10:16:44    264s]  1.41    2.66    1.32      1       Leaving CCOpt scope - Routing Tools
[11/26 10:16:44    264s]  0.19    0.36    0.00      1         Early Global Route - eGR->Nr High Frequency step
[11/26 10:16:44    264s]  0.59    1.11    0.00      1         NanoRoute
[11/26 10:16:44    264s]  0.54    1.03    0.00      1         Route Remaining Unrouted Nets
[11/26 10:16:44    264s]  0.06    0.11    0.00      1       Leaving CCOpt scope - extractRC
[11/26 10:16:44    264s]  0.00    0.00    0.00      1       Clock tree timing engine global stage delay update for delayCorner_slow:setup.late
[11/26 10:16:44    264s]  0.05    0.10    0.03      1     CCOpt::Phase::PostConditioning
[11/26 10:16:44    264s]  0.01    0.03    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/26 10:16:44    264s]  0.00    0.00    0.00      1       Reset bufferability constraints
[11/26 10:16:44    264s]  0.01    0.01    0.00      1       PostConditioning Upsizing To Fix DRVs
[11/26 10:16:44    264s]  0.00    0.00    0.00      1       Recomputing CTS skew targets
[11/26 10:16:44    264s]  0.00    0.01    0.00      1       PostConditioning Fixing DRVs
[11/26 10:16:44    264s]  0.00    0.01    0.00      1       Buffering to fix DRVs
[11/26 10:16:44    264s]  0.00    0.01    0.00      1       PostConditioning Fixing Skew by cell sizing
[11/26 10:16:44    264s]  0.00    0.00    0.00      1       Reconnecting optimized routes
[11/26 10:16:44    264s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/26 10:16:44    264s]  0.00    0.00    0.00      1       Clock tree timing engine global stage delay update for delayCorner_slow:setup.late
[11/26 10:16:44    264s]  0.00    0.00    0.00      1     Post-balance tidy up or trial balance steps
[11/26 10:16:44    264s]  1.43    2.70    1.42      1     Tidy Up And Update Timing
[11/26 10:16:44    264s]  1.42    2.69    0.00      1       External - Set all clocks to propagated mode
[11/26 10:16:44    264s] ---------------------------------------------------------------------------------------------------------------------------
[11/26 10:16:44    264s] 
[11/26 10:16:44    264s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 10:16:44    264s] Leaving CCOpt scope - Cleaning up placement interface...
[11/26 10:16:44    264s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3268.9M, EPOCH TIME: 1732634204.087386
[11/26 10:16:44    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:882).
[11/26 10:16:44    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:44    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:44    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:44    264s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.016, REAL:0.017, MEM:3144.9M, EPOCH TIME: 1732634204.104282
[11/26 10:16:44    264s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:16:44    264s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:51.3/0:00:52.1 (1.0), totSession cpu/real = 0:04:24.7/0:05:04.8 (0.9), mem = 3144.9M
[11/26 10:16:44    264s] 
[11/26 10:16:44    264s] =============================================================================================
[11/26 10:16:44    264s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 23.12-s091_1
[11/26 10:16:44    264s] =============================================================================================
[11/26 10:16:44    264s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:16:44    264s] ---------------------------------------------------------------------------------------------
[11/26 10:16:44    264s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:16:44    264s] [ IncrReplace            ]      1   0:00:43.2  (  82.9 % )     0:00:45.5 /  0:00:45.0    1.0
[11/26 10:16:44    264s] [ RefinePlace            ]      4   0:00:01.0  (   1.9 % )     0:00:01.0 /  0:00:01.0    1.0
[11/26 10:16:44    264s] [ DetailPlaceInit        ]     11   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:16:44    264s] [ EarlyGlobalRoute       ]      5   0:00:01.6  (   3.0 % )     0:00:01.6 /  0:00:01.4    0.9
[11/26 10:16:44    264s] [ DetailRoute            ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:16:44    264s] [ ExtractRC              ]      4   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:16:44    264s] [ FullDelayCalc          ]      2   0:00:02.2  (   4.2 % )     0:00:02.3 /  0:00:02.2    1.0
[11/26 10:16:44    264s] [ TimingUpdate           ]      3   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:16:44    264s] [ MISC                   ]          0:00:03.5  (   6.7 % )     0:00:03.5 /  0:00:03.4    1.0
[11/26 10:16:44    264s] ---------------------------------------------------------------------------------------------
[11/26 10:16:44    264s]  CTS #1 TOTAL                       0:00:52.1  ( 100.0 % )     0:00:52.1 /  0:00:51.3    1.0
[11/26 10:16:44    264s] ---------------------------------------------------------------------------------------------
[11/26 10:16:44    264s] Synthesizing clock trees with CCOpt done.
[11/26 10:16:44    264s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:16:44    264s] UM:*                                                                   cts
[11/26 10:16:44    264s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2681.4M, totSessionCpu=0:04:25 **
[11/26 10:16:44    264s] 
[11/26 10:16:44    264s] Active Setup views: default_setup_view 
[11/26 10:16:44    264s] GigaOpt running with 1 threads.
[11/26 10:16:44    264s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:24.8/0:05:04.9 (0.9), mem = 3141.9M
[11/26 10:16:44    265s] Need call spDPlaceInit before registerPrioInstLoc.
[11/26 10:16:44    265s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 10:16:44    265s] OPERPROF: Starting DPlace-Init at level 1, MEM:3147.9M, EPOCH TIME: 1732634204.409127
[11/26 10:16:44    265s] Processing tracks to init pin-track alignment.
[11/26 10:16:44    265s] z: 1, totalTracks: 1
[11/26 10:16:44    265s] z: 3, totalTracks: 1
[11/26 10:16:44    265s] z: 5, totalTracks: 1
[11/26 10:16:44    265s] z: 7, totalTracks: 1
[11/26 10:16:44    265s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:16:44    265s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3147.9M, EPOCH TIME: 1732634204.413259
[11/26 10:16:44    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:44    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:44    265s] 
[11/26 10:16:44    265s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:16:44    265s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:16:44    265s] OPERPROF:     Starting CMU at level 3, MEM:3147.9M, EPOCH TIME: 1732634204.417924
[11/26 10:16:44    265s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3147.9M, EPOCH TIME: 1732634204.418398
[11/26 10:16:44    265s] 
[11/26 10:16:44    265s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:16:44    265s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3147.9M, EPOCH TIME: 1732634204.419036
[11/26 10:16:44    265s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3147.9M, EPOCH TIME: 1732634204.419079
[11/26 10:16:44    265s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3147.9M, EPOCH TIME: 1732634204.419184
[11/26 10:16:44    265s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3147.9MB).
[11/26 10:16:44    265s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3147.9M, EPOCH TIME: 1732634204.420165
[11/26 10:16:44    265s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3147.9M, EPOCH TIME: 1732634204.420471
[11/26 10:16:44    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:16:44    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:44    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:44    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:44    265s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.014, MEM:3147.9M, EPOCH TIME: 1732634204.434021
[11/26 10:16:44    265s] 
[11/26 10:16:44    265s] Creating Lib Analyzer ...
[11/26 10:16:44    265s] **Info: Nano Route Mode has Min Route Layer 2/[2,10].
[11/26 10:16:44    265s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:16:44    265s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:16:44    265s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:16:44    265s] 
[11/26 10:16:44    265s] {RT RC_corner_25 0 2 3  0}
[11/26 10:16:44    265s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:25 mem=3169.9M
[11/26 10:16:44    265s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:25 mem=3169.9M
[11/26 10:16:44    265s] Creating Lib Analyzer, finished. 
[11/26 10:16:44    265s] Info: IPO magic value 0x8109BEEF.
[11/26 10:16:44    265s] Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
[11/26 10:16:44    265s]       SynthesisEngine workers will not check out additional licenses.
[11/26 10:16:57    265s] **INFO: Using Advanced Metric Collection system.
[11/26 10:16:57    265s] **optDesign ... cpu = 0:00:01, real = 0:00:13, mem = 2704.1M, totSessionCpu=0:04:25 **
[11/26 10:16:57    265s] #optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
[11/26 10:16:57    265s] *** optDesign -postCTS ***
[11/26 10:16:57    265s] DRC Margin: user margin 0.0; extra margin 0.2
[11/26 10:16:57    265s] Hold Target Slack: user slack 0
[11/26 10:16:57    265s] Setup Target Slack: user slack 0; extra slack 0.0
[11/26 10:16:57    265s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3169.9M, EPOCH TIME: 1732634217.789186
[11/26 10:16:57    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:57    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:57    265s] 
[11/26 10:16:57    265s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:16:57    265s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:16:57    265s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3169.9M, EPOCH TIME: 1732634217.795181
[11/26 10:16:57    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:16:57    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:57    265s] Multi-VT timing optimization disabled based on library information.
[11/26 10:16:57    265s] 
[11/26 10:16:57    265s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:16:57    265s] Deleting Lib Analyzer.
[11/26 10:16:57    265s] 
[11/26 10:16:57    265s] TimeStamp Deleting Cell Server End ...
[11/26 10:16:57    265s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:16:57    265s] 
[11/26 10:16:57    265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:16:57    265s] Summary for sequential cells identification: 
[11/26 10:16:57    265s]   Identified SBFF number: 17
[11/26 10:16:57    265s]   Identified MBFF number: 0
[11/26 10:16:57    265s]   Identified SB Latch number: 6
[11/26 10:16:57    265s]   Identified MB Latch number: 0
[11/26 10:16:57    265s]   Not identified SBFF number: 0
[11/26 10:16:57    265s]   Not identified MBFF number: 0
[11/26 10:16:57    265s]   Not identified SB Latch number: 0
[11/26 10:16:57    265s]   Not identified MB Latch number: 0
[11/26 10:16:57    265s]   Number of sequential cells which are not FFs: 3
[11/26 10:16:57    265s]  Visiting view : default_setup_view
[11/26 10:16:57    265s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:16:57    265s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:16:57    265s]  Visiting view : default_hold_view
[11/26 10:16:57    265s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:16:57    265s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:16:57    265s] TLC MultiMap info (StdDelay):
[11/26 10:16:57    265s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:16:57    265s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:16:57    265s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:16:57    265s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:16:57    265s]  Setting StdDelay to: 4.2ps
[11/26 10:16:57    265s] 
[11/26 10:16:57    265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:16:57    265s] 
[11/26 10:16:57    265s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:16:57    265s] 
[11/26 10:16:57    265s] TimeStamp Deleting Cell Server End ...
[11/26 10:16:57    265s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3169.9M, EPOCH TIME: 1732634217.836736
[11/26 10:16:57    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:57    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:57    265s] Cell dist_sort LLGs are deleted
[11/26 10:16:57    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:57    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:57    265s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3162.9M, EPOCH TIME: 1732634217.837212
[11/26 10:16:57    265s] Start to check current routing status for nets...
[11/26 10:16:57    265s] All nets are already routed correctly.
[11/26 10:16:57    265s] End to check current routing status for nets (mem=3162.9M)
[11/26 10:16:57    265s] 
[11/26 10:16:57    265s] Creating Lib Analyzer ...
[11/26 10:16:57    265s] 
[11/26 10:16:57    265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:16:57    265s] Summary for sequential cells identification: 
[11/26 10:16:57    265s]   Identified SBFF number: 17
[11/26 10:16:57    265s]   Identified MBFF number: 0
[11/26 10:16:57    265s]   Identified SB Latch number: 6
[11/26 10:16:57    265s]   Identified MB Latch number: 0
[11/26 10:16:57    265s]   Not identified SBFF number: 0
[11/26 10:16:57    265s]   Not identified MBFF number: 0
[11/26 10:16:57    265s]   Not identified SB Latch number: 0
[11/26 10:16:57    265s]   Not identified MB Latch number: 0
[11/26 10:16:57    265s]   Number of sequential cells which are not FFs: 3
[11/26 10:16:57    265s]  Visiting view : default_setup_view
[11/26 10:16:57    265s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 10:16:57    265s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:16:57    265s]  Visiting view : default_hold_view
[11/26 10:16:57    265s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 10:16:57    265s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:16:57    265s] TLC MultiMap info (StdDelay):
[11/26 10:16:57    265s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:16:57    265s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.3ps
[11/26 10:16:57    265s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:16:57    265s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.3ps
[11/26 10:16:57    265s]  Setting StdDelay to: 4.3ps
[11/26 10:16:57    265s] 
[11/26 10:16:57    265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:16:57    265s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:16:57    265s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:16:57    265s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:16:57    265s] 
[11/26 10:16:57    265s] {RT RC_corner_25 0 2 3  0}
[11/26 10:16:58    265s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:26 mem=3170.9M
[11/26 10:16:58    265s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:26 mem=3170.9M
[11/26 10:16:58    265s] Creating Lib Analyzer, finished. 
[11/26 10:16:58    265s] #optDebug: Start CG creation (mem=3200.0M)
[11/26 10:16:58    265s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:16:58    265s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:16:58    265s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:16:58    265s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:16:58    265s] ToF 135.6527um
[11/26 10:16:58    265s] (cpu=0:00:00.2, mem=3250.0M)
[11/26 10:16:58    265s]  ...processing cgPrt (cpu=0:00:00.2, mem=3250.0M)
[11/26 10:16:58    265s]  ...processing cgEgp (cpu=0:00:00.2, mem=3250.0M)
[11/26 10:16:58    265s]  ...processing cgPbk (cpu=0:00:00.2, mem=3250.0M)
[11/26 10:16:58    265s]  ...processing cgNrb(cpu=0:00:00.2, mem=3250.0M)
[11/26 10:16:58    265s]  ...processing cgObs (cpu=0:00:00.2, mem=3250.0M)
[11/26 10:16:58    265s]  ...processing cgCon (cpu=0:00:00.2, mem=3250.0M)
[11/26 10:16:58    265s]  ...processing cgPdm (cpu=0:00:00.2, mem=3250.0M)
[11/26 10:16:58    265s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3250.0M)
[11/26 10:16:58    265s] Compute RC Scale Done ...
[11/26 10:16:58    266s] Cell dist_sort LLGs are deleted
[11/26 10:16:58    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:58    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:58    266s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3250.0M, EPOCH TIME: 1732634218.434609
[11/26 10:16:58    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:58    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:58    266s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3250.0M, EPOCH TIME: 1732634218.434999
[11/26 10:16:58    266s] Max number of tech site patterns supported in site array is 256.
[11/26 10:16:58    266s] Core basic site is coreSite
[11/26 10:16:58    266s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:16:58    266s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:16:58    266s] Fast DP-INIT is on for default
[11/26 10:16:58    266s] Atter site array init, number of instance map data is 0.
[11/26 10:16:58    266s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.005, MEM:3250.0M, EPOCH TIME: 1732634218.439620
[11/26 10:16:58    266s] 
[11/26 10:16:58    266s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:16:58    266s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:16:58    266s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.007, MEM:3250.0M, EPOCH TIME: 1732634218.442084
[11/26 10:16:58    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:16:58    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:16:58    266s] Starting delay calculation for Setup views
[11/26 10:16:58    266s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:16:58    266s] #################################################################################
[11/26 10:16:58    266s] # Design Stage: PreRoute
[11/26 10:16:58    266s] # Design Name: dist_sort
[11/26 10:16:58    266s] # Design Mode: 90nm
[11/26 10:16:58    266s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:16:58    266s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:16:58    266s] # Signoff Settings: SI Off 
[11/26 10:16:58    266s] #################################################################################
[11/26 10:16:58    266s] Calculate delays in Single mode...
[11/26 10:16:58    266s] Topological Sorting (REAL = 0:00:00.0, MEM = 3248.0M, InitMEM = 3248.0M)
[11/26 10:16:58    266s] Start delay calculation (fullDC) (1 T). (MEM=2743.29)
[11/26 10:16:58    266s] End AAE Lib Interpolated Model. (MEM=3259.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:17:00    267s] Total number of fetched objects 10503
[11/26 10:17:00    267s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:17:00    267s] End delay calculation. (MEM=2766.16 CPU=0:00:01.1 REAL=0:00:02.0)
[11/26 10:17:00    267s] End delay calculation (fullDC). (MEM=2766.16 CPU=0:00:01.3 REAL=0:00:02.0)
[11/26 10:17:00    267s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 3243.5M) ***
[11/26 10:17:00    268s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:04:28 mem=3243.5M)
[11/26 10:17:00    268s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.082  |
|           TNS (ns):| -0.207  |
|    Violating Paths:|    3    |
|          All Paths:|   21    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.055%
------------------------------------------------------------------

[11/26 10:17:00    268s] **optDesign ... cpu = 0:00:04, real = 0:00:16, mem = 2750.9M, totSessionCpu=0:04:28 **
[11/26 10:17:00    268s] Begin: Collecting metrics
[11/26 10:17:00    268s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | -0.082 |  -0 |       36.05 | 0:00:02  |        3198 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[11/26 10:17:00    268s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2750.9M, current mem=2750.9M)

[11/26 10:17:00    268s] End: Collecting metrics
[11/26 10:17:00    268s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.6/0:00:16.7 (0.2), totSession cpu/real = 0:04:28.4/0:05:21.6 (0.8), mem = 3197.6M
[11/26 10:17:00    268s] 
[11/26 10:17:00    268s] =============================================================================================
[11/26 10:17:00    268s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             23.12-s091_1
[11/26 10:17:00    268s] =============================================================================================
[11/26 10:17:00    268s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:00    268s] ---------------------------------------------------------------------------------------------
[11/26 10:17:00    268s] [ ViewPruning            ]      2   0:00:00.1  (   0.7 % )     0:00:00.3 /  0:00:00.4    1.0
[11/26 10:17:00    268s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:02.3 /  0:00:02.3    1.0
[11/26 10:17:00    268s] [ MetricReport           ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:17:00    268s] [ DrvReport              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:17:00    268s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:00    268s] [ LibAnalyzerInit        ]      2   0:00:00.5  (   3.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:17:00    268s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:00    268s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:17:00    268s] [ ChannelGraphInit       ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:17:00    268s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:00    268s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:00    268s] [ UpdateTimingGraph      ]      1   0:00:00.3  (   1.6 % )     0:00:02.2 /  0:00:02.2    1.0
[11/26 10:17:00    268s] [ FullDelayCalc          ]      1   0:00:01.5  (   9.0 % )     0:00:01.5 /  0:00:01.5    1.0
[11/26 10:17:00    268s] [ TimingUpdate           ]      2   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.4    1.0
[11/26 10:17:00    268s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:00    268s] [ MISC                   ]          0:00:13.5  (  81.0 % )     0:00:13.5 /  0:00:00.5    0.0
[11/26 10:17:00    268s] ---------------------------------------------------------------------------------------------
[11/26 10:17:00    268s]  InitOpt #1 TOTAL                   0:00:16.7  ( 100.0 % )     0:00:16.7 /  0:00:03.6    0.2
[11/26 10:17:00    268s] ---------------------------------------------------------------------------------------------
[11/26 10:17:00    268s] ** INFO : this run is activating low effort ccoptDesign flow
[11/26 10:17:00    268s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:17:00    268s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:28 mem=3197.6M
[11/26 10:17:00    268s] OPERPROF: Starting DPlace-Init at level 1, MEM:3197.6M, EPOCH TIME: 1732634220.861954
[11/26 10:17:00    268s] Processing tracks to init pin-track alignment.
[11/26 10:17:00    268s] z: 1, totalTracks: 1
[11/26 10:17:00    268s] z: 3, totalTracks: 1
[11/26 10:17:00    268s] z: 5, totalTracks: 1
[11/26 10:17:00    268s] z: 7, totalTracks: 1
[11/26 10:17:00    268s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:17:00    268s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3197.6M, EPOCH TIME: 1732634220.866060
[11/26 10:17:00    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:00    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:00    268s] 
[11/26 10:17:00    268s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:00    268s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:00    268s] 
[11/26 10:17:00    268s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:17:00    268s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.006, MEM:3197.6M, EPOCH TIME: 1732634220.871574
[11/26 10:17:00    268s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3197.6M, EPOCH TIME: 1732634220.871643
[11/26 10:17:00    268s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3197.6M, EPOCH TIME: 1732634220.871759
[11/26 10:17:00    268s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3197.6MB).
[11/26 10:17:00    268s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3197.6M, EPOCH TIME: 1732634220.872748
[11/26 10:17:00    268s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:28 mem=3197.6M
[11/26 10:17:00    268s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3197.6M, EPOCH TIME: 1732634220.880800
[11/26 10:17:00    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:00    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:00    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:00    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:00    268s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.014, MEM:3197.6M, EPOCH TIME: 1732634220.894970
[11/26 10:17:00    268s] OPTC: m4 20.0 50.0 [ 115.0 20.0 50.0 ]
[11/26 10:17:00    268s] OPTC: view 50.0:115.0 [ 0.0500 ]
[11/26 10:17:01    268s] #optDebug: fT-E <X 2 0 0 1>
[11/26 10:17:01    268s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[11/26 10:17:01    268s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -21.5 -useBottleneckAnalyzer -drvRatio 0.4
[11/26 10:17:01    268s] Begin: GigaOpt Route Type Constraints Refinement
[11/26 10:17:01    268s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:29.0/0:05:22.1 (0.8), mem = 3197.6M
[11/26 10:17:01    268s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.11
[11/26 10:17:01    268s] ### Creating RouteCongInterface, started
[11/26 10:17:01    268s] {MMLU 1 1 10503}
[11/26 10:17:01    268s] [oiLAM] Zs 3, 11
[11/26 10:17:01    268s] ### Creating LA Mngr. totSessionCpu=0:04:29 mem=3197.6M
[11/26 10:17:01    268s] ### Creating LA Mngr, finished. totSessionCpu=0:04:29 mem=3197.6M
[11/26 10:17:01    268s] 
[11/26 10:17:01    268s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/26 10:17:01    268s] 
[11/26 10:17:01    268s] #optDebug: {0, 1.000}
[11/26 10:17:01    268s] ### Creating RouteCongInterface, finished
[11/26 10:17:01    268s] Updated routing constraints on 0 nets.
[11/26 10:17:01    268s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.11
[11/26 10:17:01    268s] Bottom Preferred Layer:
[11/26 10:17:01    268s] +-----------+------------+----------+
[11/26 10:17:01    268s] |   Layer   |    CLK     |   Rule   |
[11/26 10:17:01    268s] +-----------+------------+----------+
[11/26 10:17:01    268s] | M3 (z=3)  |          1 | default  |
[11/26 10:17:01    268s] +-----------+------------+----------+
[11/26 10:17:01    268s] Via Pillar Rule:
[11/26 10:17:01    268s]     None
[11/26 10:17:01    268s] Finished writing unified metrics of routing constraints.
[11/26 10:17:01    268s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:04:29.0/0:05:22.2 (0.8), mem = 3197.6M
[11/26 10:17:01    268s] 
[11/26 10:17:01    268s] =============================================================================================
[11/26 10:17:01    268s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 23.12-s091_1
[11/26 10:17:01    268s] =============================================================================================
[11/26 10:17:01    268s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:01    268s] ---------------------------------------------------------------------------------------------
[11/26 10:17:01    268s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  80.3 % )     0:00:00.0 /  0:00:00.0    1.4
[11/26 10:17:01    268s] [ MISC                   ]          0:00:00.0  (  19.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:01    268s] ---------------------------------------------------------------------------------------------
[11/26 10:17:01    268s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:17:01    268s] ---------------------------------------------------------------------------------------------
[11/26 10:17:01    268s] End: GigaOpt Route Type Constraints Refinement
[11/26 10:17:01    268s] Begin: Collecting metrics
[11/26 10:17:01    269s] 
 ------------------------------------------------------------------------------------------ 
| Snapshot              | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | -0.082 |  -0 |       36.05 | 0:00:02  |        3198 |    0 |   0 |
| route_type_refinement |        |     |             | 0:00:00  |        3198 |      |     |
 ------------------------------------------------------------------------------------------ 
[11/26 10:17:01    269s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2751.6M, current mem=2751.6M)

[11/26 10:17:01    269s] End: Collecting metrics
[11/26 10:17:01    269s] Deleting Lib Analyzer.
[11/26 10:17:01    269s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:29.1/0:05:22.3 (0.8), mem = 3197.6M
[11/26 10:17:01    269s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:17:01    269s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:17:01    269s] ### Creating LA Mngr. totSessionCpu=0:04:29 mem=3197.6M
[11/26 10:17:01    269s] ### Creating LA Mngr, finished. totSessionCpu=0:04:29 mem=3197.6M
[11/26 10:17:01    269s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 10:17:01    269s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.12
[11/26 10:17:01    269s] 
[11/26 10:17:01    269s] Creating Lib Analyzer ...
[11/26 10:17:01    269s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:17:01    269s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:17:01    269s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:17:01    269s] 
[11/26 10:17:01    269s] {RT RC_corner_25 0 2 3  0}
[11/26 10:17:01    269s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:29 mem=3197.6M
[11/26 10:17:01    269s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:29 mem=3197.6M
[11/26 10:17:01    269s] Creating Lib Analyzer, finished. 
[11/26 10:17:01    269s] 
[11/26 10:17:01    269s] Active Setup views: default_setup_view 
[11/26 10:17:01    269s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3197.6M, EPOCH TIME: 1732634221.961560
[11/26 10:17:01    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:01    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:01    269s] 
[11/26 10:17:01    269s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:01    269s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:01    269s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3197.6M, EPOCH TIME: 1732634221.967238
[11/26 10:17:01    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:01    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:01    269s] [oiPhyDebug] optDemand 211183718400.00, spDemand 204651878400.00.
[11/26 10:17:01    269s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8875
[11/26 10:17:01    269s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:17:01    269s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:29 mem=3197.6M
[11/26 10:17:01    269s] OPERPROF: Starting DPlace-Init at level 1, MEM:3197.6M, EPOCH TIME: 1732634221.970772
[11/26 10:17:01    269s] Processing tracks to init pin-track alignment.
[11/26 10:17:01    269s] z: 1, totalTracks: 1
[11/26 10:17:01    269s] z: 3, totalTracks: 1
[11/26 10:17:01    269s] z: 5, totalTracks: 1
[11/26 10:17:01    269s] z: 7, totalTracks: 1
[11/26 10:17:01    269s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:17:01    269s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3197.6M, EPOCH TIME: 1732634221.974633
[11/26 10:17:01    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:01    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:01    269s] 
[11/26 10:17:01    269s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:01    269s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:01    269s] 
[11/26 10:17:01    269s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:17:01    269s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3197.6M, EPOCH TIME: 1732634221.980028
[11/26 10:17:01    269s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3197.6M, EPOCH TIME: 1732634221.980099
[11/26 10:17:01    269s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3197.6M, EPOCH TIME: 1732634221.980218
[11/26 10:17:01    269s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3197.6MB).
[11/26 10:17:01    269s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3197.6M, EPOCH TIME: 1732634221.981209
[11/26 10:17:01    269s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:17:02    269s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8875
[11/26 10:17:02    269s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:30 mem=3197.6M
[11/26 10:17:02    269s] ### Creating RouteCongInterface, started
[11/26 10:17:02    269s] 
[11/26 10:17:02    269s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/26 10:17:02    269s] 
[11/26 10:17:02    269s] #optDebug: {0, 1.000}
[11/26 10:17:02    269s] ### Creating RouteCongInterface, finished
[11/26 10:17:02    269s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3255.7M, EPOCH TIME: 1732634222.042311
[11/26 10:17:02    269s] Found 0 hard placement blockage before merging.
[11/26 10:17:02    269s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3255.7M, EPOCH TIME: 1732634222.042551
[11/26 10:17:02    269s] 
[11/26 10:17:02    269s] Netlist preparation processing... 
[11/26 10:17:02    269s] Removed 0 instance
[11/26 10:17:02    269s] *info: Marking 0 isolation instances dont touch
[11/26 10:17:02    269s] *info: Marking 0 level shifter instances dont touch
[11/26 10:17:02    269s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:17:02    269s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8875
[11/26 10:17:02    269s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3300.8M, EPOCH TIME: 1732634222.067508
[11/26 10:17:02    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8875).
[11/26 10:17:02    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:02    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:02    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:02    269s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.014, MEM:3212.8M, EPOCH TIME: 1732634222.081722
[11/26 10:17:02    269s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.12
[11/26 10:17:02    269s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:04:29.6/0:05:22.8 (0.8), mem = 3212.8M
[11/26 10:17:02    269s] 
[11/26 10:17:02    269s] =============================================================================================
[11/26 10:17:02    269s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     23.12-s091_1
[11/26 10:17:02    269s] =============================================================================================
[11/26 10:17:02    269s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:02    269s] ---------------------------------------------------------------------------------------------
[11/26 10:17:02    269s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  48.4 % )     0:00:00.2 /  0:00:00.3    1.0
[11/26 10:17:02    269s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:02    269s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:17:02    269s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:17:02    269s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:02    269s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:02    269s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:02    269s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:17:02    269s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:02    269s] [ MISC                   ]          0:00:00.2  (  36.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:17:02    269s] ---------------------------------------------------------------------------------------------
[11/26 10:17:02    269s]  SimplifyNetlist #1 TOTAL           0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:17:02    269s] ---------------------------------------------------------------------------------------------
[11/26 10:17:02    269s] Begin: Collecting metrics
[11/26 10:17:02    269s] 
 ------------------------------------------------------------------------------------------ 
| Snapshot              | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | -0.082 |  -0 |       36.05 | 0:00:02  |        3198 |    0 |   0 |
| route_type_refinement |        |     |             | 0:00:00  |        3198 |      |     |
| simplify_netlist      |        |     |             | 0:00:01  |        3213 |      |     |
 ------------------------------------------------------------------------------------------ 
[11/26 10:17:02    269s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2753.0M, current mem=2753.0M)

[11/26 10:17:02    269s] End: Collecting metrics
[11/26 10:17:02    269s] *** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:29.7/0:05:22.9 (0.8), mem = 3212.8M
[11/26 10:17:02    269s] *** Starting optimizing excluded clock nets MEM= 3212.8M) ***
[11/26 10:17:02    269s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3212.8M) ***
[11/26 10:17:02    269s] *** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:29.7/0:05:22.9 (0.8), mem = 3212.8M
[11/26 10:17:02    269s] 
[11/26 10:17:02    269s] =============================================================================================
[11/26 10:17:02    269s]  Step TAT Report : ExcludedClockNetOpt #1 / clock_opt_design #1                 23.12-s091_1
[11/26 10:17:02    269s] =============================================================================================
[11/26 10:17:02    269s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:02    269s] ---------------------------------------------------------------------------------------------
[11/26 10:17:02    269s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:02    269s] ---------------------------------------------------------------------------------------------
[11/26 10:17:02    269s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:02    269s] ---------------------------------------------------------------------------------------------
[11/26 10:17:02    269s] *** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:29.7/0:05:22.9 (0.8), mem = 3212.8M
[11/26 10:17:02    269s] *** Starting optimizing excluded clock nets MEM= 3212.8M) ***
[11/26 10:17:02    269s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3212.8M) ***
[11/26 10:17:02    269s] *** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:29.7/0:05:22.9 (0.8), mem = 3212.8M
[11/26 10:17:02    269s] 
[11/26 10:17:02    269s] =============================================================================================
[11/26 10:17:02    269s]  Step TAT Report : ExcludedClockNetOpt #2 / clock_opt_design #1                 23.12-s091_1
[11/26 10:17:02    269s] =============================================================================================
[11/26 10:17:02    269s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:02    269s] ---------------------------------------------------------------------------------------------
[11/26 10:17:02    269s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:02    269s] ---------------------------------------------------------------------------------------------
[11/26 10:17:02    269s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:02    269s] ---------------------------------------------------------------------------------------------
[11/26 10:17:02    269s] Begin: Collecting metrics
[11/26 10:17:02    269s] 
 -------------------------------------------------------------------------------------------- 
| Snapshot                | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                         | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary         | -0.082 |  -0 |       36.05 | 0:00:02  |        3198 |    0 |   0 |
| route_type_refinement   |        |     |             | 0:00:00  |        3198 |      |     |
| simplify_netlist        |        |     |             | 0:00:01  |        3213 |      |     |
| excluded_clk_net_fixing |        |     |             | 0:00:00  |        3213 |      |     |
 -------------------------------------------------------------------------------------------- 
[11/26 10:17:02    269s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2753.0M, current mem=2753.0M)

[11/26 10:17:02    269s] End: Collecting metrics
[11/26 10:17:02    269s] Info: Done creating the CCOpt slew target map.
[11/26 10:17:02    269s] Begin: GigaOpt high fanout net optimization
[11/26 10:17:02    269s] GigaOpt HFN: use maxLocalDensity 1.2
[11/26 10:17:02    269s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/26 10:17:02    269s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:29.8/0:05:23.0 (0.8), mem = 3212.8M
[11/26 10:17:02    269s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:17:02    269s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:17:02    269s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.13
[11/26 10:17:02    269s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:17:02    269s] 
[11/26 10:17:02    269s] Active Setup views: default_setup_view 
[11/26 10:17:02    269s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3212.8M, EPOCH TIME: 1732634222.400754
[11/26 10:17:02    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:02    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:02    269s] 
[11/26 10:17:02    269s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:02    269s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:02    269s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3212.8M, EPOCH TIME: 1732634222.406353
[11/26 10:17:02    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:02    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:02    269s] [oiPhyDebug] optDemand 211183718400.00, spDemand 204651878400.00.
[11/26 10:17:02    269s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8875
[11/26 10:17:02    269s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 10:17:02    269s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:30 mem=3212.8M
[11/26 10:17:02    269s] OPERPROF: Starting DPlace-Init at level 1, MEM:3212.8M, EPOCH TIME: 1732634222.409708
[11/26 10:17:02    269s] Processing tracks to init pin-track alignment.
[11/26 10:17:02    269s] z: 1, totalTracks: 1
[11/26 10:17:02    269s] z: 3, totalTracks: 1
[11/26 10:17:02    269s] z: 5, totalTracks: 1
[11/26 10:17:02    269s] z: 7, totalTracks: 1
[11/26 10:17:02    269s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:17:02    269s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3212.8M, EPOCH TIME: 1732634222.413654
[11/26 10:17:02    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:02    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:02    269s] 
[11/26 10:17:02    269s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:02    269s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:02    269s] 
[11/26 10:17:02    269s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:17:02    269s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3212.8M, EPOCH TIME: 1732634222.418850
[11/26 10:17:02    269s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3212.8M, EPOCH TIME: 1732634222.418919
[11/26 10:17:02    269s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3212.8M, EPOCH TIME: 1732634222.419053
[11/26 10:17:02    269s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3212.8MB).
[11/26 10:17:02    269s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:3212.8M, EPOCH TIME: 1732634222.420105
[11/26 10:17:02    269s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:17:02    269s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8875
[11/26 10:17:02    269s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:30 mem=3212.8M
[11/26 10:17:02    269s] ### Creating RouteCongInterface, started
[11/26 10:17:02    269s] 
[11/26 10:17:02    269s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[11/26 10:17:02    269s] 
[11/26 10:17:02    269s] #optDebug: {0, 1.000}
[11/26 10:17:02    269s] ### Creating RouteCongInterface, finished
[11/26 10:17:02    270s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:02    270s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:02    270s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:02    270s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:02    270s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:02    270s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:02    270s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:02    270s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:02    270s] AoF 661.2055um
[11/26 10:17:02    270s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 10:17:02    270s] Total-nets :: 10503, Stn-nets :: 0, ratio :: 0 %, Total-len 190938, Stn-len 0
[11/26 10:17:02    270s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8875
[11/26 10:17:02    270s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3271.0M, EPOCH TIME: 1732634222.695223
[11/26 10:17:02    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:02    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:02    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:02    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:02    270s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.014, MEM:3213.0M, EPOCH TIME: 1732634222.708832
[11/26 10:17:02    270s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.13
[11/26 10:17:02    270s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:04:30.2/0:05:23.4 (0.8), mem = 3213.0M
[11/26 10:17:02    270s] 
[11/26 10:17:02    270s] =============================================================================================
[11/26 10:17:02    270s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              23.12-s091_1
[11/26 10:17:02    270s] =============================================================================================
[11/26 10:17:02    270s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:02    270s] ---------------------------------------------------------------------------------------------
[11/26 10:17:02    270s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:02    270s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:17:02    270s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:02    270s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:02    270s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:02    270s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:02    270s] [ MISC                   ]          0:00:00.3  (  84.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:17:02    270s] ---------------------------------------------------------------------------------------------
[11/26 10:17:02    270s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 10:17:02    270s] ---------------------------------------------------------------------------------------------
[11/26 10:17:02    270s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/26 10:17:02    270s] End: GigaOpt high fanout net optimization
[11/26 10:17:02    270s] Number of setup views: 1
[11/26 10:17:02    270s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:17:02    270s] Deleting Lib Analyzer.
[11/26 10:17:02    270s] Begin: GigaOpt Global Optimization
[11/26 10:17:02    270s] *info: use new DP (enabled)
[11/26 10:17:02    270s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/26 10:17:02    270s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:17:02    270s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:17:02    270s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:30.3/0:05:23.5 (0.8), mem = 3213.0M
[11/26 10:17:02    270s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.14
[11/26 10:17:02    270s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:17:02    270s] 
[11/26 10:17:02    270s] Creating Lib Analyzer ...
[11/26 10:17:02    270s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:17:02    270s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:17:02    270s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:17:02    270s] 
[11/26 10:17:02    270s] {RT RC_corner_25 0 2 3  0}
[11/26 10:17:03    270s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:31 mem=3213.0M
[11/26 10:17:03    270s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:31 mem=3213.0M
[11/26 10:17:03    270s] Creating Lib Analyzer, finished. 
[11/26 10:17:03    270s] 
[11/26 10:17:03    270s] Active Setup views: default_setup_view 
[11/26 10:17:03    270s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3213.0M, EPOCH TIME: 1732634223.173264
[11/26 10:17:03    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:03    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:03    270s] 
[11/26 10:17:03    270s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:03    270s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:03    270s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3213.0M, EPOCH TIME: 1732634223.179489
[11/26 10:17:03    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:03    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:03    270s] [oiPhyDebug] optDemand 211183718400.00, spDemand 204651878400.00.
[11/26 10:17:03    270s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8875
[11/26 10:17:03    270s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 10:17:03    270s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:31 mem=3213.0M
[11/26 10:17:03    270s] OPERPROF: Starting DPlace-Init at level 1, MEM:3213.0M, EPOCH TIME: 1732634223.182920
[11/26 10:17:03    270s] Processing tracks to init pin-track alignment.
[11/26 10:17:03    270s] z: 1, totalTracks: 1
[11/26 10:17:03    270s] z: 3, totalTracks: 1
[11/26 10:17:03    270s] z: 5, totalTracks: 1
[11/26 10:17:03    270s] z: 7, totalTracks: 1
[11/26 10:17:03    270s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:17:03    270s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3213.0M, EPOCH TIME: 1732634223.186699
[11/26 10:17:03    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:03    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:03    270s] 
[11/26 10:17:03    270s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:03    270s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:03    270s] 
[11/26 10:17:03    270s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:17:03    270s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3213.0M, EPOCH TIME: 1732634223.191742
[11/26 10:17:03    270s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3213.0M, EPOCH TIME: 1732634223.191803
[11/26 10:17:03    270s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3213.0M, EPOCH TIME: 1732634223.191925
[11/26 10:17:03    270s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3213.0MB).
[11/26 10:17:03    270s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:3213.0M, EPOCH TIME: 1732634223.192974
[11/26 10:17:03    270s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:17:03    270s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8875
[11/26 10:17:03    270s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:31 mem=3213.0M
[11/26 10:17:03    270s] ### Creating RouteCongInterface, started
[11/26 10:17:03    270s] 
[11/26 10:17:03    270s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/26 10:17:03    270s] 
[11/26 10:17:03    270s] #optDebug: {0, 1.000}
[11/26 10:17:03    270s] ### Creating RouteCongInterface, finished
[11/26 10:17:03    270s] *info: 1 clock net excluded
[11/26 10:17:03    270s] *info: 1 net with fixed/cover wires excluded.
[11/26 10:17:03    270s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3271.1M, EPOCH TIME: 1732634223.364927
[11/26 10:17:03    270s] Found 0 hard placement blockage before merging.
[11/26 10:17:03    270s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3271.1M, EPOCH TIME: 1732634223.365109
[11/26 10:17:03    271s] ** GigaOpt Global Opt WNS Slack -0.082  TNS Slack -0.207 
[11/26 10:17:03    271s] +--------+--------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:17:03    271s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
[11/26 10:17:03    271s] +--------+--------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:17:03    271s] |  -0.082|  -0.207|   36.05%|   0:00:00.0| 3271.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:07    274s] |  -0.068|  -0.166|   36.20%|   0:00:04.0| 3313.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:08    275s] |  -0.064|  -0.154|   36.27%|   0:00:01.0| 3313.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:08    276s] |  -0.064|  -0.154|   36.27%|   0:00:00.0| 3313.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:09    277s] |  -0.049|  -0.108|   36.43%|   0:00:01.0| 3313.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:12    280s] |  -0.041|  -0.084|   36.51%|   0:00:03.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:13    280s] |  -0.037|  -0.074|   36.53%|   0:00:01.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:13    280s] |  -0.037|  -0.074|   36.53%|   0:00:00.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:13    281s] |  -0.038|  -0.075|   36.59%|   0:00:00.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:15    282s] |  -0.037|  -0.069|   36.62%|   0:00:02.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:15    283s] |  -0.037|  -0.069|   36.65%|   0:00:00.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:16    283s] |  -0.037|  -0.069|   36.65%|   0:00:01.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:16    283s] |  -0.037|  -0.073|   36.68%|   0:00:00.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:17    285s] |  -0.035|  -0.068|   36.70%|   0:00:01.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:17    285s] |  -0.033|  -0.061|   36.72%|   0:00:00.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:18    285s] |  -0.033|  -0.061|   36.72%|   0:00:01.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:18    286s] |  -0.031|  -0.053|   36.76%|   0:00:00.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:18    286s] +--------+--------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:17:18    286s] 
[11/26 10:17:18    286s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:15.0 real=0:00:15.0 mem=3314.8M) ***
[11/26 10:17:18    286s] 
[11/26 10:17:18    286s] *** Finish post-CTS Setup Fixing (cpu=0:00:15.0 real=0:00:15.0 mem=3314.8M) ***
[11/26 10:17:18    286s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:17:18    286s] ** GigaOpt Global Opt End WNS Slack -0.031  TNS Slack -0.053 
[11/26 10:17:18    286s] Total-nets :: 10596, Stn-nets :: 121, ratio :: 1.14194 %, Total-len 191080, Stn-len 3698.43
[11/26 10:17:18    286s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8968
[11/26 10:17:18    286s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3314.8M, EPOCH TIME: 1732634238.668356
[11/26 10:17:18    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8968).
[11/26 10:17:18    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:18    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:18    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:18    286s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.017, REAL:0.018, MEM:3226.8M, EPOCH TIME: 1732634238.685858
[11/26 10:17:18    286s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.14
[11/26 10:17:18    286s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:15.7/0:00:15.9 (1.0), totSession cpu/real = 0:04:46.1/0:05:39.4 (0.8), mem = 3226.8M
[11/26 10:17:18    286s] 
[11/26 10:17:18    286s] =============================================================================================
[11/26 10:17:18    286s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           23.12-s091_1
[11/26 10:17:18    286s] =============================================================================================
[11/26 10:17:18    286s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:18    286s] ---------------------------------------------------------------------------------------------
[11/26 10:17:18    286s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:18    286s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.3    1.0
[11/26 10:17:18    286s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:18    286s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:17:18    286s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[11/26 10:17:18    286s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:18    286s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:18    286s] [ BottleneckAnalyzerInit ]      4   0:00:01.5  (   9.4 % )     0:00:01.5 /  0:00:01.5    1.0
[11/26 10:17:18    286s] [ TransformInit          ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:17:18    286s] [ OptSingleIteration     ]     16   0:00:00.1  (   0.7 % )     0:00:13.5 /  0:00:13.5    1.0
[11/26 10:17:18    286s] [ OptGetWeight           ]     16   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:17:18    286s] [ OptEval                ]     16   0:00:07.9  (  50.1 % )     0:00:07.9 /  0:00:07.9    1.0
[11/26 10:17:18    286s] [ OptCommit              ]     16   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:17:18    286s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.3 % )     0:00:01.0 /  0:00:01.0    1.0
[11/26 10:17:18    286s] [ IncrDelayCalc          ]    103   0:00:01.0  (   6.3 % )     0:00:01.0 /  0:00:01.0    1.0
[11/26 10:17:18    286s] [ SetupOptGetWorkingSet  ]     16   0:00:01.2  (   7.3 % )     0:00:01.2 /  0:00:01.2    1.0
[11/26 10:17:18    286s] [ SetupOptGetActiveNode  ]     16   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.1
[11/26 10:17:18    286s] [ SetupOptSlackGraph     ]     16   0:00:01.5  (   9.3 % )     0:00:01.5 /  0:00:01.4    1.0
[11/26 10:17:18    286s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:18    286s] [ IncrTimingUpdate       ]     13   0:00:01.3  (   8.2 % )     0:00:01.3 /  0:00:01.3    1.0
[11/26 10:17:18    286s] [ MISC                   ]          0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.3    0.9
[11/26 10:17:18    286s] ---------------------------------------------------------------------------------------------
[11/26 10:17:18    286s]  GlobalOpt #1 TOTAL                 0:00:15.9  ( 100.0 % )     0:00:15.9 /  0:00:15.7    1.0
[11/26 10:17:18    286s] ---------------------------------------------------------------------------------------------
[11/26 10:17:18    286s] End: GigaOpt Global Optimization
[11/26 10:17:18    286s] Begin: Collecting metrics
[11/26 10:17:18    286s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.082 |           |       -0 |       36.05 | 0:00:02  |        3198 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3198 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3213 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3213 |      |     |
| global_opt              |           |   -0.031 |           |       -0 |       36.76 | 0:00:16  |        3227 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:17:18    286s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2799.6M, current mem=2777.2M)

[11/26 10:17:18    286s] End: Collecting metrics
[11/26 10:17:18    286s] *** Timing NOT met, worst failing slack is -0.031
[11/26 10:17:18    286s] *** Check timing (0:00:00.0)
[11/26 10:17:18    286s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:17:18    286s] Deleting Lib Analyzer.
[11/26 10:17:18    286s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[11/26 10:17:18    286s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:17:18    286s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:17:18    286s] ### Creating LA Mngr. totSessionCpu=0:04:46 mem=3226.8M
[11/26 10:17:18    286s] ### Creating LA Mngr, finished. totSessionCpu=0:04:46 mem=3226.8M
[11/26 10:17:18    286s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 10:17:18    286s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3226.8M, EPOCH TIME: 1732634238.825199
[11/26 10:17:18    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:18    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:18    286s] 
[11/26 10:17:18    286s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:18    286s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:18    286s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3226.8M, EPOCH TIME: 1732634238.831586
[11/26 10:17:18    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:18    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:18    286s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3285.0M, EPOCH TIME: 1732634238.839952
[11/26 10:17:18    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:18    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:18    286s] 
[11/26 10:17:18    286s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:18    286s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:18    286s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.005, MEM:3285.0M, EPOCH TIME: 1732634238.845046
[11/26 10:17:18    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:18    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:18    286s] [oiPhyDebug] optDemand 215192401920.00, spDemand 208660561920.00.
[11/26 10:17:18    286s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8968
[11/26 10:17:18    286s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:17:18    286s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:46 mem=3285.0M
[11/26 10:17:18    286s] OPERPROF: Starting DPlace-Init at level 1, MEM:3285.0M, EPOCH TIME: 1732634238.848196
[11/26 10:17:18    286s] Processing tracks to init pin-track alignment.
[11/26 10:17:18    286s] z: 1, totalTracks: 1
[11/26 10:17:18    286s] z: 3, totalTracks: 1
[11/26 10:17:18    286s] z: 5, totalTracks: 1
[11/26 10:17:18    286s] z: 7, totalTracks: 1
[11/26 10:17:18    286s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:17:18    286s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3285.0M, EPOCH TIME: 1732634238.851695
[11/26 10:17:18    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:18    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:18    286s] 
[11/26 10:17:18    286s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:18    286s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:18    286s] 
[11/26 10:17:18    286s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:17:18    286s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3285.0M, EPOCH TIME: 1732634238.856761
[11/26 10:17:18    286s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3285.0M, EPOCH TIME: 1732634238.856819
[11/26 10:17:18    286s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3285.0M, EPOCH TIME: 1732634238.856996
[11/26 10:17:18    286s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3285.0MB).
[11/26 10:17:18    286s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:3285.0M, EPOCH TIME: 1732634238.858030
[11/26 10:17:18    286s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:17:18    286s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8968
[11/26 10:17:18    286s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:46 mem=3285.0M
[11/26 10:17:18    286s] Begin: Area Reclaim Optimization
[11/26 10:17:18    286s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:46.3/0:05:39.6 (0.8), mem = 3285.0M
[11/26 10:17:18    286s] 
[11/26 10:17:18    286s] Creating Lib Analyzer ...
[11/26 10:17:18    286s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:17:18    286s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:17:18    286s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:17:18    286s] 
[11/26 10:17:18    286s] {RT RC_corner_25 0 2 3  0}
[11/26 10:17:19    286s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:46 mem=3287.0M
[11/26 10:17:19    286s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:47 mem=3287.0M
[11/26 10:17:19    286s] Creating Lib Analyzer, finished. 
[11/26 10:17:19    286s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.15
[11/26 10:17:19    286s] 
[11/26 10:17:19    286s] Active Setup views: default_setup_view 
[11/26 10:17:19    286s] [LDM::Info] TotalInstCnt at InitDesignMc2: 8968
[11/26 10:17:19    286s] ### Creating RouteCongInterface, started
[11/26 10:17:19    286s] 
[11/26 10:17:19    286s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/26 10:17:19    286s] 
[11/26 10:17:19    286s] #optDebug: {0, 1.000}
[11/26 10:17:19    286s] ### Creating RouteCongInterface, finished
[11/26 10:17:19    286s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3287.0M, EPOCH TIME: 1732634239.246992
[11/26 10:17:19    286s] Found 0 hard placement blockage before merging.
[11/26 10:17:19    286s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3287.0M, EPOCH TIME: 1732634239.247263
[11/26 10:17:19    286s] Reclaim Optimization WNS Slack -0.031  TNS Slack -0.053 Density 36.76
[11/26 10:17:19    286s] +---------+---------+--------+--------+------------+--------+
[11/26 10:17:19    286s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 10:17:19    286s] +---------+---------+--------+--------+------------+--------+
[11/26 10:17:19    286s] |   36.76%|        -|  -0.031|  -0.053|   0:00:00.0| 3287.0M|
[11/26 10:17:19    287s] |   36.75%|       13|  -0.031|  -0.053|   0:00:00.0| 3310.6M|
[11/26 10:17:20    287s] |   36.75%|        1|  -0.031|  -0.053|   0:00:01.0| 3310.6M|
[11/26 10:17:20    287s] #optDebug: <stH: 1.0800 MiSeL: 24.4887>
[11/26 10:17:20    287s] |   36.75%|        0|  -0.031|  -0.053|   0:00:00.0| 3310.6M|
[11/26 10:17:20    287s] |   36.72%|       12|  -0.031|  -0.053|   0:00:00.0| 3310.6M|
[11/26 10:17:24    291s] |   36.63%|      103|  -0.022|  -0.032|   0:00:04.0| 3310.6M|
[11/26 10:17:24    291s] |   36.63%|        7|  -0.022|  -0.032|   0:00:00.0| 3310.6M|
[11/26 10:17:24    291s] |   36.63%|        0|  -0.022|  -0.032|   0:00:00.0| 3310.6M|
[11/26 10:17:24    291s] #optDebug: <stH: 1.0800 MiSeL: 24.4887>
[11/26 10:17:24    291s] |   36.63%|        0|  -0.022|  -0.032|   0:00:00.0| 3310.6M|
[11/26 10:17:24    291s] +---------+---------+--------+--------+------------+--------+
[11/26 10:17:24    291s] Reclaim Optimization End WNS Slack -0.022  TNS Slack -0.032 Density 36.63
[11/26 10:17:24    291s] 
[11/26 10:17:24    291s] ** Summary: Restruct = 14 Buffer Deletion = 2 Declone = 10 Resize = 86 **
[11/26 10:17:24    291s] --------------------------------------------------------------
[11/26 10:17:24    291s] |                                   | Total     | Sequential |
[11/26 10:17:24    291s] --------------------------------------------------------------
[11/26 10:17:24    291s] | Num insts resized                 |      79  |       0    |
[11/26 10:17:24    291s] | Num insts undone                  |      24  |       0    |
[11/26 10:17:24    291s] | Num insts Downsized               |      79  |       0    |
[11/26 10:17:24    291s] | Num insts Samesized               |       0  |       0    |
[11/26 10:17:24    291s] | Num insts Upsized                 |       0  |       0    |
[11/26 10:17:24    291s] | Num multiple commits+uncommits    |       7  |       -    |
[11/26 10:17:24    291s] --------------------------------------------------------------
[11/26 10:17:24    291s] 
[11/26 10:17:24    291s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 10:17:24    291s] End: Core Area Reclaim Optimization (cpu = 0:00:05.6) (real = 0:00:06.0) **
[11/26 10:17:24    291s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:17:24    291s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 8956
[11/26 10:17:24    291s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.15
[11/26 10:17:24    291s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.6/0:00:05.7 (1.0), totSession cpu/real = 0:04:51.9/0:05:45.3 (0.8), mem = 3310.6M
[11/26 10:17:24    291s] 
[11/26 10:17:24    291s] =============================================================================================
[11/26 10:17:24    291s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             23.12-s091_1
[11/26 10:17:24    291s] =============================================================================================
[11/26 10:17:24    291s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:24    291s] ---------------------------------------------------------------------------------------------
[11/26 10:17:24    291s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:24    291s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:17:24    291s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:24    291s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:17:24    291s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:24    291s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:24    291s] [ OptimizationStep       ]      1   0:00:00.1  (   2.4 % )     0:00:05.3 /  0:00:05.2    1.0
[11/26 10:17:24    291s] [ OptSingleIteration     ]      8   0:00:00.1  (   2.4 % )     0:00:05.2 /  0:00:05.1    1.0
[11/26 10:17:24    291s] [ OptGetWeight           ]   1224   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[11/26 10:17:24    291s] [ OptEval                ]   1224   0:00:01.0  (  18.2 % )     0:00:01.0 /  0:00:01.0    1.0
[11/26 10:17:24    291s] [ OptCommit              ]   1224   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:17:24    291s] [ PostCommitDelayUpdate  ]   1232   0:00:00.1  (   1.2 % )     0:00:01.4 /  0:00:01.3    1.0
[11/26 10:17:24    291s] [ IncrDelayCalc          ]    282   0:00:01.3  (  22.7 % )     0:00:01.3 /  0:00:01.3    1.0
[11/26 10:17:24    291s] [ IncrTimingUpdate       ]     68   0:00:02.6  (  45.5 % )     0:00:02.6 /  0:00:02.5    1.0
[11/26 10:17:24    291s] [ MISC                   ]          0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.2
[11/26 10:17:24    291s] ---------------------------------------------------------------------------------------------
[11/26 10:17:24    291s]  AreaOpt #1 TOTAL                   0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:05.6    1.0
[11/26 10:17:24    291s] ---------------------------------------------------------------------------------------------
[11/26 10:17:24    291s] Executing incremental physical updates
[11/26 10:17:24    291s] Executing incremental physical updates
[11/26 10:17:24    291s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8956
[11/26 10:17:24    291s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3310.6M, EPOCH TIME: 1732634244.566751
[11/26 10:17:24    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8956).
[11/26 10:17:24    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:24    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:24    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:24    291s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.016, MEM:3228.6M, EPOCH TIME: 1732634244.582495
[11/26 10:17:24    291s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=3228.56M, totSessionCpu=0:04:52).
[11/26 10:17:24    291s] Begin: Collecting metrics
[11/26 10:17:24    291s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.082 |           |       -0 |       36.05 | 0:00:02  |        3198 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3198 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3213 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3213 |      |     |
| global_opt              |           |   -0.031 |           |       -0 |       36.76 | 0:00:16  |        3227 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |       36.63 | 0:00:06  |        3229 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:17:24    292s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2779.0M, current mem=2779.0M)

[11/26 10:17:24    292s] End: Collecting metrics
[11/26 10:17:24    292s] Deleting Lib Analyzer.
[11/26 10:17:24    292s] Begin: GigaOpt Optimization in WNS mode
[11/26 10:17:24    292s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[11/26 10:17:24    292s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:17:24    292s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:17:24    292s] *** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:52.2/0:05:45.6 (0.8), mem = 3228.6M
[11/26 10:17:24    292s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.16
[11/26 10:17:24    292s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:17:24    292s] 
[11/26 10:17:24    292s] Creating Lib Analyzer ...
[11/26 10:17:24    292s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:17:24    292s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:17:24    292s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:17:24    292s] 
[11/26 10:17:24    292s] {RT RC_corner_25 0 2 3  0}
[11/26 10:17:25    292s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:52 mem=3228.6M
[11/26 10:17:25    292s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:52 mem=3228.6M
[11/26 10:17:25    292s] Creating Lib Analyzer, finished. 
[11/26 10:17:25    292s] 
[11/26 10:17:25    292s] Active Setup views: default_setup_view 
[11/26 10:17:25    292s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3228.6M, EPOCH TIME: 1732634245.191754
[11/26 10:17:25    292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:25    292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:25    292s] 
[11/26 10:17:25    292s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:25    292s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:25    292s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3228.6M, EPOCH TIME: 1732634245.197379
[11/26 10:17:25    292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:25    292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:25    292s] [oiPhyDebug] optDemand 214423511040.00, spDemand 207891671040.00.
[11/26 10:17:25    292s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8956
[11/26 10:17:25    292s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[11/26 10:17:25    292s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:53 mem=3228.6M
[11/26 10:17:25    292s] OPERPROF: Starting DPlace-Init at level 1, MEM:3228.6M, EPOCH TIME: 1732634245.201004
[11/26 10:17:25    292s] Processing tracks to init pin-track alignment.
[11/26 10:17:25    292s] z: 1, totalTracks: 1
[11/26 10:17:25    292s] z: 3, totalTracks: 1
[11/26 10:17:25    292s] z: 5, totalTracks: 1
[11/26 10:17:25    292s] z: 7, totalTracks: 1
[11/26 10:17:25    292s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:17:25    292s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3228.6M, EPOCH TIME: 1732634245.204849
[11/26 10:17:25    292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:25    292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:25    292s] 
[11/26 10:17:25    292s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:25    292s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:25    292s] 
[11/26 10:17:25    292s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:17:25    292s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:3228.6M, EPOCH TIME: 1732634245.210114
[11/26 10:17:25    292s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3228.6M, EPOCH TIME: 1732634245.210190
[11/26 10:17:25    292s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3228.6M, EPOCH TIME: 1732634245.210313
[11/26 10:17:25    292s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3228.6MB).
[11/26 10:17:25    292s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:3228.6M, EPOCH TIME: 1732634245.211326
[11/26 10:17:25    292s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:17:25    292s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8956
[11/26 10:17:25    292s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:53 mem=3228.6M
[11/26 10:17:25    292s] ### Creating RouteCongInterface, started
[11/26 10:17:25    292s] 
[11/26 10:17:25    292s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/26 10:17:25    292s] 
[11/26 10:17:25    292s] #optDebug: {0, 1.000}
[11/26 10:17:25    292s] ### Creating RouteCongInterface, finished
[11/26 10:17:25    292s] *info: 1 clock net excluded
[11/26 10:17:25    292s] *info: 1 net with fixed/cover wires excluded.
[11/26 10:17:25    292s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1090489.4
[11/26 10:17:25    292s] PathGroup :  reg2reg  TargetSlack : 0.0043 
[11/26 10:17:25    293s] ** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -0.032 Density 36.63
[11/26 10:17:25    293s] Optimizer WNS Pass 0
[11/26 10:17:25    293s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.022|-0.032|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.022|-0.032|
+----------+------+------+

[11/26 10:17:25    293s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS - TNS 0.0ps; HEPG WNS - TNS 0.0ps; all paths WNS -22.3ps TNS -32.3ps; Real time 0:01:34
[11/26 10:17:25    293s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3288.7M, EPOCH TIME: 1732634245.812454
[11/26 10:17:25    293s] Found 0 hard placement blockage before merging.
[11/26 10:17:25    293s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3288.7M, EPOCH TIME: 1732634245.812871
[11/26 10:17:26    293s] Active Path Group: default 
[11/26 10:17:26    293s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:17:26    293s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
[11/26 10:17:26    293s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:17:26    293s] |  -0.022|   -0.022|  -0.032|   -0.032|   36.63%|   0:00:00.0| 3288.7M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:29    296s] |   0.002|    0.002|   0.000|    0.000|   36.81%|   0:00:03.0| 3323.4M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:29    296s] |   0.004|    0.004|   0.000|    0.000|   36.85%|   0:00:00.0| 3323.4M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:29    297s] |   0.004|    0.004|   0.000|    0.000|   36.87%|   0:00:00.0| 3323.4M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:29    297s] |   0.006|    0.006|   0.000|    0.000|   36.87%|   0:00:00.0| 3323.4M|                NA|       NA| NA                  |
[11/26 10:17:29    297s] |   0.006|    0.006|   0.000|    0.000|   36.87%|   0:00:00.0| 3323.4M|default_setup_view|       NA| NA                  |
[11/26 10:17:29    297s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:17:29    297s] 
[11/26 10:17:29    297s] *** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:03.0 mem=3323.4M) ***
[11/26 10:17:29    297s] 
[11/26 10:17:29    297s] *** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:03.0 mem=3323.4M) ***
[11/26 10:17:29    297s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:17:29    297s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

[11/26 10:17:29    297s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS - TNS 0.0ps; HEPG WNS - TNS 0.0ps; all paths WNS 6.4ps TNS 0.0ps; Real time 0:01:38
[11/26 10:17:29    297s] ** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 36.87
[11/26 10:17:29    297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.1090489.4
[11/26 10:17:29    297s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3323.4M, EPOCH TIME: 1732634249.991804
[11/26 10:17:29    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9007).
[11/26 10:17:29    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.016, MEM:3323.4M, EPOCH TIME: 1732634250.007667
[11/26 10:17:30    297s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3323.4M, EPOCH TIME: 1732634250.007845
[11/26 10:17:30    297s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3323.4M, EPOCH TIME: 1732634250.008173
[11/26 10:17:30    297s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3323.4M, EPOCH TIME: 1732634250.011989
[11/26 10:17:30    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:30    297s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:30    297s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.006, REAL:0.007, MEM:3323.4M, EPOCH TIME: 1732634250.018533
[11/26 10:17:30    297s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3323.4M, EPOCH TIME: 1732634250.018628
[11/26 10:17:30    297s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3323.4M, EPOCH TIME: 1732634250.018768
[11/26 10:17:30    297s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.011, REAL:0.012, MEM:3323.4M, EPOCH TIME: 1732634250.019916
[11/26 10:17:30    297s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.011, REAL:0.012, MEM:3323.4M, EPOCH TIME: 1732634250.019946
[11/26 10:17:30    297s] TDRefine: refinePlace mode is spiral
[11/26 10:17:30    297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.8
[11/26 10:17:30    297s] OPERPROF: Starting Refine-Place at level 1, MEM:3323.4M, EPOCH TIME: 1732634250.020320
[11/26 10:17:30    297s] *** Starting refinePlace (0:04:57 mem=3323.4M) ***
[11/26 10:17:30    297s] Total net bbox length = 1.802e+05 (1.236e+05 5.658e+04) (ext = 1.437e+04)
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:30    297s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:30    297s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:17:30    297s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3323.4M, EPOCH TIME: 1732634250.028023
[11/26 10:17:30    297s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:3323.4M, EPOCH TIME: 1732634250.028635
[11/26 10:17:30    297s] Set min layer with nano route mode ( 2 )
[11/26 10:17:30    297s] Set max layer with parameter ( 3 )
[11/26 10:17:30    297s] Set min layer with nano route mode ( 2 )
[11/26 10:17:30    297s] Set max layer with parameter ( 3 )
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] Starting Small incrNP...
[11/26 10:17:30    297s] User Input Parameters:
[11/26 10:17:30    297s] - Congestion Driven    : Off
[11/26 10:17:30    297s] - Timing Driven        : Off
[11/26 10:17:30    297s] - Area-Violation Based : Off
[11/26 10:17:30    297s] - Start Rollback Level : -5
[11/26 10:17:30    297s] - Legalized            : On
[11/26 10:17:30    297s] - Window Based         : Off
[11/26 10:17:30    297s] - eDen incr mode       : Off
[11/26 10:17:30    297s] - Small incr mode      : On
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] default core: bins with density > 0.750 =  7.10 % ( 23 / 324 )
[11/26 10:17:30    297s] Density distribution unevenness ratio = 22.801%
[11/26 10:17:30    297s] Density distribution unevenness ratio (U70) = 2.331%
[11/26 10:17:30    297s] Density distribution unevenness ratio (U80) = 0.649%
[11/26 10:17:30    297s] Density distribution unevenness ratio (U90) = 0.059%
[11/26 10:17:30    297s] cost 0.942000, thresh 1.000000
[11/26 10:17:30    297s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3323.4M)
[11/26 10:17:30    297s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:17:30    297s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3323.4M, EPOCH TIME: 1732634250.036399
[11/26 10:17:30    297s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3323.4M, EPOCH TIME: 1732634250.036614
[11/26 10:17:30    297s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3323.4M, EPOCH TIME: 1732634250.036634
[11/26 10:17:30    297s] Starting refinePlace ...
[11/26 10:17:30    297s] Set min layer with nano route mode ( 2 )
[11/26 10:17:30    297s] Set max layer with parameter ( 3 )
[11/26 10:17:30    297s] One DDP V2 for no tweak run.
[11/26 10:17:30    297s] Set min layer with nano route mode ( 2 )
[11/26 10:17:30    297s] Set max layer with parameter ( 3 )
[11/26 10:17:30    297s] DDP initSite1 nrRow 175 nrJob 175
[11/26 10:17:30    297s] DDP markSite nrRow 175 nrJob 175
[11/26 10:17:30    297s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/26 10:17:30    297s] ** Cut row section cpu time 0:00:00.0.
[11/26 10:17:30    297s]  ** Cut row section real time 0:00:00.0.
[11/26 10:17:30    297s]    Spread Effort: high, standalone mode, useDDP on.
[11/26 10:17:30    297s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3324.8MB) @(0:04:57 - 0:04:57).
[11/26 10:17:30    297s] Move report: preRPlace moves 894 insts, mean move: 0.49 um, max move: 3.02 um 
[11/26 10:17:30    297s] 	Max move on inst (U4992): (190.37, 56.88) --> (188.42, 55.80)
[11/26 10:17:30    297s] 	Length: 6 sites, height: 1 rows, site name: coreSite, cell type: A2O1A1Ixp33_ASAP7_75t_R
[11/26 10:17:30    297s] wireLenOptFixPriorityInst 7 inst fixed
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s]  === Spiral for Logical I: (movable: 8132) ===
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s]  Info: 0 filler has been deleted!
[11/26 10:17:30    297s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:17:30    297s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:17:30    297s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:17:30    297s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3308.8MB) @(0:04:57 - 0:04:57).
[11/26 10:17:30    297s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:17:30    297s] Move report: Detail placement moves 894 insts, mean move: 0.49 um, max move: 3.02 um 
[11/26 10:17:30    297s] 	Max move on inst (U4992): (190.37, 56.88) --> (188.42, 55.80)
[11/26 10:17:30    297s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3308.8MB
[11/26 10:17:30    297s] Statistics of distance of Instance movement in refine placement:
[11/26 10:17:30    297s]   maximum (X+Y) =         3.02 um
[11/26 10:17:30    297s]   inst (U4992) with max move: (190.368, 56.88) -> (188.424, 55.8)
[11/26 10:17:30    297s]   mean    (X+Y) =         0.49 um
[11/26 10:17:30    297s] Summary Report:
[11/26 10:17:30    297s] Instances move: 894 (out of 8132 movable)
[11/26 10:17:30    297s] Instances flipped: 0
[11/26 10:17:30    297s] Mean displacement: 0.49 um
[11/26 10:17:30    297s] Max displacement: 3.02 um (Instance: U4992) (190.368, 56.88) -> (188.424, 55.8)
[11/26 10:17:30    297s] 	Length: 6 sites, height: 1 rows, site name: coreSite, cell type: A2O1A1Ixp33_ASAP7_75t_R
[11/26 10:17:30    297s] 	Violation at original loc: Overlapping with other instance
[11/26 10:17:30    297s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:17:30    297s] Total instances moved : 894
[11/26 10:17:30    297s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.182, REAL:0.187, MEM:3308.8M, EPOCH TIME: 1732634250.223778
[11/26 10:17:30    297s] Total net bbox length = 1.804e+05 (1.237e+05 5.666e+04) (ext = 1.439e+04)
[11/26 10:17:30    297s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3308.8MB
[11/26 10:17:30    297s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3308.8MB) @(0:04:57 - 0:04:58).
[11/26 10:17:30    297s] *** Finished refinePlace (0:04:58 mem=3308.8M) ***
[11/26 10:17:30    297s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.8
[11/26 10:17:30    297s] OPERPROF: Finished Refine-Place at level 1, CPU:0.201, REAL:0.208, MEM:3308.8M, EPOCH TIME: 1732634250.228257
[11/26 10:17:30    297s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3308.8M, EPOCH TIME: 1732634250.257078
[11/26 10:17:30    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9007).
[11/26 10:17:30    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3308.8M, EPOCH TIME: 1732634250.272793
[11/26 10:17:30    297s] *** maximum move = 3.02 um ***
[11/26 10:17:30    297s] *** Finished re-routing un-routed nets (3308.8M) ***
[11/26 10:17:30    297s] OPERPROF: Starting DPlace-Init at level 1, MEM:3308.8M, EPOCH TIME: 1732634250.280991
[11/26 10:17:30    297s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3308.8M, EPOCH TIME: 1732634250.284836
[11/26 10:17:30    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:30    297s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:30    297s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.006, MEM:3308.8M, EPOCH TIME: 1732634250.290572
[11/26 10:17:30    297s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3308.8M, EPOCH TIME: 1732634250.290646
[11/26 10:17:30    297s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3308.8M, EPOCH TIME: 1732634250.290811
[11/26 10:17:30    297s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3308.8M, EPOCH TIME: 1732634250.291908
[11/26 10:17:30    297s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=3308.8M) ***
[11/26 10:17:30    297s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.1090489.4
[11/26 10:17:30    297s] ** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 36.87
[11/26 10:17:30    297s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] *** Finish post-CTS Setup Fixing (cpu=0:00:05.0 real=0:00:05.0 mem=3308.8M) ***
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1090489.4
[11/26 10:17:30    297s] Total-nets :: 10631, Stn-nets :: 382, ratio :: 3.59326 %, Total-len 190986, Stn-len 9464.11
[11/26 10:17:30    297s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9007
[11/26 10:17:30    297s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3308.8M, EPOCH TIME: 1732634250.462844
[11/26 10:17:30    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:30    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3222.8M, EPOCH TIME: 1732634250.478960
[11/26 10:17:30    297s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.16
[11/26 10:17:30    297s] *** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 0:04:57.8/0:05:51.2 (0.8), mem = 3222.8M
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] =============================================================================================
[11/26 10:17:30    297s]  Step TAT Report : WnsOpt #1 / clock_opt_design #1                              23.12-s091_1
[11/26 10:17:30    297s] =============================================================================================
[11/26 10:17:30    297s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:30    297s] ---------------------------------------------------------------------------------------------
[11/26 10:17:30    297s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:17:30    297s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   4.5 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:17:30    297s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:30    297s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:30    297s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:17:30    297s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:30    297s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:30    297s] [ TransformInit          ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:17:30    297s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:03.9 /  0:00:03.9    1.0
[11/26 10:17:30    297s] [ OptSingleIteration     ]     11   0:00:00.0  (   0.3 % )     0:00:03.9 /  0:00:03.9    1.0
[11/26 10:17:30    297s] [ OptGetWeight           ]     11   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:17:30    297s] [ OptEval                ]     11   0:00:01.9  (  34.1 % )     0:00:01.9 /  0:00:01.9    1.0
[11/26 10:17:30    297s] [ OptCommit              ]     11   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:30    297s] [ PostCommitDelayUpdate  ]     11   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 10:17:30    297s] [ IncrDelayCalc          ]     72   0:00:00.4  (   6.5 % )     0:00:00.4 /  0:00:00.3    0.9
[11/26 10:17:30    297s] [ SetupOptGetWorkingSet  ]     33   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:17:30    297s] [ SetupOptGetActiveNode  ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:30    297s] [ SetupOptSlackGraph     ]     11   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:17:30    297s] [ RefinePlace            ]      1   0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:17:30    297s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:17:30    297s] [ TimingUpdate           ]      2   0:00:00.3  (   4.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:17:30    297s] [ IncrTimingUpdate       ]     17   0:00:01.2  (  21.2 % )     0:00:01.2 /  0:00:01.2    1.0
[11/26 10:17:30    297s] [ MISC                   ]          0:00:00.6  (  10.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 10:17:30    297s] ---------------------------------------------------------------------------------------------
[11/26 10:17:30    297s]  WnsOpt #1 TOTAL                    0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:05.6    1.0
[11/26 10:17:30    297s] ---------------------------------------------------------------------------------------------
[11/26 10:17:30    297s] Begin: Collecting metrics
[11/26 10:17:30    297s] 
	GigaOpt Setup Optimization summary:
[11/26 10:17:30    297s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |     0.000 |   -0.022 |         0 |       -0 |       36.63 | 0:00:01  |        3289 |
	| wns_pass_0       |     0.000 |    0.006 |         0 |        0 |       36.87 | 0:00:04  |        3323 |
	| legalization_0   |     0.000 |    0.006 |         0 |        0 |       36.87 | 0:00:01  |        3309 |
	| end_setup_fixing |     0.000 |    0.006 |         0 |        0 |       36.87 | 0:00:00  |        3309 |
	 ------------------------------------------------------------------------------------------------------- 
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.082 |           |       -0 |       36.05 | 0:00:02  |        3198 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3198 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3213 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3213 |      |     |
| global_opt              |           |   -0.031 |           |       -0 |       36.76 | 0:00:16  |        3227 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |       36.63 | 0:00:06  |        3229 |      |     |
| wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.87 | 0:00:06  |        3323 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:17:30    297s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2803.6M, current mem=2774.2M)

[11/26 10:17:30    297s] End: Collecting metrics
[11/26 10:17:30    297s] End: GigaOpt Optimization in WNS mode
[11/26 10:17:30    297s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:17:30    297s] Deleting Lib Analyzer.
[11/26 10:17:30    297s] **INFO: Flow update: Design timing is met.
[11/26 10:17:30    297s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[11/26 10:17:30    297s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:17:30    297s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:17:30    297s] ### Creating LA Mngr. totSessionCpu=0:04:58 mem=3220.8M
[11/26 10:17:30    297s] ### Creating LA Mngr, finished. totSessionCpu=0:04:58 mem=3220.8M
[11/26 10:17:30    297s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 10:17:30    297s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3279.0M, EPOCH TIME: 1732634250.665361
[11/26 10:17:30    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:30    297s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:30    297s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3279.0M, EPOCH TIME: 1732634250.671019
[11/26 10:17:30    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:30    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] [oiPhyDebug] optDemand 215808261120.00, spDemand 209276421120.00.
[11/26 10:17:30    297s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9007
[11/26 10:17:30    297s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:17:30    297s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:58 mem=3279.0M
[11/26 10:17:30    297s] OPERPROF: Starting DPlace-Init at level 1, MEM:3279.0M, EPOCH TIME: 1732634250.674353
[11/26 10:17:30    297s] Processing tracks to init pin-track alignment.
[11/26 10:17:30    297s] z: 1, totalTracks: 1
[11/26 10:17:30    297s] z: 3, totalTracks: 1
[11/26 10:17:30    297s] z: 5, totalTracks: 1
[11/26 10:17:30    297s] z: 7, totalTracks: 1
[11/26 10:17:30    297s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:17:30    297s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3279.0M, EPOCH TIME: 1732634250.677849
[11/26 10:17:30    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:30    297s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:17:30    297s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:3279.0M, EPOCH TIME: 1732634250.682849
[11/26 10:17:30    297s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3279.0M, EPOCH TIME: 1732634250.682906
[11/26 10:17:30    297s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3279.0M, EPOCH TIME: 1732634250.683017
[11/26 10:17:30    297s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3279.0MB).
[11/26 10:17:30    297s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:3279.0M, EPOCH TIME: 1732634250.684101
[11/26 10:17:30    297s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:17:30    297s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9007
[11/26 10:17:30    297s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:58 mem=3279.0M
[11/26 10:17:30    297s] Begin: Area Reclaim Optimization
[11/26 10:17:30    297s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:58.0/0:05:51.4 (0.8), mem = 3279.0M
[11/26 10:17:30    297s] 
[11/26 10:17:30    297s] Creating Lib Analyzer ...
[11/26 10:17:30    298s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:17:30    298s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:17:30    298s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:17:30    298s] 
[11/26 10:17:30    298s] {RT RC_corner_25 0 2 3  0}
[11/26 10:17:30    298s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:58 mem=3283.0M
[11/26 10:17:30    298s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:58 mem=3283.0M
[11/26 10:17:30    298s] Creating Lib Analyzer, finished. 
[11/26 10:17:30    298s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.17
[11/26 10:17:31    298s] 
[11/26 10:17:31    298s] Active Setup views: default_setup_view 
[11/26 10:17:31    298s] [LDM::Info] TotalInstCnt at InitDesignMc2: 9007
[11/26 10:17:31    298s] ### Creating RouteCongInterface, started
[11/26 10:17:31    298s] 
[11/26 10:17:31    298s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/26 10:17:31    298s] 
[11/26 10:17:31    298s] #optDebug: {0, 1.000}
[11/26 10:17:31    298s] ### Creating RouteCongInterface, finished
[11/26 10:17:31    298s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3283.0M, EPOCH TIME: 1732634251.079787
[11/26 10:17:31    298s] Found 0 hard placement blockage before merging.
[11/26 10:17:31    298s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3283.0M, EPOCH TIME: 1732634251.080124
[11/26 10:17:31    298s] Reclaim Optimization WNS Slack 0.006  TNS Slack 0.000 Density 36.87
[11/26 10:17:31    298s] +---------+---------+--------+--------+------------+--------+
[11/26 10:17:31    298s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 10:17:31    298s] +---------+---------+--------+--------+------------+--------+
[11/26 10:17:31    298s] |   36.87%|        -|   0.006|   0.000|   0:00:00.0| 3283.0M|
[11/26 10:17:31    298s] |   36.86%|        4|   0.006|   0.000|   0:00:00.0| 3306.6M|
[11/26 10:17:31    298s] #optDebug: <stH: 1.0800 MiSeL: 24.4887>
[11/26 10:17:31    298s] |   36.86%|        0|   0.006|   0.000|   0:00:00.0| 3306.6M|
[11/26 10:17:32    299s] |   36.75%|       39|   0.007|   0.000|   0:00:01.0| 3306.6M|
[11/26 10:17:37    305s] |   36.31%|      439|   0.009|   0.000|   0:00:05.0| 3306.6M|
[11/26 10:17:39    306s] |   36.28%|       38|   0.009|   0.000|   0:00:02.0| 3306.6M|
[11/26 10:17:39    306s] |   36.27%|        5|   0.009|   0.000|   0:00:00.0| 3306.6M|
[11/26 10:17:39    306s] |   36.27%|        0|   0.009|   0.000|   0:00:00.0| 3306.6M|
[11/26 10:17:39    306s] #optDebug: <stH: 1.0800 MiSeL: 24.4887>
[11/26 10:17:39    306s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[11/26 10:17:39    307s] |   36.27%|        0|   0.009|   0.000|   0:00:00.0| 3306.6M|
[11/26 10:17:39    307s] +---------+---------+--------+--------+------------+--------+
[11/26 10:17:39    307s] Reclaim Optimization End WNS Slack 0.009  TNS Slack 0.000 Density 36.27
[11/26 10:17:39    307s] 
[11/26 10:17:39    307s] ** Summary: Restruct = 4 Buffer Deletion = 27 Declone = 14 Resize = 475 **
[11/26 10:17:39    307s] --------------------------------------------------------------
[11/26 10:17:39    307s] |                                   | Total     | Sequential |
[11/26 10:17:39    307s] --------------------------------------------------------------
[11/26 10:17:39    307s] | Num insts resized                 |     452  |       0    |
[11/26 10:17:39    307s] | Num insts undone                  |       6  |       0    |
[11/26 10:17:39    307s] | Num insts Downsized               |     452  |       0    |
[11/26 10:17:39    307s] | Num insts Samesized               |       0  |       0    |
[11/26 10:17:39    307s] | Num insts Upsized                 |       0  |       0    |
[11/26 10:17:39    307s] | Num multiple commits+uncommits    |      25  |       -    |
[11/26 10:17:39    307s] --------------------------------------------------------------
[11/26 10:17:39    307s] 
[11/26 10:17:39    307s] Number of times islegalLocAvaiable called = 851 skipped = 0, called in commitmove = 482, skipped in commitmove = 0
[11/26 10:17:39    307s] End: Core Area Reclaim Optimization (cpu = 0:00:09.0) (real = 0:00:09.0) **
[11/26 10:17:39    307s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3322.6M, EPOCH TIME: 1732634259.793135
[11/26 10:17:39    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8960).
[11/26 10:17:39    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:39    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:39    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:39    307s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3322.6M, EPOCH TIME: 1732634259.807783
[11/26 10:17:39    307s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3322.6M, EPOCH TIME: 1732634259.809425
[11/26 10:17:39    307s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3322.6M, EPOCH TIME: 1732634259.809513
[11/26 10:17:39    307s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3322.6M, EPOCH TIME: 1732634259.813146
[11/26 10:17:39    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:39    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:39    307s] 
[11/26 10:17:39    307s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:39    307s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:39    307s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.006, REAL:0.006, MEM:3322.6M, EPOCH TIME: 1732634259.818907
[11/26 10:17:39    307s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3322.6M, EPOCH TIME: 1732634259.818978
[11/26 10:17:39    307s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3322.6M, EPOCH TIME: 1732634259.819071
[11/26 10:17:39    307s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:3322.6M, EPOCH TIME: 1732634259.820062
[11/26 10:17:39    307s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:3322.6M, EPOCH TIME: 1732634259.820205
[11/26 10:17:39    307s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:3322.6M, EPOCH TIME: 1732634259.820476
[11/26 10:17:39    307s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.011, REAL:0.011, MEM:3322.6M, EPOCH TIME: 1732634259.820496
[11/26 10:17:39    307s] TDRefine: refinePlace mode is spiral
[11/26 10:17:39    307s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.9
[11/26 10:17:39    307s] OPERPROF: Starting Refine-Place at level 1, MEM:3322.6M, EPOCH TIME: 1732634259.820546
[11/26 10:17:39    307s] *** Starting refinePlace (0:05:07 mem=3322.6M) ***
[11/26 10:17:39    307s] Total net bbox length = 1.800e+05 (1.236e+05 5.640e+04) (ext = 1.438e+04)
[11/26 10:17:39    307s] 
[11/26 10:17:39    307s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:39    307s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:39    307s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:17:39    307s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3322.6M, EPOCH TIME: 1732634259.827894
[11/26 10:17:39    307s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3322.6M, EPOCH TIME: 1732634259.828123
[11/26 10:17:39    307s] Set min layer with nano route mode ( 2 )
[11/26 10:17:39    307s] Set max layer with parameter ( 3 )
[11/26 10:17:39    307s] Set min layer with nano route mode ( 2 )
[11/26 10:17:39    307s] Set max layer with parameter ( 3 )
[11/26 10:17:39    307s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3322.6M, EPOCH TIME: 1732634259.832147
[11/26 10:17:39    307s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3322.6M, EPOCH TIME: 1732634259.832380
[11/26 10:17:39    307s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3322.6M, EPOCH TIME: 1732634259.832498
[11/26 10:17:39    307s] Starting refinePlace ...
[11/26 10:17:39    307s] Set min layer with nano route mode ( 2 )
[11/26 10:17:39    307s] Set max layer with parameter ( 3 )
[11/26 10:17:39    307s] One DDP V2 for no tweak run.
[11/26 10:17:39    307s] 
[11/26 10:17:39    307s]  === Spiral for Logical I: (movable: 8085) ===
[11/26 10:17:39    307s] 
[11/26 10:17:39    307s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:17:39    307s] 
[11/26 10:17:39    307s]  Info: 0 filler has been deleted!
[11/26 10:17:39    307s] Move report: legalization moves 1 insts, mean move: 0.65 um, max move: 0.65 um spiral
[11/26 10:17:39    307s] 	Max move on inst (FE_RC_380_0): (111.74, 36.36) --> (111.10, 36.36)
[11/26 10:17:39    307s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:17:39    307s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:17:39    307s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3306.6MB) @(0:05:07 - 0:05:07).
[11/26 10:17:39    307s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:17:39    307s] Move report: Detail placement moves 1 insts, mean move: 0.65 um, max move: 0.65 um 
[11/26 10:17:39    307s] 	Max move on inst (FE_RC_380_0): (111.74, 36.36) --> (111.10, 36.36)
[11/26 10:17:39    307s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3306.6MB
[11/26 10:17:39    307s] Statistics of distance of Instance movement in refine placement:
[11/26 10:17:39    307s]   maximum (X+Y) =         0.65 um
[11/26 10:17:39    307s]   inst (FE_RC_380_0) with max move: (111.744, 36.36) -> (111.096, 36.36)
[11/26 10:17:39    307s]   mean    (X+Y) =         0.65 um
[11/26 10:17:39    307s] Summary Report:
[11/26 10:17:39    307s] Instances move: 1 (out of 8085 movable)
[11/26 10:17:39    307s] Instances flipped: 0
[11/26 10:17:39    307s] Mean displacement: 0.65 um
[11/26 10:17:39    307s] Max displacement: 0.65 um (Instance: FE_RC_380_0) (111.744, 36.36) -> (111.096, 36.36)
[11/26 10:17:39    307s] 	Length: 9 sites, height: 1 rows, site name: coreSite, cell type: XOR2xp5_ASAP7_75t_R
[11/26 10:17:39    307s] 	Violation at original loc: Overlapping with other instance
[11/26 10:17:39    307s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:17:39    307s] Total instances moved : 1
[11/26 10:17:39    307s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.128, REAL:0.131, MEM:3306.6M, EPOCH TIME: 1732634259.963732
[11/26 10:17:39    307s] Total net bbox length = 1.800e+05 (1.236e+05 5.640e+04) (ext = 1.438e+04)
[11/26 10:17:39    307s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3306.6MB
[11/26 10:17:39    307s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3306.6MB) @(0:05:07 - 0:05:07).
[11/26 10:17:39    307s] *** Finished refinePlace (0:05:07 mem=3306.6M) ***
[11/26 10:17:39    307s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.9
[11/26 10:17:39    307s] OPERPROF: Finished Refine-Place at level 1, CPU:0.143, REAL:0.147, MEM:3306.6M, EPOCH TIME: 1732634259.967712
[11/26 10:17:39    307s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3306.6M, EPOCH TIME: 1732634259.995969
[11/26 10:17:39    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8960).
[11/26 10:17:39    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:40    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:40    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:40    307s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3306.6M, EPOCH TIME: 1732634260.011267
[11/26 10:17:40    307s] *** maximum move = 0.65 um ***
[11/26 10:17:40    307s] *** Finished re-routing un-routed nets (3306.6M) ***
[11/26 10:17:40    307s] OPERPROF: Starting DPlace-Init at level 1, MEM:3306.6M, EPOCH TIME: 1732634260.020842
[11/26 10:17:40    307s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3306.6M, EPOCH TIME: 1732634260.024588
[11/26 10:17:40    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:40    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:40    307s] 
[11/26 10:17:40    307s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:40    307s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:40    307s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3306.6M, EPOCH TIME: 1732634260.030073
[11/26 10:17:40    307s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3306.6M, EPOCH TIME: 1732634260.030150
[11/26 10:17:40    307s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3306.6M, EPOCH TIME: 1732634260.030258
[11/26 10:17:40    307s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3306.6M, EPOCH TIME: 1732634260.031226
[11/26 10:17:40    307s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.000, MEM:3306.6M, EPOCH TIME: 1732634260.031370
[11/26 10:17:40    307s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3306.6M, EPOCH TIME: 1732634260.031820
[11/26 10:17:40    307s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:17:40    307s] 
[11/26 10:17:40    307s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=3306.6M) ***
[11/26 10:17:40    307s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:17:40    307s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 8960
[11/26 10:17:40    307s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.17
[11/26 10:17:40    307s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:09.3/0:00:09.3 (1.0), totSession cpu/real = 0:05:07.3/0:06:00.8 (0.9), mem = 3306.6M
[11/26 10:17:40    307s] 
[11/26 10:17:40    307s] =============================================================================================
[11/26 10:17:40    307s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             23.12-s091_1
[11/26 10:17:40    307s] =============================================================================================
[11/26 10:17:40    307s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:40    307s] ---------------------------------------------------------------------------------------------
[11/26 10:17:40    307s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:40    307s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.3    1.0
[11/26 10:17:40    307s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:40    307s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:17:40    307s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:40    307s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:40    307s] [ OptimizationStep       ]      1   0:00:00.1  (   1.4 % )     0:00:08.7 /  0:00:08.6    1.0
[11/26 10:17:40    307s] [ OptSingleIteration     ]      8   0:00:00.2  (   1.8 % )     0:00:08.6 /  0:00:08.5    1.0
[11/26 10:17:40    307s] [ OptGetWeight           ]   1306   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.0
[11/26 10:17:40    307s] [ OptEval                ]   1306   0:00:01.3  (  14.0 % )     0:00:01.3 /  0:00:01.3    1.0
[11/26 10:17:40    307s] [ OptCommit              ]   1306   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:17:40    307s] [ PostCommitDelayUpdate  ]   1313   0:00:00.1  (   1.2 % )     0:00:02.3 /  0:00:02.3    1.0
[11/26 10:17:40    307s] [ IncrDelayCalc          ]    512   0:00:02.2  (  23.3 % )     0:00:02.2 /  0:00:02.1    1.0
[11/26 10:17:40    307s] [ RefinePlace            ]      1   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:17:40    307s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:40    307s] [ IncrTimingUpdate       ]    134   0:00:04.7  (  50.2 % )     0:00:04.7 /  0:00:04.6    1.0
[11/26 10:17:40    307s] [ MISC                   ]          0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:17:40    307s] ---------------------------------------------------------------------------------------------
[11/26 10:17:40    307s]  AreaOpt #2 TOTAL                   0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:09.3    1.0
[11/26 10:17:40    307s] ---------------------------------------------------------------------------------------------
[11/26 10:17:40    307s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8960
[11/26 10:17:40    307s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3306.6M, EPOCH TIME: 1732634260.064840
[11/26 10:17:40    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:40    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:40    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:40    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:40    307s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.015, MEM:3224.6M, EPOCH TIME: 1732634260.079584
[11/26 10:17:40    307s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:10, mem=3224.59M, totSessionCpu=0:05:07).
[11/26 10:17:40    307s] Begin: Collecting metrics
[11/26 10:17:40    307s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.082 |           |       -0 |       36.05 | 0:00:02  |        3198 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3198 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3213 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3213 |      |     |
| global_opt              |           |   -0.031 |           |       -0 |       36.76 | 0:00:16  |        3227 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |       36.63 | 0:00:06  |        3229 |      |     |
| wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.87 | 0:00:06  |        3323 |      |     |
| area_reclaiming_2       |     0.000 |    0.009 |         0 |        0 |       36.27 | 0:00:10  |        3225 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:17:40    307s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2788.0M, current mem=2777.8M)

[11/26 10:17:40    307s] End: Collecting metrics
[11/26 10:17:40    307s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:07.5/0:06:00.9 (0.9), mem = 3224.6M
[11/26 10:17:40    307s] Starting local wire reclaim
[11/26 10:17:40    307s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3224.6M, EPOCH TIME: 1732634260.234154
[11/26 10:17:40    307s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3224.6M, EPOCH TIME: 1732634260.234237
[11/26 10:17:40    307s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3224.6M, EPOCH TIME: 1732634260.234272
[11/26 10:17:40    307s] Processing tracks to init pin-track alignment.
[11/26 10:17:40    307s] z: 1, totalTracks: 1
[11/26 10:17:40    307s] z: 3, totalTracks: 1
[11/26 10:17:40    307s] z: 5, totalTracks: 1
[11/26 10:17:40    307s] z: 7, totalTracks: 1
[11/26 10:17:40    307s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:17:40    307s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3224.6M, EPOCH TIME: 1732634260.238719
[11/26 10:17:40    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:40    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:40    307s] 
[11/26 10:17:40    307s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:40    307s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:40    307s] 
[11/26 10:17:40    307s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:17:40    307s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.006, REAL:0.006, MEM:3224.6M, EPOCH TIME: 1732634260.244253
[11/26 10:17:40    307s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3224.6M, EPOCH TIME: 1732634260.244320
[11/26 10:17:40    307s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3224.6M, EPOCH TIME: 1732634260.244484
[11/26 10:17:40    307s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3224.6MB).
[11/26 10:17:40    307s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:3224.6M, EPOCH TIME: 1732634260.245705
[11/26 10:17:40    307s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.010, REAL:0.011, MEM:3224.6M, EPOCH TIME: 1732634260.245729
[11/26 10:17:40    307s] TDRefine: refinePlace mode is spiral
[11/26 10:17:40    307s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.10
[11/26 10:17:40    307s] OPERPROF:   Starting Refine-Place at level 2, MEM:3224.6M, EPOCH TIME: 1732634260.246063
[11/26 10:17:40    307s] *** Starting refinePlace (0:05:07 mem=3224.6M) ***
[11/26 10:17:40    307s] Total net bbox length = 1.800e+05 (1.236e+05 5.640e+04) (ext = 1.438e+04)
[11/26 10:17:40    307s] 
[11/26 10:17:40    307s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:40    307s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:40    307s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3224.6M, EPOCH TIME: 1732634260.253618
[11/26 10:17:40    307s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.000, MEM:3224.6M, EPOCH TIME: 1732634260.253884
[11/26 10:17:40    307s] Set min layer with nano route mode ( 2 )
[11/26 10:17:40    307s] Set max layer with parameter ( 3 )
[11/26 10:17:40    307s] Set min layer with nano route mode ( 2 )
[11/26 10:17:40    307s] Set max layer with parameter ( 3 )
[11/26 10:17:40    307s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3224.6M, EPOCH TIME: 1732634260.258038
[11/26 10:17:40    307s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3224.6M, EPOCH TIME: 1732634260.258281
[11/26 10:17:40    307s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3224.6M, EPOCH TIME: 1732634260.258408
[11/26 10:17:40    307s] Starting refinePlace ...
[11/26 10:17:40    307s] Set min layer with nano route mode ( 2 )
[11/26 10:17:40    307s] Set max layer with parameter ( 3 )
[11/26 10:17:40    307s] One DDP V2 for no tweak run.
[11/26 10:17:40    307s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3224.6M, EPOCH TIME: 1732634260.261599
[11/26 10:17:40    307s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:3228.7M, EPOCH TIME: 1732634260.273301
[11/26 10:17:40    307s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:3228.7M, EPOCH TIME: 1732634260.273703
[11/26 10:17:40    307s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:3228.7M, EPOCH TIME: 1732634260.273906
[11/26 10:17:40    307s] MP Top (8085): mp=1.050. U=0.363.
[11/26 10:17:40    307s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.003, REAL:0.002, MEM:3228.7M, EPOCH TIME: 1732634260.275794
[11/26 10:17:40    307s] [Pin padding] pin density ratio 0.45
[11/26 10:17:40    307s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:3228.7M, EPOCH TIME: 1732634260.276572
[11/26 10:17:40    307s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:3228.7M, EPOCH TIME: 1732634260.276836
[11/26 10:17:40    307s] OPERPROF:             Starting InitSKP at level 7, MEM:3228.7M, EPOCH TIME: 1732634260.277073
[11/26 10:17:40    307s] no activity file in design. spp won't run.
[11/26 10:17:40    307s] no activity file in design. spp won't run.
[11/26 10:17:40    307s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[11/26 10:17:40    307s] SKP cleared!
[11/26 10:17:40    307s] OPERPROF:             Finished InitSKP at level 7, CPU:0.326, REAL:0.327, MEM:3258.5M, EPOCH TIME: 1732634260.603949
[11/26 10:17:40    307s] **WARN: AAE based timing driven is off.
[11/26 10:17:40    307s] Init TDGP AAE failed.
[11/26 10:17:40    307s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.326, REAL:0.328, MEM:3258.5M, EPOCH TIME: 1732634260.604412
[11/26 10:17:40    307s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.327, REAL:0.328, MEM:3258.5M, EPOCH TIME: 1732634260.604437
[11/26 10:17:40    307s] Build timing info failed.
[11/26 10:17:40    307s] AAE Timing clean up.
[11/26 10:17:40    307s] Tweakage: fix icg 1, fix clk 0.
[11/26 10:17:40    307s] Tweakage: density cost 1, scale 0.4.
[11/26 10:17:40    307s] Tweakage: activity cost 0, scale 1.0.
[11/26 10:17:40    307s] Tweakage: congestion cost on, scale 1.0.
[11/26 10:17:40    307s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3258.5M, EPOCH TIME: 1732634260.604475
[11/26 10:17:40    307s] Cut to 2 partitions.
[11/26 10:17:40    307s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:3258.5M, EPOCH TIME: 1732634260.610542
[11/26 10:17:40    308s] Tweakage swap 746 pairs.
[11/26 10:17:41    308s] Tweakage swap 292 pairs.
[11/26 10:17:41    308s] Tweakage swap 311 pairs.
[11/26 10:17:41    308s] Tweakage swap 105 pairs.
[11/26 10:17:41    309s] Tweakage swap 62 pairs.
[11/26 10:17:42    309s] Tweakage swap 14 pairs.
[11/26 10:17:42    309s] Tweakage swap 39 pairs.
[11/26 10:17:42    309s] Tweakage swap 14 pairs.
[11/26 10:17:42    310s] Tweakage swap 9 pairs.
[11/26 10:17:43    310s] Tweakage swap 0 pairs.
[11/26 10:17:43    310s] Tweakage swap 8 pairs.
[11/26 10:17:43    310s] Tweakage swap 2 pairs.
[11/26 10:17:43    310s] Tweakage swap 328 pairs.
[11/26 10:17:44    311s] Tweakage swap 117 pairs.
[11/26 10:17:44    311s] Tweakage swap 158 pairs.
[11/26 10:17:44    311s] Tweakage swap 58 pairs.
[11/26 10:17:44    311s] Cleanup congestion map
[11/26 10:17:44    311s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/26 10:17:44    311s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/26 10:17:44    311s] High layer ICDP is OFF.
[11/26 10:17:44    311s] icdpInitRowCol for dist_sort: nrRow 43 -> 43, nrCol 43 -> 43
[11/26 10:17:44    311s] Starting Early Global Route supply map. mem = 3258.5M
[11/26 10:17:44    311s] (I)      Initializing eGR engine (regular)
[11/26 10:17:44    311s] Set min layer with nano route mode ( 2 )
[11/26 10:17:44    311s] Set max layer with parameter ( 3 )
[11/26 10:17:44    311s] (I)      clean place blk overflow:
[11/26 10:17:44    311s] (I)      H : enabled 1.00 0
[11/26 10:17:44    311s] (I)      V : enabled 1.00 0
[11/26 10:17:44    311s] (I)      Initializing eGR engine (regular)
[11/26 10:17:44    311s] Set min layer with nano route mode ( 2 )
[11/26 10:17:44    311s] Set max layer with parameter ( 3 )
[11/26 10:17:44    311s] (I)      clean place blk overflow:
[11/26 10:17:44    311s] (I)      H : enabled 1.00 0
[11/26 10:17:44    311s] (I)      V : enabled 1.00 0
[11/26 10:17:44    311s] (I)      Started Early Global Route kernel ( Curr Mem: 3.15 MB )
[11/26 10:17:44    311s] (I)      Running eGR Regular flow
[11/26 10:17:44    311s] (I)      # wire layers (front) : 11
[11/26 10:17:44    311s] (I)      # wire layers (back)  : 0
[11/26 10:17:44    311s] (I)      min wire layer : 1
[11/26 10:17:44    311s] (I)      max wire layer : 10
[11/26 10:17:44    311s] (I)      # cut layers (front) : 10
[11/26 10:17:44    311s] (I)      # cut layers (back)  : 0
[11/26 10:17:44    311s] (I)      min cut layer : 1
[11/26 10:17:44    311s] (I)      max cut layer : 9
[11/26 10:17:44    311s] (I)      ================================ Layers ================================
[11/26 10:17:44    311s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:17:44    311s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:17:44    311s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:17:44    311s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:17:44    311s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:17:44    311s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:17:44    311s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:17:44    311s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:17:44    311s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:17:44    311s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:17:44    311s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:17:44    311s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:17:44    311s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:17:44    311s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:17:44    311s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:17:44    311s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:17:44    311s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:17:44    311s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:17:44    311s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:17:44    311s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:17:44    311s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:17:44    311s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:17:44    311s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:17:44    311s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:17:44    311s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:17:44    311s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:17:44    311s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:17:44    311s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:17:44    311s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:17:44    311s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:17:44    311s] Finished Early Global Route supply map. mem = 3252.3M
[11/26 10:17:44    311s] icdp deduct supply (H , V) = 20 , 20
[11/26 10:17:44    311s] icdp demand smooth ratio : 0.905460
[11/26 10:17:44    311s] Cleanup congestion map
[11/26 10:17:44    311s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/26 10:17:44    312s] Cleanup congestion map
[11/26 10:17:44    312s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/26 10:17:44    312s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/26 10:17:44    312s] High layer ICDP is OFF.
[11/26 10:17:44    312s] icdpInitRowCol for dist_sort: nrRow 43 -> 43, nrCol 43 -> 43
[11/26 10:17:44    312s] icdp deduct supply (H , V) = 20 , 20
[11/26 10:17:44    312s] icdp demand smooth ratio : 0.902026
[11/26 10:17:44    312s] Cleanup congestion map
[11/26 10:17:44    312s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/26 10:17:45    312s] Cleanup congestion map
[11/26 10:17:45    312s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/26 10:17:45    312s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/26 10:17:45    312s] High layer ICDP is OFF.
[11/26 10:17:45    312s] icdpInitRowCol for dist_sort: nrRow 43 -> 43, nrCol 43 -> 43
[11/26 10:17:45    312s] icdp deduct supply (H , V) = 20 , 20
[11/26 10:17:45    312s] icdp demand smooth ratio : 0.900718
[11/26 10:17:45    312s] Cleanup congestion map
[11/26 10:17:45    312s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/26 10:17:45    312s] Cleanup congestion map
[11/26 10:17:45    312s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/26 10:17:45    312s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/26 10:17:45    312s] High layer ICDP is OFF.
[11/26 10:17:45    312s] icdpInitRowCol for dist_sort: nrRow 43 -> 43, nrCol 43 -> 43
[11/26 10:17:45    312s] icdp deduct supply (H , V) = 20 , 20
[11/26 10:17:45    312s] icdp demand smooth ratio : 0.899623
[11/26 10:17:45    312s] Cleanup congestion map
[11/26 10:17:45    312s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/26 10:17:45    312s] Tweakage swap 138 pairs.
[11/26 10:17:45    312s] Tweakage swap 42 pairs.
[11/26 10:17:45    313s] Tweakage swap 49 pairs.
[11/26 10:17:46    313s] Tweakage swap 9 pairs.
[11/26 10:17:46    313s] Cleanup congestion map
[11/26 10:17:46    313s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/26 10:17:46    313s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/26 10:17:46    313s] High layer ICDP is OFF.
[11/26 10:17:46    313s] icdpInitRowCol for dist_sort: nrRow 43 -> 43, nrCol 43 -> 43
[11/26 10:17:46    313s] icdp deduct supply (H , V) = 20 , 20
[11/26 10:17:46    313s] icdp demand smooth ratio : 0.898846
[11/26 10:17:46    313s] Cleanup congestion map
[11/26 10:17:46    313s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/26 10:17:46    313s] Cleanup congestion map
[11/26 10:17:46    313s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/26 10:17:46    313s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/26 10:17:46    313s] High layer ICDP is OFF.
[11/26 10:17:46    313s] icdpInitRowCol for dist_sort: nrRow 43 -> 43, nrCol 43 -> 43
[11/26 10:17:46    313s] icdp deduct supply (H , V) = 20 , 20
[11/26 10:17:46    313s] icdp demand smooth ratio : 0.898417
[11/26 10:17:46    313s] Cleanup congestion map
[11/26 10:17:46    313s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/26 10:17:46    313s] Cleanup congestion map
[11/26 10:17:46    313s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/26 10:17:46    313s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/26 10:17:46    313s] High layer ICDP is OFF.
[11/26 10:17:46    313s] icdpInitRowCol for dist_sort: nrRow 43 -> 43, nrCol 43 -> 43
[11/26 10:17:46    313s] icdp deduct supply (H , V) = 20 , 20
[11/26 10:17:46    313s] icdp demand smooth ratio : 0.898235
[11/26 10:17:46    313s] Cleanup congestion map
[11/26 10:17:46    313s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/26 10:17:46    313s] Cleanup congestion map
[11/26 10:17:46    313s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/26 10:17:46    313s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/26 10:17:46    313s] High layer ICDP is OFF.
[11/26 10:17:46    313s] icdpInitRowCol for dist_sort: nrRow 43 -> 43, nrCol 43 -> 43
[11/26 10:17:46    313s] icdp deduct supply (H , V) = 20 , 20
[11/26 10:17:46    313s] icdp demand smooth ratio : 0.898015
[11/26 10:17:46    313s] Cleanup congestion map
[11/26 10:17:46    313s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/26 10:17:46    314s] Tweakage swap 26 pairs.
[11/26 10:17:46    314s] Tweakage swap 12 pairs.
[11/26 10:17:47    314s] Tweakage swap 12 pairs.
[11/26 10:17:47    314s] Tweakage swap 4 pairs.
[11/26 10:17:47    314s] Cleanup congestion map
[11/26 10:17:47    314s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/26 10:17:47    314s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/26 10:17:47    314s] High layer ICDP is OFF.
[11/26 10:17:47    314s] icdpInitRowCol for dist_sort: nrRow 43 -> 43, nrCol 43 -> 43
[11/26 10:17:47    314s] icdp deduct supply (H , V) = 20 , 20
[11/26 10:17:47    314s] icdp demand smooth ratio : 0.897814
[11/26 10:17:47    314s] Cleanup congestion map
[11/26 10:17:47    314s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/26 10:17:47    314s] Cleanup congestion map
[11/26 10:17:47    314s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/26 10:17:47    314s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/26 10:17:47    314s] High layer ICDP is OFF.
[11/26 10:17:47    314s] icdpInitRowCol for dist_sort: nrRow 43 -> 43, nrCol 43 -> 43
[11/26 10:17:47    314s] icdp deduct supply (H , V) = 20 , 20
[11/26 10:17:47    314s] icdp demand smooth ratio : 0.897745
[11/26 10:17:47    314s] Cleanup congestion map
[11/26 10:17:47    314s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/26 10:17:47    314s] Cleanup congestion map
[11/26 10:17:47    314s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/26 10:17:47    314s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/26 10:17:47    314s] High layer ICDP is OFF.
[11/26 10:17:47    314s] icdpInitRowCol for dist_sort: nrRow 43 -> 43, nrCol 43 -> 43
[11/26 10:17:47    314s] icdp deduct supply (H , V) = 20 , 20
[11/26 10:17:47    314s] icdp demand smooth ratio : 0.897703
[11/26 10:17:47    314s] Cleanup congestion map
[11/26 10:17:47    314s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/26 10:17:47    314s] Cleanup congestion map
[11/26 10:17:47    314s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/26 10:17:47    314s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/26 10:17:47    314s] High layer ICDP is OFF.
[11/26 10:17:47    314s] icdpInitRowCol for dist_sort: nrRow 43 -> 43, nrCol 43 -> 43
[11/26 10:17:47    314s] icdp deduct supply (H , V) = 20 , 20
[11/26 10:17:47    314s] icdp demand smooth ratio : 0.897611
[11/26 10:17:47    314s] Cleanup congestion map
[11/26 10:17:47    314s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/26 10:17:47    315s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:7.212, REAL:7.245, MEM:3252.3M, EPOCH TIME: 1732634267.855508
[11/26 10:17:47    315s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:7.219, REAL:7.252, MEM:3252.3M, EPOCH TIME: 1732634267.856946
[11/26 10:17:47    315s] Cleanup congestion map
[11/26 10:17:47    315s] Call icdpEval cleanup ...
[11/26 10:17:47    315s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:7.563, REAL:7.598, MEM:3252.3M, EPOCH TIME: 1732634267.860062
[11/26 10:17:47    315s] Move report: Congestion aware Tweak moves 4471 insts, mean move: 3.18 um, max move: 21.60 um 
[11/26 10:17:47    315s] 	Max move on inst (FE_OFC2188_DP_OP_683J1_125_2455_n1195): (62.50, 110.88) --> (83.02, 109.80)
[11/26 10:17:47    315s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:07.6, real=0:00:07.0, mem=3252.3mb) @(0:05:07 - 0:05:15).
[11/26 10:17:47    315s] Cleanup congestion map
[11/26 10:17:47    315s] 
[11/26 10:17:47    315s]  === Spiral for Logical I: (movable: 8085) ===
[11/26 10:17:47    315s] 
[11/26 10:17:47    315s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:17:47    315s] 
[11/26 10:17:47    315s]  Info: 0 filler has been deleted!
[11/26 10:17:47    315s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:17:47    315s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:17:47    315s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:17:47    315s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3220.3MB) @(0:05:15 - 0:05:15).
[11/26 10:17:47    315s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:17:47    315s] Move report: Detail placement moves 4471 insts, mean move: 3.18 um, max move: 21.60 um 
[11/26 10:17:47    315s] 	Max move on inst (FE_OFC2188_DP_OP_683J1_125_2455_n1195): (62.50, 110.88) --> (83.02, 109.80)
[11/26 10:17:47    315s] 	Runtime: CPU: 0:00:07.7 REAL: 0:00:07.0 MEM: 3220.3MB
[11/26 10:17:47    315s] Statistics of distance of Instance movement in refine placement:
[11/26 10:17:47    315s]   maximum (X+Y) =        21.60 um
[11/26 10:17:47    315s]   inst (FE_OFC2188_DP_OP_683J1_125_2455_n1195) with max move: (62.496, 110.88) -> (83.016, 109.8)
[11/26 10:17:47    315s]   mean    (X+Y) =         3.18 um
[11/26 10:17:47    315s] Total instances flipped for legalization: 1
[11/26 10:17:47    315s] Summary Report:
[11/26 10:17:47    315s] Instances move: 4471 (out of 8085 movable)
[11/26 10:17:47    315s] Instances flipped: 1
[11/26 10:17:47    315s] Mean displacement: 3.18 um
[11/26 10:17:47    315s] Max displacement: 21.60 um (Instance: FE_OFC2188_DP_OP_683J1_125_2455_n1195) (62.496, 110.88) -> (83.016, 109.8)
[11/26 10:17:47    315s] 	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: INVx1_ASAP7_75t_R
[11/26 10:17:47    315s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:17:47    315s] Total instances moved : 4471
[11/26 10:17:47    315s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:7.693, REAL:7.730, MEM:3220.3M, EPOCH TIME: 1732634267.988734
[11/26 10:17:47    315s] Total net bbox length = 1.734e+05 (1.202e+05 5.316e+04) (ext = 1.432e+04)
[11/26 10:17:47    315s] Runtime: CPU: 0:00:07.7 REAL: 0:00:07.0 MEM: 3220.3MB
[11/26 10:17:47    315s] [CPU] RefinePlace/total (cpu=0:00:07.7, real=0:00:07.0, mem=3220.3MB) @(0:05:07 - 0:05:15).
[11/26 10:17:47    315s] *** Finished refinePlace (0:05:15 mem=3220.3M) ***
[11/26 10:17:47    315s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.10
[11/26 10:17:47    315s] OPERPROF:   Finished Refine-Place at level 2, CPU:7.708, REAL:7.746, MEM:3220.3M, EPOCH TIME: 1732634267.992476
[11/26 10:17:47    315s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3220.3M, EPOCH TIME: 1732634267.992519
[11/26 10:17:47    315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8960).
[11/26 10:17:47    315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:48    315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:48    315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:48    315s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.016, REAL:0.017, MEM:3214.3M, EPOCH TIME: 1732634268.009074
[11/26 10:17:48    315s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:7.736, REAL:7.775, MEM:3214.3M, EPOCH TIME: 1732634268.009186
[11/26 10:17:48    315s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:07.7/0:00:07.8 (1.0), totSession cpu/real = 0:05:15.2/0:06:08.7 (0.9), mem = 3214.3M
[11/26 10:17:48    315s] 
[11/26 10:17:48    315s] =============================================================================================
[11/26 10:17:48    315s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    23.12-s091_1
[11/26 10:17:48    315s] =============================================================================================
[11/26 10:17:48    315s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:48    315s] ---------------------------------------------------------------------------------------------
[11/26 10:17:48    315s] [ RefinePlace            ]      1   0:00:07.7  (  99.5 % )     0:00:07.7 /  0:00:07.7    1.0
[11/26 10:17:48    315s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:48    315s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:48    315s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 10:17:48    315s] ---------------------------------------------------------------------------------------------
[11/26 10:17:48    315s]  LocalWireReclaim #1 TOTAL          0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:07.7    1.0
[11/26 10:17:48    315s] ---------------------------------------------------------------------------------------------
[11/26 10:17:48    315s] Begin: Collecting metrics
[11/26 10:17:48    315s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.082 |           |       -0 |       36.05 | 0:00:02  |        3198 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3198 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3213 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3213 |      |     |
| global_opt              |           |   -0.031 |           |       -0 |       36.76 | 0:00:16  |        3227 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |       36.63 | 0:00:06  |        3229 |      |     |
| wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.87 | 0:00:06  |        3323 |      |     |
| area_reclaiming_2       |     0.000 |    0.009 |         0 |        0 |       36.27 | 0:00:10  |        3225 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:08  |        3214 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:17:48    315s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2782.8M, current mem=2782.8M)

[11/26 10:17:48    315s] End: Collecting metrics
[11/26 10:17:48    315s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:17:48    315s] #################################################################################
[11/26 10:17:48    315s] # Design Stage: PreRoute
[11/26 10:17:48    315s] # Design Name: dist_sort
[11/26 10:17:48    315s] # Design Mode: 90nm
[11/26 10:17:48    315s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:17:48    315s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:17:48    315s] # Signoff Settings: SI Off 
[11/26 10:17:48    315s] #################################################################################
[11/26 10:17:48    315s] Calculate delays in Single mode...
[11/26 10:17:48    315s] Topological Sorting (REAL = 0:00:00.0, MEM = 3189.8M, InitMEM = 3189.8M)
[11/26 10:17:48    315s] Start delay calculation (fullDC) (1 T). (MEM=2774.88)
[11/26 10:17:48    315s] End AAE Lib Interpolated Model. (MEM=3201.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:17:49    317s] Total number of fetched objects 10584
[11/26 10:17:49    317s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:17:49    317s] End delay calculation. (MEM=2788.38 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 10:17:49    317s] End delay calculation (fullDC). (MEM=2788.38 CPU=0:00:01.3 REAL=0:00:01.0)
[11/26 10:17:49    317s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 3253.5M) ***
[11/26 10:17:50    317s] eGR doReRoute: optGuide
[11/26 10:17:50    317s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3269.5M, EPOCH TIME: 1732634270.293905
[11/26 10:17:50    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:50    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:50    317s] Cell dist_sort LLGs are deleted
[11/26 10:17:50    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:50    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:50    317s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3210.5M, EPOCH TIME: 1732634270.294684
[11/26 10:17:50    317s] {MMLU 0 1 10584}
[11/26 10:17:50    317s] [oiLAM] Zs 3, 11
[11/26 10:17:50    317s] ### Creating LA Mngr. totSessionCpu=0:05:17 mem=3210.5M
[11/26 10:17:50    317s] ### Creating LA Mngr, finished. totSessionCpu=0:05:17 mem=3210.5M
[11/26 10:17:50    317s] Running pre-eGR process
[11/26 10:17:50    317s] Set min layer with nano route mode ( 2 )
[11/26 10:17:50    317s] Set max layer with parameter ( 3 )
[11/26 10:17:50    317s] Set min layer with nano route mode ( 2 )
[11/26 10:17:50    317s] Set max layer with parameter ( 3 )
[11/26 10:17:50    317s] (I)      Started Import and model ( Curr Mem: 3.10 MB )
[11/26 10:17:50    317s] (I)      == Non-default Options ==
[11/26 10:17:50    317s] (I)      Maximum routing layer                              : 3
[11/26 10:17:50    317s] (I)      Top routing layer                                  : 3
[11/26 10:17:50    317s] (I)      Number of threads                                  : 1
[11/26 10:17:50    317s] (I)      Route tie net to shape                             : auto
[11/26 10:17:50    317s] (I)      Method to set GCell size                           : row
[11/26 10:17:50    317s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:17:50    317s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:17:50    317s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:17:50    317s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:17:50    317s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:17:50    317s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:17:50    317s] (I)      ============== Pin Summary ==============
[11/26 10:17:50    317s] (I)      +-------+--------+---------+------------+
[11/26 10:17:50    317s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:17:50    317s] (I)      +-------+--------+---------+------------+
[11/26 10:17:50    317s] (I)      |     1 |  19335 |   71.53 |        Pin |
[11/26 10:17:50    317s] (I)      |     2 |   7694 |   28.47 |        Pin |
[11/26 10:17:50    317s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:17:50    317s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:17:50    317s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:17:50    317s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:17:50    317s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:17:50    317s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:17:50    317s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:17:50    317s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:17:50    317s] (I)      +-------+--------+---------+------------+
[11/26 10:17:50    317s] (I)      Custom ignore net properties:
[11/26 10:17:50    317s] (I)      1 : NotLegal
[11/26 10:17:50    317s] (I)      Default ignore net properties:
[11/26 10:17:50    317s] (I)      1 : Special
[11/26 10:17:50    317s] (I)      2 : Analog
[11/26 10:17:50    317s] (I)      3 : Fixed
[11/26 10:17:50    317s] (I)      4 : Skipped
[11/26 10:17:50    317s] (I)      5 : MixedSignal
[11/26 10:17:50    317s] (I)      Prerouted net properties:
[11/26 10:17:50    317s] (I)      1 : NotLegal
[11/26 10:17:50    317s] (I)      2 : Special
[11/26 10:17:50    317s] (I)      3 : Analog
[11/26 10:17:50    317s] (I)      4 : Fixed
[11/26 10:17:50    317s] (I)      5 : Skipped
[11/26 10:17:50    317s] (I)      6 : MixedSignal
[11/26 10:17:50    317s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:17:50    317s] (I)      Use row-based GCell size
[11/26 10:17:50    317s] (I)      Use row-based GCell align
[11/26 10:17:50    317s] (I)      layer 0 area = 170496
[11/26 10:17:50    317s] (I)      layer 1 area = 170496
[11/26 10:17:50    317s] (I)      layer 2 area = 170496
[11/26 10:17:50    317s] (I)      GCell unit size   : 4320
[11/26 10:17:50    317s] (I)      GCell multiplier  : 1
[11/26 10:17:50    317s] (I)      GCell row height  : 4320
[11/26 10:17:50    317s] (I)      Actual row height : 4320
[11/26 10:17:50    317s] (I)      GCell align ref   : 20160 20160
[11/26 10:17:50    317s] [NR-eGR] Track table information for default rule: 
[11/26 10:17:50    317s] [NR-eGR] M1 has single uniform track structure
[11/26 10:17:50    317s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:17:50    317s] [NR-eGR] M3 has single uniform track structure
[11/26 10:17:50    317s] [NR-eGR] M4 has single uniform track structure
[11/26 10:17:50    317s] [NR-eGR] M5 has single uniform track structure
[11/26 10:17:50    317s] [NR-eGR] M6 has single uniform track structure
[11/26 10:17:50    317s] [NR-eGR] M7 has single uniform track structure
[11/26 10:17:50    317s] [NR-eGR] M8 has single uniform track structure
[11/26 10:17:50    317s] [NR-eGR] M9 has single uniform track structure
[11/26 10:17:50    317s] [NR-eGR] Pad has single uniform track structure
[11/26 10:17:50    317s] (I)      ============== Default via ===============
[11/26 10:17:50    317s] (I)      +---+------------------+-----------------+
[11/26 10:17:50    317s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:17:50    317s] (I)      +---+------------------+-----------------+
[11/26 10:17:50    317s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:17:50    317s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:17:50    317s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:17:50    317s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:17:50    317s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:17:50    317s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:17:50    317s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:17:50    317s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:17:50    317s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:17:50    317s] (I)      +---+------------------+-----------------+
[11/26 10:17:50    317s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:17:50    317s] [NR-eGR] Read 540 PG shapes
[11/26 10:17:50    317s] [NR-eGR] Read 0 clock shapes
[11/26 10:17:50    317s] [NR-eGR] Read 0 other shapes
[11/26 10:17:50    317s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:17:50    317s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:17:50    317s] [NR-eGR] #Instance Blockages : 7736
[11/26 10:17:50    317s] [NR-eGR] #PG Blockages       : 540
[11/26 10:17:50    317s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:17:50    317s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:17:50    317s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:17:50    317s] [NR-eGR] #Other Blockages    : 0
[11/26 10:17:50    317s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:17:50    317s] [NR-eGR] #prerouted nets         : 1
[11/26 10:17:50    317s] [NR-eGR] #prerouted special nets : 0
[11/26 10:17:50    317s] [NR-eGR] #prerouted wires        : 28
[11/26 10:17:50    317s] [NR-eGR] Read 10584 nets ( ignored 1 )
[11/26 10:17:50    317s] (I)        Front-side 10584 ( ignored 1 )
[11/26 10:17:50    317s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:17:50    317s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:17:50    317s] (I)      dcls route internal nets
[11/26 10:17:50    317s] (I)      dcls route interface nets
[11/26 10:17:50    317s] (I)      dcls route common nets
[11/26 10:17:50    317s] (I)      dcls route top nets
[11/26 10:17:50    317s] (I)      Reading macro buffers
[11/26 10:17:50    317s] (I)      Number of macro buffers: 0
[11/26 10:17:50    317s] (I)      early_global_route_priority property id does not exist.
[11/26 10:17:50    317s] (I)      Read Num Blocks=8276  Num Prerouted Wires=28  Num CS=0
[11/26 10:17:50    317s] (I)      Layer 1 (H) : #blockages 8276 : #preroutes 25
[11/26 10:17:50    317s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 3
[11/26 10:17:50    317s] (I)      Number of ignored nets                =      1
[11/26 10:17:50    317s] (I)      Number of connected nets              =      0
[11/26 10:17:50    317s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/26 10:17:50    317s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:17:50    317s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:17:50    317s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:17:50    317s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:17:50    317s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:17:50    317s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:17:50    317s] (I)      Ndr track 0 does not exist
[11/26 10:17:50    317s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:17:50    317s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:17:50    317s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:17:50    317s] (I)      Site width          :   864  (dbu)
[11/26 10:17:50    317s] (I)      Row height          :  4320  (dbu)
[11/26 10:17:50    317s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:17:50    317s] (I)      GCell width         :  4320  (dbu)
[11/26 10:17:50    317s] (I)      GCell height        :  4320  (dbu)
[11/26 10:17:50    317s] (I)      Grid                :   185   185     3
[11/26 10:17:50    317s] (I)      Layer numbers       :     1     2     3
[11/26 10:17:50    317s] (I)      Layer name         :    M1    M2    M3
[11/26 10:17:50    317s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:17:50    317s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:17:50    317s] (I)      Default wire width  :   288   288   288
[11/26 10:17:50    317s] (I)      Default wire space  :   288   288   288
[11/26 10:17:50    317s] (I)      Default wire pitch  :   576   576   576
[11/26 10:17:50    317s] (I)      Default pitch size  :   576   576   576
[11/26 10:17:50    317s] (I)      First track coord   :   576  2880   576
[11/26 10:17:50    317s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:17:50    317s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:17:50    317s] (I)      --------------------------------------------------------
[11/26 10:17:50    317s] 
[11/26 10:17:50    317s] [NR-eGR] ============ Routing rule table ============
[11/26 10:17:50    317s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10583
[11/26 10:17:50    317s] [NR-eGR] ========================================
[11/26 10:17:50    317s] [NR-eGR] 
[11/26 10:17:50    317s] (I)      ==== NDR : (Default) ====
[11/26 10:17:50    317s] (I)      +--------------+--------+
[11/26 10:17:50    317s] (I)      |           ID |      0 |
[11/26 10:17:50    317s] (I)      |      Default |    yes |
[11/26 10:17:50    317s] (I)      |  Clk Special |     no |
[11/26 10:17:50    317s] (I)      | Hard spacing |     no |
[11/26 10:17:50    317s] (I)      |    NDR track | (none) |
[11/26 10:17:50    317s] (I)      |      NDR via | (none) |
[11/26 10:17:50    317s] (I)      |  Extra space |      0 |
[11/26 10:17:50    317s] (I)      |      Shields |      0 |
[11/26 10:17:50    317s] (I)      |   Demand (H) |      1 |
[11/26 10:17:50    317s] (I)      |   Demand (V) |      1 |
[11/26 10:17:50    317s] (I)      |        #Nets |  10583 |
[11/26 10:17:50    317s] (I)      +--------------+--------+
[11/26 10:17:50    317s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:17:50    317s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:17:50    317s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:17:50    317s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:17:50    317s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:17:50    317s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:17:50    317s] (I)      =============== Blocked Tracks ===============
[11/26 10:17:50    317s] (I)      +-------+---------+----------+---------------+
[11/26 10:17:50    317s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:17:50    317s] (I)      +-------+---------+----------+---------------+
[11/26 10:17:50    317s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:17:50    317s] (I)      |     2 |  239020 |    35623 |        14.90% |
[11/26 10:17:50    317s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:17:50    317s] (I)      +-------+---------+----------+---------------+
[11/26 10:17:50    317s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.11 MB )
[11/26 10:17:50    317s] (I)      Reset routing kernel
[11/26 10:17:50    317s] (I)      Started Global Routing ( Curr Mem: 3.11 MB )
[11/26 10:17:50    317s] (I)      totalPins=27607  totalGlobalPin=27134 (98.29%)
[11/26 10:17:50    317s] (I)      ================= Net Group Info =================
[11/26 10:17:50    317s] (I)      +----+----------------+--------------+-----------+
[11/26 10:17:50    317s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:17:50    317s] (I)      +----+----------------+--------------+-----------+
[11/26 10:17:50    317s] (I)      |  1 |          10583 |        M2(2) |     M3(3) |
[11/26 10:17:50    317s] (I)      +----+----------------+--------------+-----------+
[11/26 10:17:50    317s] (I)      total 2D Cap : 462738 = (205958 H, 256780 V)
[11/26 10:17:50    317s] (I)      total 2D Demand : 1279 = (983 H, 296 V)
[11/26 10:17:50    317s] (I)      init route region map
[11/26 10:17:50    317s] (I)      #blocked GCells = 0
[11/26 10:17:50    317s] (I)      #regions = 1
[11/26 10:17:50    317s] (I)      init safety region map
[11/26 10:17:50    317s] (I)      #blocked GCells = 0
[11/26 10:17:50    317s] (I)      #regions = 1
[11/26 10:17:50    317s] (I)      Adjusted 0 GCells for pin access
[11/26 10:17:50    317s] [NR-eGR] Layer group 1: route 10583 net(s) in layer range [2, 3]
[11/26 10:17:50    317s] (I)      
[11/26 10:17:50    317s] (I)      ============  Phase 1a Route ============
[11/26 10:17:50    317s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:17:50    317s] (I)      Usage: 163262 = (111270 H, 51992 V) = (54.03% H, 20.25% V) = (1.202e+05um H, 5.615e+04um V)
[11/26 10:17:50    317s] (I)      
[11/26 10:17:50    317s] (I)      ============  Phase 1b Route ============
[11/26 10:17:50    317s] (I)      Usage: 163440 = (111286 H, 52154 V) = (54.03% H, 20.31% V) = (1.202e+05um H, 5.633e+04um V)
[11/26 10:17:50    317s] (I)      Overflow of layer group 1: 10.96% H + 0.03% V. EstWL: 1.765152e+05um
[11/26 10:17:50    317s] (I)      Congestion metric : 12.19%H 0.04%V, 12.23%HV
[11/26 10:17:50    317s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:17:50    317s] (I)      
[11/26 10:17:50    317s] (I)      ============  Phase 1c Route ============
[11/26 10:17:50    317s] (I)      Level2 Grid: 37 x 37
[11/26 10:17:50    317s] (I)      Usage: 163727 = (111284 H, 52443 V) = (54.03% H, 20.42% V) = (1.202e+05um H, 5.664e+04um V)
[11/26 10:17:50    317s] (I)      
[11/26 10:17:50    317s] (I)      ============  Phase 1d Route ============
[11/26 10:17:50    317s] (I)      Usage: 165263 = (111305 H, 53958 V) = (54.04% H, 21.01% V) = (1.202e+05um H, 5.827e+04um V)
[11/26 10:17:50    317s] (I)      
[11/26 10:17:50    317s] (I)      ============  Phase 1e Route ============
[11/26 10:17:50    317s] (I)      Usage: 165263 = (111305 H, 53958 V) = (54.04% H, 21.01% V) = (1.202e+05um H, 5.827e+04um V)
[11/26 10:17:50    317s] [NR-eGR] Early Global Route overflow of layer group 1: 7.19% H + 0.03% V. EstWL: 1.784840e+05um
[11/26 10:17:50    317s] (I)      
[11/26 10:17:50    317s] (I)      ============  Phase 1l Route ============
[11/26 10:17:50    317s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:17:50    317s] (I)      Layer  2:     207510    120007      2468        2760      252540    ( 1.08%) 
[11/26 10:17:50    317s] (I)      Layer  3:     255392     54233         8           0      255300    ( 0.00%) 
[11/26 10:17:50    317s] (I)      Total:        462902    174240      2476        2760      507840    ( 0.54%) 
[11/26 10:17:50    317s] (I)      
[11/26 10:17:50    317s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:17:50    317s] [NR-eGR]                        OverCon           OverCon            
[11/26 10:17:50    317s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 10:17:50    317s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 10:17:50    317s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:17:50    317s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:17:50    317s] [NR-eGR]      M2 ( 2)      1770( 5.26%)        94( 0.28%)   ( 5.54%) 
[11/26 10:17:50    317s] [NR-eGR]      M3 ( 3)         8( 0.02%)         0( 0.00%)   ( 0.02%) 
[11/26 10:17:50    317s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:17:50    317s] [NR-eGR]        Total      1778( 2.63%)        94( 0.14%)   ( 2.76%) 
[11/26 10:17:50    317s] [NR-eGR] 
[11/26 10:17:50    317s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 3.11 MB )
[11/26 10:17:50    317s] (I)      Updating congestion map
[11/26 10:17:50    317s] (I)      total 2D Cap : 465591 = (208811 H, 256780 V)
[11/26 10:17:50    317s] [NR-eGR] Overflow after Early Global Route 5.51% H + 0.02% V
[11/26 10:17:50    317s] (I)      Running track assignment and export wires
[11/26 10:17:50    317s] (I)      Delete wires for 10583 nets 
[11/26 10:17:50    317s] (I)      ============= Track Assignment ============
[11/26 10:17:50    317s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.11 MB )
[11/26 10:17:50    317s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 10:17:50    317s] (I)      Run Multi-thread track assignment
[11/26 10:17:50    317s] (I)      Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.11 MB )
[11/26 10:17:50    317s] (I)      Started Export ( Curr Mem: 3.11 MB )
[11/26 10:17:50    317s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 10:17:50    317s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/26 10:17:50    317s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:17:50    317s] [NR-eGR]              Length (um)   Vias 
[11/26 10:17:50    317s] [NR-eGR] --------------------------------
[11/26 10:17:50    317s] [NR-eGR]  M1   (1V)             0  19335 
[11/26 10:17:50    317s] [NR-eGR]  M2   (2H)        123270  43183 
[11/26 10:17:50    317s] [NR-eGR]  M3   (3V)         60160      0 
[11/26 10:17:50    317s] [NR-eGR]  M4   (4H)             0      0 
[11/26 10:17:50    317s] [NR-eGR]  M5   (5V)             0      0 
[11/26 10:17:50    317s] [NR-eGR]  M6   (6H)             0      0 
[11/26 10:17:50    317s] [NR-eGR]  M7   (7V)             0      0 
[11/26 10:17:50    317s] [NR-eGR]  M8   (8H)             0      0 
[11/26 10:17:50    317s] [NR-eGR]  M9   (9V)             0      0 
[11/26 10:17:50    317s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 10:17:50    317s] [NR-eGR] --------------------------------
[11/26 10:17:50    317s] [NR-eGR]       Total       183430  62518 
[11/26 10:17:50    317s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:17:50    317s] [NR-eGR] Total half perimeter of net bounding box: 173411um
[11/26 10:17:50    317s] [NR-eGR] Total length: 183430um, number of vias: 62518
[11/26 10:17:50    317s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:17:50    317s] (I)      == Layer wire length by net rule ==
[11/26 10:17:50    317s] (I)                    Default 
[11/26 10:17:50    317s] (I)      ----------------------
[11/26 10:17:50    317s] (I)       M1   (1V)        0um 
[11/26 10:17:50    317s] (I)       M2   (2H)   123270um 
[11/26 10:17:50    317s] (I)       M3   (3V)    60160um 
[11/26 10:17:50    317s] (I)       M4   (4H)        0um 
[11/26 10:17:50    317s] (I)       M5   (5V)        0um 
[11/26 10:17:50    317s] (I)       M6   (6H)        0um 
[11/26 10:17:50    317s] (I)       M7   (7V)        0um 
[11/26 10:17:50    317s] (I)       M8   (8H)        0um 
[11/26 10:17:50    317s] (I)       M9   (9V)        0um 
[11/26 10:17:50    317s] (I)       Pad  (10H)       0um 
[11/26 10:17:50    317s] (I)      ----------------------
[11/26 10:17:50    317s] (I)            Total  183430um 
[11/26 10:17:50    317s] (I)      == Layer via count by net rule ==
[11/26 10:17:50    317s] (I)                   Default 
[11/26 10:17:50    317s] (I)      ---------------------
[11/26 10:17:50    317s] (I)       M1   (1V)     19335 
[11/26 10:17:50    317s] (I)       M2   (2H)     43183 
[11/26 10:17:50    317s] (I)       M3   (3V)         0 
[11/26 10:17:50    317s] (I)       M4   (4H)         0 
[11/26 10:17:50    317s] (I)       M5   (5V)         0 
[11/26 10:17:50    317s] (I)       M6   (6H)         0 
[11/26 10:17:50    317s] (I)       M7   (7V)         0 
[11/26 10:17:50    317s] (I)       M8   (8H)         0 
[11/26 10:17:50    317s] (I)       M9   (9V)         0 
[11/26 10:17:50    317s] (I)       Pad  (10H)        0 
[11/26 10:17:50    317s] (I)      ---------------------
[11/26 10:17:50    317s] (I)            Total    62518 
[11/26 10:17:50    318s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3.08 MB )
[11/26 10:17:50    318s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 10:17:50    318s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.55 sec, Curr Mem: 3.08 MB )
[11/26 10:17:50    318s] [NR-eGR] Finished Early Global Route ( CPU: 0.54 sec, Real: 0.56 sec, Curr Mem: 3.07 MB )
[11/26 10:17:50    318s] (I)      ========================================= Runtime Summary ==========================================
[11/26 10:17:50    318s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/26 10:17:50    318s] (I)      ----------------------------------------------------------------------------------------------------
[11/26 10:17:50    318s] (I)       Early Global Route                             100.00%  315.50 sec  316.06 sec  0.56 sec  0.54 sec 
[11/26 10:17:50    318s] (I)       +-Early Global Route kernel                     98.82%  315.50 sec  316.05 sec  0.55 sec  0.54 sec 
[11/26 10:17:50    318s] (I)       | +-Import and model                             9.68%  315.50 sec  315.55 sec  0.05 sec  0.05 sec 
[11/26 10:17:50    318s] (I)       | | +-Create place DB                            3.68%  315.50 sec  315.52 sec  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)       | | | +-Import place data                        3.67%  315.50 sec  315.52 sec  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Read instances and placement           1.03%  315.50 sec  315.51 sec  0.01 sec  0.01 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Read nets                              2.53%  315.51 sec  315.52 sec  0.01 sec  0.01 sec 
[11/26 10:17:50    318s] (I)       | | +-Create route DB                            5.07%  315.52 sec  315.55 sec  0.03 sec  0.02 sec 
[11/26 10:17:50    318s] (I)       | | | +-Import route data (1T)                   4.91%  315.52 sec  315.55 sec  0.03 sec  0.02 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Read blockages ( Layer 2-3 )           0.66%  315.53 sec  315.53 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | | +-Read routing blockages               0.00%  315.53 sec  315.53 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | | +-Read bump blockages                  0.00%  315.53 sec  315.53 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | | +-Read instance blockages              0.39%  315.53 sec  315.53 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | | +-Read PG blockages                    0.06%  315.53 sec  315.53 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  315.53 sec  315.53 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | | +-Read clock blockages                 0.06%  315.53 sec  315.53 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | | +-Read other blockages                 0.00%  315.53 sec  315.53 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | | +-Read halo blockages                  0.03%  315.53 sec  315.53 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | | +-Read boundary cut boxes              0.00%  315.53 sec  315.53 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Read blackboxes                        0.00%  315.53 sec  315.53 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Read prerouted                         0.04%  315.53 sec  315.53 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Read nets                              0.56%  315.53 sec  315.54 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Set up via pillars                     0.34%  315.54 sec  315.54 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Initialize 3D grid graph               0.05%  315.54 sec  315.54 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Model blockage capacity                0.71%  315.54 sec  315.55 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | | +-Initialize 3D capacity               0.65%  315.54 sec  315.55 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | +-Read aux data                              0.00%  315.55 sec  315.55 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | +-Others data preparation                    0.00%  315.55 sec  315.55 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | +-Create route kernel                        0.67%  315.55 sec  315.55 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | +-Global Routing                              54.60%  315.55 sec  315.86 sec  0.31 sec  0.30 sec 
[11/26 10:17:50    318s] (I)       | | +-Initialization                             0.57%  315.55 sec  315.56 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | +-Net group 1                               53.30%  315.56 sec  315.86 sec  0.30 sec  0.29 sec 
[11/26 10:17:50    318s] (I)       | | | +-Generate topology                        1.22%  315.56 sec  315.57 sec  0.01 sec  0.01 sec 
[11/26 10:17:50    318s] (I)       | | | +-Phase 1a                                 4.18%  315.57 sec  315.60 sec  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Pattern routing (1T)                   3.02%  315.57 sec  315.59 sec  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.41%  315.59 sec  315.59 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Add via demand to 2D                   0.55%  315.59 sec  315.60 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | +-Phase 1b                                 5.81%  315.60 sec  315.63 sec  0.03 sec  0.03 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Monotonic routing (1T)                 3.91%  315.60 sec  315.62 sec  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)       | | | +-Phase 1c                                 5.61%  315.63 sec  315.66 sec  0.03 sec  0.03 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Two level Routing                      5.59%  315.63 sec  315.66 sec  0.03 sec  0.03 sec 
[11/26 10:17:50    318s] (I)       | | | | | +-Two Level Routing (Regular)          3.41%  315.63 sec  315.65 sec  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)       | | | | | +-Two Level Routing (Strong)           1.99%  315.65 sec  315.66 sec  0.01 sec  0.01 sec 
[11/26 10:17:50    318s] (I)       | | | +-Phase 1d                                27.38%  315.66 sec  315.82 sec  0.15 sec  0.15 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Detoured routing (1T)                 27.33%  315.66 sec  315.82 sec  0.15 sec  0.15 sec 
[11/26 10:17:50    318s] (I)       | | | +-Phase 1e                                 0.74%  315.82 sec  315.82 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Route legalization                     0.64%  315.82 sec  315.82 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | | | +-Legalize Blockage Violations         0.61%  315.82 sec  315.82 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | | +-Phase 1l                                 6.61%  315.82 sec  315.86 sec  0.04 sec  0.04 sec 
[11/26 10:17:50    318s] (I)       | | | | +-Layer assignment (1T)                  6.37%  315.82 sec  315.86 sec  0.04 sec  0.03 sec 
[11/26 10:17:50    318s] (I)       | +-Export cong map                              0.68%  315.86 sec  315.86 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | +-Export 2D cong map                         0.34%  315.86 sec  315.86 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | +-Extract Global 3D Wires                      0.61%  315.86 sec  315.87 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | +-Track Assignment (1T)                       11.67%  315.87 sec  315.93 sec  0.07 sec  0.07 sec 
[11/26 10:17:50    318s] (I)       | | +-Initialization                             0.21%  315.87 sec  315.87 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | | +-Track Assignment Kernel                   10.99%  315.87 sec  315.93 sec  0.06 sec  0.06 sec 
[11/26 10:17:50    318s] (I)       | | +-Free Memory                                0.01%  315.93 sec  315.93 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)       | +-Export                                      21.09%  315.93 sec  316.05 sec  0.12 sec  0.11 sec 
[11/26 10:17:50    318s] (I)       | | +-Export DB wires                            4.99%  315.93 sec  315.96 sec  0.03 sec  0.03 sec 
[11/26 10:17:50    318s] (I)       | | | +-Export all nets                          3.44%  315.93 sec  315.95 sec  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)       | | | +-Set wire vias                            1.23%  315.95 sec  315.96 sec  0.01 sec  0.01 sec 
[11/26 10:17:50    318s] (I)       | | +-Report wirelength                          2.66%  315.96 sec  315.98 sec  0.01 sec  0.01 sec 
[11/26 10:17:50    318s] (I)       | | +-Update net boxes                           1.86%  315.98 sec  315.99 sec  0.01 sec  0.01 sec 
[11/26 10:17:50    318s] (I)       | | +-Update timing                             11.22%  315.99 sec  316.05 sec  0.06 sec  0.06 sec 
[11/26 10:17:50    318s] (I)       | +-Postprocess design                           0.11%  316.05 sec  316.05 sec  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)      ======================= Summary by functions ========================
[11/26 10:17:50    318s] (I)       Lv  Step                                      %      Real       CPU 
[11/26 10:17:50    318s] (I)      ---------------------------------------------------------------------
[11/26 10:17:50    318s] (I)        0  Early Global Route                  100.00%  0.56 sec  0.54 sec 
[11/26 10:17:50    318s] (I)        1  Early Global Route kernel            98.82%  0.55 sec  0.54 sec 
[11/26 10:17:50    318s] (I)        2  Global Routing                       54.60%  0.31 sec  0.30 sec 
[11/26 10:17:50    318s] (I)        2  Export                               21.09%  0.12 sec  0.11 sec 
[11/26 10:17:50    318s] (I)        2  Track Assignment (1T)                11.67%  0.07 sec  0.07 sec 
[11/26 10:17:50    318s] (I)        2  Import and model                      9.68%  0.05 sec  0.05 sec 
[11/26 10:17:50    318s] (I)        2  Export cong map                       0.68%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        2  Extract Global 3D Wires               0.61%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        2  Postprocess design                    0.11%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        3  Net group 1                          53.30%  0.30 sec  0.29 sec 
[11/26 10:17:50    318s] (I)        3  Update timing                        11.22%  0.06 sec  0.06 sec 
[11/26 10:17:50    318s] (I)        3  Track Assignment Kernel              10.99%  0.06 sec  0.06 sec 
[11/26 10:17:50    318s] (I)        3  Create route DB                       5.07%  0.03 sec  0.02 sec 
[11/26 10:17:50    318s] (I)        3  Export DB wires                       4.99%  0.03 sec  0.03 sec 
[11/26 10:17:50    318s] (I)        3  Create place DB                       3.68%  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)        3  Report wirelength                     2.66%  0.01 sec  0.01 sec 
[11/26 10:17:50    318s] (I)        3  Update net boxes                      1.86%  0.01 sec  0.01 sec 
[11/26 10:17:50    318s] (I)        3  Initialization                        0.78%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        3  Create route kernel                   0.67%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        3  Export 2D cong map                    0.34%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        3  Free Memory                           0.01%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        4  Phase 1d                             27.38%  0.15 sec  0.15 sec 
[11/26 10:17:50    318s] (I)        4  Phase 1l                              6.61%  0.04 sec  0.04 sec 
[11/26 10:17:50    318s] (I)        4  Phase 1b                              5.81%  0.03 sec  0.03 sec 
[11/26 10:17:50    318s] (I)        4  Phase 1c                              5.61%  0.03 sec  0.03 sec 
[11/26 10:17:50    318s] (I)        4  Import route data (1T)                4.91%  0.03 sec  0.02 sec 
[11/26 10:17:50    318s] (I)        4  Phase 1a                              4.18%  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)        4  Import place data                     3.67%  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)        4  Export all nets                       3.44%  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)        4  Set wire vias                         1.23%  0.01 sec  0.01 sec 
[11/26 10:17:50    318s] (I)        4  Generate topology                     1.22%  0.01 sec  0.01 sec 
[11/26 10:17:50    318s] (I)        4  Phase 1e                              0.74%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        5  Detoured routing (1T)                27.33%  0.15 sec  0.15 sec 
[11/26 10:17:50    318s] (I)        5  Layer assignment (1T)                 6.37%  0.04 sec  0.03 sec 
[11/26 10:17:50    318s] (I)        5  Two level Routing                     5.59%  0.03 sec  0.03 sec 
[11/26 10:17:50    318s] (I)        5  Monotonic routing (1T)                3.91%  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)        5  Read nets                             3.10%  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)        5  Pattern routing (1T)                  3.02%  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)        5  Read instances and placement          1.03%  0.01 sec  0.01 sec 
[11/26 10:17:50    318s] (I)        5  Model blockage capacity               0.71%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        5  Read blockages ( Layer 2-3 )          0.66%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        5  Route legalization                    0.64%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        5  Add via demand to 2D                  0.55%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        5  Pattern Routing Avoiding Blockages    0.41%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        5  Set up via pillars                    0.34%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        5  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        5  Read prerouted                        0.04%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        6  Two Level Routing (Regular)           3.41%  0.02 sec  0.02 sec 
[11/26 10:17:50    318s] (I)        6  Two Level Routing (Strong)            1.99%  0.01 sec  0.01 sec 
[11/26 10:17:50    318s] (I)        6  Initialize 3D capacity                0.65%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        6  Legalize Blockage Violations          0.61%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        6  Read instance blockages               0.39%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        6  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        6  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] (I)        7  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[11/26 10:17:50    318s] Running post-eGR process
[11/26 10:17:50    318s] Extraction called for design 'dist_sort' of instances=8960 and nets=10586 using extraction engine 'preRoute' .
[11/26 10:17:50    318s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 10:17:50    318s] Type 'man IMPEXT-3530' for more detail.
[11/26 10:17:50    318s] PreRoute RC Extraction called for design dist_sort.
[11/26 10:17:50    318s] RC Extraction called in multi-corner(1) mode.
[11/26 10:17:50    318s] RCMode: PreRoute
[11/26 10:17:50    318s]       RC Corner Indexes            0   
[11/26 10:17:50    318s] Capacitance Scaling Factor   : 1.00000 
[11/26 10:17:50    318s] Resistance Scaling Factor    : 1.00000 
[11/26 10:17:50    318s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 10:17:50    318s] Clock Res. Scaling Factor    : 1.00000 
[11/26 10:17:50    318s] Shrink Factor                : 1.00000
[11/26 10:17:50    318s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 10:17:50    318s] Using Quantus QRC technology file ...
[11/26 10:17:50    318s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 10:17:50    318s] Updating RC Grid density data for preRoute extraction ...
[11/26 10:17:50    318s] eee: pegSigSF=1.070000
[11/26 10:17:50    318s] Initializing multi-corner resistance tables ...
[11/26 10:17:50    318s] eee: Grid unit RC data computation started
[11/26 10:17:50    318s] eee: Grid unit RC data computation completed
[11/26 10:17:50    318s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:17:50    318s] eee: l=2 avDens=0.432338 usedTrk=11705.545417 availTrk=27075.000000 sigTrk=11705.545417
[11/26 10:17:50    318s] eee: l=3 avDens=0.216886 usedTrk=5579.385143 availTrk=25725.000000 sigTrk=5579.385143
[11/26 10:17:50    318s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:50    318s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:50    318s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:50    318s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:50    318s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:50    318s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:50    318s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:50    318s] {RT RC_corner_25 0 2 3  0}
[11/26 10:17:50    318s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:17:50    318s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:17:50    318s] eee: NetCapCache creation started. (Current Mem: 3196.676M) 
[11/26 10:17:50    318s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3196.676M) 
[11/26 10:17:50    318s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:17:50    318s] eee: Metal Layers Info:
[11/26 10:17:50    318s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:17:50    318s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:17:50    318s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:17:50    318s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:17:50    318s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:17:50    318s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:17:50    318s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:17:50    318s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:17:50    318s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:17:50    318s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:17:50    318s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:17:50    318s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:17:50    318s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:17:50    318s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:17:50    318s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:17:50    318s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3196.676M)
[11/26 10:17:51    318s] Compute RC Scale Done ...
[11/26 10:17:51    318s] OPERPROF: Starting HotSpotCal at level 1, MEM:3225.8M, EPOCH TIME: 1732634271.045668
[11/26 10:17:51    318s] [hotspot] +------------+---------------+---------------+
[11/26 10:17:51    318s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:17:51    318s] [hotspot] +------------+---------------+---------------+
[11/26 10:17:51    318s] [hotspot] | normalized |          1.78 |         19.11 |
[11/26 10:17:51    318s] [hotspot] +------------+---------------+---------------+
[11/26 10:17:51    318s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 19.11 (area is in unit of 4 std-cell row bins)
[11/26 10:17:51    318s] [hotspot] max/total 1.78/19.11, big hotspot (>10) total 0.00
[11/26 10:17:51    318s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:17:51    318s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:51    318s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:17:51    318s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:51    318s] [hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[11/26 10:17:51    318s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:51    318s] [hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[11/26 10:17:51    318s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:51    318s] [hotspot] |  3  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[11/26 10:17:51    318s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:51    318s] [hotspot] |  4  |    91.44   151.92   100.08   160.56 |        0.89   |             NA                |
[11/26 10:17:51    318s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:51    318s] [hotspot] |  5  |    39.60     9.36    48.24    18.00 |        0.44   |             NA                |
[11/26 10:17:51    318s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:51    318s] Top 5 hotspots total area: 4.44
[11/26 10:17:51    318s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.004, MEM:3225.8M, EPOCH TIME: 1732634271.050019
[11/26 10:17:51    318s] Begin: Collecting metrics
[11/26 10:17:51    318s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.082 |           |       -0 |       36.05 |            |              | 0:00:02  |        3198 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3198 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3213 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3213 |      |     |
| global_opt              |           |   -0.031 |           |       -0 |       36.76 |            |              | 0:00:16  |        3227 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |       36.63 |            |              | 0:00:06  |        3229 |      |     |
| wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.87 |            |              | 0:00:06  |        3323 |      |     |
| area_reclaiming_2       |     0.000 |    0.009 |         0 |        0 |       36.27 |            |              | 0:00:10  |        3225 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:08  |        3214 |      |     |
| global_route            |           |          |           |          |             |       1.78 |        19.11 | 0:00:01  |        3197 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:17:51    318s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2782.8M, current mem=2742.0M)

[11/26 10:17:51    318s] End: Collecting metrics
[11/26 10:17:51    318s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/26 10:17:51    318s] Begin: GigaOpt Route Type Constraints Refinement
[11/26 10:17:51    318s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:18.3/0:06:11.9 (0.9), mem = 3196.8M
[11/26 10:17:51    318s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.18
[11/26 10:17:51    318s] ### Creating RouteCongInterface, started
[11/26 10:17:51    318s] 
[11/26 10:17:51    318s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/26 10:17:51    318s] 
[11/26 10:17:51    318s] #optDebug: {0, 1.000}
[11/26 10:17:51    318s] ### Creating RouteCongInterface, finished
[11/26 10:17:51    318s] Updated routing constraints on 0 nets.
[11/26 10:17:51    318s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.18
[11/26 10:17:51    318s] Bottom Preferred Layer:
[11/26 10:17:51    318s] +-----------+------------+----------+
[11/26 10:17:51    318s] |   Layer   |    CLK     |   Rule   |
[11/26 10:17:51    318s] +-----------+------------+----------+
[11/26 10:17:51    318s] | M3 (z=3)  |          1 | default  |
[11/26 10:17:51    318s] +-----------+------------+----------+
[11/26 10:17:51    318s] Via Pillar Rule:
[11/26 10:17:51    318s]     None
[11/26 10:17:51    318s] Finished writing unified metrics of routing constraints.
[11/26 10:17:51    318s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:05:18.3/0:06:11.9 (0.9), mem = 3196.8M
[11/26 10:17:51    318s] 
[11/26 10:17:51    318s] =============================================================================================
[11/26 10:17:51    318s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 23.12-s091_1
[11/26 10:17:51    318s] =============================================================================================
[11/26 10:17:51    318s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:51    318s] ---------------------------------------------------------------------------------------------
[11/26 10:17:51    318s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  81.5 % )     0:00:00.0 /  0:00:00.0    1.4
[11/26 10:17:51    318s] [ MISC                   ]          0:00:00.0  (  18.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:51    318s] ---------------------------------------------------------------------------------------------
[11/26 10:17:51    318s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:17:51    318s] ---------------------------------------------------------------------------------------------
[11/26 10:17:51    318s] End: GigaOpt Route Type Constraints Refinement
[11/26 10:17:51    318s] Begin: Collecting metrics
[11/26 10:17:51    318s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.082 |           |       -0 |       36.05 |            |              | 0:00:02  |        3198 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3198 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3213 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3213 |      |     |
| global_opt              |           |   -0.031 |           |       -0 |       36.76 |            |              | 0:00:16  |        3227 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |       36.63 |            |              | 0:00:06  |        3229 |      |     |
| wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.87 |            |              | 0:00:06  |        3323 |      |     |
| area_reclaiming_2       |     0.000 |    0.009 |         0 |        0 |       36.27 |            |              | 0:00:10  |        3225 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:08  |        3214 |      |     |
| global_route            |           |          |           |          |             |       1.78 |        19.11 | 0:00:01  |        3197 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3197 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:17:51    318s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2742.0M, current mem=2742.0M)

[11/26 10:17:51    318s] End: Collecting metrics
[11/26 10:17:51    318s] skip EGR on cluster skew clock nets.
[11/26 10:17:51    318s] Starting delay calculation for Setup views
[11/26 10:17:51    318s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:17:51    318s] #################################################################################
[11/26 10:17:51    318s] # Design Stage: PreRoute
[11/26 10:17:51    318s] # Design Name: dist_sort
[11/26 10:17:51    318s] # Design Mode: 90nm
[11/26 10:17:51    318s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:17:51    318s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:17:51    318s] # Signoff Settings: SI Off 
[11/26 10:17:51    318s] #################################################################################
[11/26 10:17:51    318s] Calculate delays in Single mode...
[11/26 10:17:51    318s] Topological Sorting (REAL = 0:00:00.0, MEM = 3205.8M, InitMEM = 3205.8M)
[11/26 10:17:51    318s] Start delay calculation (fullDC) (1 T). (MEM=2768.35)
[11/26 10:17:51    318s] End AAE Lib Interpolated Model. (MEM=3217.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:17:52    320s] Total number of fetched objects 10584
[11/26 10:17:52    320s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:17:52    320s] End delay calculation. (MEM=2788.78 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 10:17:52    320s] End delay calculation (fullDC). (MEM=2788.78 CPU=0:00:01.3 REAL=0:00:01.0)
[11/26 10:17:52    320s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 3259.0M) ***
[11/26 10:17:53    320s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:05:20 mem=3259.0M)
[11/26 10:17:53    320s] Begin: GigaOpt postEco DRV Optimization
[11/26 10:17:53    320s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS -max_fanout
[11/26 10:17:53    320s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:20.4/0:06:14.0 (0.9), mem = 3259.0M
[11/26 10:17:53    320s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:17:53    320s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:17:53    320s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.19
[11/26 10:17:53    320s] 
[11/26 10:17:53    320s] Active Setup views: default_setup_view 
[11/26 10:17:53    320s] Cell dist_sort LLGs are deleted
[11/26 10:17:53    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:53    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:53    320s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3259.0M, EPOCH TIME: 1732634273.432831
[11/26 10:17:53    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:53    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:53    320s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3259.0M, EPOCH TIME: 1732634273.433338
[11/26 10:17:53    320s] Max number of tech site patterns supported in site array is 256.
[11/26 10:17:53    320s] Core basic site is coreSite
[11/26 10:17:53    320s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:17:53    320s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:17:53    320s] Fast DP-INIT is on for default
[11/26 10:17:53    320s] Atter site array init, number of instance map data is 0.
[11/26 10:17:53    320s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.004, MEM:3259.0M, EPOCH TIME: 1732634273.437482
[11/26 10:17:53    320s] 
[11/26 10:17:53    320s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:53    320s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:53    320s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.007, MEM:3259.0M, EPOCH TIME: 1732634273.440281
[11/26 10:17:53    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:53    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:53    320s] [oiPhyDebug] optDemand 212411704320.00, spDemand 205879864320.00.
[11/26 10:17:53    320s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8960
[11/26 10:17:53    320s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:17:53    320s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:21 mem=3259.0M
[11/26 10:17:53    320s] OPERPROF: Starting DPlace-Init at level 1, MEM:3259.0M, EPOCH TIME: 1732634273.443866
[11/26 10:17:53    320s] Processing tracks to init pin-track alignment.
[11/26 10:17:53    320s] z: 1, totalTracks: 1
[11/26 10:17:53    320s] z: 3, totalTracks: 1
[11/26 10:17:53    320s] z: 5, totalTracks: 1
[11/26 10:17:53    320s] z: 7, totalTracks: 1
[11/26 10:17:53    320s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:17:53    320s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3259.0M, EPOCH TIME: 1732634273.447865
[11/26 10:17:53    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:53    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:53    320s] 
[11/26 10:17:53    320s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:53    320s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:53    320s] 
[11/26 10:17:53    320s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:17:53    320s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:3259.0M, EPOCH TIME: 1732634273.453071
[11/26 10:17:53    320s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3259.0M, EPOCH TIME: 1732634273.453136
[11/26 10:17:53    320s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3259.0M, EPOCH TIME: 1732634273.453256
[11/26 10:17:53    320s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3259.0MB).
[11/26 10:17:53    320s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3259.0M, EPOCH TIME: 1732634273.454330
[11/26 10:17:53    320s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:17:53    320s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8960
[11/26 10:17:53    320s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:21 mem=3259.0M
[11/26 10:17:53    320s] ### Creating RouteCongInterface, started
[11/26 10:17:53    320s] 
[11/26 10:17:53    320s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[11/26 10:17:53    320s] 
[11/26 10:17:53    320s] #optDebug: {0, 1.000}
[11/26 10:17:53    320s] ### Creating RouteCongInterface, finished
[11/26 10:17:53    320s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:53    320s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:53    320s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:53    320s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:53    320s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:53    320s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:53    320s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:53    320s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:17:53    320s] AoF 661.2055um
[11/26 10:17:53    320s] [GPS-DRV] Optimizer inputs ============================= 
[11/26 10:17:53    320s] [GPS-DRV] drvFixingStage: Small Scale
[11/26 10:17:53    320s] [GPS-DRV] costLowerBound: 0.1
[11/26 10:17:53    320s] [GPS-DRV] setupTNSCost  : 1
[11/26 10:17:53    320s] [GPS-DRV] maxIter       : 3
[11/26 10:17:53    320s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/26 10:17:53    320s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 10:17:53    320s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/26 10:17:53    320s] [GPS-DRV] maxDensity (design): 0.95
[11/26 10:17:53    320s] [GPS-DRV] maxLocalDensity: 0.98
[11/26 10:17:53    320s] [GPS-DRV] MaxBufDistForPlaceBlk: 216um
[11/26 10:17:53    320s] [GPS-DRV] Dflt RT Characteristic Length 652.309um AoF 661.206um x 1
[11/26 10:17:53    320s] [GPS-DRV] isCPECostingOn: false
[11/26 10:17:53    320s] [GPS-DRV] All active and enabled setup views
[11/26 10:17:53    320s] [GPS-DRV]     default_setup_view
[11/26 10:17:53    320s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 10:17:53    320s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 10:17:53    320s] [GPS-DRV] maxFanoutLoad on
[11/26 10:17:53    320s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/26 10:17:53    320s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/26 10:17:53    320s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/26 10:17:53    320s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3294.1M, EPOCH TIME: 1732634273.724959
[11/26 10:17:53    320s] Found 0 hard placement blockage before merging.
[11/26 10:17:53    320s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3294.1M, EPOCH TIME: 1732634273.725457
[11/26 10:17:53    320s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[11/26 10:17:53    320s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 5.1154e-11; DynamicP: 1.11974e+07)DBU
[11/26 10:17:53    320s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:17:53    320s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/26 10:17:53    320s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:17:53    320s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/26 10:17:53    320s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:17:53    320s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 10:17:53    320s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0| 36.27%|          |         |
[11/26 10:17:53    320s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 10:17:53    320s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0| 36.27%| 0:00:00.0|  3294.1M|
[11/26 10:17:53    320s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:17:53    320s] 
[11/26 10:17:53    320s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3294.1M) ***
[11/26 10:17:53    320s] 
[11/26 10:17:53    320s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:17:53    320s] Total-nets :: 10584, Stn-nets :: 0, ratio :: 0 %, Total-len 183430, Stn-len 0
[11/26 10:17:53    320s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8960
[11/26 10:17:53    320s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3294.1M, EPOCH TIME: 1732634273.811584
[11/26 10:17:53    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8960).
[11/26 10:17:53    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:53    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:53    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:53    320s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.015, MEM:3214.1M, EPOCH TIME: 1732634273.826584
[11/26 10:17:53    320s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.19
[11/26 10:17:53    320s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:05:20.9/0:06:14.5 (0.9), mem = 3214.1M
[11/26 10:17:53    320s] 
[11/26 10:17:53    320s] =============================================================================================
[11/26 10:17:53    320s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              23.12-s091_1
[11/26 10:17:53    320s] =============================================================================================
[11/26 10:17:53    320s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:53    320s] ---------------------------------------------------------------------------------------------
[11/26 10:17:53    320s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:53    320s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:53    320s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:53    320s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:53    320s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.4
[11/26 10:17:53    320s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:53    320s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:17:53    320s] [ DrvFindVioNets         ]      2   0:00:00.0  (   8.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:17:53    320s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:53    320s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:17:53    320s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:53    320s] [ MISC                   ]          0:00:00.4  (  70.7 % )     0:00:00.4 /  0:00:00.3    1.0
[11/26 10:17:53    320s] ---------------------------------------------------------------------------------------------
[11/26 10:17:53    320s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:17:53    320s] ---------------------------------------------------------------------------------------------
[11/26 10:17:53    320s] Begin: Collecting metrics
[11/26 10:17:53    321s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.082 |           |       -0 |       36.05 |            |              | 0:00:02  |        3198 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3198 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3213 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3213 |      |     |
| global_opt              |           |   -0.031 |           |       -0 |       36.76 |            |              | 0:00:16  |        3227 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |       36.63 |            |              | 0:00:06  |        3229 |      |     |
| wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.87 |            |              | 0:00:06  |        3323 |      |     |
| area_reclaiming_2       |     0.000 |    0.009 |         0 |        0 |       36.27 |            |              | 0:00:10  |        3225 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:08  |        3214 |      |     |
| global_route            |           |          |           |          |             |       1.78 |        19.11 | 0:00:01  |        3197 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3197 |      |     |
| drv_eco_fixing          |     0.000 |   -0.008 |         0 |       -0 |       36.27 |            |              | 0:00:00  |        3214 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:17:53    321s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2774.9M, current mem=2774.9M)

[11/26 10:17:53    321s] End: Collecting metrics
[11/26 10:17:53    321s] End: GigaOpt postEco DRV Optimization
[11/26 10:17:53    321s] GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.007 (bump = 0.006)
[11/26 10:17:53    321s] GigaOpt: Skipping nonLegal postEco optimization
[11/26 10:17:53    321s] Design TNS changes after trial route: -0.001 -> -0.008
[11/26 10:17:53    321s] Begin: GigaOpt TNS non-legal recovery
[11/26 10:17:53    321s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -postCTS
[11/26 10:17:53    321s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:17:54    321s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:17:54    321s] *** TnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:21.1/0:06:14.7 (0.9), mem = 3214.1M
[11/26 10:17:54    321s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.20
[11/26 10:17:54    321s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:17:54    321s] 
[11/26 10:17:54    321s] Active Setup views: default_setup_view 
[11/26 10:17:54    321s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3214.1M, EPOCH TIME: 1732634274.090477
[11/26 10:17:54    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:54    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:54    321s] 
[11/26 10:17:54    321s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:54    321s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:54    321s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3214.1M, EPOCH TIME: 1732634274.096038
[11/26 10:17:54    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:54    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:54    321s] [oiPhyDebug] optDemand 212411704320.00, spDemand 205879864320.00.
[11/26 10:17:54    321s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8960
[11/26 10:17:54    321s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[11/26 10:17:54    321s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:21 mem=3214.1M
[11/26 10:17:54    321s] OPERPROF: Starting DPlace-Init at level 1, MEM:3214.1M, EPOCH TIME: 1732634274.099418
[11/26 10:17:54    321s] Processing tracks to init pin-track alignment.
[11/26 10:17:54    321s] z: 1, totalTracks: 1
[11/26 10:17:54    321s] z: 3, totalTracks: 1
[11/26 10:17:54    321s] z: 5, totalTracks: 1
[11/26 10:17:54    321s] z: 7, totalTracks: 1
[11/26 10:17:54    321s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:17:54    321s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3214.1M, EPOCH TIME: 1732634274.103159
[11/26 10:17:54    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:54    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:54    321s] 
[11/26 10:17:54    321s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:54    321s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:54    321s] 
[11/26 10:17:54    321s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:17:54    321s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:3214.1M, EPOCH TIME: 1732634274.108201
[11/26 10:17:54    321s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3214.1M, EPOCH TIME: 1732634274.108262
[11/26 10:17:54    321s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3214.1M, EPOCH TIME: 1732634274.108402
[11/26 10:17:54    321s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3214.1MB).
[11/26 10:17:54    321s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:3214.1M, EPOCH TIME: 1732634274.109356
[11/26 10:17:54    321s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:17:54    321s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8960
[11/26 10:17:54    321s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:21 mem=3214.1M
[11/26 10:17:54    321s] ### Creating RouteCongInterface, started
[11/26 10:17:54    321s] 
[11/26 10:17:54    321s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/26 10:17:54    321s] 
[11/26 10:17:54    321s] #optDebug: {0, 1.000}
[11/26 10:17:54    321s] ### Creating RouteCongInterface, finished
[11/26 10:17:54    321s] *info: 1 clock net excluded
[11/26 10:17:54    321s] *info: 1 net with fixed/cover wires excluded.
[11/26 10:17:54    321s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1090489.5
[11/26 10:17:54    321s] PathGroup :  reg2reg  TargetSlack : 0 
[11/26 10:17:54    321s] ** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.008 Density 36.27
[11/26 10:17:54    321s] Optimizer TNS Opt
[11/26 10:17:54    321s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.008|-0.008|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.008|-0.008|
+----------+------+------+

[11/26 10:17:54    321s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS - TNS 0.0ps; HEPG WNS - TNS 0.0ps; all paths WNS -7.9ps TNS -7.9ps; Real time 0:02:03
[11/26 10:17:54    321s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3272.2M, EPOCH TIME: 1732634274.346895
[11/26 10:17:54    321s] Found 0 hard placement blockage before merging.
[11/26 10:17:54    321s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3272.2M, EPOCH TIME: 1732634274.347278
[11/26 10:17:54    321s] Active Path Group: default 
[11/26 10:17:54    321s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:17:54    321s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
[11/26 10:17:54    321s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:17:54    321s] |  -0.008|   -0.008|  -0.008|   -0.008|   36.27%|   0:00:00.0| 3272.2M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:17:54    321s] |   0.000|    0.001|   0.000|    0.000|   36.35%|   0:00:00.0| 3310.9M|default_setup_view|       NA| NA                  |
[11/26 10:17:54    321s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:17:54    321s] 
[11/26 10:17:54    321s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=3310.9M) ***
[11/26 10:17:54    321s] 
[11/26 10:17:54    321s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=3310.9M) ***
[11/26 10:17:54    321s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:17:54    321s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.001|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

[11/26 10:17:54    321s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS - TNS 0.0ps; HEPG WNS - TNS 0.0ps; all paths WNS 1.4ps TNS 0.0ps; Real time 0:02:03
[11/26 10:17:54    322s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.1090489.5
[11/26 10:17:54    322s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3326.9M, EPOCH TIME: 1732634274.972433
[11/26 10:17:54    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8992).
[11/26 10:17:54    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:54    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:54    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:54    322s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3326.9M, EPOCH TIME: 1732634274.987591
[11/26 10:17:54    322s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3326.9M, EPOCH TIME: 1732634274.987754
[11/26 10:17:54    322s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3326.9M, EPOCH TIME: 1732634274.988014
[11/26 10:17:54    322s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3326.9M, EPOCH TIME: 1732634274.991657
[11/26 10:17:54    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:54    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:54    322s] 
[11/26 10:17:54    322s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:54    322s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:54    322s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.006, REAL:0.006, MEM:3326.9M, EPOCH TIME: 1732634274.997315
[11/26 10:17:54    322s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3326.9M, EPOCH TIME: 1732634274.997388
[11/26 10:17:54    322s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3326.9M, EPOCH TIME: 1732634274.997494
[11/26 10:17:54    322s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:3326.9M, EPOCH TIME: 1732634274.998460
[11/26 10:17:54    322s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.010, REAL:0.011, MEM:3326.9M, EPOCH TIME: 1732634274.998489
[11/26 10:17:54    322s] TDRefine: refinePlace mode is spiral
[11/26 10:17:54    322s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.11
[11/26 10:17:54    322s] OPERPROF: Starting Refine-Place at level 1, MEM:3326.9M, EPOCH TIME: 1732634274.998848
[11/26 10:17:54    322s] *** Starting refinePlace (0:05:22 mem=3326.9M) ***
[11/26 10:17:55    322s] Total net bbox length = 1.735e+05 (1.203e+05 5.326e+04) (ext = 1.432e+04)
[11/26 10:17:55    322s] 
[11/26 10:17:55    322s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:55    322s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:55    322s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:17:55    322s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3326.9M, EPOCH TIME: 1732634275.005931
[11/26 10:17:55    322s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:3326.9M, EPOCH TIME: 1732634275.006464
[11/26 10:17:55    322s] Set min layer with nano route mode ( 2 )
[11/26 10:17:55    322s] Set max layer with parameter ( 3 )
[11/26 10:17:55    322s] Set min layer with nano route mode ( 2 )
[11/26 10:17:55    322s] Set max layer with parameter ( 3 )
[11/26 10:17:55    322s] 
[11/26 10:17:55    322s] Starting Small incrNP...
[11/26 10:17:55    322s] User Input Parameters:
[11/26 10:17:55    322s] - Congestion Driven    : Off
[11/26 10:17:55    322s] - Timing Driven        : Off
[11/26 10:17:55    322s] - Area-Violation Based : Off
[11/26 10:17:55    322s] - Start Rollback Level : -5
[11/26 10:17:55    322s] - Legalized            : On
[11/26 10:17:55    322s] - Window Based         : Off
[11/26 10:17:55    322s] - eDen incr mode       : Off
[11/26 10:17:55    322s] - Small incr mode      : On
[11/26 10:17:55    322s] 
[11/26 10:17:55    322s] default core: bins with density > 0.750 =  4.94 % ( 16 / 324 )
[11/26 10:17:55    322s] Density distribution unevenness ratio = 21.305%
[11/26 10:17:55    322s] Density distribution unevenness ratio (U70) = 1.643%
[11/26 10:17:55    322s] Density distribution unevenness ratio (U80) = 0.355%
[11/26 10:17:55    322s] Density distribution unevenness ratio (U90) = 0.000%
[11/26 10:17:55    322s] cost 0.872000, thresh 1.000000
[11/26 10:17:55    322s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3326.9M)
[11/26 10:17:55    322s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:17:55    322s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3326.9M, EPOCH TIME: 1732634275.013801
[11/26 10:17:55    322s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3326.9M, EPOCH TIME: 1732634275.014020
[11/26 10:17:55    322s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3326.9M, EPOCH TIME: 1732634275.014184
[11/26 10:17:55    322s] Starting refinePlace ...
[11/26 10:17:55    322s] Set min layer with nano route mode ( 2 )
[11/26 10:17:55    322s] Set max layer with parameter ( 3 )
[11/26 10:17:55    322s] One DDP V2 for no tweak run.
[11/26 10:17:55    322s] Set min layer with nano route mode ( 2 )
[11/26 10:17:55    322s] Set max layer with parameter ( 3 )
[11/26 10:17:55    322s] DDP initSite1 nrRow 175 nrJob 175
[11/26 10:17:55    322s] DDP markSite nrRow 175 nrJob 175
[11/26 10:17:55    322s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/26 10:17:55    322s] ** Cut row section cpu time 0:00:00.0.
[11/26 10:17:55    322s]  ** Cut row section real time 0:00:00.0.
[11/26 10:17:55    322s]    Spread Effort: high, pre-route mode, useDDP on.
[11/26 10:17:55    322s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3326.9MB) @(0:05:22 - 0:05:22).
[11/26 10:17:55    322s] Move report: preRPlace moves 47 insts, mean move: 0.81 um, max move: 1.73 um 
[11/26 10:17:55    322s] 	Max move on inst (FE_RC_389_0): (39.82, 8.28) --> (40.46, 7.20)
[11/26 10:17:55    322s] 	Length: 4 sites, height: 1 rows, site name: coreSite, cell type: NAND2xp5_ASAP7_75t_R
[11/26 10:17:55    322s] wireLenOptFixPriorityInst 7 inst fixed
[11/26 10:17:55    322s] 
[11/26 10:17:55    322s]  === Spiral for Logical I: (movable: 8117) ===
[11/26 10:17:55    322s] 
[11/26 10:17:55    322s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:17:55    322s] 
[11/26 10:17:55    322s]  Info: 0 filler has been deleted!
[11/26 10:17:55    322s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:17:55    322s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:17:55    322s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:17:55    322s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3310.9MB) @(0:05:22 - 0:05:22).
[11/26 10:17:55    322s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:17:55    322s] Move report: Detail placement moves 47 insts, mean move: 0.81 um, max move: 1.73 um 
[11/26 10:17:55    322s] 	Max move on inst (FE_RC_389_0): (39.82, 8.28) --> (40.46, 7.20)
[11/26 10:17:55    322s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3310.9MB
[11/26 10:17:55    322s] Statistics of distance of Instance movement in refine placement:
[11/26 10:17:55    322s]   maximum (X+Y) =         1.73 um
[11/26 10:17:55    322s]   inst (FE_RC_389_0) with max move: (39.816, 8.28) -> (40.464, 7.2)
[11/26 10:17:55    322s]   mean    (X+Y) =         0.81 um
[11/26 10:17:55    322s] Summary Report:
[11/26 10:17:55    322s] Instances move: 47 (out of 8117 movable)
[11/26 10:17:55    322s] Instances flipped: 0
[11/26 10:17:55    322s] Mean displacement: 0.81 um
[11/26 10:17:55    322s] Max displacement: 1.73 um (Instance: FE_RC_389_0) (39.816, 8.28) -> (40.464, 7.2)
[11/26 10:17:55    322s] 	Length: 4 sites, height: 1 rows, site name: coreSite, cell type: NAND2xp5_ASAP7_75t_R
[11/26 10:17:55    322s] 	Violation at original loc: Overlapping with other instance
[11/26 10:17:55    322s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:17:55    322s] Total instances moved : 47
[11/26 10:17:55    322s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.176, REAL:0.180, MEM:3310.9M, EPOCH TIME: 1732634275.194499
[11/26 10:17:55    322s] Total net bbox length = 1.736e+05 (1.203e+05 5.328e+04) (ext = 1.432e+04)
[11/26 10:17:55    322s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3310.9MB
[11/26 10:17:55    322s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=3310.9MB) @(0:05:22 - 0:05:22).
[11/26 10:17:55    322s] *** Finished refinePlace (0:05:22 mem=3310.9M) ***
[11/26 10:17:55    322s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.11
[11/26 10:17:55    322s] OPERPROF: Finished Refine-Place at level 1, CPU:0.194, REAL:0.200, MEM:3310.9M, EPOCH TIME: 1732634275.198394
[11/26 10:17:55    322s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3310.9M, EPOCH TIME: 1732634275.226415
[11/26 10:17:55    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8992).
[11/26 10:17:55    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:55    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:55    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:55    322s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.015, MEM:3310.9M, EPOCH TIME: 1732634275.241503
[11/26 10:17:55    322s] *** maximum move = 1.73 um ***
[11/26 10:17:55    322s] *** Finished re-routing un-routed nets (3310.9M) ***
[11/26 10:17:55    322s] OPERPROF: Starting DPlace-Init at level 1, MEM:3310.9M, EPOCH TIME: 1732634275.249377
[11/26 10:17:55    322s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3310.9M, EPOCH TIME: 1732634275.253059
[11/26 10:17:55    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:55    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:55    322s] 
[11/26 10:17:55    322s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:55    322s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:55    322s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:3310.9M, EPOCH TIME: 1732634275.258472
[11/26 10:17:55    322s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3310.9M, EPOCH TIME: 1732634275.258547
[11/26 10:17:55    322s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3310.9M, EPOCH TIME: 1732634275.258701
[11/26 10:17:55    322s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3310.9M, EPOCH TIME: 1732634275.259752
[11/26 10:17:55    322s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:17:55    322s] 
[11/26 10:17:55    322s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=3310.9M) ***
[11/26 10:17:55    322s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.1090489.5
[11/26 10:17:55    322s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 36.35
[11/26 10:17:55    322s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.001|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

[11/26 10:17:55    322s] 
[11/26 10:17:55    322s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=3310.9M) ***
[11/26 10:17:55    322s] 
[11/26 10:17:55    322s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1090489.5
[11/26 10:17:55    322s] Total-nets :: 10613, Stn-nets :: 46, ratio :: 0.433431 %, Total-len 183475, Stn-len 594.361
[11/26 10:17:55    322s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8992
[11/26 10:17:55    322s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3310.9M, EPOCH TIME: 1732634275.431617
[11/26 10:17:55    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:55    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:55    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:55    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:55    322s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:3224.9M, EPOCH TIME: 1732634275.446083
[11/26 10:17:55    322s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.20
[11/26 10:17:55    322s] *** TnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:05:22.5/0:06:16.2 (0.9), mem = 3224.9M
[11/26 10:17:55    322s] 
[11/26 10:17:55    322s] =============================================================================================
[11/26 10:17:55    322s]  Step TAT Report : TnsOpt #1 / clock_opt_design #1                              23.12-s091_1
[11/26 10:17:55    322s] =============================================================================================
[11/26 10:17:55    322s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:55    322s] ---------------------------------------------------------------------------------------------
[11/26 10:17:55    322s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:55    322s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:55    322s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:17:55    322s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:17:55    322s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:17:55    322s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:55    322s] [ TransformInit          ]      1   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:17:55    322s] [ OptimizationStep       ]      1   0:00:00.0  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 10:17:55    322s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:17:55    322s] [ OptGetWeight           ]      3   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:17:55    322s] [ OptEval                ]      3   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:17:55    322s] [ OptCommit              ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:55    322s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:17:55    322s] [ IncrDelayCalc          ]     27   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:17:55    322s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 10:17:55    322s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:55    322s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:17:55    322s] [ TnsPass                ]      1   0:00:00.3  (  21.2 % )     0:00:01.0 /  0:00:01.0    1.0
[11/26 10:17:55    322s] [ RefinePlace            ]      1   0:00:00.3  (  22.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:17:55    322s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:55    322s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:17:55    322s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    0.8
[11/26 10:17:55    322s] [ MISC                   ]          0:00:00.2  (  16.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:17:55    322s] ---------------------------------------------------------------------------------------------
[11/26 10:17:55    322s]  TnsOpt #1 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[11/26 10:17:55    322s] ---------------------------------------------------------------------------------------------
[11/26 10:17:55    322s] Begin: Collecting metrics
[11/26 10:17:55    322s] 
	GigaOpt Setup Optimization summary:
[11/26 10:17:55    322s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |   -0.008 |         0 |       -0 |       36.27 | 0:00:01  |        3272 |
	| tns_pass_0       |     0.000 |    0.001 |         0 |        0 |       36.35 | 0:00:00  |        3311 |
	| legalization_0   |     0.000 |    0.001 |         0 |        0 |       36.35 | 0:00:01  |        3311 |
	| end_setup_fixing |     0.000 |    0.001 |         0 |        0 |       36.35 | 0:00:00  |        3311 |
	 ------------------------------------------------------------------------------------------------------- 
[11/26 10:17:55    322s] 
[11/26 10:17:55    322s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.082 |           |       -0 |       36.05 |            |              | 0:00:02  |        3198 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3198 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3213 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3213 |      |     |
| global_opt              |           |   -0.031 |           |       -0 |       36.76 |            |              | 0:00:16  |        3227 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |       36.63 |            |              | 0:00:06  |        3229 |      |     |
| wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.87 |            |              | 0:00:06  |        3323 |      |     |
| area_reclaiming_2       |     0.000 |    0.009 |         0 |        0 |       36.27 |            |              | 0:00:10  |        3225 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:08  |        3214 |      |     |
| global_route            |           |          |           |          |             |       1.78 |        19.11 | 0:00:01  |        3197 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3197 |      |     |
| drv_eco_fixing          |     0.000 |   -0.008 |         0 |       -0 |       36.27 |            |              | 0:00:00  |        3214 |    0 |   0 |
| tns_eco_fixing          |     0.000 |    0.001 |         0 |        0 |       36.35 |            |              | 0:00:02  |        3311 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:17:55    322s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2803.5M, current mem=2786.1M)

[11/26 10:17:55    322s] End: Collecting metrics
[11/26 10:17:55    322s] End: GigaOpt TNS non-legal recovery
[11/26 10:17:55    322s] **INFO: Flow update: Design timing is met.
[11/26 10:17:55    322s] #optDebug: fT-D <X 1 0 0 0>
[11/26 10:17:55    322s] Register exp ratio and priority group on 0 nets on 10613 nets : 
[11/26 10:17:55    322s] 
[11/26 10:17:55    322s] Active setup views:
[11/26 10:17:55    322s]  default_setup_view
[11/26 10:17:55    322s]   Dominating endpoints: 0
[11/26 10:17:55    322s]   Dominating TNS: -0.000
[11/26 10:17:55    322s] 
[11/26 10:17:55    322s] Extraction called for design 'dist_sort' of instances=8992 and nets=10615 using extraction engine 'preRoute' .
[11/26 10:17:55    322s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 10:17:55    322s] Type 'man IMPEXT-3530' for more detail.
[11/26 10:17:55    322s] PreRoute RC Extraction called for design dist_sort.
[11/26 10:17:55    322s] RC Extraction called in multi-corner(1) mode.
[11/26 10:17:55    322s] RCMode: PreRoute
[11/26 10:17:55    322s]       RC Corner Indexes            0   
[11/26 10:17:55    322s] Capacitance Scaling Factor   : 1.00000 
[11/26 10:17:55    322s] Resistance Scaling Factor    : 1.00000 
[11/26 10:17:55    322s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 10:17:55    322s] Clock Res. Scaling Factor    : 1.00000 
[11/26 10:17:55    322s] Shrink Factor                : 1.00000
[11/26 10:17:55    322s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 10:17:55    322s] Using Quantus QRC technology file ...
[11/26 10:17:55    322s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[11/26 10:17:55    323s] Grid density data update skipped
[11/26 10:17:55    323s] eee: pegSigSF=1.070000
[11/26 10:17:55    323s] Initializing multi-corner resistance tables ...
[11/26 10:17:55    323s] eee: Grid unit RC data computation started
[11/26 10:17:55    323s] eee: Grid unit RC data computation completed
[11/26 10:17:55    323s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:17:55    323s] eee: l=2 avDens=0.432338 usedTrk=11705.545417 availTrk=27075.000000 sigTrk=11705.545417
[11/26 10:17:55    323s] eee: l=3 avDens=0.216886 usedTrk=5579.385143 availTrk=25725.000000 sigTrk=5579.385143
[11/26 10:17:55    323s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:55    323s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:55    323s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:55    323s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:55    323s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:55    323s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:55    323s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:17:55    323s] {RT RC_corner_25 0 2 3  0}
[11/26 10:17:55    323s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:17:55    323s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:17:55    323s] eee: NetCapCache creation started. (Current Mem: 3201.535M) 
[11/26 10:17:55    323s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3201.535M) 
[11/26 10:17:55    323s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:17:55    323s] eee: Metal Layers Info:
[11/26 10:17:55    323s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:17:55    323s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:17:55    323s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:17:55    323s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:17:55    323s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:17:55    323s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:17:55    323s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:17:55    323s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:17:55    323s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:17:55    323s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:17:55    323s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:17:55    323s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:17:55    323s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:17:55    323s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:17:55    323s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:17:55    323s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3201.535M)
[11/26 10:17:55    323s] Starting delay calculation for Setup views
[11/26 10:17:56    323s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:17:56    323s] #################################################################################
[11/26 10:17:56    323s] # Design Stage: PreRoute
[11/26 10:17:56    323s] # Design Name: dist_sort
[11/26 10:17:56    323s] # Design Mode: 90nm
[11/26 10:17:56    323s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:17:56    323s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:17:56    323s] # Signoff Settings: SI Off 
[11/26 10:17:56    323s] #################################################################################
[11/26 10:17:56    323s] Calculate delays in Single mode...
[11/26 10:17:56    323s] Topological Sorting (REAL = 0:00:00.0, MEM = 3208.6M, InitMEM = 3208.6M)
[11/26 10:17:56    323s] Start delay calculation (fullDC) (1 T). (MEM=2772.29)
[11/26 10:17:56    323s] End AAE Lib Interpolated Model. (MEM=3220.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:17:57    324s] Total number of fetched objects 10613
[11/26 10:17:57    324s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:17:57    324s] End delay calculation. (MEM=2793.98 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 10:17:57    324s] End delay calculation (fullDC). (MEM=2793.98 CPU=0:00:01.3 REAL=0:00:01.0)
[11/26 10:17:57    324s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 3261.8M) ***
[11/26 10:17:57    324s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:05:25 mem=3261.8M)
[11/26 10:17:57    324s] OPTC: user 20.0
[11/26 10:17:57    324s] (I)      Running eGR regular flow
[11/26 10:17:57    324s] Running assign ptn pin
[11/26 10:17:57    324s] Running config msv constraints
[11/26 10:17:57    324s] Running pre-eGR process
[11/26 10:17:57    324s] (I)      Started Early Global Route ( Curr Mem: 3.09 MB )
[11/26 10:17:57    324s] (I)      Initializing eGR engine (regular)
[11/26 10:17:57    324s] Set min layer with nano route mode ( 2 )
[11/26 10:17:57    324s] Set max layer with parameter ( 3 )
[11/26 10:17:57    324s] (I)      clean place blk overflow:
[11/26 10:17:57    324s] (I)      H : enabled 1.00 0
[11/26 10:17:57    324s] (I)      V : enabled 1.00 0
[11/26 10:17:57    324s] (I)      Initializing eGR engine (regular)
[11/26 10:17:57    324s] Set min layer with nano route mode ( 2 )
[11/26 10:17:57    324s] Set max layer with parameter ( 3 )
[11/26 10:17:57    324s] (I)      clean place blk overflow:
[11/26 10:17:57    324s] (I)      H : enabled 1.00 0
[11/26 10:17:57    324s] (I)      V : enabled 1.00 0
[11/26 10:17:57    324s] (I)      Started Early Global Route kernel ( Curr Mem: 3.09 MB )
[11/26 10:17:57    324s] (I)      Running eGR Regular flow
[11/26 10:17:57    324s] (I)      # wire layers (front) : 11
[11/26 10:17:57    324s] (I)      # wire layers (back)  : 0
[11/26 10:17:57    324s] (I)      min wire layer : 1
[11/26 10:17:57    324s] (I)      max wire layer : 10
[11/26 10:17:57    324s] (I)      # cut layers (front) : 10
[11/26 10:17:57    324s] (I)      # cut layers (back)  : 0
[11/26 10:17:57    324s] (I)      min cut layer : 1
[11/26 10:17:57    324s] (I)      max cut layer : 9
[11/26 10:17:57    324s] (I)      ================================ Layers ================================
[11/26 10:17:57    324s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:17:57    324s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:17:57    324s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:17:57    324s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:17:57    324s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:17:57    324s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:17:57    324s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:17:57    324s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:17:57    324s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:17:57    324s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:17:57    324s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:17:57    324s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:17:57    324s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:17:57    324s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:17:57    324s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:17:57    324s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:17:57    324s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:17:57    324s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:17:57    324s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:17:57    324s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:17:57    324s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:17:57    324s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:17:57    324s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:17:57    324s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:17:57    324s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:17:57    324s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:17:57    324s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:17:57    324s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:17:57    324s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:17:57    324s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:17:57    324s] (I)      Started Import and model ( Curr Mem: 3.09 MB )
[11/26 10:17:57    324s] (I)      == Non-default Options ==
[11/26 10:17:57    324s] (I)      Build term to term wires                           : false
[11/26 10:17:57    324s] (I)      Maximum routing layer                              : 3
[11/26 10:17:57    324s] (I)      Top routing layer                                  : 3
[11/26 10:17:57    324s] (I)      Number of threads                                  : 1
[11/26 10:17:57    324s] (I)      Route tie net to shape                             : auto
[11/26 10:17:57    324s] (I)      Method to set GCell size                           : row
[11/26 10:17:57    324s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:17:57    324s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:17:57    324s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:17:57    324s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:17:57    324s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:17:57    324s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:17:57    324s] (I)      ============== Pin Summary ==============
[11/26 10:17:57    324s] (I)      +-------+--------+---------+------------+
[11/26 10:17:57    324s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:17:57    324s] (I)      +-------+--------+---------+------------+
[11/26 10:17:57    324s] (I)      |     1 |  19431 |   71.67 |        Pin |
[11/26 10:17:57    324s] (I)      |     2 |   7682 |   28.33 |        Pin |
[11/26 10:17:57    324s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:17:57    324s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:17:57    324s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:17:57    324s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:17:57    324s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:17:57    324s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:17:57    324s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:17:57    324s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:17:57    324s] (I)      +-------+--------+---------+------------+
[11/26 10:17:57    324s] (I)      Custom ignore net properties:
[11/26 10:17:57    324s] (I)      1 : NotLegal
[11/26 10:17:57    324s] (I)      Default ignore net properties:
[11/26 10:17:57    324s] (I)      1 : Special
[11/26 10:17:57    324s] (I)      2 : Analog
[11/26 10:17:57    324s] (I)      3 : Fixed
[11/26 10:17:57    324s] (I)      4 : Skipped
[11/26 10:17:57    324s] (I)      5 : MixedSignal
[11/26 10:17:57    324s] (I)      Prerouted net properties:
[11/26 10:17:57    324s] (I)      1 : NotLegal
[11/26 10:17:57    324s] (I)      2 : Special
[11/26 10:17:57    324s] (I)      3 : Analog
[11/26 10:17:57    324s] (I)      4 : Fixed
[11/26 10:17:57    324s] (I)      5 : Skipped
[11/26 10:17:57    324s] (I)      6 : MixedSignal
[11/26 10:17:57    325s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:17:57    325s] (I)      Use row-based GCell size
[11/26 10:17:57    325s] (I)      Use row-based GCell align
[11/26 10:17:57    325s] (I)      layer 0 area = 170496
[11/26 10:17:57    325s] (I)      layer 1 area = 170496
[11/26 10:17:57    325s] (I)      layer 2 area = 170496
[11/26 10:17:57    325s] (I)      GCell unit size   : 4320
[11/26 10:17:57    325s] (I)      GCell multiplier  : 1
[11/26 10:17:57    325s] (I)      GCell row height  : 4320
[11/26 10:17:57    325s] (I)      Actual row height : 4320
[11/26 10:17:57    325s] (I)      GCell align ref   : 20160 20160
[11/26 10:17:57    325s] [NR-eGR] Track table information for default rule: 
[11/26 10:17:57    325s] [NR-eGR] M1 has single uniform track structure
[11/26 10:17:57    325s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:17:57    325s] [NR-eGR] M3 has single uniform track structure
[11/26 10:17:57    325s] [NR-eGR] M4 has single uniform track structure
[11/26 10:17:57    325s] [NR-eGR] M5 has single uniform track structure
[11/26 10:17:57    325s] [NR-eGR] M6 has single uniform track structure
[11/26 10:17:57    325s] [NR-eGR] M7 has single uniform track structure
[11/26 10:17:57    325s] [NR-eGR] M8 has single uniform track structure
[11/26 10:17:57    325s] [NR-eGR] M9 has single uniform track structure
[11/26 10:17:57    325s] [NR-eGR] Pad has single uniform track structure
[11/26 10:17:57    325s] (I)      ============== Default via ===============
[11/26 10:17:57    325s] (I)      +---+------------------+-----------------+
[11/26 10:17:57    325s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:17:57    325s] (I)      +---+------------------+-----------------+
[11/26 10:17:57    325s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:17:57    325s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:17:57    325s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:17:57    325s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:17:57    325s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:17:57    325s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:17:57    325s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:17:57    325s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:17:57    325s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:17:57    325s] (I)      +---+------------------+-----------------+
[11/26 10:17:57    325s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:17:57    325s] [NR-eGR] Read 540 PG shapes
[11/26 10:17:57    325s] [NR-eGR] Read 0 clock shapes
[11/26 10:17:57    325s] [NR-eGR] Read 0 other shapes
[11/26 10:17:57    325s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:17:57    325s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:17:57    325s] [NR-eGR] #Instance Blockages : 7724
[11/26 10:17:57    325s] [NR-eGR] #PG Blockages       : 540
[11/26 10:17:57    325s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:17:57    325s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:17:57    325s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:17:57    325s] [NR-eGR] #Other Blockages    : 0
[11/26 10:17:57    325s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:17:57    325s] [NR-eGR] #prerouted nets         : 1
[11/26 10:17:57    325s] [NR-eGR] #prerouted special nets : 0
[11/26 10:17:57    325s] [NR-eGR] #prerouted wires        : 28
[11/26 10:17:57    325s] [NR-eGR] Read 10613 nets ( ignored 1 )
[11/26 10:17:57    325s] (I)        Front-side 10613 ( ignored 1 )
[11/26 10:17:57    325s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:17:57    325s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:17:57    325s] (I)      dcls route internal nets
[11/26 10:17:57    325s] (I)      dcls route interface nets
[11/26 10:17:57    325s] (I)      dcls route common nets
[11/26 10:17:57    325s] (I)      dcls route top nets
[11/26 10:17:57    325s] (I)      Reading macro buffers
[11/26 10:17:57    325s] (I)      Number of macro buffers: 0
[11/26 10:17:57    325s] (I)      early_global_route_priority property id does not exist.
[11/26 10:17:57    325s] (I)      Read Num Blocks=8264  Num Prerouted Wires=28  Num CS=0
[11/26 10:17:57    325s] (I)      Layer 1 (H) : #blockages 8264 : #preroutes 25
[11/26 10:17:57    325s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 3
[11/26 10:17:57    325s] (I)      Number of ignored nets                =      1
[11/26 10:17:57    325s] (I)      Number of connected nets              =      0
[11/26 10:17:57    325s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/26 10:17:57    325s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:17:57    325s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:17:57    325s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:17:57    325s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:17:57    325s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:17:57    325s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:17:57    325s] (I)      Ndr track 0 does not exist
[11/26 10:17:57    325s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:17:57    325s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:17:57    325s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:17:57    325s] (I)      Site width          :   864  (dbu)
[11/26 10:17:57    325s] (I)      Row height          :  4320  (dbu)
[11/26 10:17:57    325s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:17:57    325s] (I)      GCell width         :  4320  (dbu)
[11/26 10:17:57    325s] (I)      GCell height        :  4320  (dbu)
[11/26 10:17:57    325s] (I)      Grid                :   185   185     3
[11/26 10:17:57    325s] (I)      Layer numbers       :     1     2     3
[11/26 10:17:57    325s] (I)      Layer name         :    M1    M2    M3
[11/26 10:17:57    325s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:17:57    325s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:17:57    325s] (I)      Default wire width  :   288   288   288
[11/26 10:17:57    325s] (I)      Default wire space  :   288   288   288
[11/26 10:17:57    325s] (I)      Default wire pitch  :   576   576   576
[11/26 10:17:57    325s] (I)      Default pitch size  :   576   576   576
[11/26 10:17:57    325s] (I)      First track coord   :   576  2880   576
[11/26 10:17:57    325s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:17:57    325s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:17:57    325s] (I)      --------------------------------------------------------
[11/26 10:17:57    325s] 
[11/26 10:17:57    325s] [NR-eGR] ============ Routing rule table ============
[11/26 10:17:57    325s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10612
[11/26 10:17:57    325s] [NR-eGR] ========================================
[11/26 10:17:57    325s] [NR-eGR] 
[11/26 10:17:57    325s] (I)      ==== NDR : (Default) ====
[11/26 10:17:57    325s] (I)      +--------------+--------+
[11/26 10:17:57    325s] (I)      |           ID |      0 |
[11/26 10:17:57    325s] (I)      |      Default |    yes |
[11/26 10:17:57    325s] (I)      |  Clk Special |     no |
[11/26 10:17:57    325s] (I)      | Hard spacing |     no |
[11/26 10:17:57    325s] (I)      |    NDR track | (none) |
[11/26 10:17:57    325s] (I)      |      NDR via | (none) |
[11/26 10:17:57    325s] (I)      |  Extra space |      0 |
[11/26 10:17:57    325s] (I)      |      Shields |      0 |
[11/26 10:17:57    325s] (I)      |   Demand (H) |      1 |
[11/26 10:17:57    325s] (I)      |   Demand (V) |      1 |
[11/26 10:17:57    325s] (I)      |        #Nets |  10612 |
[11/26 10:17:57    325s] (I)      +--------------+--------+
[11/26 10:17:57    325s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:17:57    325s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:17:57    325s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:17:57    325s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:17:57    325s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:17:57    325s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:17:57    325s] (I)      =============== Blocked Tracks ===============
[11/26 10:17:57    325s] (I)      +-------+---------+----------+---------------+
[11/26 10:17:57    325s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:17:57    325s] (I)      +-------+---------+----------+---------------+
[11/26 10:17:57    325s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:17:57    325s] (I)      |     2 |  239020 |    35578 |        14.88% |
[11/26 10:17:57    325s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:17:57    325s] (I)      +-------+---------+----------+---------------+
[11/26 10:17:57    325s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 3.09 MB )
[11/26 10:17:57    325s] (I)      Reset routing kernel
[11/26 10:17:57    325s] (I)      Started Global Routing ( Curr Mem: 3.09 MB )
[11/26 10:17:57    325s] (I)      totalPins=27691  totalGlobalPin=27209 (98.26%)
[11/26 10:17:57    325s] (I)      ================= Net Group Info =================
[11/26 10:17:57    325s] (I)      +----+----------------+--------------+-----------+
[11/26 10:17:58    325s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:17:58    325s] (I)      +----+----------------+--------------+-----------+
[11/26 10:17:58    325s] (I)      |  1 |          10612 |        M2(2) |     M3(3) |
[11/26 10:17:58    325s] (I)      +----+----------------+--------------+-----------+
[11/26 10:17:58    325s] (I)      total 2D Cap : 462779 = (205999 H, 256780 V)
[11/26 10:17:58    325s] (I)      total 2D Demand : 1288 = (992 H, 296 V)
[11/26 10:17:58    325s] (I)      init route region map
[11/26 10:17:58    325s] (I)      #blocked GCells = 0
[11/26 10:17:58    325s] (I)      #regions = 1
[11/26 10:17:58    325s] (I)      init safety region map
[11/26 10:17:58    325s] (I)      #blocked GCells = 0
[11/26 10:17:58    325s] (I)      #regions = 1
[11/26 10:17:58    325s] (I)      Adjusted 0 GCells for pin access
[11/26 10:17:58    325s] [NR-eGR] Layer group 1: route 10612 net(s) in layer range [2, 3]
[11/26 10:17:58    325s] (I)      
[11/26 10:17:58    325s] (I)      ============  Phase 1a Route ============
[11/26 10:17:58    325s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:17:58    325s] (I)      Usage: 163363 = (111315 H, 52048 V) = (54.04% H, 20.27% V) = (1.202e+05um H, 5.621e+04um V)
[11/26 10:17:58    325s] (I)      
[11/26 10:17:58    325s] (I)      ============  Phase 1b Route ============
[11/26 10:17:58    325s] (I)      Usage: 163545 = (111329 H, 52216 V) = (54.04% H, 20.33% V) = (1.202e+05um H, 5.639e+04um V)
[11/26 10:17:58    325s] (I)      Overflow of layer group 1: 10.87% H + 0.01% V. EstWL: 1.766286e+05um
[11/26 10:17:58    325s] (I)      Congestion metric : 12.09%H 0.02%V, 12.11%HV
[11/26 10:17:58    325s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:17:58    325s] (I)      
[11/26 10:17:58    325s] (I)      ============  Phase 1c Route ============
[11/26 10:17:58    325s] (I)      Level2 Grid: 37 x 37
[11/26 10:17:58    325s] (I)      Usage: 163856 = (111333 H, 52523 V) = (54.05% H, 20.45% V) = (1.202e+05um H, 5.672e+04um V)
[11/26 10:17:58    325s] (I)      
[11/26 10:17:58    325s] (I)      ============  Phase 1d Route ============
[11/26 10:17:58    325s] (I)      Usage: 165418 = (111374 H, 54044 V) = (54.07% H, 21.05% V) = (1.203e+05um H, 5.837e+04um V)
[11/26 10:17:58    325s] (I)      
[11/26 10:17:58    325s] (I)      ============  Phase 1e Route ============
[11/26 10:17:58    325s] (I)      Usage: 165418 = (111374 H, 54044 V) = (54.07% H, 21.05% V) = (1.203e+05um H, 5.837e+04um V)
[11/26 10:17:58    325s] [NR-eGR] Early Global Route overflow of layer group 1: 7.35% H + 0.03% V. EstWL: 1.786514e+05um
[11/26 10:17:58    325s] (I)      
[11/26 10:17:58    325s] (I)      ============  Phase 1l Route ============
[11/26 10:17:58    325s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:17:58    325s] (I)      Layer  2:     207546    120129      2562        2760      252540    ( 1.08%) 
[11/26 10:17:58    325s] (I)      Layer  3:     255392     54327        10           0      255300    ( 0.00%) 
[11/26 10:17:58    325s] (I)      Total:        462938    174456      2572        2760      507840    ( 0.54%) 
[11/26 10:17:58    325s] (I)      
[11/26 10:17:58    325s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:17:58    325s] [NR-eGR]                        OverCon           OverCon            
[11/26 10:17:58    325s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 10:17:58    325s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 10:17:58    325s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:17:58    325s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:17:58    325s] [NR-eGR]      M2 ( 2)      1784( 5.30%)        97( 0.29%)   ( 5.59%) 
[11/26 10:17:58    325s] [NR-eGR]      M3 ( 3)        10( 0.03%)         0( 0.00%)   ( 0.03%) 
[11/26 10:17:58    325s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:17:58    325s] [NR-eGR]        Total      1794( 2.65%)        97( 0.14%)   ( 2.79%) 
[11/26 10:17:58    325s] [NR-eGR] 
[11/26 10:17:58    325s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 3.10 MB )
[11/26 10:17:58    325s] (I)      Updating congestion map
[11/26 10:17:58    325s] (I)      total 2D Cap : 465627 = (208847 H, 256780 V)
[11/26 10:17:58    325s] [NR-eGR] Overflow after Early Global Route 5.56% H + 0.03% V
[11/26 10:17:58    325s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 3.10 MB )
[11/26 10:17:58    325s] [NR-eGR] Finished Early Global Route ( CPU: 0.36 sec, Real: 0.38 sec, Curr Mem: 3.09 MB )
[11/26 10:17:58    325s] (I)      ========================================= Runtime Summary ==========================================
[11/26 10:17:58    325s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/26 10:17:58    325s] (I)      ----------------------------------------------------------------------------------------------------
[11/26 10:17:58    325s] (I)       Early Global Route                             100.00%  323.11 sec  323.49 sec  0.38 sec  0.36 sec 
[11/26 10:17:58    325s] (I)       +-Early Global Route kernel                     98.66%  323.11 sec  323.49 sec  0.37 sec  0.36 sec 
[11/26 10:17:58    325s] (I)       | +-Import and model                            15.47%  323.12 sec  323.18 sec  0.06 sec  0.05 sec 
[11/26 10:17:58    325s] (I)       | | +-Create place DB                            5.58%  323.12 sec  323.14 sec  0.02 sec  0.02 sec 
[11/26 10:17:58    325s] (I)       | | | +-Import place data                        5.56%  323.12 sec  323.14 sec  0.02 sec  0.02 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Read instances and placement           1.57%  323.12 sec  323.13 sec  0.01 sec  0.01 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Read nets                              3.84%  323.13 sec  323.14 sec  0.01 sec  0.01 sec 
[11/26 10:17:58    325s] (I)       | | +-Create route DB                            8.38%  323.14 sec  323.17 sec  0.03 sec  0.03 sec 
[11/26 10:17:58    325s] (I)       | | | +-Import route data (1T)                   8.12%  323.14 sec  323.17 sec  0.03 sec  0.03 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Read blockages ( Layer 2-3 )           0.99%  323.16 sec  323.16 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | | +-Read routing blockages               0.00%  323.16 sec  323.16 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | | +-Read bump blockages                  0.00%  323.16 sec  323.16 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | | +-Read instance blockages              0.60%  323.16 sec  323.16 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | | +-Read PG blockages                    0.09%  323.16 sec  323.16 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  323.16 sec  323.16 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | | +-Read clock blockages                 0.10%  323.16 sec  323.16 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | | +-Read other blockages                 0.00%  323.16 sec  323.16 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | | +-Read halo blockages                  0.04%  323.16 sec  323.16 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | | +-Read boundary cut boxes              0.00%  323.16 sec  323.16 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Read blackboxes                        0.00%  323.16 sec  323.16 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Read prerouted                         0.07%  323.16 sec  323.16 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Read nets                              0.82%  323.16 sec  323.16 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Set up via pillars                     0.48%  323.17 sec  323.17 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Initialize 3D grid graph               0.07%  323.17 sec  323.17 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Model blockage capacity                1.06%  323.17 sec  323.17 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | | +-Initialize 3D capacity               0.98%  323.17 sec  323.17 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | +-Read aux data                              0.00%  323.17 sec  323.17 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | +-Others data preparation                    0.00%  323.17 sec  323.17 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | +-Create route kernel                        1.05%  323.17 sec  323.18 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | +-Global Routing                              80.03%  323.18 sec  323.48 sec  0.30 sec  0.30 sec 
[11/26 10:17:58    325s] (I)       | | +-Initialization                             0.85%  323.18 sec  323.18 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | +-Net group 1                               78.16%  323.18 sec  323.48 sec  0.29 sec  0.29 sec 
[11/26 10:17:58    325s] (I)       | | | +-Generate topology                        1.84%  323.18 sec  323.19 sec  0.01 sec  0.01 sec 
[11/26 10:17:58    325s] (I)       | | | +-Phase 1a                                 6.24%  323.20 sec  323.22 sec  0.02 sec  0.02 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Pattern routing (1T)                   4.43%  323.20 sec  323.22 sec  0.02 sec  0.02 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.67%  323.22 sec  323.22 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Add via demand to 2D                   0.81%  323.22 sec  323.22 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | +-Phase 1b                                 8.48%  323.22 sec  323.26 sec  0.03 sec  0.03 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Monotonic routing (1T)                 5.71%  323.22 sec  323.25 sec  0.02 sec  0.02 sec 
[11/26 10:17:58    325s] (I)       | | | +-Phase 1c                                 8.00%  323.26 sec  323.29 sec  0.03 sec  0.03 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Two level Routing                      7.97%  323.26 sec  323.29 sec  0.03 sec  0.03 sec 
[11/26 10:17:58    325s] (I)       | | | | | +-Two Level Routing (Regular)          4.73%  323.26 sec  323.27 sec  0.02 sec  0.02 sec 
[11/26 10:17:58    325s] (I)       | | | | | +-Two Level Routing (Strong)           3.00%  323.27 sec  323.29 sec  0.01 sec  0.01 sec 
[11/26 10:17:58    325s] (I)       | | | +-Phase 1d                                40.41%  323.29 sec  323.44 sec  0.15 sec  0.15 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Detoured routing (1T)                 40.33%  323.29 sec  323.44 sec  0.15 sec  0.15 sec 
[11/26 10:17:58    325s] (I)       | | | +-Phase 1e                                 1.07%  323.44 sec  323.44 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Route legalization                     0.93%  323.44 sec  323.44 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | | | +-Legalize Blockage Violations         0.88%  323.44 sec  323.44 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | | +-Phase 1l                                 9.61%  323.44 sec  323.48 sec  0.04 sec  0.04 sec 
[11/26 10:17:58    325s] (I)       | | | | +-Layer assignment (1T)                  9.25%  323.44 sec  323.48 sec  0.03 sec  0.03 sec 
[11/26 10:17:58    325s] (I)       | +-Export cong map                              1.00%  323.48 sec  323.49 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)       | | +-Export 2D cong map                         0.48%  323.48 sec  323.49 sec  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)      ======================= Summary by functions ========================
[11/26 10:17:58    325s] (I)       Lv  Step                                      %      Real       CPU 
[11/26 10:17:58    325s] (I)      ---------------------------------------------------------------------
[11/26 10:17:58    325s] (I)        0  Early Global Route                  100.00%  0.38 sec  0.36 sec 
[11/26 10:17:58    325s] (I)        1  Early Global Route kernel            98.66%  0.37 sec  0.36 sec 
[11/26 10:17:58    325s] (I)        2  Global Routing                       80.03%  0.30 sec  0.30 sec 
[11/26 10:17:58    325s] (I)        2  Import and model                     15.47%  0.06 sec  0.05 sec 
[11/26 10:17:58    325s] (I)        2  Export cong map                       1.00%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        3  Net group 1                          78.16%  0.29 sec  0.29 sec 
[11/26 10:17:58    325s] (I)        3  Create route DB                       8.38%  0.03 sec  0.03 sec 
[11/26 10:17:58    325s] (I)        3  Create place DB                       5.58%  0.02 sec  0.02 sec 
[11/26 10:17:58    325s] (I)        3  Create route kernel                   1.05%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        3  Initialization                        0.85%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        3  Export 2D cong map                    0.48%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        4  Phase 1d                             40.41%  0.15 sec  0.15 sec 
[11/26 10:17:58    325s] (I)        4  Phase 1l                              9.61%  0.04 sec  0.04 sec 
[11/26 10:17:58    325s] (I)        4  Phase 1b                              8.48%  0.03 sec  0.03 sec 
[11/26 10:17:58    325s] (I)        4  Import route data (1T)                8.12%  0.03 sec  0.03 sec 
[11/26 10:17:58    325s] (I)        4  Phase 1c                              8.00%  0.03 sec  0.03 sec 
[11/26 10:17:58    325s] (I)        4  Phase 1a                              6.24%  0.02 sec  0.02 sec 
[11/26 10:17:58    325s] (I)        4  Import place data                     5.56%  0.02 sec  0.02 sec 
[11/26 10:17:58    325s] (I)        4  Generate topology                     1.84%  0.01 sec  0.01 sec 
[11/26 10:17:58    325s] (I)        4  Phase 1e                              1.07%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        5  Detoured routing (1T)                40.33%  0.15 sec  0.15 sec 
[11/26 10:17:58    325s] (I)        5  Layer assignment (1T)                 9.25%  0.03 sec  0.03 sec 
[11/26 10:17:58    325s] (I)        5  Two level Routing                     7.97%  0.03 sec  0.03 sec 
[11/26 10:17:58    325s] (I)        5  Monotonic routing (1T)                5.71%  0.02 sec  0.02 sec 
[11/26 10:17:58    325s] (I)        5  Read nets                             4.65%  0.02 sec  0.02 sec 
[11/26 10:17:58    325s] (I)        5  Pattern routing (1T)                  4.43%  0.02 sec  0.02 sec 
[11/26 10:17:58    325s] (I)        5  Read instances and placement          1.57%  0.01 sec  0.01 sec 
[11/26 10:17:58    325s] (I)        5  Model blockage capacity               1.06%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        5  Read blockages ( Layer 2-3 )          0.99%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        5  Route legalization                    0.93%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        5  Add via demand to 2D                  0.81%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        5  Pattern Routing Avoiding Blockages    0.67%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        5  Set up via pillars                    0.48%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        5  Read prerouted                        0.07%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        5  Initialize 3D grid graph              0.07%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        6  Two Level Routing (Regular)           4.73%  0.02 sec  0.02 sec 
[11/26 10:17:58    325s] (I)        6  Two Level Routing (Strong)            3.00%  0.01 sec  0.01 sec 
[11/26 10:17:58    325s] (I)        6  Initialize 3D capacity                0.98%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        6  Legalize Blockage Violations          0.88%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        6  Read instance blockages               0.60%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        6  Read clock blockages                  0.10%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        6  Read PG blockages                     0.09%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        6  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] (I)        7  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[11/26 10:17:58    325s] Running post-eGR process
[11/26 10:17:58    325s] OPERPROF: Starting HotSpotCal at level 1, MEM:3198.0M, EPOCH TIME: 1732634278.316196
[11/26 10:17:58    325s] [hotspot] +------------+---------------+---------------+
[11/26 10:17:58    325s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:17:58    325s] [hotspot] +------------+---------------+---------------+
[11/26 10:17:58    325s] [hotspot] | normalized |          1.78 |         24.89 |
[11/26 10:17:58    325s] [hotspot] +------------+---------------+---------------+
[11/26 10:17:58    325s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 24.89 (area is in unit of 4 std-cell row bins)
[11/26 10:17:58    325s] [hotspot] max/total 1.78/24.89, big hotspot (>10) total 0.00
[11/26 10:17:58    325s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] [hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] [hotspot] |  2  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] [hotspot] |  3  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] [hotspot] |  4  |   104.40   126.00   113.04   134.64 |        0.89   |             NA                |
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] [hotspot] |  5  |   130.32   134.64   138.96   143.28 |        0.89   |             NA                |
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] Top 5 hotspots total area: 4.89
[11/26 10:17:58    325s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3214.0M, EPOCH TIME: 1732634278.321002
[11/26 10:17:58    325s] [hotspot] Hotspot report including placement blocked areas
[11/26 10:17:58    325s] OPERPROF: Starting HotSpotCal at level 1, MEM:3214.0M, EPOCH TIME: 1732634278.321501
[11/26 10:17:58    325s] [hotspot] +------------+---------------+---------------+
[11/26 10:17:58    325s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:17:58    325s] [hotspot] +------------+---------------+---------------+
[11/26 10:17:58    325s] [hotspot] | normalized |          1.78 |         24.89 |
[11/26 10:17:58    325s] [hotspot] +------------+---------------+---------------+
[11/26 10:17:58    325s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 24.89 (area is in unit of 4 std-cell row bins)
[11/26 10:17:58    325s] [hotspot] max/total 1.78/24.89, big hotspot (>10) total 0.00
[11/26 10:17:58    325s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] [hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] [hotspot] |  2  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] [hotspot] |  3  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] [hotspot] |  4  |   104.40   126.00   113.04   134.64 |        0.89   |             NA                |
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] [hotspot] |  5  |   130.32   134.64   138.96   143.28 |        0.89   |             NA                |
[11/26 10:17:58    325s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:17:58    325s] Top 5 hotspots total area: 4.89
[11/26 10:17:58    325s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.004, MEM:3214.0M, EPOCH TIME: 1732634278.325616
[11/26 10:17:58    325s] Reported timing to dir ./cts/
[11/26 10:17:58    325s] **optDesign ... cpu = 0:01:01, real = 0:01:14, mem = 2777.6M, totSessionCpu=0:05:25 **
[11/26 10:17:58    325s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3214.0M, EPOCH TIME: 1732634278.331671
[11/26 10:17:58    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:58    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:58    325s] 
[11/26 10:17:58    325s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:17:58    325s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:17:58    325s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:3214.0M, EPOCH TIME: 1732634278.337081
[11/26 10:17:58    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:17:58    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:17:59    325s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |   N/A   |  0.001  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.347%
Routing Overflow: 5.56% H and 0.03% V
------------------------------------------------------------------

[11/26 10:17:59    325s] Begin: Collecting metrics
[11/26 10:17:59    325s] **INFO: Starting Blocking QThread with 1 CPU
[11/26 10:17:59    325s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/26 10:17:59      0s] *** QThread MetricCollect [begin] (clock_opt_design #1) : mem = 0.2M
[11/26 10:17:59      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2786.1M, current mem=2123.1M)
[11/26 10:17:59      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2137.1M, current mem=2132.3M)
[11/26 10:17:59      0s] *** QThread MetricCollect [finish] (clock_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), mem = 0.2M
[11/26 10:17:59      0s] 
[11/26 10:17:59      0s] =============================================================================================
[11/26 10:17:59      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       23.12-s091_1
[11/26 10:17:59      0s] =============================================================================================
[11/26 10:17:59      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:17:59      0s] ---------------------------------------------------------------------------------------------
[11/26 10:17:59      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/26 10:17:59      0s] ---------------------------------------------------------------------------------------------
[11/26 10:17:59      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/26 10:17:59      0s] ---------------------------------------------------------------------------------------------

[11/26 10:17:59    325s]  
_______________________________________________________________________
[11/26 10:17:59    325s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:17:59    325s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[11/26 10:17:59    325s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[11/26 10:17:59    325s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[11/26 10:17:59    325s] | initial_summary         |           |   -0.082 |           |       -0 |       36.05 |            |              | 0:00:02  |        3198 |    0 |   0 |
[11/26 10:17:59    325s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3198 |      |     |
[11/26 10:17:59    325s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3213 |      |     |
[11/26 10:17:59    325s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3213 |      |     |
[11/26 10:17:59    325s] | global_opt              |           |   -0.031 |           |       -0 |       36.76 |            |              | 0:00:16  |        3227 |      |     |
[11/26 10:17:59    325s] | area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |       36.63 |            |              | 0:00:06  |        3229 |      |     |
[11/26 10:17:59    325s] | wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.87 |            |              | 0:00:06  |        3323 |      |     |
[11/26 10:17:59    325s] | area_reclaiming_2       |     0.000 |    0.009 |         0 |        0 |       36.27 |            |              | 0:00:10  |        3225 |      |     |
[11/26 10:17:59    325s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:08  |        3214 |      |     |
[11/26 10:17:59    325s] | global_route            |           |          |           |          |             |       1.78 |        19.11 | 0:00:01  |        3197 |      |     |
[11/26 10:17:59    325s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3197 |      |     |
[11/26 10:17:59    325s] | drv_eco_fixing          |     0.000 |   -0.008 |         0 |       -0 |       36.27 |            |              | 0:00:00  |        3214 |    0 |   0 |
[11/26 10:17:59    325s] | tns_eco_fixing          |     0.000 |    0.001 |         0 |        0 |       36.35 |            |              | 0:00:02  |        3311 |      |     |
[11/26 10:17:59    325s] | final_summary           |           |    0.001 |           |        0 |       36.35 |       1.78 |        24.89 | 0:00:02  |        3214 |    0 |   0 |
[11/26 10:17:59    325s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:17:59    326s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2786.1M, current mem=2778.2M)

[11/26 10:17:59    326s] End: Collecting metrics
[11/26 10:17:59    326s] **optDesign ... cpu = 0:01:01, real = 0:01:15, mem = 2778.2M, totSessionCpu=0:05:26 **
[11/26 10:17:59    326s] 
[11/26 10:17:59    326s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:17:59    326s] Deleting Lib Analyzer.
[11/26 10:17:59    326s] 
[11/26 10:17:59    326s] TimeStamp Deleting Cell Server End ...
[11/26 10:17:59    326s] *** Finished optDesign ***
[11/26 10:17:59    326s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:17:59    326s] UM:*                                                                   final
[11/26 10:17:59    326s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:17:59    326s] UM:*                                                                   opt_design_postcts
[11/26 10:18:07    326s] Info: final physical memory for 2 CRR processes is 896.03MB.
[11/26 10:18:09    326s] Info: Summary of CRR changes:
[11/26 10:18:09    326s]       - Timing transform commits:       0
[11/26 10:18:09    326s] 
[11/26 10:18:09    326s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:06 real=  0:01:43)
[11/26 10:18:09    326s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:15.9 real=0:00:16.0)
[11/26 10:18:09    326s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:15.1 real=0:00:15.2)
[11/26 10:18:09    326s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:05.7 real=0:00:05.8)
[11/26 10:18:09    326s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.2 real=0:00:04.3)
[11/26 10:18:09    326s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:18:09    326s] Info: Destroy the CCOpt slew target map.
[11/26 10:18:09    326s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 10:18:09    326s] clean pInstBBox. size 0
[11/26 10:18:09    326s] Set place::cacheFPlanSiteMark to 0
[11/26 10:18:09    326s] Cell dist_sort LLGs are deleted
[11/26 10:18:09    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] Info: pop threads available for lower-level modules during optimization.
[11/26 10:18:09    326s] (clock_opt_design): dumping clock statistics to metric
[11/26 10:18:09    326s] Updating ideal nets and annotations...
[11/26 10:18:09    326s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[11/26 10:18:09    326s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:18:09    326s] No differences between SDC and CTS ideal net status found.
[11/26 10:18:09    326s] Clock tree timing engine global stage delay update for delayCorner_slow:setup.early...
[11/26 10:18:09    326s] End AAE Lib Interpolated Model. (MEM=3214.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:18:09    326s] Clock tree timing engine global stage delay update for delayCorner_slow:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:18:09    326s] Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
[11/26 10:18:09    326s] Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:18:09    326s] Clock tree timing engine global stage delay update for delayCorner_fast:hold.early...
[11/26 10:18:09    326s] Clock tree timing engine global stage delay update for delayCorner_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:18:09    326s] Clock tree timing engine global stage delay update for delayCorner_fast:hold.late...
[11/26 10:18:09    326s] Clock tree timing engine global stage delay update for delayCorner_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:18:09    326s] Clock DAG hash : 4435013720959085797 4929401358825025848
[11/26 10:18:09    326s] CTS services accumulated run-time stats :
[11/26 10:18:09    326s]   delay calculator: calls=13968, total_wall_time=0.390s, mean_wall_time=0.028ms
[11/26 10:18:09    326s]   legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:18:09    326s]   steiner router: calls=13509, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:18:09    326s] UM: Running design category ...
[11/26 10:18:09    326s] Cell dist_sort LLGs are deleted
[11/26 10:18:09    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3262.4M, EPOCH TIME: 1732634289.409863
[11/26 10:18:09    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3262.4M, EPOCH TIME: 1732634289.410492
[11/26 10:18:09    326s] Max number of tech site patterns supported in site array is 256.
[11/26 10:18:09    326s] Core basic site is coreSite
[11/26 10:18:09    326s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:18:09    326s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 10:18:09    326s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:18:09    326s] SiteArray: use 897,024 bytes
[11/26 10:18:09    326s] SiteArray: current memory after site array memory allocation 3262.4M
[11/26 10:18:09    326s] SiteArray: FP blocked sites are writable
[11/26 10:18:09    326s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3262.4M, EPOCH TIME: 1732634289.414968
[11/26 10:18:09    326s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:18:09    326s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3262.4M, EPOCH TIME: 1732634289.415357
[11/26 10:18:09    326s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:18:09    326s] Atter site array init, number of instance map data is 0.
[11/26 10:18:09    326s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.005, REAL:0.005, MEM:3262.4M, EPOCH TIME: 1732634289.415965
[11/26 10:18:09    326s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.007, MEM:3262.4M, EPOCH TIME: 1732634289.416455
[11/26 10:18:09    326s] Cell dist_sort LLGs are deleted
[11/26 10:18:09    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:09    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] # Resetting pin-track-align track data.
[11/26 10:18:09    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:18:09    326s] UM:         115.51            148          0.000 ns          0.001 ns  clock_opt_design
[11/26 10:18:09    326s] 
[11/26 10:18:09    326s] *** Summary of all messages that are not suppressed in this session:
[11/26 10:18:09    326s] Severity  ID               Count  Summary                                  
[11/26 10:18:09    326s] WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
[11/26 10:18:09    326s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[11/26 10:18:09    326s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[11/26 10:18:09    326s] WARNING   IMPCCOPT-5067    13509  Top layer net attribute %s for net %s is...
[11/26 10:18:09    326s] WARNING   IMPPSP-1102          3  Preferred routing layer range (%d:%d) is...
[11/26 10:18:09    326s] WARNING   IMPPSP-1321         36  Removed %d out of boundary tracks from l...
[11/26 10:18:09    326s] *** Message Summary: 13558 warning(s), 0 error(s)
[11/26 10:18:09    326s] 
[11/26 10:18:09    326s] *** clock_opt_design #1 [finish] () : cpu/real = 0:01:55.0/0:02:19.7 (0.8), totSession cpu/real = 0:05:26.6/0:06:30.5 (0.8), mem = 3262.4M
[11/26 10:18:09    326s] 
[11/26 10:18:09    326s] =============================================================================================
[11/26 10:18:09    326s]  Final TAT Report : clock_opt_design #1                                         23.12-s091_1
[11/26 10:18:09    326s] =============================================================================================
[11/26 10:18:09    326s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:09    326s] ---------------------------------------------------------------------------------------------
[11/26 10:18:09    326s] [ InitOpt                ]      1   0:00:14.2  (  10.2 % )     0:00:16.7 /  0:00:03.6    0.2
[11/26 10:18:09    326s] [ WnsOpt                 ]      1   0:00:05.0  (   3.6 % )     0:00:05.6 /  0:00:05.6    1.0
[11/26 10:18:09    326s] [ TnsOpt                 ]      1   0:00:01.1  (   0.8 % )     0:00:01.4 /  0:00:01.4    1.0
[11/26 10:18:09    326s] [ GlobalOpt              ]      1   0:00:15.9  (  11.4 % )     0:00:15.9 /  0:00:15.7    1.0
[11/26 10:18:09    326s] [ DrvOpt                 ]      2   0:00:00.9  (   0.7 % )     0:00:00.9 /  0:00:00.9    1.0
[11/26 10:18:09    326s] [ SimplifyNetlist        ]      1   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:18:09    326s] [ AreaOpt                ]      2   0:00:14.7  (  10.6 % )     0:00:15.0 /  0:00:14.9    1.0
[11/26 10:18:09    326s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:09    326s] [ ViewPruning            ]     10   0:00:00.2  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:18:09    326s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.0 % )     0:00:03.1 /  0:00:02.8    0.9
[11/26 10:18:09    326s] [ MetricReport           ]     14   0:00:01.9  (   1.4 % )     0:00:01.9 /  0:00:01.6    0.9
[11/26 10:18:09    326s] [ DrvReport              ]      2   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.2    0.5
[11/26 10:18:09    326s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:18:09    326s] [ LocalWireReclaim       ]      1   0:00:00.0  (   0.0 % )     0:00:07.8 /  0:00:07.7    1.0
[11/26 10:18:09    326s] [ SlackTraversorInit     ]      7   0:00:00.1  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:18:09    326s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:09    326s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:09    326s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:18:09    326s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:09    326s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:18:09    326s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:18:09    326s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:18:09    326s] [ IncrReplace            ]      1   0:00:43.2  (  30.9 % )     0:00:45.5 /  0:00:45.0    1.0
[11/26 10:18:09    326s] [ RefinePlace            ]      9   0:00:10.7  (   7.7 % )     0:00:10.7 /  0:00:10.6    1.0
[11/26 10:18:09    326s] [ DetailPlaceInit        ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.1
[11/26 10:18:09    326s] [ CTS                    ]      1   0:00:03.8  (   2.7 % )     0:00:52.1 /  0:00:51.3    1.0
[11/26 10:18:09    326s] [ EarlyGlobalRoute       ]      7   0:00:02.5  (   1.8 % )     0:00:02.5 /  0:00:02.3    0.9
[11/26 10:18:09    326s] [ ExtractRC              ]      6   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:18:09    326s] [ UpdateTimingGraph      ]      6   0:00:00.8  (   0.5 % )     0:00:06.5 /  0:00:06.4    1.0
[11/26 10:18:09    326s] [ FullDelayCalc          ]      6   0:00:08.3  (   6.0 % )     0:00:08.4 /  0:00:08.3    1.0
[11/26 10:18:09    326s] [ TimingUpdate           ]     35   0:00:02.0  (   1.4 % )     0:00:02.0 /  0:00:02.0    1.0
[11/26 10:18:09    326s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:18:09    326s] [ GenerateReports        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:18:09    326s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:18:09    326s] [ MISC                   ]          0:00:12.3  (   8.8 % )     0:00:12.3 /  0:00:02.5    0.2
[11/26 10:18:09    326s] ---------------------------------------------------------------------------------------------
[11/26 10:18:09    326s]  clock_opt_design #1 TOTAL          0:02:19.7  ( 100.0 % )     0:02:19.7 /  0:01:55.0    0.8
[11/26 10:18:09    326s] ---------------------------------------------------------------------------------------------
[11/26 10:18:09    326s] Ending "clock_opt_design" (total cpu=0:01:55, real=0:02:19, peak res=2816.6M, current mem=2747.3M)
[11/26 10:18:09    326s] <CMD> optDesign -postCTS -incr
[11/26 10:18:09    326s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2747.3M, totSessionCpu=0:05:27 **
[11/26 10:18:09    326s] 
[11/26 10:18:09    326s] Active Setup views: default_setup_view 
[11/26 10:18:09    326s] *** optDesign #1 [begin] () : totSession cpu/real = 0:05:26.6/0:06:30.5 (0.8), mem = 3190.4M
[11/26 10:18:09    326s] Info: 1 threads available for lower-level modules during optimization.
[11/26 10:18:09    326s] GigaOpt running with 1 threads.
[11/26 10:18:09    326s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:26.6/0:06:30.5 (0.8), mem = 3190.4M
[11/26 10:18:09    326s] **INFO: User settings:
[11/26 10:18:09    326s] setDesignMode -topRoutingLayer                                 M3
[11/26 10:18:09    326s] setExtractRCMode -engine                                       preRoute
[11/26 10:18:09    326s] setDelayCalMode -enable_high_fanout                            true
[11/26 10:18:09    326s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[11/26 10:18:09    326s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[11/26 10:18:09    326s] setDelayCalMode -engine                                        aae
[11/26 10:18:09    326s] setDelayCalMode -ignoreNetLoad                                 false
[11/26 10:18:09    326s] setDelayCalMode -socv_accuracy_mode                            low
[11/26 10:18:09    326s] setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
[11/26 10:18:09    326s] setOptMode -opt_all_end_points                                 true
[11/26 10:18:09    326s] setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
[11/26 10:18:09    326s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
[11/26 10:18:09    326s] setOptMode -opt_consider_routing_congestion                    true
[11/26 10:18:09    326s] setOptMode -opt_drv_margin                                     0
[11/26 10:18:09    326s] setOptMode -opt_drv                                            true
[11/26 10:18:09    326s] setOptMode -opt_fix_fanout_load                                true
[11/26 10:18:09    326s] setOptMode -opt_hold_allow_setup_tns_degradation               false
[11/26 10:18:09    326s] setOptMode -opt_post_route_fix_si_transitions                  true
[11/26 10:18:09    326s] setOptMode -opt_resize_flip_flops                              true
[11/26 10:18:09    326s] setOptMode -opt_preserve_all_sequential                        false
[11/26 10:18:09    326s] setOptMode -opt_setup_target_slack                             0
[11/26 10:18:09    326s] setOptMode -opt_skew                                           false
[11/26 10:18:09    326s] setPlaceMode -place_global_cong_effort                         high
[11/26 10:18:09    326s] setPlaceMode -place_global_reorder_scan                        false
[11/26 10:18:09    326s] setPlaceMode -place_global_timing_effort                       high
[11/26 10:18:09    326s] setAnalysisMode -analysisType                                  single
[11/26 10:18:09    326s] setAnalysisMode -checkType                                     setup
[11/26 10:18:09    326s] setAnalysisMode -clkSrcPath                                    true
[11/26 10:18:09    326s] setAnalysisMode -clockPropagation                              sdcControl
[11/26 10:18:09    326s] setRouteMode -earlyGlobalMaxRouteLayer                         3
[11/26 10:18:09    326s] 
[11/26 10:18:09    326s] Need call spDPlaceInit before registerPrioInstLoc.
[11/26 10:18:09    326s] OPERPROF: Starting DPlace-Init at level 1, MEM:3190.4M, EPOCH TIME: 1732634289.915136
[11/26 10:18:09    326s] Processing tracks to init pin-track alignment.
[11/26 10:18:09    326s] z: 1, totalTracks: 1
[11/26 10:18:09    326s] z: 3, totalTracks: 1
[11/26 10:18:09    326s] z: 5, totalTracks: 1
[11/26 10:18:09    326s] z: 7, totalTracks: 1
[11/26 10:18:09    326s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:18:09    326s] Cell dist_sort LLGs are deleted
[11/26 10:18:09    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] # Building dist_sort llgBox search-tree.
[11/26 10:18:09    326s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3190.4M, EPOCH TIME: 1732634289.920164
[11/26 10:18:09    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3190.4M, EPOCH TIME: 1732634289.920592
[11/26 10:18:09    326s] Max number of tech site patterns supported in site array is 256.
[11/26 10:18:09    326s] Core basic site is coreSite
[11/26 10:18:09    326s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:18:09    326s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 10:18:09    326s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:18:09    326s] SiteArray: use 897,024 bytes
[11/26 10:18:09    326s] SiteArray: current memory after site array memory allocation 3190.4M
[11/26 10:18:09    326s] SiteArray: FP blocked sites are writable
[11/26 10:18:09    326s] Keep-away cache is enable on metals: 1-10
[11/26 10:18:09    326s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:18:09    326s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3190.4M, EPOCH TIME: 1732634289.924912
[11/26 10:18:09    326s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:18:09    326s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3190.4M, EPOCH TIME: 1732634289.925278
[11/26 10:18:09    326s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:18:09    326s] Atter site array init, number of instance map data is 0.
[11/26 10:18:09    326s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.005, REAL:0.005, MEM:3190.4M, EPOCH TIME: 1732634289.925900
[11/26 10:18:09    326s] 
[11/26 10:18:09    326s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:09    326s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:09    326s] OPERPROF:     Starting CMU at level 3, MEM:3190.4M, EPOCH TIME: 1732634289.927658
[11/26 10:18:09    326s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3190.4M, EPOCH TIME: 1732634289.928143
[11/26 10:18:09    326s] 
[11/26 10:18:09    326s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:18:09    326s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.009, MEM:3190.4M, EPOCH TIME: 1732634289.928786
[11/26 10:18:09    326s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3190.4M, EPOCH TIME: 1732634289.928826
[11/26 10:18:09    326s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3190.4M, EPOCH TIME: 1732634289.928954
[11/26 10:18:09    326s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3190.4MB).
[11/26 10:18:09    326s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.016, MEM:3190.4M, EPOCH TIME: 1732634289.931388
[11/26 10:18:09    326s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3190.4M, EPOCH TIME: 1732634289.931722
[11/26 10:18:09    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:09    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:09    326s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:3190.4M, EPOCH TIME: 1732634289.946153
[11/26 10:18:09    326s] 
[11/26 10:18:09    326s] Creating Lib Analyzer ...
[11/26 10:18:09    326s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:18:09    326s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:18:09    326s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:18:09    326s] 
[11/26 10:18:09    326s] {RT RC_corner_25 0 2 3  0}
[11/26 10:18:10    327s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:27 mem=3196.4M
[11/26 10:18:10    327s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:27 mem=3196.4M
[11/26 10:18:10    327s] Creating Lib Analyzer, finished. 
[11/26 10:18:10    327s] Info: IPO magic value 0x8147BEEF.
[11/26 10:18:10    327s] Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
[11/26 10:18:10    327s]       SynthesisEngine workers will not check out additional licenses.
[11/26 10:18:23    327s] **INFO: Using Advanced Metric Collection system.
[11/26 10:18:23    327s] **optDesign ... cpu = 0:00:01, real = 0:00:14, mem = 2752.7M, totSessionCpu=0:05:27 **
[11/26 10:18:23    327s] **INFO: DRVs not fixed with -incr option
[11/26 10:18:23    327s] #optDebug: { P: 90 W: 7195 FE: standard PE: none LDR: 1}
[11/26 10:18:23    327s] *** optDesign -postCTS ***
[11/26 10:18:23    327s] DRC Margin: user margin 0.0; extra margin 0.2
[11/26 10:18:23    327s] Hold Target Slack: user slack 0
[11/26 10:18:23    327s] Setup Target Slack: user slack 0; extra slack 0.0
[11/26 10:18:23    327s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3196.4M, EPOCH TIME: 1732634303.516271
[11/26 10:18:23    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:23    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:23    327s] 
[11/26 10:18:23    327s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:23    327s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:23    327s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3196.4M, EPOCH TIME: 1732634303.522184
[11/26 10:18:23    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:23    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:23    327s] Multi-VT timing optimization disabled based on library information.
[11/26 10:18:23    327s] 
[11/26 10:18:23    327s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:18:23    327s] Deleting Lib Analyzer.
[11/26 10:18:23    327s] 
[11/26 10:18:23    327s] TimeStamp Deleting Cell Server End ...
[11/26 10:18:23    327s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:18:23    327s] 
[11/26 10:18:23    327s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:18:23    327s] Summary for sequential cells identification: 
[11/26 10:18:23    327s]   Identified SBFF number: 17
[11/26 10:18:23    327s]   Identified MBFF number: 0
[11/26 10:18:23    327s]   Identified SB Latch number: 6
[11/26 10:18:23    327s]   Identified MB Latch number: 0
[11/26 10:18:23    327s]   Not identified SBFF number: 0
[11/26 10:18:23    327s]   Not identified MBFF number: 0
[11/26 10:18:23    327s]   Not identified SB Latch number: 0
[11/26 10:18:23    327s]   Not identified MB Latch number: 0
[11/26 10:18:23    327s]   Number of sequential cells which are not FFs: 3
[11/26 10:18:23    327s]  Visiting view : default_setup_view
[11/26 10:18:23    327s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:23    327s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:23    327s]  Visiting view : default_hold_view
[11/26 10:18:23    327s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:23    327s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:23    327s] TLC MultiMap info (StdDelay):
[11/26 10:18:23    327s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:18:23    327s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:23    327s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:18:23    327s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:23    327s]  Setting StdDelay to: 4.2ps
[11/26 10:18:23    327s] 
[11/26 10:18:23    327s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:18:23    327s] 
[11/26 10:18:23    327s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:18:23    327s] 
[11/26 10:18:23    327s] TimeStamp Deleting Cell Server End ...
[11/26 10:18:23    327s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3196.4M, EPOCH TIME: 1732634303.581758
[11/26 10:18:23    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:23    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:23    327s] Cell dist_sort LLGs are deleted
[11/26 10:18:23    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:23    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:23    327s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3190.4M, EPOCH TIME: 1732634303.582301
[11/26 10:18:23    327s] Start to check current routing status for nets...
[11/26 10:18:23    327s] All nets are already routed correctly.
[11/26 10:18:23    327s] End to check current routing status for nets (mem=3190.4M)
[11/26 10:18:23    327s] Cell dist_sort LLGs are deleted
[11/26 10:18:23    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:23    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:23    327s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3190.4M, EPOCH TIME: 1732634303.614013
[11/26 10:18:23    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:23    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:23    327s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3190.4M, EPOCH TIME: 1732634303.614505
[11/26 10:18:23    327s] Max number of tech site patterns supported in site array is 256.
[11/26 10:18:23    327s] Core basic site is coreSite
[11/26 10:18:23    327s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:18:23    327s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:18:23    327s] Fast DP-INIT is on for default
[11/26 10:18:23    327s] Atter site array init, number of instance map data is 0.
[11/26 10:18:23    327s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.004, MEM:3190.4M, EPOCH TIME: 1732634303.618526
[11/26 10:18:23    327s] 
[11/26 10:18:23    327s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:23    327s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:23    327s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.007, MEM:3190.4M, EPOCH TIME: 1732634303.621343
[11/26 10:18:23    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:23    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:23    327s] 
[11/26 10:18:23    327s] Creating Lib Analyzer ...
[11/26 10:18:23    327s] 
[11/26 10:18:23    327s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:18:23    327s] Summary for sequential cells identification: 
[11/26 10:18:23    327s]   Identified SBFF number: 17
[11/26 10:18:23    327s]   Identified MBFF number: 0
[11/26 10:18:23    327s]   Identified SB Latch number: 6
[11/26 10:18:23    327s]   Identified MB Latch number: 0
[11/26 10:18:23    327s]   Not identified SBFF number: 0
[11/26 10:18:23    327s]   Not identified MBFF number: 0
[11/26 10:18:23    327s]   Not identified SB Latch number: 0
[11/26 10:18:23    327s]   Not identified MB Latch number: 0
[11/26 10:18:23    327s]   Number of sequential cells which are not FFs: 3
[11/26 10:18:23    327s]  Visiting view : default_setup_view
[11/26 10:18:23    327s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 10:18:23    327s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:23    327s]  Visiting view : default_hold_view
[11/26 10:18:23    327s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 10:18:23    327s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:23    327s] TLC MultiMap info (StdDelay):
[11/26 10:18:23    327s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:18:23    327s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.3ps
[11/26 10:18:23    327s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:18:23    327s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.3ps
[11/26 10:18:23    327s]  Setting StdDelay to: 4.3ps
[11/26 10:18:23    327s] 
[11/26 10:18:23    327s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:18:23    327s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:18:23    327s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:18:23    327s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:18:23    327s] 
[11/26 10:18:23    327s] {RT RC_corner_25 0 2 3  0}
[11/26 10:18:24    327s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:28 mem=3198.4M
[11/26 10:18:24    327s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:28 mem=3198.4M
[11/26 10:18:24    327s] Creating Lib Analyzer, finished. 
[11/26 10:18:24    328s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.001  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   21    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.347%
Routing Overflow: 5.56% H and 0.03% V
------------------------------------------------------------------

[11/26 10:18:24    328s] **optDesign ... cpu = 0:00:02, real = 0:00:15, mem = 2753.1M, totSessionCpu=0:05:28 **
[11/26 10:18:24    328s] Begin: Collecting metrics
[11/26 10:18:24    328s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.001 |   0 |       36.35 | 0:00:01  |        3197 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[11/26 10:18:24    328s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2753.1M, current mem=2753.1M)

[11/26 10:18:24    328s] End: Collecting metrics
[11/26 10:18:24    328s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.8/0:00:14.8 (0.1), totSession cpu/real = 0:05:28.4/0:06:45.4 (0.8), mem = 3196.6M
[11/26 10:18:24    328s] 
[11/26 10:18:24    328s] =============================================================================================
[11/26 10:18:24    328s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.12-s091_1
[11/26 10:18:24    328s] =============================================================================================
[11/26 10:18:24    328s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:24    328s] ---------------------------------------------------------------------------------------------
[11/26 10:18:24    328s] [ ViewPruning            ]      2   0:00:00.4  (   2.5 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 10:18:24    328s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[11/26 10:18:24    328s] [ MetricReport           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:18:24    328s] [ DrvReport              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:18:24    328s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:24    328s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:18:24    328s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:24    328s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:24    328s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[11/26 10:18:24    328s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/26 10:18:24    328s] [ TimingUpdate           ]      3   0:00:00.7  (   4.6 % )     0:00:00.7 /  0:00:00.7    1.0
[11/26 10:18:24    328s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:24    328s] [ MISC                   ]          0:00:13.3  (  89.6 % )     0:00:13.3 /  0:00:00.3    0.0
[11/26 10:18:24    328s] ---------------------------------------------------------------------------------------------
[11/26 10:18:24    328s]  InitOpt #1 TOTAL                   0:00:14.8  ( 100.0 % )     0:00:14.8 /  0:00:01.8    0.1
[11/26 10:18:24    328s] ---------------------------------------------------------------------------------------------
[11/26 10:18:24    328s] The useful skew maximum allowed delay is: 0.3
[11/26 10:18:24    328s] Info: Done creating the CCOpt slew target map.
[11/26 10:18:24    328s] Deleting Lib Analyzer.
[11/26 10:18:24    328s] **INFO: Flow update: Design timing is met.
[11/26 10:18:24    328s] *** Timing Is met
[11/26 10:18:24    328s] *** Check timing (0:00:00.0)
[11/26 10:18:25    328s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[11/26 10:18:25    328s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:18:25    328s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:18:25    328s] {MMLU 0 1 10613}
[11/26 10:18:25    328s] [oiLAM] Zs 3, 11
[11/26 10:18:25    328s] ### Creating LA Mngr. totSessionCpu=0:05:29 mem=3192.6M
[11/26 10:18:25    328s] ### Creating LA Mngr, finished. totSessionCpu=0:05:29 mem=3192.6M
[11/26 10:18:25    328s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 10:18:25    328s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3250.7M, EPOCH TIME: 1732634305.119277
[11/26 10:18:25    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:25    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:25    328s] 
[11/26 10:18:25    328s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:25    328s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:25    328s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.007, MEM:3250.7M, EPOCH TIME: 1732634305.125813
[11/26 10:18:25    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:25    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:25    328s] [oiPhyDebug] optDemand 212844672000.00, spDemand 206312832000.00.
[11/26 10:18:25    328s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8992
[11/26 10:18:25    328s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:18:25    328s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:29 mem=3250.7M
[11/26 10:18:25    328s] OPERPROF: Starting DPlace-Init at level 1, MEM:3250.7M, EPOCH TIME: 1732634305.129420
[11/26 10:18:25    328s] Processing tracks to init pin-track alignment.
[11/26 10:18:25    328s] z: 1, totalTracks: 1
[11/26 10:18:25    328s] z: 3, totalTracks: 1
[11/26 10:18:25    328s] z: 5, totalTracks: 1
[11/26 10:18:25    328s] z: 7, totalTracks: 1
[11/26 10:18:25    328s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:18:25    328s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3250.7M, EPOCH TIME: 1732634305.133157
[11/26 10:18:25    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:25    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:25    328s] 
[11/26 10:18:25    328s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:25    328s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:25    328s] 
[11/26 10:18:25    328s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:18:25    328s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.008, MEM:3250.7M, EPOCH TIME: 1732634305.141398
[11/26 10:18:25    328s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3250.7M, EPOCH TIME: 1732634305.141461
[11/26 10:18:25    328s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3250.7M, EPOCH TIME: 1732634305.141572
[11/26 10:18:25    328s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3250.7MB).
[11/26 10:18:25    328s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:3250.7M, EPOCH TIME: 1732634305.142832
[11/26 10:18:25    328s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:18:25    328s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8992
[11/26 10:18:25    328s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:29 mem=3250.7M
[11/26 10:18:25    328s] Begin: Area Reclaim Optimization
[11/26 10:18:25    328s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:28.9/0:06:45.9 (0.8), mem = 3250.7M
[11/26 10:18:25    328s] 
[11/26 10:18:25    328s] Creating Lib Analyzer ...
[11/26 10:18:25    328s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:18:25    328s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:18:25    328s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:18:25    328s] 
[11/26 10:18:25    328s] {RT RC_corner_25 0 2 3  0}
[11/26 10:18:25    329s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:29 mem=3254.7M
[11/26 10:18:25    329s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:29 mem=3254.7M
[11/26 10:18:25    329s] Creating Lib Analyzer, finished. 
[11/26 10:18:25    329s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.21
[11/26 10:18:25    329s] #optDebug: Start CG creation (mem=3254.7M)
[11/26 10:18:25    329s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:18:25    329s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:18:25    329s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:18:25    329s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:18:25    329s] ToF 136.7452um
[11/26 10:18:25    329s] (cpu=0:00:00.2, mem=3306.3M)
[11/26 10:18:25    329s]  ...processing cgPrt (cpu=0:00:00.2, mem=3306.3M)
[11/26 10:18:25    329s]  ...processing cgEgp (cpu=0:00:00.2, mem=3306.3M)
[11/26 10:18:25    329s]  ...processing cgPbk (cpu=0:00:00.2, mem=3306.3M)
[11/26 10:18:25    329s]  ...processing cgNrb(cpu=0:00:00.2, mem=3306.3M)
[11/26 10:18:25    329s]  ...processing cgObs (cpu=0:00:00.2, mem=3306.3M)
[11/26 10:18:25    329s]  ...processing cgCon (cpu=0:00:00.2, mem=3306.3M)
[11/26 10:18:25    329s]  ...processing cgPdm (cpu=0:00:00.2, mem=3306.3M)
[11/26 10:18:25    329s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3306.3M)
[11/26 10:18:25    329s] 
[11/26 10:18:25    329s] Active Setup views: default_setup_view 
[11/26 10:18:25    329s] [LDM::Info] TotalInstCnt at InitDesignMc2: 8992
[11/26 10:18:25    329s] ### Creating RouteCongInterface, started
[11/26 10:18:25    329s] 
[11/26 10:18:25    329s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/26 10:18:25    329s] 
[11/26 10:18:25    329s] #optDebug: {0, 1.000}
[11/26 10:18:25    329s] ### Creating RouteCongInterface, finished
[11/26 10:18:25    329s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3306.3M, EPOCH TIME: 1732634305.758824
[11/26 10:18:25    329s] Found 0 hard placement blockage before merging.
[11/26 10:18:25    329s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3306.3M, EPOCH TIME: 1732634305.759156
[11/26 10:18:25    329s] Reclaim Optimization WNS Slack 0.001  TNS Slack 0.000 Density 36.35
[11/26 10:18:25    329s] +---------+---------+--------+--------+------------+--------+
[11/26 10:18:25    329s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 10:18:25    329s] +---------+---------+--------+--------+------------+--------+
[11/26 10:18:25    329s] |   36.35%|        -|   0.001|   0.000|   0:00:00.0| 3306.3M|
[11/26 10:18:26    329s] |   36.34%|        4|   0.001|   0.000|   0:00:01.0| 3316.3M|
[11/26 10:18:26    330s] |   36.34%|        0|   0.001|   0.000|   0:00:00.0| 3316.3M|
[11/26 10:18:26    330s] #optDebug: <stH: 1.0800 MiSeL: 24.4887>
[11/26 10:18:26    330s] |   36.34%|        0|   0.001|   0.000|   0:00:00.0| 3316.3M|
[11/26 10:18:26    330s] |   36.31%|       12|   0.001|   0.000|   0:00:00.0| 3316.3M|
[11/26 10:18:28    331s] |   36.28%|       34|   0.003|   0.000|   0:00:02.0| 3316.3M|
[11/26 10:18:28    332s] |   36.28%|        2|   0.003|   0.000|   0:00:00.0| 3316.3M|
[11/26 10:18:28    332s] |   36.28%|        0|   0.003|   0.000|   0:00:00.0| 3316.3M|
[11/26 10:18:28    332s] #optDebug: <stH: 1.0800 MiSeL: 24.4887>
[11/26 10:18:28    332s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[11/26 10:18:28    332s] |   36.28%|        0|   0.003|   0.000|   0:00:00.0| 3316.3M|
[11/26 10:18:28    332s] +---------+---------+--------+--------+------------+--------+
[11/26 10:18:28    332s] Reclaim Optimization End WNS Slack 0.003  TNS Slack 0.000 Density 36.28
[11/26 10:18:28    332s] 
[11/26 10:18:28    332s] ** Summary: Restruct = 4 Buffer Deletion = 5 Declone = 8 Resize = 28 **
[11/26 10:18:28    332s] --------------------------------------------------------------
[11/26 10:18:28    332s] |                                   | Total     | Sequential |
[11/26 10:18:28    332s] --------------------------------------------------------------
[11/26 10:18:28    332s] | Num insts resized                 |      28  |       0    |
[11/26 10:18:28    332s] | Num insts undone                  |       7  |       0    |
[11/26 10:18:28    332s] | Num insts Downsized               |      28  |       0    |
[11/26 10:18:28    332s] | Num insts Samesized               |       0  |       0    |
[11/26 10:18:28    332s] | Num insts Upsized                 |       0  |       0    |
[11/26 10:18:28    332s] | Num multiple commits+uncommits    |       2  |       -    |
[11/26 10:18:28    332s] --------------------------------------------------------------
[11/26 10:18:28    332s] 
[11/26 10:18:28    332s] Number of times islegalLocAvaiable called = 137 skipped = 0, called in commitmove = 36, skipped in commitmove = 0
[11/26 10:18:28    332s] End: Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
[11/26 10:18:28    332s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3332.3M, EPOCH TIME: 1732634308.714444
[11/26 10:18:28    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8975).
[11/26 10:18:28    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:28    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:28    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:28    332s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.015, MEM:3328.3M, EPOCH TIME: 1732634308.729032
[11/26 10:18:28    332s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3328.3M, EPOCH TIME: 1732634308.730592
[11/26 10:18:28    332s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3328.3M, EPOCH TIME: 1732634308.730679
[11/26 10:18:28    332s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3328.3M, EPOCH TIME: 1732634308.734771
[11/26 10:18:28    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:28    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:28    332s] 
[11/26 10:18:28    332s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:28    332s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:28    332s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.005, REAL:0.006, MEM:3328.3M, EPOCH TIME: 1732634308.740543
[11/26 10:18:28    332s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3328.3M, EPOCH TIME: 1732634308.740616
[11/26 10:18:28    332s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3328.3M, EPOCH TIME: 1732634308.740763
[11/26 10:18:28    332s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:3328.3M, EPOCH TIME: 1732634308.741787
[11/26 10:18:28    332s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:3328.3M, EPOCH TIME: 1732634308.741959
[11/26 10:18:28    332s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:3328.3M, EPOCH TIME: 1732634308.742214
[11/26 10:18:28    332s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.011, REAL:0.012, MEM:3328.3M, EPOCH TIME: 1732634308.742234
[11/26 10:18:28    332s] TDRefine: refinePlace mode is spiral
[11/26 10:18:28    332s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.12
[11/26 10:18:28    332s] OPERPROF: Starting Refine-Place at level 1, MEM:3328.3M, EPOCH TIME: 1732634308.742554
[11/26 10:18:28    332s] *** Starting refinePlace (0:05:32 mem=3328.3M) ***
[11/26 10:18:28    332s] Total net bbox length = 1.734e+05 (1.202e+05 5.320e+04) (ext = 1.432e+04)
[11/26 10:18:28    332s] 
[11/26 10:18:28    332s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:28    332s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:28    332s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:18:28    332s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3328.3M, EPOCH TIME: 1732634308.749803
[11/26 10:18:28    332s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:3328.3M, EPOCH TIME: 1732634308.750371
[11/26 10:18:28    332s] Set min layer with nano route mode ( 2 )
[11/26 10:18:28    332s] Set max layer with parameter ( 3 )
[11/26 10:18:28    332s] Set min layer with nano route mode ( 2 )
[11/26 10:18:28    332s] Set max layer with parameter ( 3 )
[11/26 10:18:28    332s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3328.3M, EPOCH TIME: 1732634308.754434
[11/26 10:18:28    332s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3328.3M, EPOCH TIME: 1732634308.754698
[11/26 10:18:28    332s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3328.3M, EPOCH TIME: 1732634308.754840
[11/26 10:18:28    332s] Starting refinePlace ...
[11/26 10:18:28    332s] Set min layer with nano route mode ( 2 )
[11/26 10:18:28    332s] Set max layer with parameter ( 3 )
[11/26 10:18:28    332s] One DDP V2 for no tweak run.
[11/26 10:18:28    332s] 
[11/26 10:18:28    332s]  === Spiral for Logical I: (movable: 8100) ===
[11/26 10:18:28    332s] 
[11/26 10:18:28    332s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:18:28    332s] 
[11/26 10:18:28    332s]  Info: 0 filler has been deleted!
[11/26 10:18:28    332s] Move report: legalization moves 3 insts, mean move: 0.65 um, max move: 0.65 um spiral
[11/26 10:18:28    332s] 	Max move on inst (FE_RC_418_0): (39.82, 8.28) --> (39.17, 8.28)
[11/26 10:18:28    332s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:18:28    332s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:18:28    332s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3312.3MB) @(0:05:32 - 0:05:33).
[11/26 10:18:28    332s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:18:28    332s] Move report: Detail placement moves 3 insts, mean move: 0.65 um, max move: 0.65 um 
[11/26 10:18:28    332s] 	Max move on inst (FE_RC_418_0): (39.82, 8.28) --> (39.17, 8.28)
[11/26 10:18:28    332s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3312.3MB
[11/26 10:18:28    332s] Statistics of distance of Instance movement in refine placement:
[11/26 10:18:28    332s]   maximum (X+Y) =         0.65 um
[11/26 10:18:28    332s]   inst (FE_RC_418_0) with max move: (39.816, 8.28) -> (39.168, 8.28)
[11/26 10:18:28    332s]   mean    (X+Y) =         0.65 um
[11/26 10:18:28    332s] Summary Report:
[11/26 10:18:28    332s] Instances move: 3 (out of 8100 movable)
[11/26 10:18:28    332s] Instances flipped: 0
[11/26 10:18:28    332s] Mean displacement: 0.65 um
[11/26 10:18:28    332s] Max displacement: 0.65 um (Instance: FE_RC_418_0) (39.816, 8.28) -> (39.168, 8.28)
[11/26 10:18:28    332s] 	Length: 9 sites, height: 1 rows, site name: coreSite, cell type: XOR2xp5_ASAP7_75t_R
[11/26 10:18:28    332s] 	Violation at original loc: Overlapping with other instance
[11/26 10:18:28    332s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:18:28    332s] Total instances moved : 3
[11/26 10:18:28    332s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.131, REAL:0.134, MEM:3312.3M, EPOCH TIME: 1732634308.888967
[11/26 10:18:28    332s] Total net bbox length = 1.734e+05 (1.202e+05 5.320e+04) (ext = 1.432e+04)
[11/26 10:18:28    332s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3312.3MB
[11/26 10:18:28    332s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3312.3MB) @(0:05:32 - 0:05:33).
[11/26 10:18:28    332s] *** Finished refinePlace (0:05:33 mem=3312.3M) ***
[11/26 10:18:28    332s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.12
[11/26 10:18:28    332s] OPERPROF: Finished Refine-Place at level 1, CPU:0.146, REAL:0.150, MEM:3312.3M, EPOCH TIME: 1732634308.892847
[11/26 10:18:28    332s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3312.3M, EPOCH TIME: 1732634308.920903
[11/26 10:18:28    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8975).
[11/26 10:18:28    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:28    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:28    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:28    332s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3312.3M, EPOCH TIME: 1732634308.937213
[11/26 10:18:28    332s] *** maximum move = 0.65 um ***
[11/26 10:18:28    332s] *** Finished re-routing un-routed nets (3312.3M) ***
[11/26 10:18:28    332s] OPERPROF: Starting DPlace-Init at level 1, MEM:3312.3M, EPOCH TIME: 1732634308.946955
[11/26 10:18:28    332s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3312.3M, EPOCH TIME: 1732634308.950794
[11/26 10:18:28    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:28    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:28    332s] 
[11/26 10:18:28    332s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:28    332s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:28    332s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.006, MEM:3312.3M, EPOCH TIME: 1732634308.956397
[11/26 10:18:28    332s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3312.3M, EPOCH TIME: 1732634308.956474
[11/26 10:18:28    332s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3312.3M, EPOCH TIME: 1732634308.956591
[11/26 10:18:28    332s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3312.3M, EPOCH TIME: 1732634308.957593
[11/26 10:18:28    332s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.000, MEM:3312.3M, EPOCH TIME: 1732634308.957777
[11/26 10:18:28    332s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3312.3M, EPOCH TIME: 1732634308.958045
[11/26 10:18:28    332s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 10:18:28    332s] 
[11/26 10:18:28    332s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3312.3M) ***
[11/26 10:18:28    332s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:18:28    332s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 8975
[11/26 10:18:28    332s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.21
[11/26 10:18:28    332s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:05:32.7/0:06:49.7 (0.8), mem = 3312.3M
[11/26 10:18:28    332s] 
[11/26 10:18:28    332s] =============================================================================================
[11/26 10:18:28    332s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    23.12-s091_1
[11/26 10:18:28    332s] =============================================================================================
[11/26 10:18:28    332s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:28    332s] ---------------------------------------------------------------------------------------------
[11/26 10:18:28    332s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:18:28    332s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.2    1.0
[11/26 10:18:28    332s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:28    332s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:18:28    332s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:18:28    332s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:28    332s] [ ChannelGraphInit       ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:18:28    332s] [ OptimizationStep       ]      1   0:00:00.1  (   3.5 % )     0:00:02.9 /  0:00:02.9    1.0
[11/26 10:18:28    332s] [ OptSingleIteration     ]      8   0:00:00.1  (   3.3 % )     0:00:02.8 /  0:00:02.7    1.0
[11/26 10:18:28    332s] [ OptGetWeight           ]   1265   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:18:28    332s] [ OptEval                ]   1265   0:00:00.9  (  23.3 % )     0:00:00.9 /  0:00:00.9    1.0
[11/26 10:18:28    332s] [ OptCommit              ]   1265   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.5
[11/26 10:18:28    332s] [ PostCommitDelayUpdate  ]   1273   0:00:00.0  (   1.2 % )     0:00:00.7 /  0:00:00.7    1.0
[11/26 10:18:28    332s] [ IncrDelayCalc          ]    182   0:00:00.7  (  18.4 % )     0:00:00.7 /  0:00:00.7    1.0
[11/26 10:18:28    332s] [ RefinePlace            ]      1   0:00:00.3  (   7.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:18:28    332s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:28    332s] [ IncrTimingUpdate       ]     45   0:00:01.0  (  25.8 % )     0:00:01.0 /  0:00:00.9    1.0
[11/26 10:18:28    332s] [ MISC                   ]          0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:18:28    332s] ---------------------------------------------------------------------------------------------
[11/26 10:18:28    332s]  AreaOpt #1 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[11/26 10:18:28    332s] ---------------------------------------------------------------------------------------------
[11/26 10:18:28    332s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8975
[11/26 10:18:28    332s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3312.3M, EPOCH TIME: 1732634308.991327
[11/26 10:18:28    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:28    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:29    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:29    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:29    332s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.014, MEM:3229.3M, EPOCH TIME: 1732634309.005623
[11/26 10:18:29    332s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=3229.29M, totSessionCpu=0:05:33).
[11/26 10:18:29    332s] Begin: Collecting metrics
[11/26 10:18:29    332s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |    0.001 |           |        0 |       36.35 | 0:00:01  |        3197 |    0 |   0 |
| area_reclaiming |     0.000 |    0.003 |         0 |        0 |       36.28 | 0:00:04  |        3229 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[11/26 10:18:29    332s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2790.3M, current mem=2790.3M)

[11/26 10:18:29    332s] End: Collecting metrics
[11/26 10:18:29    332s] eGR doReRoute: optGuide
[11/26 10:18:29    332s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3229.3M, EPOCH TIME: 1732634309.124240
[11/26 10:18:29    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:29    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:29    332s] Cell dist_sort LLGs are deleted
[11/26 10:18:29    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:29    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:29    332s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3229.3M, EPOCH TIME: 1732634309.124460
[11/26 10:18:29    332s] {MMLU 0 1 10596}
[11/26 10:18:29    332s] [oiLAM] Zs 3, 11
[11/26 10:18:29    332s] ### Creating LA Mngr. totSessionCpu=0:05:33 mem=3229.3M
[11/26 10:18:29    332s] ### Creating LA Mngr, finished. totSessionCpu=0:05:33 mem=3229.3M
[11/26 10:18:29    332s] Running pre-eGR process
[11/26 10:18:29    332s] (I)      Started Early Global Route ( Curr Mem: 3.12 MB )
[11/26 10:18:29    332s] (I)      Initializing eGR engine (regular)
[11/26 10:18:29    332s] Set min layer with nano route mode ( 2 )
[11/26 10:18:29    332s] Set max layer with parameter ( 3 )
[11/26 10:18:29    332s] (I)      clean place blk overflow:
[11/26 10:18:29    332s] (I)      H : enabled 1.00 0
[11/26 10:18:29    332s] (I)      V : enabled 1.00 0
[11/26 10:18:29    332s] (I)      Initializing eGR engine (regular)
[11/26 10:18:29    332s] Set min layer with nano route mode ( 2 )
[11/26 10:18:29    332s] Set max layer with parameter ( 3 )
[11/26 10:18:29    332s] (I)      clean place blk overflow:
[11/26 10:18:29    332s] (I)      H : enabled 1.00 0
[11/26 10:18:29    332s] (I)      V : enabled 1.00 0
[11/26 10:18:29    332s] (I)      Started Early Global Route kernel ( Curr Mem: 3.12 MB )
[11/26 10:18:29    332s] (I)      Running eGR Regular flow
[11/26 10:18:29    332s] (I)      # wire layers (front) : 11
[11/26 10:18:29    332s] (I)      # wire layers (back)  : 0
[11/26 10:18:29    332s] (I)      min wire layer : 1
[11/26 10:18:29    332s] (I)      max wire layer : 10
[11/26 10:18:29    332s] (I)      # cut layers (front) : 10
[11/26 10:18:29    332s] (I)      # cut layers (back)  : 0
[11/26 10:18:29    332s] (I)      min cut layer : 1
[11/26 10:18:29    332s] (I)      max cut layer : 9
[11/26 10:18:29    332s] (I)      ================================ Layers ================================
[11/26 10:18:29    332s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:29    332s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:18:29    332s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:29    332s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:18:29    332s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:18:29    332s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:18:29    332s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:18:29    332s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:18:29    332s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:18:29    332s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:18:29    332s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:18:29    332s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:18:29    332s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:18:29    332s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:18:29    332s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:18:29    332s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:18:29    332s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:18:29    332s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:18:29    332s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:18:29    332s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:18:29    332s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:18:29    332s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:18:29    332s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:18:29    332s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:18:29    332s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:29    332s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:18:29    332s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:18:29    332s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:18:29    332s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:18:29    332s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:29    332s] (I)      Started Import and model ( Curr Mem: 3.12 MB )
[11/26 10:18:29    332s] (I)      == Non-default Options ==
[11/26 10:18:29    332s] (I)      Maximum routing layer                              : 3
[11/26 10:18:29    332s] (I)      Top routing layer                                  : 3
[11/26 10:18:29    332s] (I)      Number of threads                                  : 1
[11/26 10:18:29    332s] (I)      Route tie net to shape                             : auto
[11/26 10:18:29    332s] (I)      Method to set GCell size                           : row
[11/26 10:18:29    332s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:18:29    332s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:18:29    332s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:29    332s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:29    332s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:29    332s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:29    332s] (I)      ============== Pin Summary ==============
[11/26 10:18:29    332s] (I)      +-------+--------+---------+------------+
[11/26 10:18:29    332s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:18:29    332s] (I)      +-------+--------+---------+------------+
[11/26 10:18:29    332s] (I)      |     1 |  19391 |   71.62 |        Pin |
[11/26 10:18:29    332s] (I)      |     2 |   7682 |   28.38 |        Pin |
[11/26 10:18:29    332s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:18:29    332s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:18:29    332s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:18:29    332s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:18:29    332s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:18:29    332s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:18:29    332s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:18:29    332s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:18:29    332s] (I)      +-------+--------+---------+------------+
[11/26 10:18:29    332s] (I)      Custom ignore net properties:
[11/26 10:18:29    332s] (I)      1 : NotLegal
[11/26 10:18:29    332s] (I)      Default ignore net properties:
[11/26 10:18:29    332s] (I)      1 : Special
[11/26 10:18:29    332s] (I)      2 : Analog
[11/26 10:18:29    332s] (I)      3 : Fixed
[11/26 10:18:29    332s] (I)      4 : Skipped
[11/26 10:18:29    332s] (I)      5 : MixedSignal
[11/26 10:18:29    332s] (I)      Prerouted net properties:
[11/26 10:18:29    332s] (I)      1 : NotLegal
[11/26 10:18:29    332s] (I)      2 : Special
[11/26 10:18:29    332s] (I)      3 : Analog
[11/26 10:18:29    332s] (I)      4 : Fixed
[11/26 10:18:29    332s] (I)      5 : Skipped
[11/26 10:18:29    332s] (I)      6 : MixedSignal
[11/26 10:18:29    332s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:18:29    332s] (I)      Use row-based GCell size
[11/26 10:18:29    332s] (I)      Use row-based GCell align
[11/26 10:18:29    332s] (I)      layer 0 area = 170496
[11/26 10:18:29    332s] (I)      layer 1 area = 170496
[11/26 10:18:29    332s] (I)      layer 2 area = 170496
[11/26 10:18:29    332s] (I)      GCell unit size   : 4320
[11/26 10:18:29    332s] (I)      GCell multiplier  : 1
[11/26 10:18:29    332s] (I)      GCell row height  : 4320
[11/26 10:18:29    332s] (I)      Actual row height : 4320
[11/26 10:18:29    332s] (I)      GCell align ref   : 20160 20160
[11/26 10:18:29    332s] [NR-eGR] Track table information for default rule: 
[11/26 10:18:29    332s] [NR-eGR] M1 has single uniform track structure
[11/26 10:18:29    332s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:18:29    332s] [NR-eGR] M3 has single uniform track structure
[11/26 10:18:29    332s] [NR-eGR] M4 has single uniform track structure
[11/26 10:18:29    332s] [NR-eGR] M5 has single uniform track structure
[11/26 10:18:29    332s] [NR-eGR] M6 has single uniform track structure
[11/26 10:18:29    332s] [NR-eGR] M7 has single uniform track structure
[11/26 10:18:29    332s] [NR-eGR] M8 has single uniform track structure
[11/26 10:18:29    332s] [NR-eGR] M9 has single uniform track structure
[11/26 10:18:29    332s] [NR-eGR] Pad has single uniform track structure
[11/26 10:18:29    332s] (I)      ============== Default via ===============
[11/26 10:18:29    332s] (I)      +---+------------------+-----------------+
[11/26 10:18:29    332s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:18:29    332s] (I)      +---+------------------+-----------------+
[11/26 10:18:29    332s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:18:29    332s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:18:29    332s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:18:29    332s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:18:29    332s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:18:29    332s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:18:29    332s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:18:29    332s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:18:29    332s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:18:29    332s] (I)      +---+------------------+-----------------+
[11/26 10:18:29    332s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:18:29    332s] [NR-eGR] Read 540 PG shapes
[11/26 10:18:29    332s] [NR-eGR] Read 0 clock shapes
[11/26 10:18:29    332s] [NR-eGR] Read 0 other shapes
[11/26 10:18:29    332s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:18:29    332s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:18:29    332s] [NR-eGR] #Instance Blockages : 7724
[11/26 10:18:29    332s] [NR-eGR] #PG Blockages       : 540
[11/26 10:18:29    332s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:18:29    332s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:18:29    332s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:18:29    332s] [NR-eGR] #Other Blockages    : 0
[11/26 10:18:29    332s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:18:29    332s] [NR-eGR] #prerouted nets         : 1
[11/26 10:18:29    332s] [NR-eGR] #prerouted special nets : 0
[11/26 10:18:29    332s] [NR-eGR] #prerouted wires        : 28
[11/26 10:18:29    332s] [NR-eGR] Read 10596 nets ( ignored 1 )
[11/26 10:18:29    332s] (I)        Front-side 10596 ( ignored 1 )
[11/26 10:18:29    332s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:18:29    332s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:18:29    332s] (I)      dcls route internal nets
[11/26 10:18:29    332s] (I)      dcls route interface nets
[11/26 10:18:29    332s] (I)      dcls route common nets
[11/26 10:18:29    332s] (I)      dcls route top nets
[11/26 10:18:29    332s] (I)      Reading macro buffers
[11/26 10:18:29    332s] (I)      Number of macro buffers: 0
[11/26 10:18:29    332s] (I)      early_global_route_priority property id does not exist.
[11/26 10:18:29    332s] (I)      Read Num Blocks=8264  Num Prerouted Wires=28  Num CS=0
[11/26 10:18:29    332s] (I)      Layer 1 (H) : #blockages 8264 : #preroutes 25
[11/26 10:18:29    332s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 3
[11/26 10:18:29    332s] (I)      Number of ignored nets                =      1
[11/26 10:18:29    332s] (I)      Number of connected nets              =      0
[11/26 10:18:29    332s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/26 10:18:29    332s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:18:29    332s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:18:29    332s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:18:29    332s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:18:29    332s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:18:29    332s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:18:29    332s] (I)      Ndr track 0 does not exist
[11/26 10:18:29    332s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:18:29    332s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:18:29    332s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:18:29    332s] (I)      Site width          :   864  (dbu)
[11/26 10:18:29    332s] (I)      Row height          :  4320  (dbu)
[11/26 10:18:29    332s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:18:29    332s] (I)      GCell width         :  4320  (dbu)
[11/26 10:18:29    332s] (I)      GCell height        :  4320  (dbu)
[11/26 10:18:29    332s] (I)      Grid                :   185   185     3
[11/26 10:18:29    332s] (I)      Layer numbers       :     1     2     3
[11/26 10:18:29    332s] (I)      Layer name         :    M1    M2    M3
[11/26 10:18:29    332s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:18:29    332s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:18:29    332s] (I)      Default wire width  :   288   288   288
[11/26 10:18:29    332s] (I)      Default wire space  :   288   288   288
[11/26 10:18:29    332s] (I)      Default wire pitch  :   576   576   576
[11/26 10:18:29    332s] (I)      Default pitch size  :   576   576   576
[11/26 10:18:29    332s] (I)      First track coord   :   576  2880   576
[11/26 10:18:29    332s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:18:29    332s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:18:29    332s] (I)      --------------------------------------------------------
[11/26 10:18:29    332s] 
[11/26 10:18:29    332s] [NR-eGR] ============ Routing rule table ============
[11/26 10:18:29    332s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10595
[11/26 10:18:29    332s] [NR-eGR] ========================================
[11/26 10:18:29    332s] [NR-eGR] 
[11/26 10:18:29    332s] (I)      ==== NDR : (Default) ====
[11/26 10:18:29    332s] (I)      +--------------+--------+
[11/26 10:18:29    332s] (I)      |           ID |      0 |
[11/26 10:18:29    332s] (I)      |      Default |    yes |
[11/26 10:18:29    332s] (I)      |  Clk Special |     no |
[11/26 10:18:29    332s] (I)      | Hard spacing |     no |
[11/26 10:18:29    332s] (I)      |    NDR track | (none) |
[11/26 10:18:29    332s] (I)      |      NDR via | (none) |
[11/26 10:18:29    332s] (I)      |  Extra space |      0 |
[11/26 10:18:29    332s] (I)      |      Shields |      0 |
[11/26 10:18:29    332s] (I)      |   Demand (H) |      1 |
[11/26 10:18:29    332s] (I)      |   Demand (V) |      1 |
[11/26 10:18:29    332s] (I)      |        #Nets |  10595 |
[11/26 10:18:29    332s] (I)      +--------------+--------+
[11/26 10:18:29    332s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:18:29    332s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:18:29    332s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:18:29    332s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:18:29    332s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:18:29    332s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:18:29    332s] (I)      =============== Blocked Tracks ===============
[11/26 10:18:29    332s] (I)      +-------+---------+----------+---------------+
[11/26 10:18:29    332s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:18:29    332s] (I)      +-------+---------+----------+---------------+
[11/26 10:18:29    332s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:18:29    332s] (I)      |     2 |  239020 |    35578 |        14.88% |
[11/26 10:18:29    332s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:18:29    332s] (I)      +-------+---------+----------+---------------+
[11/26 10:18:29    332s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.13 MB )
[11/26 10:18:29    332s] (I)      Reset routing kernel
[11/26 10:18:29    332s] (I)      Started Global Routing ( Curr Mem: 3.13 MB )
[11/26 10:18:29    332s] (I)      totalPins=27651  totalGlobalPin=27177 (98.29%)
[11/26 10:18:29    332s] (I)      ================= Net Group Info =================
[11/26 10:18:29    332s] (I)      +----+----------------+--------------+-----------+
[11/26 10:18:29    332s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:18:29    332s] (I)      +----+----------------+--------------+-----------+
[11/26 10:18:29    332s] (I)      |  1 |          10595 |        M2(2) |     M3(3) |
[11/26 10:18:29    332s] (I)      +----+----------------+--------------+-----------+
[11/26 10:18:29    332s] (I)      total 2D Cap : 462779 = (205999 H, 256780 V)
[11/26 10:18:29    332s] (I)      total 2D Demand : 1280 = (984 H, 296 V)
[11/26 10:18:29    332s] (I)      init route region map
[11/26 10:18:29    332s] (I)      #blocked GCells = 0
[11/26 10:18:29    332s] (I)      #regions = 1
[11/26 10:18:29    332s] (I)      init safety region map
[11/26 10:18:29    332s] (I)      #blocked GCells = 0
[11/26 10:18:29    332s] (I)      #regions = 1
[11/26 10:18:29    332s] (I)      Adjusted 0 GCells for pin access
[11/26 10:18:29    332s] [NR-eGR] Layer group 1: route 10595 net(s) in layer range [2, 3]
[11/26 10:18:29    332s] (I)      
[11/26 10:18:29    332s] (I)      ============  Phase 1a Route ============
[11/26 10:18:29    332s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:18:29    332s] (I)      Usage: 163297 = (111268 H, 52029 V) = (54.01% H, 20.26% V) = (1.202e+05um H, 5.619e+04um V)
[11/26 10:18:29    332s] (I)      
[11/26 10:18:29    332s] (I)      ============  Phase 1b Route ============
[11/26 10:18:29    332s] (I)      Usage: 163482 = (111290 H, 52192 V) = (54.02% H, 20.33% V) = (1.202e+05um H, 5.637e+04um V)
[11/26 10:18:29    332s] (I)      Overflow of layer group 1: 10.90% H + 0.01% V. EstWL: 1.765606e+05um
[11/26 10:18:29    332s] (I)      Congestion metric : 12.13%H 0.01%V, 12.14%HV
[11/26 10:18:29    332s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:18:29    332s] (I)      
[11/26 10:18:29    332s] (I)      ============  Phase 1c Route ============
[11/26 10:18:29    332s] (I)      Level2 Grid: 37 x 37
[11/26 10:18:29    333s] (I)      Usage: 163764 = (111293 H, 52471 V) = (54.03% H, 20.43% V) = (1.202e+05um H, 5.667e+04um V)
[11/26 10:18:29    333s] (I)      
[11/26 10:18:29    333s] (I)      ============  Phase 1d Route ============
[11/26 10:18:29    333s] (I)      Usage: 165283 = (111329 H, 53954 V) = (54.04% H, 21.01% V) = (1.202e+05um H, 5.827e+04um V)
[11/26 10:18:29    333s] (I)      
[11/26 10:18:29    333s] (I)      ============  Phase 1e Route ============
[11/26 10:18:29    333s] (I)      Usage: 165283 = (111329 H, 53954 V) = (54.04% H, 21.01% V) = (1.202e+05um H, 5.827e+04um V)
[11/26 10:18:29    333s] [NR-eGR] Early Global Route overflow of layer group 1: 7.48% H + 0.03% V. EstWL: 1.785056e+05um
[11/26 10:18:29    333s] (I)      
[11/26 10:18:29    333s] (I)      ============  Phase 1l Route ============
[11/26 10:18:29    333s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:18:29    333s] (I)      Layer  2:     207546    120075      2594        2760      252540    ( 1.08%) 
[11/26 10:18:29    333s] (I)      Layer  3:     255392     54209         9           0      255300    ( 0.00%) 
[11/26 10:18:29    333s] (I)      Total:        462938    174284      2603        2760      507840    ( 0.54%) 
[11/26 10:18:29    333s] (I)      
[11/26 10:18:29    333s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:18:29    333s] [NR-eGR]                        OverCon           OverCon            
[11/26 10:18:29    333s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 10:18:29    333s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 10:18:29    333s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:18:29    333s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:18:29    333s] [NR-eGR]      M2 ( 2)      1765( 5.24%)       114( 0.34%)   ( 5.58%) 
[11/26 10:18:29    333s] [NR-eGR]      M3 ( 3)         9( 0.03%)         0( 0.00%)   ( 0.03%) 
[11/26 10:18:29    333s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:18:29    333s] [NR-eGR]        Total      1774( 2.62%)       114( 0.17%)   ( 2.79%) 
[11/26 10:18:29    333s] [NR-eGR] 
[11/26 10:18:29    333s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 3.13 MB )
[11/26 10:18:29    333s] (I)      Updating congestion map
[11/26 10:18:29    333s] (I)      total 2D Cap : 465627 = (208847 H, 256780 V)
[11/26 10:18:29    333s] [NR-eGR] Overflow after Early Global Route 5.55% H + 0.03% V
[11/26 10:18:29    333s] (I)      Running track assignment and export wires
[11/26 10:18:29    333s] (I)      Delete wires for 10595 nets 
[11/26 10:18:29    333s] (I)      ============= Track Assignment ============
[11/26 10:18:29    333s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.13 MB )
[11/26 10:18:29    333s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 10:18:29    333s] (I)      Run Multi-thread track assignment
[11/26 10:18:29    333s] (I)      Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.13 MB )
[11/26 10:18:29    333s] (I)      Started Export ( Curr Mem: 3.13 MB )
[11/26 10:18:29    333s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 10:18:29    333s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/26 10:18:29    333s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:18:29    333s] [NR-eGR]              Length (um)   Vias 
[11/26 10:18:29    333s] [NR-eGR] --------------------------------
[11/26 10:18:29    333s] [NR-eGR]  M1   (1V)             0  19391 
[11/26 10:18:29    333s] [NR-eGR]  M2   (2H)        123310  43221 
[11/26 10:18:29    333s] [NR-eGR]  M3   (3V)         60196      0 
[11/26 10:18:29    333s] [NR-eGR]  M4   (4H)             0      0 
[11/26 10:18:29    333s] [NR-eGR]  M5   (5V)             0      0 
[11/26 10:18:29    333s] [NR-eGR]  M6   (6H)             0      0 
[11/26 10:18:29    333s] [NR-eGR]  M7   (7V)             0      0 
[11/26 10:18:29    333s] [NR-eGR]  M8   (8H)             0      0 
[11/26 10:18:29    333s] [NR-eGR]  M9   (9V)             0      0 
[11/26 10:18:29    333s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 10:18:29    333s] [NR-eGR] --------------------------------
[11/26 10:18:29    333s] [NR-eGR]       Total       183506  62612 
[11/26 10:18:29    333s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:18:29    333s] [NR-eGR] Total half perimeter of net bounding box: 173447um
[11/26 10:18:29    333s] [NR-eGR] Total length: 183506um, number of vias: 62612
[11/26 10:18:29    333s] [NR-eGR] --------------------------------------------------------------------------
[11/26 10:18:29    333s] (I)      == Layer wire length by net rule ==
[11/26 10:18:29    333s] (I)                    Default 
[11/26 10:18:29    333s] (I)      ----------------------
[11/26 10:18:29    333s] (I)       M1   (1V)        0um 
[11/26 10:18:29    333s] (I)       M2   (2H)   123310um 
[11/26 10:18:29    333s] (I)       M3   (3V)    60196um 
[11/26 10:18:29    333s] (I)       M4   (4H)        0um 
[11/26 10:18:29    333s] (I)       M5   (5V)        0um 
[11/26 10:18:29    333s] (I)       M6   (6H)        0um 
[11/26 10:18:29    333s] (I)       M7   (7V)        0um 
[11/26 10:18:29    333s] (I)       M8   (8H)        0um 
[11/26 10:18:29    333s] (I)       M9   (9V)        0um 
[11/26 10:18:29    333s] (I)       Pad  (10H)       0um 
[11/26 10:18:29    333s] (I)      ----------------------
[11/26 10:18:29    333s] (I)            Total  183506um 
[11/26 10:18:29    333s] (I)      == Layer via count by net rule ==
[11/26 10:18:29    333s] (I)                   Default 
[11/26 10:18:29    333s] (I)      ---------------------
[11/26 10:18:29    333s] (I)       M1   (1V)     19391 
[11/26 10:18:29    333s] (I)       M2   (2H)     43221 
[11/26 10:18:29    333s] (I)       M3   (3V)         0 
[11/26 10:18:29    333s] (I)       M4   (4H)         0 
[11/26 10:18:29    333s] (I)       M5   (5V)         0 
[11/26 10:18:29    333s] (I)       M6   (6H)         0 
[11/26 10:18:29    333s] (I)       M7   (7V)         0 
[11/26 10:18:29    333s] (I)       M8   (8H)         0 
[11/26 10:18:29    333s] (I)       M9   (9V)         0 
[11/26 10:18:29    333s] (I)       Pad  (10H)        0 
[11/26 10:18:29    333s] (I)      ---------------------
[11/26 10:18:29    333s] (I)            Total    62612 
[11/26 10:18:29    333s] (I)      Finished Export ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3.09 MB )
[11/26 10:18:29    333s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[11/26 10:18:29    333s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 10:18:29    333s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.60 sec, Curr Mem: 3.09 MB )
[11/26 10:18:29    333s] [NR-eGR] Finished Early Global Route ( CPU: 0.58 sec, Real: 0.60 sec, Curr Mem: 3.08 MB )
[11/26 10:18:29    333s] (I)      ========================================= Runtime Summary ==========================================
[11/26 10:18:29    333s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/26 10:18:29    333s] (I)      ----------------------------------------------------------------------------------------------------
[11/26 10:18:29    333s] (I)       Early Global Route                             100.00%  354.33 sec  354.93 sec  0.60 sec  0.58 sec 
[11/26 10:18:29    333s] (I)       +-Early Global Route kernel                     98.85%  354.33 sec  354.93 sec  0.60 sec  0.58 sec 
[11/26 10:18:29    333s] (I)       | +-Import and model                             8.81%  354.34 sec  354.39 sec  0.05 sec  0.05 sec 
[11/26 10:18:29    333s] (I)       | | +-Create place DB                            3.38%  354.34 sec  354.36 sec  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)       | | | +-Import place data                        3.37%  354.34 sec  354.36 sec  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Read instances and placement           0.93%  354.34 sec  354.35 sec  0.01 sec  0.01 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Read nets                              2.34%  354.35 sec  354.36 sec  0.01 sec  0.01 sec 
[11/26 10:18:29    333s] (I)       | | +-Create route DB                            4.57%  354.36 sec  354.39 sec  0.03 sec  0.02 sec 
[11/26 10:18:29    333s] (I)       | | | +-Import route data (1T)                   4.39%  354.36 sec  354.39 sec  0.03 sec  0.02 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Read blockages ( Layer 2-3 )           0.60%  354.37 sec  354.37 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | | +-Read routing blockages               0.00%  354.37 sec  354.37 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | | +-Read bump blockages                  0.00%  354.37 sec  354.37 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | | +-Read instance blockages              0.36%  354.37 sec  354.37 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | | +-Read PG blockages                    0.05%  354.37 sec  354.37 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  354.37 sec  354.37 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | | +-Read clock blockages                 0.05%  354.37 sec  354.37 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | | +-Read other blockages                 0.00%  354.37 sec  354.37 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | | +-Read halo blockages                  0.02%  354.37 sec  354.37 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | | +-Read boundary cut boxes              0.00%  354.37 sec  354.37 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Read blackboxes                        0.00%  354.37 sec  354.37 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Read prerouted                         0.03%  354.38 sec  354.38 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Read nets                              0.56%  354.38 sec  354.38 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Set up via pillars                     0.29%  354.38 sec  354.38 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Initialize 3D grid graph               0.04%  354.38 sec  354.38 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Model blockage capacity                0.67%  354.38 sec  354.39 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | | +-Initialize 3D capacity               0.61%  354.38 sec  354.39 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | +-Read aux data                              0.00%  354.39 sec  354.39 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | +-Others data preparation                    0.00%  354.39 sec  354.39 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | +-Create route kernel                        0.58%  354.39 sec  354.39 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | +-Global Routing                              49.98%  354.39 sec  354.70 sec  0.30 sec  0.30 sec 
[11/26 10:18:29    333s] (I)       | | +-Initialization                             0.51%  354.39 sec  354.40 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | +-Net group 1                               48.87%  354.40 sec  354.69 sec  0.29 sec  0.29 sec 
[11/26 10:18:29    333s] (I)       | | | +-Generate topology                        1.11%  354.40 sec  354.40 sec  0.01 sec  0.01 sec 
[11/26 10:18:29    333s] (I)       | | | +-Phase 1a                                 3.82%  354.41 sec  354.44 sec  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Pattern routing (1T)                   2.74%  354.41 sec  354.43 sec  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.39%  354.43 sec  354.43 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Add via demand to 2D                   0.50%  354.43 sec  354.44 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | +-Phase 1b                                 5.44%  354.44 sec  354.47 sec  0.03 sec  0.03 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Monotonic routing (1T)                 3.61%  354.44 sec  354.46 sec  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)       | | | +-Phase 1c                                 4.75%  354.47 sec  354.50 sec  0.03 sec  0.03 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Two level Routing                      4.73%  354.47 sec  354.50 sec  0.03 sec  0.03 sec 
[11/26 10:18:29    333s] (I)       | | | | | +-Two Level Routing (Regular)          2.88%  354.47 sec  354.49 sec  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)       | | | | | +-Two Level Routing (Strong)           1.70%  354.49 sec  354.50 sec  0.01 sec  0.01 sec 
[11/26 10:18:29    333s] (I)       | | | +-Phase 1d                                25.40%  354.50 sec  354.65 sec  0.15 sec  0.15 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Detoured routing (1T)                 25.36%  354.50 sec  354.65 sec  0.15 sec  0.15 sec 
[11/26 10:18:29    333s] (I)       | | | +-Phase 1e                                 0.69%  354.65 sec  354.66 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Route legalization                     0.59%  354.65 sec  354.66 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | | | +-Legalize Blockage Violations         0.56%  354.65 sec  354.66 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | | +-Phase 1l                                 6.05%  354.66 sec  354.69 sec  0.04 sec  0.04 sec 
[11/26 10:18:29    333s] (I)       | | | | +-Layer assignment (1T)                  5.82%  354.66 sec  354.69 sec  0.04 sec  0.04 sec 
[11/26 10:18:29    333s] (I)       | +-Export cong map                              0.69%  354.70 sec  354.70 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | +-Export 2D cong map                         0.31%  354.70 sec  354.70 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | +-Extract Global 3D Wires                      0.58%  354.70 sec  354.70 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | +-Track Assignment (1T)                       11.40%  354.70 sec  354.77 sec  0.07 sec  0.07 sec 
[11/26 10:18:29    333s] (I)       | | +-Initialization                             0.20%  354.70 sec  354.71 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | | +-Track Assignment Kernel                   10.73%  354.71 sec  354.77 sec  0.06 sec  0.07 sec 
[11/26 10:18:29    333s] (I)       | | +-Free Memory                                0.00%  354.77 sec  354.77 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)       | +-Export                                      25.71%  354.77 sec  354.93 sec  0.15 sec  0.15 sec 
[11/26 10:18:29    333s] (I)       | | +-Export DB wires                            4.94%  354.77 sec  354.80 sec  0.03 sec  0.03 sec 
[11/26 10:18:29    333s] (I)       | | | +-Export all nets                          3.43%  354.77 sec  354.79 sec  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)       | | | +-Set wire vias                            1.17%  354.80 sec  354.80 sec  0.01 sec  0.01 sec 
[11/26 10:18:29    333s] (I)       | | +-Report wirelength                          2.50%  354.80 sec  354.82 sec  0.02 sec  0.01 sec 
[11/26 10:18:29    333s] (I)       | | +-Update net boxes                           1.87%  354.82 sec  354.83 sec  0.01 sec  0.01 sec 
[11/26 10:18:29    333s] (I)       | | +-Update timing                             16.07%  354.83 sec  354.93 sec  0.10 sec  0.10 sec 
[11/26 10:18:29    333s] (I)       | +-Postprocess design                           0.12%  354.93 sec  354.93 sec  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)      ======================= Summary by functions ========================
[11/26 10:18:29    333s] (I)       Lv  Step                                      %      Real       CPU 
[11/26 10:18:29    333s] (I)      ---------------------------------------------------------------------
[11/26 10:18:29    333s] (I)        0  Early Global Route                  100.00%  0.60 sec  0.58 sec 
[11/26 10:18:29    333s] (I)        1  Early Global Route kernel            98.85%  0.60 sec  0.58 sec 
[11/26 10:18:29    333s] (I)        2  Global Routing                       49.98%  0.30 sec  0.30 sec 
[11/26 10:18:29    333s] (I)        2  Export                               25.71%  0.15 sec  0.15 sec 
[11/26 10:18:29    333s] (I)        2  Track Assignment (1T)                11.40%  0.07 sec  0.07 sec 
[11/26 10:18:29    333s] (I)        2  Import and model                      8.81%  0.05 sec  0.05 sec 
[11/26 10:18:29    333s] (I)        2  Export cong map                       0.69%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        2  Extract Global 3D Wires               0.58%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        2  Postprocess design                    0.12%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        3  Net group 1                          48.87%  0.29 sec  0.29 sec 
[11/26 10:18:29    333s] (I)        3  Update timing                        16.07%  0.10 sec  0.10 sec 
[11/26 10:18:29    333s] (I)        3  Track Assignment Kernel              10.73%  0.06 sec  0.07 sec 
[11/26 10:18:29    333s] (I)        3  Export DB wires                       4.94%  0.03 sec  0.03 sec 
[11/26 10:18:29    333s] (I)        3  Create route DB                       4.57%  0.03 sec  0.02 sec 
[11/26 10:18:29    333s] (I)        3  Create place DB                       3.38%  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)        3  Report wirelength                     2.50%  0.02 sec  0.01 sec 
[11/26 10:18:29    333s] (I)        3  Update net boxes                      1.87%  0.01 sec  0.01 sec 
[11/26 10:18:29    333s] (I)        3  Initialization                        0.72%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        3  Create route kernel                   0.58%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        3  Export 2D cong map                    0.31%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        4  Phase 1d                             25.40%  0.15 sec  0.15 sec 
[11/26 10:18:29    333s] (I)        4  Phase 1l                              6.05%  0.04 sec  0.04 sec 
[11/26 10:18:29    333s] (I)        4  Phase 1b                              5.44%  0.03 sec  0.03 sec 
[11/26 10:18:29    333s] (I)        4  Phase 1c                              4.75%  0.03 sec  0.03 sec 
[11/26 10:18:29    333s] (I)        4  Import route data (1T)                4.39%  0.03 sec  0.02 sec 
[11/26 10:18:29    333s] (I)        4  Phase 1a                              3.82%  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)        4  Export all nets                       3.43%  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)        4  Import place data                     3.37%  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)        4  Set wire vias                         1.17%  0.01 sec  0.01 sec 
[11/26 10:18:29    333s] (I)        4  Generate topology                     1.11%  0.01 sec  0.01 sec 
[11/26 10:18:29    333s] (I)        4  Phase 1e                              0.69%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        5  Detoured routing (1T)                25.36%  0.15 sec  0.15 sec 
[11/26 10:18:29    333s] (I)        5  Layer assignment (1T)                 5.82%  0.04 sec  0.04 sec 
[11/26 10:18:29    333s] (I)        5  Two level Routing                     4.73%  0.03 sec  0.03 sec 
[11/26 10:18:29    333s] (I)        5  Monotonic routing (1T)                3.61%  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)        5  Read nets                             2.90%  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)        5  Pattern routing (1T)                  2.74%  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)        5  Read instances and placement          0.93%  0.01 sec  0.01 sec 
[11/26 10:18:29    333s] (I)        5  Model blockage capacity               0.67%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        5  Read blockages ( Layer 2-3 )          0.60%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        5  Route legalization                    0.59%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        5  Add via demand to 2D                  0.50%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        5  Pattern Routing Avoiding Blockages    0.39%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        5  Set up via pillars                    0.29%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        5  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        5  Read prerouted                        0.03%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        6  Two Level Routing (Regular)           2.88%  0.02 sec  0.02 sec 
[11/26 10:18:29    333s] (I)        6  Two Level Routing (Strong)            1.70%  0.01 sec  0.01 sec 
[11/26 10:18:29    333s] (I)        6  Initialize 3D capacity                0.61%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        6  Legalize Blockage Violations          0.56%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        6  Read instance blockages               0.36%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        6  Read PG blockages                     0.05%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        6  Read clock blockages                  0.05%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] (I)        7  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[11/26 10:18:29    333s] Running post-eGR process
[11/26 10:18:29    333s] Extraction called for design 'dist_sort' of instances=8975 and nets=10598 using extraction engine 'preRoute' .
[11/26 10:18:29    333s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 10:18:29    333s] Type 'man IMPEXT-3530' for more detail.
[11/26 10:18:29    333s] PreRoute RC Extraction called for design dist_sort.
[11/26 10:18:29    333s] RC Extraction called in multi-corner(1) mode.
[11/26 10:18:29    333s] RCMode: PreRoute
[11/26 10:18:29    333s]       RC Corner Indexes            0   
[11/26 10:18:29    333s] Capacitance Scaling Factor   : 1.00000 
[11/26 10:18:29    333s] Resistance Scaling Factor    : 1.00000 
[11/26 10:18:29    333s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 10:18:29    333s] Clock Res. Scaling Factor    : 1.00000 
[11/26 10:18:29    333s] Shrink Factor                : 1.00000
[11/26 10:18:29    333s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 10:18:29    333s] Using Quantus QRC technology file ...
[11/26 10:18:29    333s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 10:18:29    333s] Updating RC Grid density data for preRoute extraction ...
[11/26 10:18:29    333s] eee: pegSigSF=1.070000
[11/26 10:18:29    333s] Initializing multi-corner resistance tables ...
[11/26 10:18:29    333s] eee: Grid unit RC data computation started
[11/26 10:18:29    333s] eee: Grid unit RC data computation completed
[11/26 10:18:29    333s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:18:29    333s] eee: l=2 avDens=0.432173 usedTrk=11701.081340 availTrk=27075.000000 sigTrk=11701.081340
[11/26 10:18:29    333s] eee: l=3 avDens=0.216353 usedTrk=5581.897217 availTrk=25800.000000 sigTrk=5581.897217
[11/26 10:18:29    333s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:29    333s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:29    333s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:29    333s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:29    333s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:29    333s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:29    333s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:29    333s] {RT RC_corner_25 0 2 3  0}
[11/26 10:18:29    333s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:18:29    333s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:18:29    333s] eee: NetCapCache creation started. (Current Mem: 3210.355M) 
[11/26 10:18:29    333s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3210.355M) 
[11/26 10:18:29    333s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:18:29    333s] eee: Metal Layers Info:
[11/26 10:18:29    333s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:18:29    333s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:18:29    333s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:18:29    333s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:18:29    333s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:18:29    333s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:18:29    333s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:18:29    333s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:18:29    333s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:18:29    333s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:18:29    333s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:18:29    333s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:18:29    333s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:18:29    333s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:18:29    333s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:18:29    333s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3210.355M)
[11/26 10:18:29    333s] Compute RC Scale Done ...
[11/26 10:18:29    333s] OPERPROF: Starting HotSpotCal at level 1, MEM:3239.4M, EPOCH TIME: 1732634309.927550
[11/26 10:18:29    333s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:29    333s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:18:29    333s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:29    333s] [hotspot] | normalized |          1.78 |         25.33 |
[11/26 10:18:29    333s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:29    333s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[11/26 10:18:29    333s] [hotspot] max/total 1.78/25.33, big hotspot (>10) total 0.00
[11/26 10:18:29    333s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:18:29    333s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:29    333s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:18:29    333s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:29    333s] [hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[11/26 10:18:29    333s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:29    333s] [hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[11/26 10:18:29    333s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:29    333s] [hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[11/26 10:18:29    333s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:29    333s] [hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[11/26 10:18:29    333s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:29    333s] [hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[11/26 10:18:29    333s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:29    333s] Top 5 hotspots total area: 4.89
[11/26 10:18:29    333s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3239.4M, EPOCH TIME: 1732634309.931927
[11/26 10:18:29    333s] Begin: Collecting metrics
[11/26 10:18:30    333s] 
 ----------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary |           |    0.001 |           |        0 |       36.35 |            |              | 0:00:01  |        3197 |    0 |   0 |
| area_reclaiming |     0.000 |    0.003 |         0 |        0 |       36.28 |            |              | 0:00:04  |        3229 |      |     |
| global_route    |           |          |           |          |             |       1.78 |        25.33 | 0:00:00  |        3210 |      |     |
 ----------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:18:30    333s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2790.3M, current mem=2749.4M)

[11/26 10:18:30    333s] End: Collecting metrics
[11/26 10:18:30    333s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/26 10:18:30    333s] Begin: GigaOpt Route Type Constraints Refinement
[11/26 10:18:30    333s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:33.7/0:06:50.7 (0.8), mem = 3210.4M
[11/26 10:18:30    333s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.22
[11/26 10:18:30    333s] ### Creating RouteCongInterface, started
[11/26 10:18:30    333s] 
[11/26 10:18:30    333s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[11/26 10:18:30    333s] 
[11/26 10:18:30    333s] #optDebug: {0, 1.000}
[11/26 10:18:30    333s] ### Creating RouteCongInterface, finished
[11/26 10:18:30    333s] Updated routing constraints on 0 nets.
[11/26 10:18:30    333s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.22
[11/26 10:18:30    333s] Bottom Preferred Layer:
[11/26 10:18:30    333s] +-----------+------------+----------+
[11/26 10:18:30    333s] |   Layer   |    CLK     |   Rule   |
[11/26 10:18:30    333s] +-----------+------------+----------+
[11/26 10:18:30    333s] | M3 (z=3)  |          1 | default  |
[11/26 10:18:30    333s] +-----------+------------+----------+
[11/26 10:18:30    333s] Via Pillar Rule:
[11/26 10:18:30    333s]     None
[11/26 10:18:30    333s] Finished writing unified metrics of routing constraints.
[11/26 10:18:30    333s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:05:33.7/0:06:50.8 (0.8), mem = 3210.4M
[11/26 10:18:30    333s] 
[11/26 10:18:30    333s] =============================================================================================
[11/26 10:18:30    333s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        23.12-s091_1
[11/26 10:18:30    333s] =============================================================================================
[11/26 10:18:30    333s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:30    333s] ---------------------------------------------------------------------------------------------
[11/26 10:18:30    333s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  81.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:18:30    333s] [ MISC                   ]          0:00:00.0  (  18.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:30    333s] ---------------------------------------------------------------------------------------------
[11/26 10:18:30    333s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:18:30    333s] ---------------------------------------------------------------------------------------------
[11/26 10:18:30    333s] End: GigaOpt Route Type Constraints Refinement
[11/26 10:18:30    333s] Begin: Collecting metrics
[11/26 10:18:30    333s] 
 ----------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary       |           |    0.001 |           |        0 |       36.35 |            |              | 0:00:01  |        3197 |    0 |   0 |
| area_reclaiming       |     0.000 |    0.003 |         0 |        0 |       36.28 |            |              | 0:00:04  |        3229 |      |     |
| global_route          |           |          |           |          |             |       1.78 |        25.33 | 0:00:00  |        3210 |      |     |
| route_type_refinement |           |          |           |          |             |            |              | 0:00:00  |        3210 |      |     |
 ----------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:18:30    333s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2749.4M, current mem=2749.4M)

[11/26 10:18:30    333s] End: Collecting metrics
[11/26 10:18:30    333s] Starting delay calculation for Setup views
[11/26 10:18:30    333s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:18:30    333s] #################################################################################
[11/26 10:18:30    333s] # Design Stage: PreRoute
[11/26 10:18:30    333s] # Design Name: dist_sort
[11/26 10:18:30    333s] # Design Mode: 90nm
[11/26 10:18:30    333s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:18:30    333s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:18:30    333s] # Signoff Settings: SI Off 
[11/26 10:18:30    333s] #################################################################################
[11/26 10:18:30    334s] Calculate delays in Single mode...
[11/26 10:18:30    334s] Topological Sorting (REAL = 0:00:00.0, MEM = 3217.5M, InitMEM = 3217.5M)
[11/26 10:18:30    334s] Start delay calculation (fullDC) (1 T). (MEM=2777.74)
[11/26 10:18:30    334s] End AAE Lib Interpolated Model. (MEM=3228.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:18:31    335s] Total number of fetched objects 10596
[11/26 10:18:31    335s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:18:31    335s] End delay calculation. (MEM=2795.75 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 10:18:31    335s] End delay calculation (fullDC). (MEM=2795.75 CPU=0:00:01.3 REAL=0:00:01.0)
[11/26 10:18:31    335s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 3270.7M) ***
[11/26 10:18:32    335s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:05:36 mem=3270.7M)
[11/26 10:18:32    335s] GigaOpt: Skipping postEco DRV optimization
[11/26 10:18:32    335s] **INFO: Flow update: Design timing is met.
[11/26 10:18:32    335s] Running refinePlace -preserveRouting true -hardFence false
[11/26 10:18:32    335s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3270.7M, EPOCH TIME: 1732634312.199261
[11/26 10:18:32    335s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3270.7M, EPOCH TIME: 1732634312.199330
[11/26 10:18:32    335s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3270.7M, EPOCH TIME: 1732634312.199364
[11/26 10:18:32    335s] Processing tracks to init pin-track alignment.
[11/26 10:18:32    335s] z: 1, totalTracks: 1
[11/26 10:18:32    335s] z: 3, totalTracks: 1
[11/26 10:18:32    335s] z: 5, totalTracks: 1
[11/26 10:18:32    335s] z: 7, totalTracks: 1
[11/26 10:18:32    335s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:18:32    335s] Cell dist_sort LLGs are deleted
[11/26 10:18:32    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:32    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:32    335s] # Building dist_sort llgBox search-tree.
[11/26 10:18:32    335s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3270.7M, EPOCH TIME: 1732634312.204202
[11/26 10:18:32    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:32    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:32    335s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3270.7M, EPOCH TIME: 1732634312.204670
[11/26 10:18:32    335s] Max number of tech site patterns supported in site array is 256.
[11/26 10:18:32    335s] Core basic site is coreSite
[11/26 10:18:32    335s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:18:32    335s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:18:32    335s] Fast DP-INIT is on for default
[11/26 10:18:32    335s] Keep-away cache is enable on metals: 1-10
[11/26 10:18:32    335s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:18:32    335s] Atter site array init, number of instance map data is 0.
[11/26 10:18:32    335s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.004, REAL:0.004, MEM:3270.7M, EPOCH TIME: 1732634312.208689
[11/26 10:18:32    335s] 
[11/26 10:18:32    335s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:32    335s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:32    335s] 
[11/26 10:18:32    335s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:18:32    335s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.007, MEM:3270.7M, EPOCH TIME: 1732634312.211457
[11/26 10:18:32    335s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3270.7M, EPOCH TIME: 1732634312.211511
[11/26 10:18:32    335s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3270.7M, EPOCH TIME: 1732634312.211611
[11/26 10:18:32    335s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3270.7MB).
[11/26 10:18:32    335s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.013, MEM:3270.7M, EPOCH TIME: 1732634312.212543
[11/26 10:18:32    335s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.013, MEM:3270.7M, EPOCH TIME: 1732634312.212807
[11/26 10:18:32    335s] TDRefine: refinePlace mode is spiral
[11/26 10:18:32    335s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.13
[11/26 10:18:32    335s] OPERPROF:   Starting Refine-Place at level 2, MEM:3270.7M, EPOCH TIME: 1732634312.212866
[11/26 10:18:32    335s] *** Starting refinePlace (0:05:36 mem=3270.7M) ***
[11/26 10:18:32    335s] Total net bbox length = 1.734e+05 (1.202e+05 5.320e+04) (ext = 1.432e+04)
[11/26 10:18:32    335s] 
[11/26 10:18:32    335s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:32    335s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:32    335s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3270.7M, EPOCH TIME: 1732634312.220562
[11/26 10:18:32    335s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.000, MEM:3270.7M, EPOCH TIME: 1732634312.220819
[11/26 10:18:32    335s] Set min layer with nano route mode ( 2 )
[11/26 10:18:32    335s] Set max layer with parameter ( 3 )
[11/26 10:18:32    335s] Set min layer with nano route mode ( 2 )
[11/26 10:18:32    335s] Set max layer with parameter ( 3 )
[11/26 10:18:32    335s] 
[11/26 10:18:32    335s] Starting Small incrNP...
[11/26 10:18:32    335s] User Input Parameters:
[11/26 10:18:32    335s] - Congestion Driven    : Off
[11/26 10:18:32    335s] - Timing Driven        : Off
[11/26 10:18:32    335s] - Area-Violation Based : Off
[11/26 10:18:32    335s] - Start Rollback Level : -5
[11/26 10:18:32    335s] - Legalized            : On
[11/26 10:18:32    335s] - Window Based         : Off
[11/26 10:18:32    335s] - eDen incr mode       : Off
[11/26 10:18:32    335s] - Small incr mode      : On
[11/26 10:18:32    335s] 
[11/26 10:18:32    335s] default core: bins with density > 0.750 =  4.94 % ( 16 / 324 )
[11/26 10:18:32    335s] Density distribution unevenness ratio = 21.358%
[11/26 10:18:32    335s] Density distribution unevenness ratio (U70) = 1.626%
[11/26 10:18:32    335s] Density distribution unevenness ratio (U80) = 0.346%
[11/26 10:18:32    335s] Density distribution unevenness ratio (U90) = 0.000%
[11/26 10:18:32    335s] cost 0.872000, thresh 1.000000
[11/26 10:18:32    335s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3270.7M)
[11/26 10:18:32    335s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:18:32    335s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3270.7M, EPOCH TIME: 1732634312.228038
[11/26 10:18:32    335s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3270.7M, EPOCH TIME: 1732634312.228252
[11/26 10:18:32    335s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3270.7M, EPOCH TIME: 1732634312.228383
[11/26 10:18:32    335s] Starting refinePlace ...
[11/26 10:18:32    335s] Set min layer with nano route mode ( 2 )
[11/26 10:18:32    335s] Set max layer with parameter ( 3 )
[11/26 10:18:32    335s] One DDP V2 for no tweak run.
[11/26 10:18:32    335s] Set min layer with nano route mode ( 2 )
[11/26 10:18:32    335s] Set max layer with parameter ( 3 )
[11/26 10:18:32    335s] DDP initSite1 nrRow 175 nrJob 175
[11/26 10:18:32    335s] DDP markSite nrRow 175 nrJob 175
[11/26 10:18:32    335s]   Spread Effort: high, pre-route mode, useDDP on.
[11/26 10:18:32    335s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3286.7MB) @(0:05:36 - 0:05:36).
[11/26 10:18:32    335s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:18:32    335s] wireLenOptFixPriorityInst 7 inst fixed
[11/26 10:18:32    335s] 
[11/26 10:18:32    335s]  === Spiral for Logical I: (movable: 8100) ===
[11/26 10:18:32    335s] 
[11/26 10:18:32    335s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:18:32    336s] 
[11/26 10:18:32    336s]  Info: 0 filler has been deleted!
[11/26 10:18:32    336s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:18:32    336s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:18:32    336s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:18:32    336s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3270.7MB) @(0:05:36 - 0:05:36).
[11/26 10:18:32    336s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:18:32    336s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:18:32    336s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3270.7MB
[11/26 10:18:32    336s] Statistics of distance of Instance movement in refine placement:
[11/26 10:18:32    336s]   maximum (X+Y) =         0.00 um
[11/26 10:18:32    336s]   mean    (X+Y) =         0.00 um
[11/26 10:18:32    336s] Summary Report:
[11/26 10:18:32    336s] Instances move: 0 (out of 8100 movable)
[11/26 10:18:32    336s] Instances flipped: 0
[11/26 10:18:32    336s] Mean displacement: 0.00 um
[11/26 10:18:32    336s] Max displacement: 0.00 um 
[11/26 10:18:32    336s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:18:32    336s] Total instances moved : 0
[11/26 10:18:32    336s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.150, REAL:0.156, MEM:3270.7M, EPOCH TIME: 1732634312.383887
[11/26 10:18:32    336s] Total net bbox length = 1.734e+05 (1.202e+05 5.320e+04) (ext = 1.432e+04)
[11/26 10:18:32    336s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3270.7MB
[11/26 10:18:32    336s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3270.7MB) @(0:05:36 - 0:05:36).
[11/26 10:18:32    336s] *** Finished refinePlace (0:05:36 mem=3270.7M) ***
[11/26 10:18:32    336s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.13
[11/26 10:18:32    336s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.168, REAL:0.175, MEM:3270.7M, EPOCH TIME: 1732634312.387667
[11/26 10:18:32    336s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3270.7M, EPOCH TIME: 1732634312.387692
[11/26 10:18:32    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8975).
[11/26 10:18:32    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:32    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:32    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:32    336s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.015, REAL:0.015, MEM:3206.7M, EPOCH TIME: 1732634312.403012
[11/26 10:18:32    336s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.196, REAL:0.204, MEM:3206.7M, EPOCH TIME: 1732634312.403260
[11/26 10:18:32    336s] **INFO: Flow update: Design timing is met.
[11/26 10:18:32    336s] **INFO: Flow update: Design timing is met.
[11/26 10:18:32    336s] **INFO: Flow update: Design timing is met.
[11/26 10:18:32    336s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[11/26 10:18:32    336s] Re-routed 0 nets
[11/26 10:18:32    336s] **INFO: Flow update: Design timing is met.
[11/26 10:18:32    336s] Register exp ratio and priority group on 0 nets on 10596 nets : 
[11/26 10:18:32    336s] 
[11/26 10:18:32    336s] Active setup views:
[11/26 10:18:32    336s]  default_setup_view
[11/26 10:18:32    336s]   Dominating endpoints: 0
[11/26 10:18:32    336s]   Dominating TNS: -0.000
[11/26 10:18:32    336s] 
[11/26 10:18:32    336s] Extraction called for design 'dist_sort' of instances=8975 and nets=10598 using extraction engine 'preRoute' .
[11/26 10:18:32    336s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 10:18:32    336s] Type 'man IMPEXT-3530' for more detail.
[11/26 10:18:32    336s] PreRoute RC Extraction called for design dist_sort.
[11/26 10:18:32    336s] RC Extraction called in multi-corner(1) mode.
[11/26 10:18:32    336s] RCMode: PreRoute
[11/26 10:18:32    336s]       RC Corner Indexes            0   
[11/26 10:18:32    336s] Capacitance Scaling Factor   : 1.00000 
[11/26 10:18:32    336s] Resistance Scaling Factor    : 1.00000 
[11/26 10:18:32    336s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 10:18:32    336s] Clock Res. Scaling Factor    : 1.00000 
[11/26 10:18:32    336s] Shrink Factor                : 1.00000
[11/26 10:18:32    336s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 10:18:32    336s] Using Quantus QRC technology file ...
[11/26 10:18:32    336s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[11/26 10:18:32    336s] Grid density data update skipped
[11/26 10:18:32    336s] eee: pegSigSF=1.070000
[11/26 10:18:32    336s] Initializing multi-corner resistance tables ...
[11/26 10:18:32    336s] eee: Grid unit RC data computation started
[11/26 10:18:32    336s] eee: Grid unit RC data computation completed
[11/26 10:18:32    336s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:18:32    336s] eee: l=2 avDens=0.432173 usedTrk=11701.081340 availTrk=27075.000000 sigTrk=11701.081340
[11/26 10:18:32    336s] eee: l=3 avDens=0.216353 usedTrk=5581.897217 availTrk=25800.000000 sigTrk=5581.897217
[11/26 10:18:32    336s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:32    336s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:32    336s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:32    336s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:32    336s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:32    336s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:32    336s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:18:32    336s] {RT RC_corner_25 0 2 3  0}
[11/26 10:18:32    336s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:18:32    336s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:18:32    336s] eee: NetCapCache creation started. (Current Mem: 3207.324M) 
[11/26 10:18:32    336s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3207.324M) 
[11/26 10:18:32    336s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:18:32    336s] eee: Metal Layers Info:
[11/26 10:18:32    336s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:18:32    336s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:18:32    336s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:18:32    336s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:18:32    336s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:18:32    336s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:18:32    336s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:18:32    336s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:18:32    336s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:18:32    336s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:18:32    336s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:18:32    336s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:18:32    336s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:18:32    336s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:18:32    336s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:18:32    336s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3207.324M)
[11/26 10:18:32    336s] Starting delay calculation for Setup views
[11/26 10:18:32    336s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:18:32    336s] #################################################################################
[11/26 10:18:32    336s] # Design Stage: PreRoute
[11/26 10:18:32    336s] # Design Name: dist_sort
[11/26 10:18:32    336s] # Design Mode: 90nm
[11/26 10:18:32    336s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:18:32    336s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:18:32    336s] # Signoff Settings: SI Off 
[11/26 10:18:32    336s] #################################################################################
[11/26 10:18:33    336s] Calculate delays in Single mode...
[11/26 10:18:33    336s] Topological Sorting (REAL = 0:00:00.0, MEM = 3216.4M, InitMEM = 3216.4M)
[11/26 10:18:33    336s] Start delay calculation (fullDC) (1 T). (MEM=2778.29)
[11/26 10:18:33    336s] End AAE Lib Interpolated Model. (MEM=3227.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:18:34    338s] Total number of fetched objects 10596
[11/26 10:18:34    338s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:18:34    338s] End delay calculation. (MEM=2797.09 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 10:18:34    338s] End delay calculation (fullDC). (MEM=2797.09 CPU=0:00:01.3 REAL=0:00:01.0)
[11/26 10:18:34    338s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 3269.6M) ***
[11/26 10:18:34    338s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:05:38 mem=3269.6M)
[11/26 10:18:34    338s] OPTC: user 20.0
[11/26 10:18:34    338s] (I)      Running eGR regular flow
[11/26 10:18:34    338s] Running assign ptn pin
[11/26 10:18:34    338s] Running config msv constraints
[11/26 10:18:34    338s] Running pre-eGR process
[11/26 10:18:34    338s] (I)      Started Early Global Route ( Curr Mem: 3.10 MB )
[11/26 10:18:34    338s] (I)      Initializing eGR engine (regular)
[11/26 10:18:34    338s] Set min layer with nano route mode ( 2 )
[11/26 10:18:34    338s] Set max layer with parameter ( 3 )
[11/26 10:18:34    338s] (I)      clean place blk overflow:
[11/26 10:18:34    338s] (I)      H : enabled 1.00 0
[11/26 10:18:34    338s] (I)      V : enabled 1.00 0
[11/26 10:18:34    338s] (I)      Initializing eGR engine (regular)
[11/26 10:18:34    338s] Set min layer with nano route mode ( 2 )
[11/26 10:18:34    338s] Set max layer with parameter ( 3 )
[11/26 10:18:34    338s] (I)      clean place blk overflow:
[11/26 10:18:34    338s] (I)      H : enabled 1.00 0
[11/26 10:18:34    338s] (I)      V : enabled 1.00 0
[11/26 10:18:34    338s] (I)      Started Early Global Route kernel ( Curr Mem: 3.10 MB )
[11/26 10:18:34    338s] (I)      Running eGR Regular flow
[11/26 10:18:34    338s] (I)      # wire layers (front) : 11
[11/26 10:18:34    338s] (I)      # wire layers (back)  : 0
[11/26 10:18:34    338s] (I)      min wire layer : 1
[11/26 10:18:34    338s] (I)      max wire layer : 10
[11/26 10:18:34    338s] (I)      # cut layers (front) : 10
[11/26 10:18:34    338s] (I)      # cut layers (back)  : 0
[11/26 10:18:34    338s] (I)      min cut layer : 1
[11/26 10:18:34    338s] (I)      max cut layer : 9
[11/26 10:18:34    338s] (I)      ================================ Layers ================================
[11/26 10:18:34    338s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:34    338s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:18:34    338s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:34    338s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:18:34    338s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:18:34    338s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:18:34    338s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:18:34    338s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:18:34    338s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:18:34    338s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:18:34    338s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:18:34    338s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:18:34    338s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:18:34    338s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:18:34    338s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:18:34    338s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:18:34    338s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:18:34    338s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:18:34    338s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:18:34    338s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:18:34    338s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:18:34    338s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:18:34    338s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:18:34    338s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:18:34    338s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:34    338s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:18:34    338s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:18:34    338s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:18:34    338s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:18:34    338s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:34    338s] (I)      Started Import and model ( Curr Mem: 3.10 MB )
[11/26 10:18:34    338s] (I)      == Non-default Options ==
[11/26 10:18:34    338s] (I)      Build term to term wires                           : false
[11/26 10:18:34    338s] (I)      Maximum routing layer                              : 3
[11/26 10:18:34    338s] (I)      Top routing layer                                  : 3
[11/26 10:18:34    338s] (I)      Number of threads                                  : 1
[11/26 10:18:34    338s] (I)      Route tie net to shape                             : auto
[11/26 10:18:34    338s] (I)      Method to set GCell size                           : row
[11/26 10:18:34    338s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:18:34    338s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:18:34    338s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:34    338s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:34    338s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:34    338s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:34    338s] (I)      ============== Pin Summary ==============
[11/26 10:18:34    338s] (I)      +-------+--------+---------+------------+
[11/26 10:18:34    338s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:18:34    338s] (I)      +-------+--------+---------+------------+
[11/26 10:18:34    338s] (I)      |     1 |  19391 |   71.62 |        Pin |
[11/26 10:18:34    338s] (I)      |     2 |   7682 |   28.38 |        Pin |
[11/26 10:18:34    338s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:18:34    338s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:18:34    338s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:18:34    338s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:18:34    338s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:18:34    338s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:18:34    338s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:18:34    338s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:18:34    338s] (I)      +-------+--------+---------+------------+
[11/26 10:18:34    338s] (I)      Custom ignore net properties:
[11/26 10:18:34    338s] (I)      1 : NotLegal
[11/26 10:18:34    338s] (I)      Default ignore net properties:
[11/26 10:18:34    338s] (I)      1 : Special
[11/26 10:18:34    338s] (I)      2 : Analog
[11/26 10:18:34    338s] (I)      3 : Fixed
[11/26 10:18:34    338s] (I)      4 : Skipped
[11/26 10:18:34    338s] (I)      5 : MixedSignal
[11/26 10:18:34    338s] (I)      Prerouted net properties:
[11/26 10:18:34    338s] (I)      1 : NotLegal
[11/26 10:18:34    338s] (I)      2 : Special
[11/26 10:18:34    338s] (I)      3 : Analog
[11/26 10:18:34    338s] (I)      4 : Fixed
[11/26 10:18:34    338s] (I)      5 : Skipped
[11/26 10:18:34    338s] (I)      6 : MixedSignal
[11/26 10:18:34    338s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:18:34    338s] (I)      Use row-based GCell size
[11/26 10:18:34    338s] (I)      Use row-based GCell align
[11/26 10:18:34    338s] (I)      layer 0 area = 170496
[11/26 10:18:34    338s] (I)      layer 1 area = 170496
[11/26 10:18:34    338s] (I)      layer 2 area = 170496
[11/26 10:18:34    338s] (I)      GCell unit size   : 4320
[11/26 10:18:34    338s] (I)      GCell multiplier  : 1
[11/26 10:18:34    338s] (I)      GCell row height  : 4320
[11/26 10:18:34    338s] (I)      Actual row height : 4320
[11/26 10:18:34    338s] (I)      GCell align ref   : 20160 20160
[11/26 10:18:34    338s] [NR-eGR] Track table information for default rule: 
[11/26 10:18:34    338s] [NR-eGR] M1 has single uniform track structure
[11/26 10:18:34    338s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:18:34    338s] [NR-eGR] M3 has single uniform track structure
[11/26 10:18:34    338s] [NR-eGR] M4 has single uniform track structure
[11/26 10:18:34    338s] [NR-eGR] M5 has single uniform track structure
[11/26 10:18:34    338s] [NR-eGR] M6 has single uniform track structure
[11/26 10:18:34    338s] [NR-eGR] M7 has single uniform track structure
[11/26 10:18:34    338s] [NR-eGR] M8 has single uniform track structure
[11/26 10:18:34    338s] [NR-eGR] M9 has single uniform track structure
[11/26 10:18:34    338s] [NR-eGR] Pad has single uniform track structure
[11/26 10:18:34    338s] (I)      ============== Default via ===============
[11/26 10:18:34    338s] (I)      +---+------------------+-----------------+
[11/26 10:18:34    338s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:18:34    338s] (I)      +---+------------------+-----------------+
[11/26 10:18:34    338s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:18:34    338s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:18:34    338s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:18:34    338s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:18:34    338s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:18:34    338s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:18:34    338s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:18:34    338s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:18:34    338s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:18:34    338s] (I)      +---+------------------+-----------------+
[11/26 10:18:34    338s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:18:34    338s] [NR-eGR] Read 540 PG shapes
[11/26 10:18:34    338s] [NR-eGR] Read 0 clock shapes
[11/26 10:18:34    338s] [NR-eGR] Read 0 other shapes
[11/26 10:18:34    338s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:18:34    338s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:18:34    338s] [NR-eGR] #Instance Blockages : 7724
[11/26 10:18:34    338s] [NR-eGR] #PG Blockages       : 540
[11/26 10:18:34    338s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:18:34    338s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:18:34    338s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:18:34    338s] [NR-eGR] #Other Blockages    : 0
[11/26 10:18:34    338s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:18:34    338s] [NR-eGR] #prerouted nets         : 1
[11/26 10:18:34    338s] [NR-eGR] #prerouted special nets : 0
[11/26 10:18:34    338s] [NR-eGR] #prerouted wires        : 28
[11/26 10:18:34    338s] [NR-eGR] Read 10596 nets ( ignored 1 )
[11/26 10:18:34    338s] (I)        Front-side 10596 ( ignored 1 )
[11/26 10:18:34    338s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:18:34    338s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:18:34    338s] (I)      dcls route internal nets
[11/26 10:18:34    338s] (I)      dcls route interface nets
[11/26 10:18:34    338s] (I)      dcls route common nets
[11/26 10:18:34    338s] (I)      dcls route top nets
[11/26 10:18:34    338s] (I)      Reading macro buffers
[11/26 10:18:34    338s] (I)      Number of macro buffers: 0
[11/26 10:18:34    338s] (I)      early_global_route_priority property id does not exist.
[11/26 10:18:34    338s] (I)      Read Num Blocks=8264  Num Prerouted Wires=28  Num CS=0
[11/26 10:18:34    338s] (I)      Layer 1 (H) : #blockages 8264 : #preroutes 25
[11/26 10:18:34    338s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 3
[11/26 10:18:34    338s] (I)      Number of ignored nets                =      1
[11/26 10:18:34    338s] (I)      Number of connected nets              =      0
[11/26 10:18:34    338s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/26 10:18:34    338s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:18:34    338s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:18:34    338s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:18:34    338s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:18:34    338s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:18:34    338s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:18:34    338s] (I)      Ndr track 0 does not exist
[11/26 10:18:34    338s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:18:34    338s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:18:34    338s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:18:34    338s] (I)      Site width          :   864  (dbu)
[11/26 10:18:34    338s] (I)      Row height          :  4320  (dbu)
[11/26 10:18:34    338s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:18:34    338s] (I)      GCell width         :  4320  (dbu)
[11/26 10:18:34    338s] (I)      GCell height        :  4320  (dbu)
[11/26 10:18:34    338s] (I)      Grid                :   185   185     3
[11/26 10:18:34    338s] (I)      Layer numbers       :     1     2     3
[11/26 10:18:34    338s] (I)      Layer name         :    M1    M2    M3
[11/26 10:18:34    338s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:18:34    338s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:18:34    338s] (I)      Default wire width  :   288   288   288
[11/26 10:18:34    338s] (I)      Default wire space  :   288   288   288
[11/26 10:18:34    338s] (I)      Default wire pitch  :   576   576   576
[11/26 10:18:34    338s] (I)      Default pitch size  :   576   576   576
[11/26 10:18:34    338s] (I)      First track coord   :   576  2880   576
[11/26 10:18:34    338s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:18:34    338s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:18:34    338s] (I)      --------------------------------------------------------
[11/26 10:18:34    338s] 
[11/26 10:18:34    338s] [NR-eGR] ============ Routing rule table ============
[11/26 10:18:34    338s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10595
[11/26 10:18:34    338s] [NR-eGR] ========================================
[11/26 10:18:34    338s] [NR-eGR] 
[11/26 10:18:34    338s] (I)      ==== NDR : (Default) ====
[11/26 10:18:34    338s] (I)      +--------------+--------+
[11/26 10:18:34    338s] (I)      |           ID |      0 |
[11/26 10:18:34    338s] (I)      |      Default |    yes |
[11/26 10:18:34    338s] (I)      |  Clk Special |     no |
[11/26 10:18:34    338s] (I)      | Hard spacing |     no |
[11/26 10:18:34    338s] (I)      |    NDR track | (none) |
[11/26 10:18:34    338s] (I)      |      NDR via | (none) |
[11/26 10:18:34    338s] (I)      |  Extra space |      0 |
[11/26 10:18:34    338s] (I)      |      Shields |      0 |
[11/26 10:18:34    338s] (I)      |   Demand (H) |      1 |
[11/26 10:18:34    338s] (I)      |   Demand (V) |      1 |
[11/26 10:18:34    338s] (I)      |        #Nets |  10595 |
[11/26 10:18:34    338s] (I)      +--------------+--------+
[11/26 10:18:34    338s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:18:34    338s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:18:34    338s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:18:34    338s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:18:34    338s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:18:34    338s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:18:34    338s] (I)      =============== Blocked Tracks ===============
[11/26 10:18:34    338s] (I)      +-------+---------+----------+---------------+
[11/26 10:18:34    338s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:18:34    338s] (I)      +-------+---------+----------+---------------+
[11/26 10:18:34    338s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:18:34    338s] (I)      |     2 |  239020 |    35578 |        14.88% |
[11/26 10:18:34    338s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:18:34    338s] (I)      +-------+---------+----------+---------------+
[11/26 10:18:34    338s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 3.10 MB )
[11/26 10:18:34    338s] (I)      Reset routing kernel
[11/26 10:18:34    338s] (I)      Started Global Routing ( Curr Mem: 3.10 MB )
[11/26 10:18:34    338s] (I)      totalPins=27651  totalGlobalPin=27177 (98.29%)
[11/26 10:18:34    338s] (I)      ================= Net Group Info =================
[11/26 10:18:34    338s] (I)      +----+----------------+--------------+-----------+
[11/26 10:18:34    338s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:18:34    338s] (I)      +----+----------------+--------------+-----------+
[11/26 10:18:34    338s] (I)      |  1 |          10595 |        M2(2) |     M3(3) |
[11/26 10:18:34    338s] (I)      +----+----------------+--------------+-----------+
[11/26 10:18:34    338s] (I)      total 2D Cap : 462779 = (205999 H, 256780 V)
[11/26 10:18:34    338s] (I)      total 2D Demand : 1280 = (984 H, 296 V)
[11/26 10:18:34    338s] (I)      init route region map
[11/26 10:18:34    338s] (I)      #blocked GCells = 0
[11/26 10:18:34    338s] (I)      #regions = 1
[11/26 10:18:34    338s] (I)      init safety region map
[11/26 10:18:34    338s] (I)      #blocked GCells = 0
[11/26 10:18:34    338s] (I)      #regions = 1
[11/26 10:18:34    338s] (I)      Adjusted 0 GCells for pin access
[11/26 10:18:34    338s] [NR-eGR] Layer group 1: route 10595 net(s) in layer range [2, 3]
[11/26 10:18:34    338s] (I)      
[11/26 10:18:34    338s] (I)      ============  Phase 1a Route ============
[11/26 10:18:34    338s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:18:34    338s] (I)      Usage: 163297 = (111268 H, 52029 V) = (54.01% H, 20.26% V) = (1.202e+05um H, 5.619e+04um V)
[11/26 10:18:34    338s] (I)      
[11/26 10:18:34    338s] (I)      ============  Phase 1b Route ============
[11/26 10:18:34    338s] (I)      Usage: 163482 = (111290 H, 52192 V) = (54.02% H, 20.33% V) = (1.202e+05um H, 5.637e+04um V)
[11/26 10:18:34    338s] (I)      Overflow of layer group 1: 10.90% H + 0.01% V. EstWL: 1.765606e+05um
[11/26 10:18:34    338s] (I)      Congestion metric : 12.13%H 0.01%V, 12.14%HV
[11/26 10:18:34    338s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:18:34    338s] (I)      
[11/26 10:18:34    338s] (I)      ============  Phase 1c Route ============
[11/26 10:18:34    338s] (I)      Level2 Grid: 37 x 37
[11/26 10:18:34    338s] (I)      Usage: 163764 = (111293 H, 52471 V) = (54.03% H, 20.43% V) = (1.202e+05um H, 5.667e+04um V)
[11/26 10:18:34    338s] (I)      
[11/26 10:18:34    338s] (I)      ============  Phase 1d Route ============
[11/26 10:18:35    338s] (I)      Usage: 165283 = (111329 H, 53954 V) = (54.04% H, 21.01% V) = (1.202e+05um H, 5.827e+04um V)
[11/26 10:18:35    338s] (I)      
[11/26 10:18:35    338s] (I)      ============  Phase 1e Route ============
[11/26 10:18:35    338s] (I)      Usage: 165283 = (111329 H, 53954 V) = (54.04% H, 21.01% V) = (1.202e+05um H, 5.827e+04um V)
[11/26 10:18:35    338s] [NR-eGR] Early Global Route overflow of layer group 1: 7.48% H + 0.03% V. EstWL: 1.785056e+05um
[11/26 10:18:35    338s] (I)      
[11/26 10:18:35    338s] (I)      ============  Phase 1l Route ============
[11/26 10:18:35    338s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:18:35    338s] (I)      Layer  2:     207546    120075      2594        2760      252540    ( 1.08%) 
[11/26 10:18:35    338s] (I)      Layer  3:     255392     54209         9           0      255300    ( 0.00%) 
[11/26 10:18:35    338s] (I)      Total:        462938    174284      2603        2760      507840    ( 0.54%) 
[11/26 10:18:35    338s] (I)      
[11/26 10:18:35    338s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:18:35    338s] [NR-eGR]                        OverCon           OverCon            
[11/26 10:18:35    338s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 10:18:35    338s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 10:18:35    338s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:18:35    338s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:18:35    338s] [NR-eGR]      M2 ( 2)      1765( 5.24%)       114( 0.34%)   ( 5.58%) 
[11/26 10:18:35    338s] [NR-eGR]      M3 ( 3)         9( 0.03%)         0( 0.00%)   ( 0.03%) 
[11/26 10:18:35    338s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:18:35    338s] [NR-eGR]        Total      1774( 2.62%)       114( 0.17%)   ( 2.79%) 
[11/26 10:18:35    338s] [NR-eGR] 
[11/26 10:18:35    338s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.30 sec, Curr Mem: 3.11 MB )
[11/26 10:18:35    338s] (I)      Updating congestion map
[11/26 10:18:35    338s] (I)      total 2D Cap : 465627 = (208847 H, 256780 V)
[11/26 10:18:35    338s] [NR-eGR] Overflow after Early Global Route 5.55% H + 0.03% V
[11/26 10:18:35    338s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.36 sec, Curr Mem: 3.11 MB )
[11/26 10:18:35    338s] [NR-eGR] Finished Early Global Route ( CPU: 0.35 sec, Real: 0.37 sec, Curr Mem: 3.10 MB )
[11/26 10:18:35    338s] (I)      ========================================= Runtime Summary ==========================================
[11/26 10:18:35    338s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/26 10:18:35    338s] (I)      ----------------------------------------------------------------------------------------------------
[11/26 10:18:35    338s] (I)       Early Global Route                             100.00%  359.97 sec  360.33 sec  0.37 sec  0.35 sec 
[11/26 10:18:35    338s] (I)       +-Early Global Route kernel                     98.65%  359.97 sec  360.33 sec  0.36 sec  0.35 sec 
[11/26 10:18:35    338s] (I)       | +-Import and model                            15.12%  359.98 sec  360.03 sec  0.06 sec  0.05 sec 
[11/26 10:18:35    338s] (I)       | | +-Create place DB                            5.57%  359.98 sec  360.00 sec  0.02 sec  0.02 sec 
[11/26 10:18:35    338s] (I)       | | | +-Import place data                        5.54%  359.98 sec  360.00 sec  0.02 sec  0.02 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Read instances and placement           1.58%  359.98 sec  359.98 sec  0.01 sec  0.01 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Read nets                              3.80%  359.98 sec  360.00 sec  0.01 sec  0.01 sec 
[11/26 10:18:35    338s] (I)       | | +-Create route DB                            8.18%  360.00 sec  360.03 sec  0.03 sec  0.03 sec 
[11/26 10:18:35    338s] (I)       | | | +-Import route data (1T)                   7.97%  360.00 sec  360.03 sec  0.03 sec  0.03 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Read blockages ( Layer 2-3 )           0.96%  360.01 sec  360.01 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | | +-Read routing blockages               0.00%  360.01 sec  360.01 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | | +-Read bump blockages                  0.00%  360.01 sec  360.01 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | | +-Read instance blockages              0.59%  360.01 sec  360.01 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | | +-Read PG blockages                    0.09%  360.01 sec  360.01 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  360.01 sec  360.01 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | | +-Read clock blockages                 0.08%  360.01 sec  360.01 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | | +-Read other blockages                 0.00%  360.01 sec  360.01 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | | +-Read halo blockages                  0.03%  360.01 sec  360.01 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | | +-Read boundary cut boxes              0.00%  360.01 sec  360.01 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Read blackboxes                        0.00%  360.01 sec  360.01 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Read prerouted                         0.06%  360.01 sec  360.01 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Read nets                              0.82%  360.01 sec  360.02 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Set up via pillars                     0.45%  360.02 sec  360.02 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Initialize 3D grid graph               0.06%  360.02 sec  360.02 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Model blockage capacity                1.05%  360.02 sec  360.03 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | | +-Initialize 3D capacity               0.97%  360.02 sec  360.03 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | +-Read aux data                              0.00%  360.03 sec  360.03 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | +-Others data preparation                    0.00%  360.03 sec  360.03 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | +-Create route kernel                        0.98%  360.03 sec  360.03 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | +-Global Routing                              80.21%  360.03 sec  360.33 sec  0.30 sec  0.29 sec 
[11/26 10:18:35    338s] (I)       | | +-Initialization                             0.84%  360.03 sec  360.04 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | +-Net group 1                               78.27%  360.04 sec  360.33 sec  0.29 sec  0.28 sec 
[11/26 10:18:35    338s] (I)       | | | +-Generate topology                        1.75%  360.04 sec  360.04 sec  0.01 sec  0.01 sec 
[11/26 10:18:35    338s] (I)       | | | +-Phase 1a                                 6.18%  360.05 sec  360.08 sec  0.02 sec  0.02 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Pattern routing (1T)                   4.42%  360.05 sec  360.07 sec  0.02 sec  0.02 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.62%  360.07 sec  360.07 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Add via demand to 2D                   0.82%  360.07 sec  360.08 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | +-Phase 1b                                 8.39%  360.08 sec  360.11 sec  0.03 sec  0.03 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Monotonic routing (1T)                 5.65%  360.08 sec  360.10 sec  0.02 sec  0.02 sec 
[11/26 10:18:35    338s] (I)       | | | +-Phase 1c                                 7.63%  360.11 sec  360.13 sec  0.03 sec  0.03 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Two level Routing                      7.60%  360.11 sec  360.13 sec  0.03 sec  0.03 sec 
[11/26 10:18:35    338s] (I)       | | | | | +-Two Level Routing (Regular)          4.58%  360.11 sec  360.12 sec  0.02 sec  0.02 sec 
[11/26 10:18:35    338s] (I)       | | | | | +-Two Level Routing (Strong)           2.78%  360.12 sec  360.13 sec  0.01 sec  0.01 sec 
[11/26 10:18:35    338s] (I)       | | | +-Phase 1d                                41.06%  360.13 sec  360.29 sec  0.15 sec  0.15 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Detoured routing (1T)                 41.00%  360.13 sec  360.29 sec  0.15 sec  0.15 sec 
[11/26 10:18:35    338s] (I)       | | | +-Phase 1e                                 1.06%  360.29 sec  360.29 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Route legalization                     0.91%  360.29 sec  360.29 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | | | +-Legalize Blockage Violations         0.88%  360.29 sec  360.29 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | | +-Phase 1l                                 9.59%  360.29 sec  360.33 sec  0.04 sec  0.04 sec 
[11/26 10:18:35    338s] (I)       | | | | +-Layer assignment (1T)                  9.23%  360.29 sec  360.33 sec  0.03 sec  0.03 sec 
[11/26 10:18:35    338s] (I)       | +-Export cong map                              1.01%  360.33 sec  360.33 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)       | | +-Export 2D cong map                         0.49%  360.33 sec  360.33 sec  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)      ======================= Summary by functions ========================
[11/26 10:18:35    338s] (I)       Lv  Step                                      %      Real       CPU 
[11/26 10:18:35    338s] (I)      ---------------------------------------------------------------------
[11/26 10:18:35    338s] (I)        0  Early Global Route                  100.00%  0.37 sec  0.35 sec 
[11/26 10:18:35    338s] (I)        1  Early Global Route kernel            98.65%  0.36 sec  0.35 sec 
[11/26 10:18:35    338s] (I)        2  Global Routing                       80.21%  0.30 sec  0.29 sec 
[11/26 10:18:35    338s] (I)        2  Import and model                     15.12%  0.06 sec  0.05 sec 
[11/26 10:18:35    338s] (I)        2  Export cong map                       1.01%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        3  Net group 1                          78.27%  0.29 sec  0.28 sec 
[11/26 10:18:35    338s] (I)        3  Create route DB                       8.18%  0.03 sec  0.03 sec 
[11/26 10:18:35    338s] (I)        3  Create place DB                       5.57%  0.02 sec  0.02 sec 
[11/26 10:18:35    338s] (I)        3  Create route kernel                   0.98%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        3  Initialization                        0.84%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        3  Export 2D cong map                    0.49%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        4  Phase 1d                             41.06%  0.15 sec  0.15 sec 
[11/26 10:18:35    338s] (I)        4  Phase 1l                              9.59%  0.04 sec  0.04 sec 
[11/26 10:18:35    338s] (I)        4  Phase 1b                              8.39%  0.03 sec  0.03 sec 
[11/26 10:18:35    338s] (I)        4  Import route data (1T)                7.97%  0.03 sec  0.03 sec 
[11/26 10:18:35    338s] (I)        4  Phase 1c                              7.63%  0.03 sec  0.03 sec 
[11/26 10:18:35    338s] (I)        4  Phase 1a                              6.18%  0.02 sec  0.02 sec 
[11/26 10:18:35    338s] (I)        4  Import place data                     5.54%  0.02 sec  0.02 sec 
[11/26 10:18:35    338s] (I)        4  Generate topology                     1.75%  0.01 sec  0.01 sec 
[11/26 10:18:35    338s] (I)        4  Phase 1e                              1.06%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        5  Detoured routing (1T)                41.00%  0.15 sec  0.15 sec 
[11/26 10:18:35    338s] (I)        5  Layer assignment (1T)                 9.23%  0.03 sec  0.03 sec 
[11/26 10:18:35    338s] (I)        5  Two level Routing                     7.60%  0.03 sec  0.03 sec 
[11/26 10:18:35    338s] (I)        5  Monotonic routing (1T)                5.65%  0.02 sec  0.02 sec 
[11/26 10:18:35    338s] (I)        5  Read nets                             4.62%  0.02 sec  0.02 sec 
[11/26 10:18:35    338s] (I)        5  Pattern routing (1T)                  4.42%  0.02 sec  0.02 sec 
[11/26 10:18:35    338s] (I)        5  Read instances and placement          1.58%  0.01 sec  0.01 sec 
[11/26 10:18:35    338s] (I)        5  Model blockage capacity               1.05%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        5  Read blockages ( Layer 2-3 )          0.96%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        5  Route legalization                    0.91%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        5  Add via demand to 2D                  0.82%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        5  Pattern Routing Avoiding Blockages    0.62%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        5  Set up via pillars                    0.45%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        5  Read prerouted                        0.06%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        5  Initialize 3D grid graph              0.06%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        6  Two Level Routing (Regular)           4.58%  0.02 sec  0.02 sec 
[11/26 10:18:35    338s] (I)        6  Two Level Routing (Strong)            2.78%  0.01 sec  0.01 sec 
[11/26 10:18:35    338s] (I)        6  Initialize 3D capacity                0.97%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        6  Legalize Blockage Violations          0.88%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        6  Read instance blockages               0.59%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        6  Read PG blockages                     0.09%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        6  Read clock blockages                  0.08%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] (I)        7  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[11/26 10:18:35    338s] Running post-eGR process
[11/26 10:18:35    338s] OPERPROF: Starting HotSpotCal at level 1, MEM:3207.9M, EPOCH TIME: 1732634315.160218
[11/26 10:18:35    338s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:35    338s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:18:35    338s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:35    338s] [hotspot] | normalized |          1.78 |         25.33 |
[11/26 10:18:35    338s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:35    338s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[11/26 10:18:35    338s] [hotspot] max/total 1.78/25.33, big hotspot (>10) total 0.00
[11/26 10:18:35    338s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] [hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] [hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] [hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] [hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] [hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] Top 5 hotspots total area: 4.89
[11/26 10:18:35    338s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3223.9M, EPOCH TIME: 1732634315.164946
[11/26 10:18:35    338s] [hotspot] Hotspot report including placement blocked areas
[11/26 10:18:35    338s] OPERPROF: Starting HotSpotCal at level 1, MEM:3223.9M, EPOCH TIME: 1732634315.165420
[11/26 10:18:35    338s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:35    338s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:18:35    338s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:35    338s] [hotspot] | normalized |          1.78 |         25.33 |
[11/26 10:18:35    338s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:35    338s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[11/26 10:18:35    338s] [hotspot] max/total 1.78/25.33, big hotspot (>10) total 0.00
[11/26 10:18:35    338s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] [hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] [hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] [hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] [hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] [hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[11/26 10:18:35    338s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:35    338s] Top 5 hotspots total area: 4.89
[11/26 10:18:35    338s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3223.9M, EPOCH TIME: 1732634315.169806
[11/26 10:18:35    338s] Reported timing to dir ./timingReports
[11/26 10:18:35    338s] **optDesign ... cpu = 0:00:12, real = 0:00:26, mem = 2784.5M, totSessionCpu=0:05:39 **
[11/26 10:18:35    338s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3223.9M, EPOCH TIME: 1732634315.175896
[11/26 10:18:35    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:35    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:35    338s] 
[11/26 10:18:35    338s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:35    338s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:35    338s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3223.9M, EPOCH TIME: 1732634315.181704
[11/26 10:18:35    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:35    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:35    339s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |   N/A   |  0.003  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
Routing Overflow: 5.55% H and 0.03% V
------------------------------------------------------------------

[11/26 10:18:35    339s] Begin: Collecting metrics
[11/26 10:18:35    339s] **INFO: Starting Blocking QThread with 1 CPU
[11/26 10:18:35    339s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/26 10:18:35      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.1M
[11/26 10:18:36      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:01.0, peak res=2749.4M, current mem=2130.0M)
[11/26 10:18:36      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2144.1M, current mem=2139.3M)
[11/26 10:18:36      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.1M
[11/26 10:18:36      0s] 
[11/26 10:18:36      0s] =============================================================================================
[11/26 10:18:36      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.12-s091_1
[11/26 10:18:36      0s] =============================================================================================
[11/26 10:18:36      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:36      0s] ---------------------------------------------------------------------------------------------
[11/26 10:18:36      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:18:36      0s] ---------------------------------------------------------------------------------------------
[11/26 10:18:36      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:18:36      0s] ---------------------------------------------------------------------------------------------

[11/26 10:18:36    339s]  
_______________________________________________________________________
[11/26 10:18:36    339s]  ----------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:18:36    339s] | Snapshot              | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[11/26 10:18:36    339s] |                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[11/26 10:18:36    339s] |-----------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[11/26 10:18:36    339s] | initial_summary       |           |    0.001 |           |        0 |       36.35 |            |              | 0:00:01  |        3197 |    0 |   0 |
[11/26 10:18:36    339s] | area_reclaiming       |     0.000 |    0.003 |         0 |        0 |       36.28 |            |              | 0:00:04  |        3229 |      |     |
[11/26 10:18:36    339s] | global_route          |           |          |           |          |             |       1.78 |        25.33 | 0:00:00  |        3210 |      |     |
[11/26 10:18:36    339s] | route_type_refinement |           |          |           |          |             |            |              | 0:00:00  |        3210 |      |     |
[11/26 10:18:36    339s] | final_summary         |           |    0.003 |           |        0 |       36.28 |       1.78 |        25.33 | 0:00:02  |        3222 |    0 |   0 |
[11/26 10:18:36    339s]  ----------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 10:18:36    339s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2785.5M, current mem=2785.5M)

[11/26 10:18:36    339s] End: Collecting metrics
[11/26 10:18:36    339s] **optDesign ... cpu = 0:00:13, real = 0:00:27, mem = 2785.5M, totSessionCpu=0:05:39 **
[11/26 10:18:36    339s] 
[11/26 10:18:36    339s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:18:36    339s] Deleting Lib Analyzer.
[11/26 10:18:36    339s] 
[11/26 10:18:36    339s] TimeStamp Deleting Cell Server End ...
[11/26 10:18:36    339s] *** Finished optDesign ***
[11/26 10:18:36    339s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:18:36    339s] UM:*                                                                   final
[11/26 10:18:36    339s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:18:36    339s] UM:*                                                                   opt_design_incr_postcts
[11/26 10:18:43    339s] Info: final physical memory for 2 CRR processes is 901.46MB.
[11/26 10:18:44    339s] Info: Summary of CRR changes:
[11/26 10:18:44    339s]       - Timing transform commits:       0
[11/26 10:18:44    339s] 
[11/26 10:18:44    339s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:14.6 real=0:00:49.8)
[11/26 10:18:44    339s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:03.9 real=0:00:03.9)
[11/26 10:18:44    339s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[11/26 10:18:44    339s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:18:44    339s] Info: Destroy the CCOpt slew target map.
[11/26 10:18:44    339s] 
[11/26 10:18:44    339s] *** Summary of all messages that are not suppressed in this session:
[11/26 10:18:44    339s] Severity  ID               Count  Summary                                  
[11/26 10:18:44    339s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[11/26 10:18:44    339s] WARNING   IMPPSP-1321          8  Removed %d out of boundary tracks from l...
[11/26 10:18:44    339s] *** Message Summary: 10 warning(s), 0 error(s)
[11/26 10:18:44    339s] 
[11/26 10:18:44    339s] clean pInstBBox. size 0
[11/26 10:18:44    339s] Cell dist_sort LLGs are deleted
[11/26 10:18:44    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:44    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:44    339s] Info: pop threads available for lower-level modules during optimization.
[11/26 10:18:44    339s] *** optDesign #1 [finish] () : cpu/real = 0:00:13.0/0:00:35.2 (0.4), totSession cpu/real = 0:05:39.6/0:07:05.7 (0.8), mem = 3222.1M
[11/26 10:18:44    339s] 
[11/26 10:18:44    339s] =============================================================================================
[11/26 10:18:44    339s]  Final TAT Report : optDesign #1                                                23.12-s091_1
[11/26 10:18:44    339s] =============================================================================================
[11/26 10:18:44    339s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:44    339s] ---------------------------------------------------------------------------------------------
[11/26 10:18:44    339s] [ InitOpt                ]      1   0:00:13.6  (  38.6 % )     0:00:14.8 /  0:00:01.8    0.1
[11/26 10:18:44    339s] [ AreaOpt                ]      1   0:00:03.5  (  10.1 % )     0:00:03.8 /  0:00:03.8    1.0
[11/26 10:18:44    339s] [ ViewPruning            ]      5   0:00:00.5  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[11/26 10:18:44    339s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:01.7 /  0:00:01.4    0.8
[11/26 10:18:44    339s] [ MetricReport           ]      5   0:00:00.9  (   2.5 % )     0:00:00.9 /  0:00:00.6    0.6
[11/26 10:18:44    339s] [ DrvReport              ]      2   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.3    0.5
[11/26 10:18:44    339s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:18:44    339s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:18:44    339s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:44    339s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:18:44    339s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:44    339s] [ RefinePlace            ]      2   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:18:44    339s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 10:18:44    339s] [ EarlyGlobalRoute       ]      2   0:00:01.0  (   2.8 % )     0:00:01.0 /  0:00:01.0    1.0
[11/26 10:18:44    339s] [ ExtractRC              ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:18:44    339s] [ UpdateTimingGraph      ]      5   0:00:00.5  (   1.5 % )     0:00:05.2 /  0:00:05.1    1.0
[11/26 10:18:44    339s] [ FullDelayCalc          ]      2   0:00:03.1  (   8.8 % )     0:00:03.1 /  0:00:03.1    1.0
[11/26 10:18:44    339s] [ TimingUpdate           ]     17   0:00:01.6  (   4.6 % )     0:00:01.6 /  0:00:01.6    1.0
[11/26 10:18:44    339s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/26 10:18:44    339s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.7
[11/26 10:18:44    339s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:18:44    339s] [ MISC                   ]          0:00:09.0  (  25.7 % )     0:00:09.0 /  0:00:00.6    0.1
[11/26 10:18:44    339s] ---------------------------------------------------------------------------------------------
[11/26 10:18:44    339s]  optDesign #1 TOTAL                 0:00:35.2  ( 100.0 % )     0:00:35.2 /  0:00:13.0    0.4
[11/26 10:18:44    339s] ---------------------------------------------------------------------------------------------
[11/26 10:18:44    339s] <CMD> optDesign -postCTS -hold
[11/26 10:18:44    339s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2752.1M, totSessionCpu=0:05:40 **
[11/26 10:18:44    339s] 
[11/26 10:18:44    339s] Active Setup views: default_setup_view 
[11/26 10:18:44    339s] *** optDesign #2 [begin] () : totSession cpu/real = 0:05:39.7/0:07:05.7 (0.8), mem = 3198.1M
[11/26 10:18:44    339s] Info: 1 threads available for lower-level modules during optimization.
[11/26 10:18:44    339s] GigaOpt running with 1 threads.
[11/26 10:18:44    339s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:39.7/0:07:05.7 (0.8), mem = 3198.1M
[11/26 10:18:44    339s] **INFO: User settings:
[11/26 10:18:44    339s] setDesignMode -topRoutingLayer                                 M3
[11/26 10:18:44    339s] setExtractRCMode -engine                                       preRoute
[11/26 10:18:44    339s] setDelayCalMode -enable_high_fanout                            true
[11/26 10:18:44    339s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[11/26 10:18:44    339s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[11/26 10:18:44    339s] setDelayCalMode -engine                                        aae
[11/26 10:18:44    339s] setDelayCalMode -ignoreNetLoad                                 false
[11/26 10:18:44    339s] setDelayCalMode -socv_accuracy_mode                            low
[11/26 10:18:44    339s] setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
[11/26 10:18:44    339s] setOptMode -opt_all_end_points                                 true
[11/26 10:18:44    339s] setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
[11/26 10:18:44    339s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
[11/26 10:18:44    339s] setOptMode -opt_consider_routing_congestion                    true
[11/26 10:18:44    339s] setOptMode -opt_drv_margin                                     0
[11/26 10:18:44    339s] setOptMode -opt_drv                                            true
[11/26 10:18:44    339s] setOptMode -opt_fix_fanout_load                                true
[11/26 10:18:44    339s] setOptMode -opt_hold_allow_setup_tns_degradation               false
[11/26 10:18:44    339s] setOptMode -opt_post_route_fix_si_transitions                  true
[11/26 10:18:44    339s] setOptMode -opt_resize_flip_flops                              true
[11/26 10:18:44    339s] setOptMode -opt_preserve_all_sequential                        false
[11/26 10:18:44    339s] setOptMode -opt_setup_target_slack                             0
[11/26 10:18:44    339s] setOptMode -opt_skew                                           false
[11/26 10:18:44    339s] setPlaceMode -place_global_cong_effort                         high
[11/26 10:18:44    339s] setPlaceMode -place_global_reorder_scan                        false
[11/26 10:18:44    339s] setPlaceMode -place_global_timing_effort                       high
[11/26 10:18:44    339s] setAnalysisMode -analysisType                                  single
[11/26 10:18:44    339s] setAnalysisMode -checkType                                     setup
[11/26 10:18:44    339s] setAnalysisMode -clkSrcPath                                    true
[11/26 10:18:44    339s] setAnalysisMode -clockPropagation                              sdcControl
[11/26 10:18:44    339s] setRouteMode -earlyGlobalMaxRouteLayer                         3
[11/26 10:18:44    339s] 
[11/26 10:18:45    339s] 
[11/26 10:18:45    339s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:18:45    339s] Summary for sequential cells identification: 
[11/26 10:18:45    339s]   Identified SBFF number: 17
[11/26 10:18:45    339s]   Identified MBFF number: 0
[11/26 10:18:45    339s]   Identified SB Latch number: 6
[11/26 10:18:45    339s]   Identified MB Latch number: 0
[11/26 10:18:45    339s]   Not identified SBFF number: 0
[11/26 10:18:45    339s]   Not identified MBFF number: 0
[11/26 10:18:45    339s]   Not identified SB Latch number: 0
[11/26 10:18:45    339s]   Not identified MB Latch number: 0
[11/26 10:18:45    339s]   Number of sequential cells which are not FFs: 3
[11/26 10:18:45    339s]  Visiting view : default_setup_view
[11/26 10:18:45    339s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:45    339s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:45    339s]  Visiting view : default_hold_view
[11/26 10:18:45    339s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:45    339s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:45    339s] TLC MultiMap info (StdDelay):
[11/26 10:18:45    339s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:18:45    339s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:45    339s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:18:45    339s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:45    339s]  Setting StdDelay to: 4.2ps
[11/26 10:18:45    339s] 
[11/26 10:18:45    339s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:18:45    339s] Need call spDPlaceInit before registerPrioInstLoc.
[11/26 10:18:45    339s] OPERPROF: Starting DPlace-Init at level 1, MEM:3202.1M, EPOCH TIME: 1732634325.100066
[11/26 10:18:45    339s] Processing tracks to init pin-track alignment.
[11/26 10:18:45    339s] z: 1, totalTracks: 1
[11/26 10:18:45    339s] z: 3, totalTracks: 1
[11/26 10:18:45    339s] z: 5, totalTracks: 1
[11/26 10:18:45    339s] z: 7, totalTracks: 1
[11/26 10:18:45    339s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:18:45    339s] Cell dist_sort LLGs are deleted
[11/26 10:18:45    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    339s] # Building dist_sort llgBox search-tree.
[11/26 10:18:45    339s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3202.1M, EPOCH TIME: 1732634325.105668
[11/26 10:18:45    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    339s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3202.1M, EPOCH TIME: 1732634325.106144
[11/26 10:18:45    339s] Max number of tech site patterns supported in site array is 256.
[11/26 10:18:45    339s] Core basic site is coreSite
[11/26 10:18:45    339s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:18:45    339s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:18:45    339s] Fast DP-INIT is on for default
[11/26 10:18:45    339s] Keep-away cache is enable on metals: 1-10
[11/26 10:18:45    339s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:18:45    339s] Atter site array init, number of instance map data is 0.
[11/26 10:18:45    339s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.004, MEM:3202.1M, EPOCH TIME: 1732634325.110631
[11/26 10:18:45    339s] 
[11/26 10:18:45    339s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:45    339s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:45    339s] OPERPROF:     Starting CMU at level 3, MEM:3202.1M, EPOCH TIME: 1732634325.112697
[11/26 10:18:45    339s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3202.1M, EPOCH TIME: 1732634325.113255
[11/26 10:18:45    339s] 
[11/26 10:18:45    339s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:18:45    339s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3202.1M, EPOCH TIME: 1732634325.113918
[11/26 10:18:45    339s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3202.1M, EPOCH TIME: 1732634325.113966
[11/26 10:18:45    339s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3202.1M, EPOCH TIME: 1732634325.114125
[11/26 10:18:45    339s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3202.1MB).
[11/26 10:18:45    339s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.017, MEM:3202.1M, EPOCH TIME: 1732634325.116628
[11/26 10:18:45    339s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3202.1M, EPOCH TIME: 1732634325.117010
[11/26 10:18:45    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:45    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    339s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.015, MEM:3198.1M, EPOCH TIME: 1732634325.131872
[11/26 10:18:45    339s] 
[11/26 10:18:45    339s] Creating Lib Analyzer ...
[11/26 10:18:45    339s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:18:45    339s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:18:45    339s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:18:45    339s] 
[11/26 10:18:45    339s] {RT RC_corner_25 0 2 3  0}
[11/26 10:18:45    340s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:40 mem=3204.1M
[11/26 10:18:45    340s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:40 mem=3204.1M
[11/26 10:18:45    340s] Creating Lib Analyzer, finished. 
[11/26 10:18:45    340s] **INFO: Using Advanced Metric Collection system.
[11/26 10:18:45    340s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 2757.1M, totSessionCpu=0:05:40 **
[11/26 10:18:45    340s] #optDebug: { P: 90 W: 0195 FE: standard PE: none LDR: 1}
[11/26 10:18:45    340s] *** optDesign -postCTS ***
[11/26 10:18:45    340s] DRC Margin: user margin 0.0
[11/26 10:18:45    340s] Hold Target Slack: user slack 0
[11/26 10:18:45    340s] Setup Target Slack: user slack 0;
[11/26 10:18:45    340s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3204.1M, EPOCH TIME: 1732634325.421082
[11/26 10:18:45    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    340s] 
[11/26 10:18:45    340s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:45    340s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:45    340s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.005, MEM:3204.1M, EPOCH TIME: 1732634325.426520
[11/26 10:18:45    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:45    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    340s] 
[11/26 10:18:45    340s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:18:45    340s] Deleting Lib Analyzer.
[11/26 10:18:45    340s] 
[11/26 10:18:45    340s] TimeStamp Deleting Cell Server End ...
[11/26 10:18:45    340s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:18:45    340s] 
[11/26 10:18:45    340s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:18:45    340s] Summary for sequential cells identification: 
[11/26 10:18:45    340s]   Identified SBFF number: 17
[11/26 10:18:45    340s]   Identified MBFF number: 0
[11/26 10:18:45    340s]   Identified SB Latch number: 6
[11/26 10:18:45    340s]   Identified MB Latch number: 0
[11/26 10:18:45    340s]   Not identified SBFF number: 0
[11/26 10:18:45    340s]   Not identified MBFF number: 0
[11/26 10:18:45    340s]   Not identified SB Latch number: 0
[11/26 10:18:45    340s]   Not identified MB Latch number: 0
[11/26 10:18:45    340s]   Number of sequential cells which are not FFs: 3
[11/26 10:18:45    340s]  Visiting view : default_setup_view
[11/26 10:18:45    340s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:45    340s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:45    340s]  Visiting view : default_hold_view
[11/26 10:18:45    340s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:45    340s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:45    340s] TLC MultiMap info (StdDelay):
[11/26 10:18:45    340s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:18:45    340s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:45    340s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:18:45    340s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:45    340s]  Setting StdDelay to: 4.2ps
[11/26 10:18:45    340s] 
[11/26 10:18:45    340s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:18:45    340s] 
[11/26 10:18:45    340s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:18:45    340s] 
[11/26 10:18:45    340s] TimeStamp Deleting Cell Server End ...
[11/26 10:18:45    340s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3204.1M, EPOCH TIME: 1732634325.444961
[11/26 10:18:45    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    340s] Cell dist_sort LLGs are deleted
[11/26 10:18:45    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:45    340s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3198.1M, EPOCH TIME: 1732634325.445447
[11/26 10:18:45    340s] Start to check current routing status for nets...
[11/26 10:18:45    340s] All nets are already routed correctly.
[11/26 10:18:45    340s] End to check current routing status for nets (mem=3198.1M)
[11/26 10:18:45    340s] 
[11/26 10:18:45    340s] Creating Lib Analyzer ...
[11/26 10:18:45    340s] 
[11/26 10:18:45    340s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:18:45    340s] Summary for sequential cells identification: 
[11/26 10:18:45    340s]   Identified SBFF number: 17
[11/26 10:18:45    340s]   Identified MBFF number: 0
[11/26 10:18:45    340s]   Identified SB Latch number: 6
[11/26 10:18:45    340s]   Identified MB Latch number: 0
[11/26 10:18:45    340s]   Not identified SBFF number: 0
[11/26 10:18:45    340s]   Not identified MBFF number: 0
[11/26 10:18:45    340s]   Not identified SB Latch number: 0
[11/26 10:18:45    340s]   Not identified MB Latch number: 0
[11/26 10:18:45    340s]   Number of sequential cells which are not FFs: 3
[11/26 10:18:45    340s]  Visiting view : default_setup_view
[11/26 10:18:45    340s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:45    340s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:45    340s]  Visiting view : default_hold_view
[11/26 10:18:45    340s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:45    340s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:45    340s] TLC MultiMap info (StdDelay):
[11/26 10:18:45    340s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:18:45    340s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:45    340s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:18:45    340s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:45    340s]  Setting StdDelay to: 4.2ps
[11/26 10:18:45    340s] 
[11/26 10:18:45    340s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:18:45    340s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:18:45    340s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:18:45    340s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:18:45    340s] 
[11/26 10:18:45    340s] {RT RC_corner_25 0 2 3  0}
[11/26 10:18:45    340s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:40 mem=3206.1M
[11/26 10:18:45    340s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:40 mem=3206.1M
[11/26 10:18:45    340s] Creating Lib Analyzer, finished. 
[11/26 10:18:45    340s] #optDebug: Start CG creation (mem=3235.2M)
[11/26 10:18:45    340s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:18:45    340s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:18:45    340s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:18:45    340s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:18:45    340s] ToF 136.7452um
[11/26 10:18:45    340s] (cpu=0:00:00.2, mem=3285.2M)
[11/26 10:18:45    340s]  ...processing cgPrt (cpu=0:00:00.2, mem=3285.2M)
[11/26 10:18:45    340s]  ...processing cgEgp (cpu=0:00:00.2, mem=3285.2M)
[11/26 10:18:45    340s]  ...processing cgPbk (cpu=0:00:00.2, mem=3285.2M)
[11/26 10:18:45    340s]  ...processing cgNrb(cpu=0:00:00.2, mem=3285.2M)
[11/26 10:18:45    340s]  ...processing cgObs (cpu=0:00:00.2, mem=3285.2M)
[11/26 10:18:45    340s]  ...processing cgCon (cpu=0:00:00.2, mem=3285.2M)
[11/26 10:18:45    340s]  ...processing cgPdm (cpu=0:00:00.2, mem=3285.2M)
[11/26 10:18:45    340s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3285.2M)
[11/26 10:18:46    340s] Compute RC Scale Done ...
[11/26 10:18:46    340s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:05:40.8/0:07:06.8 (0.8), mem = 3285.2M
[11/26 10:18:46    340s] 
[11/26 10:18:46    340s] =============================================================================================
[11/26 10:18:46    340s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.12-s091_1
[11/26 10:18:46    340s] =============================================================================================
[11/26 10:18:46    340s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:46    340s] ---------------------------------------------------------------------------------------------
[11/26 10:18:46    340s] [ CellServerInit         ]      3   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.6
[11/26 10:18:46    340s] [ LibAnalyzerInit        ]      2   0:00:00.5  (  46.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:18:46    340s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:46    340s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:18:46    340s] [ ChannelGraphInit       ]      1   0:00:00.2  (  21.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:18:46    340s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:46    340s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.6
[11/26 10:18:46    340s] [ MISC                   ]          0:00:00.3  (  27.8 % )     0:00:00.3 /  0:00:00.3    0.9
[11/26 10:18:46    340s] ---------------------------------------------------------------------------------------------
[11/26 10:18:46    340s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[11/26 10:18:46    340s] ---------------------------------------------------------------------------------------------
[11/26 10:18:46    340s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:18:46    340s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:41 mem=3285.2M
[11/26 10:18:46    340s] OPERPROF: Starting DPlace-Init at level 1, MEM:3285.2M, EPOCH TIME: 1732634326.083164
[11/26 10:18:46    340s] Processing tracks to init pin-track alignment.
[11/26 10:18:46    340s] z: 1, totalTracks: 1
[11/26 10:18:46    340s] z: 3, totalTracks: 1
[11/26 10:18:46    340s] z: 5, totalTracks: 1
[11/26 10:18:46    340s] z: 7, totalTracks: 1
[11/26 10:18:46    340s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:18:46    340s] Cell dist_sort LLGs are deleted
[11/26 10:18:46    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:46    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:46    340s] # Building dist_sort llgBox search-tree.
[11/26 10:18:46    340s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3285.2M, EPOCH TIME: 1732634326.088572
[11/26 10:18:46    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:46    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:46    340s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3285.2M, EPOCH TIME: 1732634326.089053
[11/26 10:18:46    340s] Max number of tech site patterns supported in site array is 256.
[11/26 10:18:46    340s] Core basic site is coreSite
[11/26 10:18:46    340s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:18:46    340s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:18:46    340s] Fast DP-INIT is on for default
[11/26 10:18:46    340s] Keep-away cache is enable on metals: 1-10
[11/26 10:18:46    340s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:18:46    340s] Atter site array init, number of instance map data is 0.
[11/26 10:18:46    340s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.004, MEM:3285.2M, EPOCH TIME: 1732634326.093366
[11/26 10:18:46    340s] 
[11/26 10:18:46    340s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:46    340s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:46    340s] 
[11/26 10:18:46    340s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:18:46    340s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3285.2M, EPOCH TIME: 1732634326.096094
[11/26 10:18:46    340s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3285.2M, EPOCH TIME: 1732634326.096175
[11/26 10:18:46    340s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3285.2M, EPOCH TIME: 1732634326.096303
[11/26 10:18:46    340s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3285.2MB).
[11/26 10:18:46    340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.014, MEM:3285.2M, EPOCH TIME: 1732634326.097531
[11/26 10:18:46    340s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:41 mem=3285.2M
[11/26 10:18:46    340s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3285.2M, EPOCH TIME: 1732634326.105587
[11/26 10:18:46    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:46    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:46    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:46    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:46    340s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3223.2M, EPOCH TIME: 1732634326.121058
[11/26 10:18:46    340s] GigaOpt Hold Optimizer is used
[11/26 10:18:46    340s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 0.99 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[11/26 10:18:46    340s] Deleting Lib Analyzer.
[11/26 10:18:46    340s] End AAE Lib Interpolated Model. (MEM=3223.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:18:46    340s] 
[11/26 10:18:46    340s] Creating Lib Analyzer ...
[11/26 10:18:46    340s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:18:46    340s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:18:46    340s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:18:46    340s] 
[11/26 10:18:46    340s] {RT RC_corner_25 0 2 3  0}
[11/26 10:18:46    341s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:41 mem=3223.2M
[11/26 10:18:46    341s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:41 mem=3223.2M
[11/26 10:18:46    341s] Creating Lib Analyzer, finished. 
[11/26 10:18:46    341s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:41 mem=3223.2M ***
[11/26 10:18:46    341s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:41.1/0:07:07.1 (0.8), mem = 3223.2M
[11/26 10:18:46    341s] Saving timing graph ...
[11/26 10:18:46    341s] TG backup dir: /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/opt_timing_graph_XcCgCt
[11/26 10:18:46    341s] Disk Usage:
[11/26 10:18:46    341s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/26 10:18:46    341s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5715546112 1576261632  79% /home
[11/26 10:18:47    341s] Done save timing graph
[11/26 10:18:47    341s] Disk Usage:
[11/26 10:18:47    341s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/26 10:18:47    341s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5715550208 1576257536  79% /home
[11/26 10:18:47    341s] 
[11/26 10:18:47    341s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:18:47    341s] Deleting Lib Analyzer.
[11/26 10:18:47    341s] 
[11/26 10:18:47    341s] TimeStamp Deleting Cell Server End ...
[11/26 10:18:47    342s] Starting delay calculation for Hold views
[11/26 10:18:47    342s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:18:47    342s] #################################################################################
[11/26 10:18:47    342s] # Design Stage: PreRoute
[11/26 10:18:47    342s] # Design Name: dist_sort
[11/26 10:18:47    342s] # Design Mode: 90nm
[11/26 10:18:47    342s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:18:47    342s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:18:47    342s] # Signoff Settings: SI Off 
[11/26 10:18:47    342s] #################################################################################
[11/26 10:18:47    342s] Calculate delays in Single mode...
[11/26 10:18:47    342s] Topological Sorting (REAL = 0:00:00.0, MEM = 3242.2M, InitMEM = 3242.2M)
[11/26 10:18:47    342s] Start delay calculation (fullDC) (1 T). (MEM=2812.14)
[11/26 10:18:47    342s] End AAE Lib Interpolated Model. (MEM=3253.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:18:48    343s] Total number of fetched objects 10596
[11/26 10:18:48    343s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:18:48    343s] End delay calculation. (MEM=2825.94 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 10:18:48    343s] End delay calculation (fullDC). (MEM=2825.94 CPU=0:00:01.3 REAL=0:00:01.0)
[11/26 10:18:48    343s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 3261.3M) ***
[11/26 10:18:49    343s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:05:44 mem=3261.3M)
[11/26 10:18:49    343s] 
[11/26 10:18:49    343s] Active hold views:
[11/26 10:18:49    343s]  default_hold_view
[11/26 10:18:49    343s]   Dominating endpoints: 0
[11/26 10:18:49    343s]   Dominating TNS: -0.000
[11/26 10:18:49    343s] 
[11/26 10:18:49    343s] Done building cte hold timing graph (fixHold) cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:05:44 mem=3296.4M ***
[11/26 10:18:49    344s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:05:44 mem=3296.4M ***
[11/26 10:18:49    344s] Restoring timing graph ...
[11/26 10:18:49    344s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[11/26 10:18:49    344s] Done restore timing graph
[11/26 10:18:49    344s] Done building cte setup timing graph (fixHold) cpu=0:00:03.5 real=0:00:03.0 totSessionCpu=0:05:45 mem=3337.5M ***
[11/26 10:18:50    344s] *info: category slack lower bound [L 0.0] default
[11/26 10:18:50    344s] *info: category slack lower bound [H 0.0] reg2reg 
[11/26 10:18:50    344s] --------------------------------------------------- 
[11/26 10:18:50    344s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/26 10:18:50    344s] --------------------------------------------------- 
[11/26 10:18:50    344s]          WNS    reg2regWNS
[11/26 10:18:50    344s]     0.003 ns      0.003 ns
[11/26 10:18:50    344s] --------------------------------------------------- 
[11/26 10:18:50    345s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:18:50    345s] 
[11/26 10:18:50    345s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:18:50    345s] Summary for sequential cells identification: 
[11/26 10:18:50    345s]   Identified SBFF number: 17
[11/26 10:18:50    345s]   Identified MBFF number: 0
[11/26 10:18:50    345s]   Identified SB Latch number: 6
[11/26 10:18:50    345s]   Identified MB Latch number: 0
[11/26 10:18:50    345s]   Not identified SBFF number: 0
[11/26 10:18:50    345s]   Not identified MBFF number: 0
[11/26 10:18:50    345s]   Not identified SB Latch number: 0
[11/26 10:18:50    345s]   Not identified MB Latch number: 0
[11/26 10:18:50    345s]   Number of sequential cells which are not FFs: 3
[11/26 10:18:50    345s]  Visiting view : default_setup_view
[11/26 10:18:50    345s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:50    345s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:50    345s]  Visiting view : default_hold_view
[11/26 10:18:50    345s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:50    345s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:50    345s] TLC MultiMap info (StdDelay):
[11/26 10:18:50    345s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:18:50    345s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:50    345s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:18:50    345s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:50    345s]  Setting StdDelay to: 4.2ps
[11/26 10:18:50    345s] 
[11/26 10:18:50    345s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:18:50    345s] 
[11/26 10:18:50    345s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:18:50    345s] 
[11/26 10:18:50    345s] TimeStamp Deleting Cell Server End ...
[11/26 10:18:50    345s] 
[11/26 10:18:50    345s] Creating Lib Analyzer ...
[11/26 10:18:50    345s] 
[11/26 10:18:50    345s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:18:50    345s] Summary for sequential cells identification: 
[11/26 10:18:50    345s]   Identified SBFF number: 17
[11/26 10:18:50    345s]   Identified MBFF number: 0
[11/26 10:18:50    345s]   Identified SB Latch number: 6
[11/26 10:18:50    345s]   Identified MB Latch number: 0
[11/26 10:18:50    345s]   Not identified SBFF number: 0
[11/26 10:18:50    345s]   Not identified MBFF number: 0
[11/26 10:18:50    345s]   Not identified SB Latch number: 0
[11/26 10:18:50    345s]   Not identified MB Latch number: 0
[11/26 10:18:50    345s]   Number of sequential cells which are not FFs: 3
[11/26 10:18:50    345s]  Visiting view : default_setup_view
[11/26 10:18:50    345s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:50    345s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:50    345s]  Visiting view : default_hold_view
[11/26 10:18:50    345s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:50    345s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:50    345s] TLC MultiMap info (StdDelay):
[11/26 10:18:50    345s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:18:50    345s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:50    345s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:18:50    345s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:50    345s]  Setting StdDelay to: 4.2ps
[11/26 10:18:50    345s] 
[11/26 10:18:50    345s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:18:50    345s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:18:50    345s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:18:50    345s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:18:50    345s] 
[11/26 10:18:50    345s] {RT RC_corner_25 0 2 3  0}
[11/26 10:18:50    345s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:45 mem=3341.4M
[11/26 10:18:50    345s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:45 mem=3341.4M
[11/26 10:18:50    345s] Creating Lib Analyzer, finished. 
[11/26 10:18:50    345s] 
[11/26 10:18:50    345s] *Info: minBufDelay = 7.9 ps, libStdDelay = 4.2 ps, minBufSize = 14929920 (4.0)
[11/26 10:18:50    345s] *Info: worst delay setup view: default_setup_view
[11/26 10:18:50    345s] Footprint list for hold buffering (delay unit: ps)
[11/26 10:18:50    345s] =================================================================
[11/26 10:18:50    345s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[11/26 10:18:50    345s] ------------------------------------------------------------------
[11/26 10:18:50    345s] *Info:        7.9       1.00     59.52    4.0  54.19 HB1xp67_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:        9.0       1.00     26.45    5.0  18.07 BUFx2_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:       13.9       1.79     59.52    5.0  54.78 HB2xp67_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:       11.2       1.00     13.23    6.0  12.02 BUFx3_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:       33.0       1.00     66.14    6.0  55.77 HB3xp67_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:       14.3       1.00     13.23    7.0   9.12 BUFx4_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:       42.0       1.26     79.36    7.0  56.84 HB4xp67_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:       13.7       1.00     13.23    8.0   7.30 BUFx5_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:       10.4       1.00      6.61    8.0   9.05 BUFx4f_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:        9.8       1.11      6.61   10.0   6.04 BUFx6f_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:       14.8       1.00      6.61   12.0   4.58 BUFx8_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:       12.7       1.06      0.00   14.0   3.68 BUFx10_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:       14.9       1.04      0.00   16.0   3.06 BUFx12_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:       11.2       1.05     13.23   18.0   3.05 BUFx12f_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] *Info:       15.4       1.02      0.00   30.0   1.59 BUFx24_ASAP7_75t_R (A,Y)
[11/26 10:18:50    345s] =================================================================
[11/26 10:18:50    345s] Hold Timer stdDelay =  4.2ps
[11/26 10:18:50    345s]  Visiting view : default_hold_view
[11/26 10:18:50    345s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:50    345s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:50    345s] Hold Timer stdDelay =  4.2ps (default_hold_view)
[11/26 10:18:50    345s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3341.4M, EPOCH TIME: 1732634330.797116
[11/26 10:18:50    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:50    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:50    345s] 
[11/26 10:18:50    345s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:50    345s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:50    345s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.005, MEM:3341.4M, EPOCH TIME: 1732634330.802410
[11/26 10:18:50    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:50    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:50    345s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view
Hold views included:
 default_hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |   N/A   |  0.003  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.013  |   N/A   |  0.013  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
Routing Overflow: 5.55% H and 0.03% V
------------------------------------------------------------------

[11/26 10:18:50    345s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 2838.7M, totSessionCpu=0:05:45 **
[11/26 10:18:50    345s] Begin: Collecting metrics
[11/26 10:18:50    345s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.003 |   0 |       36.28 | 0:00:04  |        3258 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[11/26 10:18:50    345s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2932.6M, current mem=2838.7M)

[11/26 10:18:50    345s] End: Collecting metrics
[11/26 10:18:50    345s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:04.5/0:00:04.6 (1.0), totSession cpu/real = 0:05:45.6/0:07:11.7 (0.8), mem = 3258.4M
[11/26 10:18:50    345s] 
[11/26 10:18:50    345s] =============================================================================================
[11/26 10:18:50    345s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.12-s091_1
[11/26 10:18:50    345s] =============================================================================================
[11/26 10:18:50    345s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:50    345s] ---------------------------------------------------------------------------------------------
[11/26 10:18:50    345s] [ ViewPruning            ]      5   0:00:00.3  (   5.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:18:50    345s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:18:50    345s] [ MetricReport           ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:18:50    345s] [ DrvReport              ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:18:50    345s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:18:50    345s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[11/26 10:18:50    345s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   5.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:18:50    345s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:50    345s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:18:50    345s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:50    345s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:18:50    345s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:18:50    345s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:18:50    345s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:18:50    345s] [ UpdateTimingGraph      ]      5   0:00:00.2  (   3.9 % )     0:00:01.9 /  0:00:01.9    1.0
[11/26 10:18:50    345s] [ FullDelayCalc          ]      1   0:00:01.3  (  27.8 % )     0:00:01.3 /  0:00:01.3    1.0
[11/26 10:18:50    345s] [ TimingUpdate           ]     11   0:00:00.8  (  16.9 % )     0:00:00.8 /  0:00:00.8    1.0
[11/26 10:18:50    345s] [ TimingReport           ]      2   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:18:50    345s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:18:50    345s] [ SaveTimingGraph        ]      1   0:00:00.3  (   5.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:18:50    345s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:18:50    345s] [ MISC                   ]          0:00:00.8  (  16.4 % )     0:00:00.8 /  0:00:00.7    0.9
[11/26 10:18:50    345s] ---------------------------------------------------------------------------------------------
[11/26 10:18:50    345s]  BuildHoldData #1 TOTAL             0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.5    1.0
[11/26 10:18:50    345s] ---------------------------------------------------------------------------------------------
[11/26 10:18:50    345s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:45.6/0:07:11.7 (0.8), mem = 3258.4M
[11/26 10:18:51    345s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.23
[11/26 10:18:51    345s] 
[11/26 10:18:51    345s] Active Setup views: default_setup_view 
[11/26 10:18:51    345s] HoldSingleBuffer minRootGain=3
[11/26 10:18:51    345s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4320 dbu)
[11/26 10:18:51    345s] HoldSingleBuffer minRootGain=3
[11/26 10:18:51    345s] HoldSingleBuffer minRootGain=3
[11/26 10:18:51    345s] HoldSingleBuffer minRootGain=3
[11/26 10:18:51    345s] *info: Run optDesign holdfix with 1 thread.
[11/26 10:18:51    345s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:18:51    345s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:18:51    345s] --------------------------------------------------- 
[11/26 10:18:51    345s]    Hold Timing Summary  - Initial 
[11/26 10:18:51    345s] --------------------------------------------------- 
[11/26 10:18:51    345s]  Target slack:       0.0000 ns
[11/26 10:18:51    345s]  View: default_hold_view 
[11/26 10:18:51    345s]    WNS:       0.0129
[11/26 10:18:51    345s]    TNS:       0.0000
[11/26 10:18:51    345s]    VP :            0
[11/26 10:18:51    345s]    Worst hold path end point: out_valid_reg/D 
[11/26 10:18:51    345s] --------------------------------------------------- 
[11/26 10:18:51    345s] *** Hold timing is met. Hold fixing is not needed 
[11/26 10:18:51    345s] **INFO: total 0 insts, 0 nets marked don't touch
[11/26 10:18:51    345s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[11/26 10:18:51    345s] **INFO: total 0 insts, 0 nets unmarked don't touch
[11/26 10:18:51    345s]    Hold Timing Snapshot:
[11/26 10:18:51    345s]              All PG WNS: 0.000
[11/26 10:18:51    345s]              All PG TNS: 0.000
[11/26 10:18:51    345s] Begin: Collecting metrics
[11/26 10:18:51    345s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.003 |   0 |       36.28 | 0:00:04  |        3258 |    0 |   0 |
| hold_fixing     |       |     |             | 0:00:01  |        3319 |      |     |
 ----------------------------------------------------------------------------------- 
[11/26 10:18:51    345s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2840.8M, current mem=2840.8M)

[11/26 10:18:51    345s] End: Collecting metrics
[11/26 10:18:51    345s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.23
[11/26 10:18:51    345s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:05:45.8/0:07:12.0 (0.8), mem = 3318.5M
[11/26 10:18:51    345s] 
[11/26 10:18:51    345s] =============================================================================================
[11/26 10:18:51    345s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    23.12-s091_1
[11/26 10:18:51    345s] =============================================================================================
[11/26 10:18:51    345s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:51    345s] ---------------------------------------------------------------------------------------------
[11/26 10:18:51    345s] [ MetricReport           ]      1   0:00:00.1  (  39.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:18:51    345s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:51    345s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:51    345s] [ MISC                   ]          0:00:00.2  (  60.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:18:51    345s] ---------------------------------------------------------------------------------------------
[11/26 10:18:51    345s]  HoldOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:18:51    345s] ---------------------------------------------------------------------------------------------
[11/26 10:18:51    345s] 
[11/26 10:18:51    345s] Active setup views:
[11/26 10:18:51    345s]  default_setup_view
[11/26 10:18:51    345s]   Dominating endpoints: 0
[11/26 10:18:51    345s]   Dominating TNS: -0.000
[11/26 10:18:51    345s] 
[11/26 10:18:51    345s] OPTC: user 20.0
[11/26 10:18:51    346s] OPTC: user 20.0
[11/26 10:18:51    346s] (I)      Running eGR regular flow
[11/26 10:18:51    346s] Running assign ptn pin
[11/26 10:18:51    346s] Running config msv constraints
[11/26 10:18:51    346s] Running pre-eGR process
[11/26 10:18:51    346s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.16 MB )
[11/26 10:18:51    346s] (I)      Initializing eGR engine (regular)
[11/26 10:18:51    346s] Set min layer with nano route mode ( 2 )
[11/26 10:18:51    346s] Set max layer with parameter ( 3 )
[11/26 10:18:51    346s] (I)      clean place blk overflow:
[11/26 10:18:51    346s] (I)      H : enabled 1.00 0
[11/26 10:18:51    346s] (I)      V : enabled 1.00 0
[11/26 10:18:51    346s] (I)      Initializing eGR engine (regular)
[11/26 10:18:51    346s] Set min layer with nano route mode ( 2 )
[11/26 10:18:51    346s] Set max layer with parameter ( 3 )
[11/26 10:18:51    346s] (I)      clean place blk overflow:
[11/26 10:18:51    346s] (I)      H : enabled 1.00 0
[11/26 10:18:51    346s] (I)      V : enabled 1.00 0
[11/26 10:18:51    346s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.16 MB )
[11/26 10:18:51    346s] (I)      Running eGR Regular flow
[11/26 10:18:51    346s] (I)      # wire layers (front) : 11
[11/26 10:18:51    346s] (I)      # wire layers (back)  : 0
[11/26 10:18:51    346s] (I)      min wire layer : 1
[11/26 10:18:51    346s] (I)      max wire layer : 10
[11/26 10:18:51    346s] (I)      # cut layers (front) : 10
[11/26 10:18:51    346s] (I)      # cut layers (back)  : 0
[11/26 10:18:51    346s] (I)      min cut layer : 1
[11/26 10:18:51    346s] (I)      max cut layer : 9
[11/26 10:18:51    346s] (I)      ================================ Layers ================================
[11/26 10:18:51    346s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:51    346s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:18:51    346s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:51    346s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:18:51    346s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:18:51    346s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:18:51    346s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:18:51    346s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:18:51    346s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:18:51    346s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:18:51    346s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:18:51    346s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:18:51    346s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:18:51    346s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:18:51    346s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:18:51    346s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:18:51    346s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:18:51    346s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:18:51    346s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:18:51    346s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:18:51    346s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:18:51    346s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:18:51    346s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:18:51    346s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:18:51    346s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:51    346s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:18:51    346s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:18:51    346s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:18:51    346s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:18:51    346s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:51    346s] (I)      Started Import and model ( Curr Mem: 3.16 MB )
[11/26 10:18:51    346s] (I)      == Non-default Options ==
[11/26 10:18:51    346s] (I)      Build term to term wires                           : false
[11/26 10:18:51    346s] (I)      Maximum routing layer                              : 3
[11/26 10:18:51    346s] (I)      Top routing layer                                  : 3
[11/26 10:18:51    346s] (I)      Number of threads                                  : 1
[11/26 10:18:51    346s] (I)      Route tie net to shape                             : auto
[11/26 10:18:51    346s] (I)      Method to set GCell size                           : row
[11/26 10:18:51    346s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:18:51    346s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:18:51    346s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:51    346s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:51    346s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:51    346s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:51    346s] (I)      ============== Pin Summary ==============
[11/26 10:18:51    346s] (I)      +-------+--------+---------+------------+
[11/26 10:18:51    346s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:18:51    346s] (I)      +-------+--------+---------+------------+
[11/26 10:18:51    346s] (I)      |     1 |  19391 |   71.62 |        Pin |
[11/26 10:18:51    346s] (I)      |     2 |   7682 |   28.38 |        Pin |
[11/26 10:18:51    346s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:18:51    346s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:18:51    346s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:18:51    346s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:18:51    346s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:18:51    346s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:18:51    346s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:18:51    346s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:18:51    346s] (I)      +-------+--------+---------+------------+
[11/26 10:18:51    346s] (I)      Custom ignore net properties:
[11/26 10:18:51    346s] (I)      1 : NotLegal
[11/26 10:18:51    346s] (I)      Default ignore net properties:
[11/26 10:18:51    346s] (I)      1 : Special
[11/26 10:18:51    346s] (I)      2 : Analog
[11/26 10:18:51    346s] (I)      3 : Fixed
[11/26 10:18:51    346s] (I)      4 : Skipped
[11/26 10:18:51    346s] (I)      5 : MixedSignal
[11/26 10:18:51    346s] (I)      Prerouted net properties:
[11/26 10:18:51    346s] (I)      1 : NotLegal
[11/26 10:18:51    346s] (I)      2 : Special
[11/26 10:18:51    346s] (I)      3 : Analog
[11/26 10:18:51    346s] (I)      4 : Fixed
[11/26 10:18:51    346s] (I)      5 : Skipped
[11/26 10:18:51    346s] (I)      6 : MixedSignal
[11/26 10:18:51    346s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:18:51    346s] (I)      Use row-based GCell size
[11/26 10:18:51    346s] (I)      Use row-based GCell align
[11/26 10:18:51    346s] (I)      layer 0 area = 170496
[11/26 10:18:51    346s] (I)      layer 1 area = 170496
[11/26 10:18:51    346s] (I)      layer 2 area = 170496
[11/26 10:18:51    346s] (I)      GCell unit size   : 4320
[11/26 10:18:51    346s] (I)      GCell multiplier  : 1
[11/26 10:18:51    346s] (I)      GCell row height  : 4320
[11/26 10:18:51    346s] (I)      Actual row height : 4320
[11/26 10:18:51    346s] (I)      GCell align ref   : 20160 20160
[11/26 10:18:51    346s] [NR-eGR] Track table information for default rule: 
[11/26 10:18:51    346s] [NR-eGR] M1 has single uniform track structure
[11/26 10:18:51    346s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:18:51    346s] [NR-eGR] M3 has single uniform track structure
[11/26 10:18:51    346s] [NR-eGR] M4 has single uniform track structure
[11/26 10:18:51    346s] [NR-eGR] M5 has single uniform track structure
[11/26 10:18:51    346s] [NR-eGR] M6 has single uniform track structure
[11/26 10:18:51    346s] [NR-eGR] M7 has single uniform track structure
[11/26 10:18:51    346s] [NR-eGR] M8 has single uniform track structure
[11/26 10:18:51    346s] [NR-eGR] M9 has single uniform track structure
[11/26 10:18:51    346s] [NR-eGR] Pad has single uniform track structure
[11/26 10:18:51    346s] (I)      ============== Default via ===============
[11/26 10:18:51    346s] (I)      +---+------------------+-----------------+
[11/26 10:18:51    346s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:18:51    346s] (I)      +---+------------------+-----------------+
[11/26 10:18:51    346s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:18:51    346s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:18:51    346s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:18:51    346s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:18:51    346s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:18:51    346s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:18:51    346s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:18:51    346s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:18:51    346s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:18:51    346s] (I)      +---+------------------+-----------------+
[11/26 10:18:51    346s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:18:51    346s] [NR-eGR] Read 540 PG shapes
[11/26 10:18:51    346s] [NR-eGR] Read 0 clock shapes
[11/26 10:18:51    346s] [NR-eGR] Read 0 other shapes
[11/26 10:18:51    346s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:18:51    346s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:18:51    346s] [NR-eGR] #Instance Blockages : 7724
[11/26 10:18:51    346s] [NR-eGR] #PG Blockages       : 540
[11/26 10:18:51    346s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:18:51    346s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:18:51    346s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:18:51    346s] [NR-eGR] #Other Blockages    : 0
[11/26 10:18:51    346s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:18:51    346s] [NR-eGR] #prerouted nets         : 1
[11/26 10:18:51    346s] [NR-eGR] #prerouted special nets : 0
[11/26 10:18:51    346s] [NR-eGR] #prerouted wires        : 28
[11/26 10:18:51    346s] [NR-eGR] Read 10596 nets ( ignored 1 )
[11/26 10:18:51    346s] (I)        Front-side 10596 ( ignored 1 )
[11/26 10:18:51    346s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:18:51    346s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:18:51    346s] (I)      dcls route internal nets
[11/26 10:18:51    346s] (I)      dcls route interface nets
[11/26 10:18:51    346s] (I)      dcls route common nets
[11/26 10:18:51    346s] (I)      dcls route top nets
[11/26 10:18:51    346s] (I)      Reading macro buffers
[11/26 10:18:51    346s] (I)      Number of macro buffers: 0
[11/26 10:18:51    346s] (I)      early_global_route_priority property id does not exist.
[11/26 10:18:51    346s] (I)      Read Num Blocks=8264  Num Prerouted Wires=28  Num CS=0
[11/26 10:18:51    346s] (I)      Layer 1 (H) : #blockages 8264 : #preroutes 25
[11/26 10:18:51    346s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 3
[11/26 10:18:51    346s] (I)      Number of ignored nets                =      1
[11/26 10:18:51    346s] (I)      Number of connected nets              =      0
[11/26 10:18:51    346s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/26 10:18:51    346s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:18:51    346s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:18:51    346s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:18:51    346s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:18:51    346s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:18:51    346s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:18:51    346s] (I)      Ndr track 0 does not exist
[11/26 10:18:51    346s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:18:51    346s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:18:51    346s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:18:51    346s] (I)      Site width          :   864  (dbu)
[11/26 10:18:51    346s] (I)      Row height          :  4320  (dbu)
[11/26 10:18:51    346s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:18:51    346s] (I)      GCell width         :  4320  (dbu)
[11/26 10:18:51    346s] (I)      GCell height        :  4320  (dbu)
[11/26 10:18:51    346s] (I)      Grid                :   185   185     3
[11/26 10:18:51    346s] (I)      Layer numbers       :     1     2     3
[11/26 10:18:51    346s] (I)      Layer name         :    M1    M2    M3
[11/26 10:18:51    346s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:18:51    346s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:18:51    346s] (I)      Default wire width  :   288   288   288
[11/26 10:18:51    346s] (I)      Default wire space  :   288   288   288
[11/26 10:18:51    346s] (I)      Default wire pitch  :   576   576   576
[11/26 10:18:51    346s] (I)      Default pitch size  :   576   576   576
[11/26 10:18:51    346s] (I)      First track coord   :   576  2880   576
[11/26 10:18:51    346s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:18:51    346s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:18:51    346s] (I)      --------------------------------------------------------
[11/26 10:18:51    346s] 
[11/26 10:18:51    346s] [NR-eGR] ============ Routing rule table ============
[11/26 10:18:51    346s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10595
[11/26 10:18:51    346s] [NR-eGR] ========================================
[11/26 10:18:51    346s] [NR-eGR] 
[11/26 10:18:51    346s] (I)      ==== NDR : (Default) ====
[11/26 10:18:51    346s] (I)      +--------------+--------+
[11/26 10:18:51    346s] (I)      |           ID |      0 |
[11/26 10:18:51    346s] (I)      |      Default |    yes |
[11/26 10:18:51    346s] (I)      |  Clk Special |     no |
[11/26 10:18:51    346s] (I)      | Hard spacing |     no |
[11/26 10:18:51    346s] (I)      |    NDR track | (none) |
[11/26 10:18:51    346s] (I)      |      NDR via | (none) |
[11/26 10:18:51    346s] (I)      |  Extra space |      0 |
[11/26 10:18:51    346s] (I)      |      Shields |      0 |
[11/26 10:18:51    346s] (I)      |   Demand (H) |      1 |
[11/26 10:18:51    346s] (I)      |   Demand (V) |      1 |
[11/26 10:18:51    346s] (I)      |        #Nets |  10595 |
[11/26 10:18:51    346s] (I)      +--------------+--------+
[11/26 10:18:51    346s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:18:51    346s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:18:51    346s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:18:51    346s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:18:51    346s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:18:51    346s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:18:51    346s] (I)      =============== Blocked Tracks ===============
[11/26 10:18:51    346s] (I)      +-------+---------+----------+---------------+
[11/26 10:18:51    346s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:18:51    346s] (I)      +-------+---------+----------+---------------+
[11/26 10:18:51    346s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:18:51    346s] (I)      |     2 |  239020 |    35578 |        14.88% |
[11/26 10:18:51    346s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:18:51    346s] (I)      +-------+---------+----------+---------------+
[11/26 10:18:51    346s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 3.16 MB )
[11/26 10:18:51    346s] (I)      Reset routing kernel
[11/26 10:18:51    346s] (I)      Started Global Routing ( Curr Mem: 3.16 MB )
[11/26 10:18:51    346s] (I)      totalPins=27651  totalGlobalPin=27177 (98.29%)
[11/26 10:18:51    346s] (I)      ================= Net Group Info =================
[11/26 10:18:51    346s] (I)      +----+----------------+--------------+-----------+
[11/26 10:18:51    346s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:18:51    346s] (I)      +----+----------------+--------------+-----------+
[11/26 10:18:51    346s] (I)      |  1 |          10595 |        M2(2) |     M3(3) |
[11/26 10:18:51    346s] (I)      +----+----------------+--------------+-----------+
[11/26 10:18:51    346s] (I)      total 2D Cap : 462779 = (205999 H, 256780 V)
[11/26 10:18:51    346s] (I)      total 2D Demand : 1280 = (984 H, 296 V)
[11/26 10:18:51    346s] (I)      init route region map
[11/26 10:18:51    346s] (I)      #blocked GCells = 0
[11/26 10:18:51    346s] (I)      #regions = 1
[11/26 10:18:51    346s] (I)      init safety region map
[11/26 10:18:51    346s] (I)      #blocked GCells = 0
[11/26 10:18:51    346s] (I)      #regions = 1
[11/26 10:18:51    346s] (I)      Adjusted 0 GCells for pin access
[11/26 10:18:51    346s] [NR-eGR] Layer group 1: route 10595 net(s) in layer range [2, 3]
[11/26 10:18:51    346s] (I)      
[11/26 10:18:51    346s] (I)      ============  Phase 1a Route ============
[11/26 10:18:51    346s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:18:51    346s] (I)      Usage: 163297 = (111268 H, 52029 V) = (54.01% H, 20.26% V) = (1.202e+05um H, 5.619e+04um V)
[11/26 10:18:51    346s] (I)      
[11/26 10:18:51    346s] (I)      ============  Phase 1b Route ============
[11/26 10:18:51    346s] (I)      Usage: 163482 = (111290 H, 52192 V) = (54.02% H, 20.33% V) = (1.202e+05um H, 5.637e+04um V)
[11/26 10:18:51    346s] (I)      Overflow of layer group 1: 10.90% H + 0.01% V. EstWL: 1.765606e+05um
[11/26 10:18:51    346s] (I)      Congestion metric : 12.13%H 0.01%V, 12.14%HV
[11/26 10:18:51    346s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:18:51    346s] (I)      
[11/26 10:18:51    346s] (I)      ============  Phase 1c Route ============
[11/26 10:18:51    346s] (I)      Level2 Grid: 37 x 37
[11/26 10:18:51    346s] (I)      Usage: 163764 = (111293 H, 52471 V) = (54.03% H, 20.43% V) = (1.202e+05um H, 5.667e+04um V)
[11/26 10:18:51    346s] (I)      
[11/26 10:18:51    346s] (I)      ============  Phase 1d Route ============
[11/26 10:18:51    346s] (I)      Usage: 165283 = (111329 H, 53954 V) = (54.04% H, 21.01% V) = (1.202e+05um H, 5.827e+04um V)
[11/26 10:18:51    346s] (I)      
[11/26 10:18:51    346s] (I)      ============  Phase 1e Route ============
[11/26 10:18:51    346s] (I)      Usage: 165283 = (111329 H, 53954 V) = (54.04% H, 21.01% V) = (1.202e+05um H, 5.827e+04um V)
[11/26 10:18:51    346s] [NR-eGR] Early Global Route overflow of layer group 1: 7.48% H + 0.03% V. EstWL: 1.785056e+05um
[11/26 10:18:51    346s] (I)      
[11/26 10:18:51    346s] (I)      ============  Phase 1l Route ============
[11/26 10:18:52    346s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:18:52    346s] (I)      Layer  2:     207546    120075      2594        2760      252540    ( 1.08%) 
[11/26 10:18:52    346s] (I)      Layer  3:     255392     54209         9           0      255300    ( 0.00%) 
[11/26 10:18:52    346s] (I)      Total:        462938    174284      2603        2760      507840    ( 0.54%) 
[11/26 10:18:52    346s] (I)      
[11/26 10:18:52    346s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:18:52    346s] [NR-eGR]                        OverCon           OverCon            
[11/26 10:18:52    346s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 10:18:52    346s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 10:18:52    346s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:18:52    346s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:18:52    346s] [NR-eGR]      M2 ( 2)      1765( 5.24%)       114( 0.34%)   ( 5.58%) 
[11/26 10:18:52    346s] [NR-eGR]      M3 ( 3)         9( 0.03%)         0( 0.00%)   ( 0.03%) 
[11/26 10:18:52    346s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:18:52    346s] [NR-eGR]        Total      1774( 2.62%)       114( 0.17%)   ( 2.79%) 
[11/26 10:18:52    346s] [NR-eGR] 
[11/26 10:18:52    346s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 3.17 MB )
[11/26 10:18:52    346s] (I)      Updating congestion map
[11/26 10:18:52    346s] (I)      total 2D Cap : 465627 = (208847 H, 256780 V)
[11/26 10:18:52    346s] [NR-eGR] Overflow after Early Global Route 5.55% H + 0.03% V
[11/26 10:18:52    346s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 3.17 MB )
[11/26 10:18:52    346s] [NR-eGR] Finished Early Global Route ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 3.16 MB )
[11/26 10:18:52    346s] (I)      ========================================= Runtime Summary ==========================================
[11/26 10:18:52    346s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/26 10:18:52    346s] (I)      ----------------------------------------------------------------------------------------------------
[11/26 10:18:52    346s] (I)       Early Global Route                             100.00%  376.84 sec  377.22 sec  0.38 sec  0.37 sec 
[11/26 10:18:52    346s] (I)       +-Early Global Route kernel                     98.73%  376.84 sec  377.22 sec  0.37 sec  0.36 sec 
[11/26 10:18:52    346s] (I)       | +-Import and model                            14.79%  376.85 sec  376.90 sec  0.06 sec  0.05 sec 
[11/26 10:18:52    346s] (I)       | | +-Create place DB                            5.67%  376.85 sec  376.87 sec  0.02 sec  0.02 sec 
[11/26 10:18:52    346s] (I)       | | | +-Import place data                        5.65%  376.85 sec  376.87 sec  0.02 sec  0.02 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Read instances and placement           1.54%  376.85 sec  376.85 sec  0.01 sec  0.01 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Read nets                              3.94%  376.85 sec  376.87 sec  0.01 sec  0.01 sec 
[11/26 10:18:52    346s] (I)       | | +-Create route DB                            7.85%  376.87 sec  376.90 sec  0.03 sec  0.03 sec 
[11/26 10:18:52    346s] (I)       | | | +-Import route data (1T)                   7.61%  376.87 sec  376.90 sec  0.03 sec  0.03 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Read blockages ( Layer 2-3 )           0.91%  376.88 sec  376.89 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | | +-Read routing blockages               0.00%  376.88 sec  376.88 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | | +-Read bump blockages                  0.00%  376.88 sec  376.88 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | | +-Read instance blockages              0.56%  376.88 sec  376.89 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | | +-Read PG blockages                    0.08%  376.89 sec  376.89 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  376.89 sec  376.89 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | | +-Read clock blockages                 0.07%  376.89 sec  376.89 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | | +-Read other blockages                 0.00%  376.89 sec  376.89 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | | +-Read halo blockages                  0.03%  376.89 sec  376.89 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | | +-Read boundary cut boxes              0.00%  376.89 sec  376.89 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Read blackboxes                        0.00%  376.89 sec  376.89 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Read prerouted                         0.07%  376.89 sec  376.89 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Read nets                              0.75%  376.89 sec  376.89 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Set up via pillars                     0.42%  376.89 sec  376.89 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Initialize 3D grid graph               0.06%  376.89 sec  376.89 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Model blockage capacity                1.03%  376.89 sec  376.90 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | | +-Initialize 3D capacity               0.94%  376.89 sec  376.90 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | +-Read aux data                              0.00%  376.90 sec  376.90 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | +-Others data preparation                    0.00%  376.90 sec  376.90 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | +-Create route kernel                        0.92%  376.90 sec  376.90 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | +-Global Routing                              81.11%  376.90 sec  377.21 sec  0.31 sec  0.30 sec 
[11/26 10:18:52    346s] (I)       | | +-Initialization                             0.80%  376.90 sec  376.91 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | +-Net group 1                               79.28%  376.91 sec  377.21 sec  0.30 sec  0.30 sec 
[11/26 10:18:52    346s] (I)       | | | +-Generate topology                        1.91%  376.91 sec  376.92 sec  0.01 sec  0.01 sec 
[11/26 10:18:52    346s] (I)       | | | +-Phase 1a                                 6.16%  376.92 sec  376.95 sec  0.02 sec  0.02 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Pattern routing (1T)                   4.46%  376.92 sec  376.94 sec  0.02 sec  0.02 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.59%  376.94 sec  376.94 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Add via demand to 2D                   0.77%  376.95 sec  376.95 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | +-Phase 1b                                 8.07%  376.95 sec  376.98 sec  0.03 sec  0.03 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Monotonic routing (1T)                 5.50%  376.95 sec  376.97 sec  0.02 sec  0.02 sec 
[11/26 10:18:52    346s] (I)       | | | +-Phase 1c                                 7.40%  376.98 sec  377.01 sec  0.03 sec  0.03 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Two level Routing                      7.37%  376.98 sec  377.01 sec  0.03 sec  0.03 sec 
[11/26 10:18:52    346s] (I)       | | | | | +-Two Level Routing (Regular)          4.47%  376.98 sec  377.00 sec  0.02 sec  0.02 sec 
[11/26 10:18:52    346s] (I)       | | | | | +-Two Level Routing (Strong)           2.68%  377.00 sec  377.01 sec  0.01 sec  0.01 sec 
[11/26 10:18:52    346s] (I)       | | | +-Phase 1d                                42.43%  377.01 sec  377.17 sec  0.16 sec  0.16 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Detoured routing (1T)                 42.35%  377.01 sec  377.17 sec  0.16 sec  0.16 sec 
[11/26 10:18:52    346s] (I)       | | | +-Phase 1e                                 1.06%  377.17 sec  377.17 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Route legalization                     0.90%  377.17 sec  377.17 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | | | +-Legalize Blockage Violations         0.86%  377.17 sec  377.17 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | | +-Phase 1l                                 9.71%  377.17 sec  377.21 sec  0.04 sec  0.04 sec 
[11/26 10:18:52    346s] (I)       | | | | +-Layer assignment (1T)                  9.35%  377.17 sec  377.21 sec  0.04 sec  0.03 sec 
[11/26 10:18:52    346s] (I)       | +-Export cong map                              1.09%  377.21 sec  377.22 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)       | | +-Export 2D cong map                         0.50%  377.21 sec  377.22 sec  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)      ======================= Summary by functions ========================
[11/26 10:18:52    346s] (I)       Lv  Step                                      %      Real       CPU 
[11/26 10:18:52    346s] (I)      ---------------------------------------------------------------------
[11/26 10:18:52    346s] (I)        0  Early Global Route                  100.00%  0.38 sec  0.37 sec 
[11/26 10:18:52    346s] (I)        1  Early Global Route kernel            98.73%  0.37 sec  0.36 sec 
[11/26 10:18:52    346s] (I)        2  Global Routing                       81.11%  0.31 sec  0.30 sec 
[11/26 10:18:52    346s] (I)        2  Import and model                     14.79%  0.06 sec  0.05 sec 
[11/26 10:18:52    346s] (I)        2  Export cong map                       1.09%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        3  Net group 1                          79.28%  0.30 sec  0.30 sec 
[11/26 10:18:52    346s] (I)        3  Create route DB                       7.85%  0.03 sec  0.03 sec 
[11/26 10:18:52    346s] (I)        3  Create place DB                       5.67%  0.02 sec  0.02 sec 
[11/26 10:18:52    346s] (I)        3  Create route kernel                   0.92%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        3  Initialization                        0.80%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        3  Export 2D cong map                    0.50%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        4  Phase 1d                             42.43%  0.16 sec  0.16 sec 
[11/26 10:18:52    346s] (I)        4  Phase 1l                              9.71%  0.04 sec  0.04 sec 
[11/26 10:18:52    346s] (I)        4  Phase 1b                              8.07%  0.03 sec  0.03 sec 
[11/26 10:18:52    346s] (I)        4  Import route data (1T)                7.61%  0.03 sec  0.03 sec 
[11/26 10:18:52    346s] (I)        4  Phase 1c                              7.40%  0.03 sec  0.03 sec 
[11/26 10:18:52    346s] (I)        4  Phase 1a                              6.16%  0.02 sec  0.02 sec 
[11/26 10:18:52    346s] (I)        4  Import place data                     5.65%  0.02 sec  0.02 sec 
[11/26 10:18:52    346s] (I)        4  Generate topology                     1.91%  0.01 sec  0.01 sec 
[11/26 10:18:52    346s] (I)        4  Phase 1e                              1.06%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        5  Detoured routing (1T)                42.35%  0.16 sec  0.16 sec 
[11/26 10:18:52    346s] (I)        5  Layer assignment (1T)                 9.35%  0.04 sec  0.03 sec 
[11/26 10:18:52    346s] (I)        5  Two level Routing                     7.37%  0.03 sec  0.03 sec 
[11/26 10:18:52    346s] (I)        5  Monotonic routing (1T)                5.50%  0.02 sec  0.02 sec 
[11/26 10:18:52    346s] (I)        5  Read nets                             4.69%  0.02 sec  0.02 sec 
[11/26 10:18:52    346s] (I)        5  Pattern routing (1T)                  4.46%  0.02 sec  0.02 sec 
[11/26 10:18:52    346s] (I)        5  Read instances and placement          1.54%  0.01 sec  0.01 sec 
[11/26 10:18:52    346s] (I)        5  Model blockage capacity               1.03%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        5  Read blockages ( Layer 2-3 )          0.91%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        5  Route legalization                    0.90%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        5  Add via demand to 2D                  0.77%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        5  Pattern Routing Avoiding Blockages    0.59%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        5  Set up via pillars                    0.42%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        5  Read prerouted                        0.07%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        5  Initialize 3D grid graph              0.06%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        6  Two Level Routing (Regular)           4.47%  0.02 sec  0.02 sec 
[11/26 10:18:52    346s] (I)        6  Two Level Routing (Strong)            2.68%  0.01 sec  0.01 sec 
[11/26 10:18:52    346s] (I)        6  Initialize 3D capacity                0.94%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        6  Legalize Blockage Violations          0.86%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        6  Read instance blockages               0.56%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        6  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        6  Read clock blockages                  0.07%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] (I)        7  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[11/26 10:18:52    346s] Running post-eGR process
[11/26 10:18:52    346s] OPERPROF: Starting HotSpotCal at level 1, MEM:3269.9M, EPOCH TIME: 1732634332.046106
[11/26 10:18:52    346s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:52    346s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:18:52    346s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:52    346s] [hotspot] | normalized |          1.78 |         25.33 |
[11/26 10:18:52    346s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:52    346s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[11/26 10:18:52    346s] [hotspot] max/total 1.78/25.33, big hotspot (>10) total 0.00
[11/26 10:18:52    346s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] [hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] [hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] [hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] [hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] [hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] Top 5 hotspots total area: 4.89
[11/26 10:18:52    346s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.005, MEM:3269.9M, EPOCH TIME: 1732634332.050857
[11/26 10:18:52    346s] [hotspot] Hotspot report including placement blocked areas
[11/26 10:18:52    346s] OPERPROF: Starting HotSpotCal at level 1, MEM:3269.9M, EPOCH TIME: 1732634332.051373
[11/26 10:18:52    346s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:52    346s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:18:52    346s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:52    346s] [hotspot] | normalized |          1.78 |         25.33 |
[11/26 10:18:52    346s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:52    346s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[11/26 10:18:52    346s] [hotspot] max/total 1.78/25.33, big hotspot (>10) total 0.00
[11/26 10:18:52    346s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] [hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] [hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] [hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] [hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] [hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[11/26 10:18:52    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:52    346s] Top 5 hotspots total area: 4.89
[11/26 10:18:52    346s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.005, MEM:3269.9M, EPOCH TIME: 1732634332.056404
[11/26 10:18:52    346s] Reported timing to dir ./timingReports
[11/26 10:18:52    346s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 2846.9M, totSessionCpu=0:05:47 **
[11/26 10:18:52    346s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3269.9M, EPOCH TIME: 1732634332.062530
[11/26 10:18:52    346s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:52    346s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:52    346s] 
[11/26 10:18:52    346s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:52    346s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:52    346s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3269.9M, EPOCH TIME: 1732634332.068060
[11/26 10:18:52    346s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:52    346s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:52    346s] Saving timing graph ...
[11/26 10:18:52    346s] TG backup dir: /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/opt_timing_graph_xEyO30
[11/26 10:18:52    346s] Disk Usage:
[11/26 10:18:52    346s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/26 10:18:52    346s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5715547136 1576260608  79% /home
[11/26 10:18:52    347s] Done save timing graph
[11/26 10:18:52    347s] Disk Usage:
[11/26 10:18:52    347s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/26 10:18:52    347s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5715551232 1576256512  79% /home
[11/26 10:18:52    347s] 
[11/26 10:18:52    347s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:18:52    347s] 
[11/26 10:18:52    347s] TimeStamp Deleting Cell Server End ...
[11/26 10:18:52    347s] Starting delay calculation for Hold views
[11/26 10:18:53    347s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 10:18:53    347s] #################################################################################
[11/26 10:18:53    347s] # Design Stage: PreRoute
[11/26 10:18:53    347s] # Design Name: dist_sort
[11/26 10:18:53    347s] # Design Mode: 90nm
[11/26 10:18:53    347s] # Analysis Mode: MMMC Non-OCV 
[11/26 10:18:53    347s] # Parasitics Mode: No SPEF/RCDB 
[11/26 10:18:53    347s] # Signoff Settings: SI Off 
[11/26 10:18:53    347s] #################################################################################
[11/26 10:18:53    347s] Calculate delays in Single mode...
[11/26 10:18:53    347s] Topological Sorting (REAL = 0:00:00.0, MEM = 3243.9M, InitMEM = 3243.9M)
[11/26 10:18:53    347s] Start delay calculation (fullDC) (1 T). (MEM=2826.12)
[11/26 10:18:53    347s] End AAE Lib Interpolated Model. (MEM=3255.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:18:54    348s] Total number of fetched objects 10596
[11/26 10:18:54    348s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:18:54    348s] End delay calculation. (MEM=2838.34 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 10:18:54    348s] End delay calculation (fullDC). (MEM=2838.34 CPU=0:00:01.3 REAL=0:00:01.0)
[11/26 10:18:54    348s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 3258.5M) ***
[11/26 10:18:54    348s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:05:49 mem=3258.5M)
[11/26 10:18:54    349s] Restoring timing graph ...
[11/26 10:18:55    349s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[11/26 10:18:55    349s] Done restore timing graph
[11/26 10:18:55    350s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 
Hold views included:
 default_hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |   N/A   |  0.003  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.013  |   N/A   |  0.013  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
Routing Overflow: 5.55% H and 0.03% V
------------------------------------------------------------------

[11/26 10:18:55    350s] *** Final Summary (holdfix) CPU=0:00:03.4, REAL=0:00:03.0, MEM=3253.6M
[11/26 10:18:55    350s] Begin: Collecting metrics
[11/26 10:18:55    350s] **INFO: Starting Blocking QThread with 1 CPU
[11/26 10:18:55    350s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/26 10:18:55      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.6M
[11/26 10:18:55      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2840.8M, current mem=2173.8M)
[11/26 10:18:55      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2186.1M, current mem=2181.2M)
[11/26 10:18:56      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 11.6M
[11/26 10:18:56      0s] 
[11/26 10:18:56      0s] =============================================================================================
[11/26 10:18:56      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.12-s091_1
[11/26 10:18:56      0s] =============================================================================================
[11/26 10:18:56      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:56      0s] ---------------------------------------------------------------------------------------------
[11/26 10:18:56      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:18:56      0s] ---------------------------------------------------------------------------------------------
[11/26 10:18:56      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:18:56      0s] ---------------------------------------------------------------------------------------------

[11/26 10:18:56    350s]  
_______________________________________________________________________
[11/26 10:18:56    350s]  --------------------------------------------------------------------------------------------------------------- 
[11/26 10:18:56    350s] | Snapshot        | WNS   | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
[11/26 10:18:56    350s] |                 | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[11/26 10:18:56    350s] |-----------------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
[11/26 10:18:56    350s] | initial_summary | 0.003 |   0 |       36.28 |            |              | 0:00:04  |        3258 |    0 |   0 |
[11/26 10:18:56    350s] | hold_fixing     |       |     |             |            |              | 0:00:01  |        3319 |      |     |
[11/26 10:18:56    350s] | final_summary   | 0.003 |   0 |       36.28 |       1.78 |        25.33 | 0:00:05  |        3255 |    0 |   0 |
[11/26 10:18:56    350s]  --------------------------------------------------------------------------------------------------------------- 
[11/26 10:18:56    350s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2840.8M, current mem=2828.4M)

[11/26 10:18:56    350s] End: Collecting metrics
[11/26 10:18:56    350s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2828.4M, totSessionCpu=0:05:50 **
[11/26 10:18:56    350s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:18:56    350s] *** Finished optDesign ***
[11/26 10:18:56    350s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:18:56    350s] UM:*                                                                   final
[11/26 10:18:56    350s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:18:56    350s] UM:*                                                                   opt_design_postcts_hold
[11/26 10:18:56    350s] Info: Summary of CRR changes:
[11/26 10:18:56    350s]       - Timing transform commits:       0
[11/26 10:18:56    350s] 
[11/26 10:18:56    350s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:10.5 real=0:00:11.3)
[11/26 10:18:56    350s] Info: Destroy the CCOpt slew target map.
[11/26 10:18:56    350s] 
[11/26 10:18:56    350s] *** Summary of all messages that are not suppressed in this session:
[11/26 10:18:56    350s] Severity  ID               Count  Summary                                  
[11/26 10:18:56    350s] WARNING   IMPPSP-1321          4  Removed %d out of boundary tracks from l...
[11/26 10:18:56    350s] *** Message Summary: 4 warning(s), 0 error(s)
[11/26 10:18:56    350s] 
[11/26 10:18:56    350s] clean pInstBBox. size 0
[11/26 10:18:56    350s] Cell dist_sort LLGs are deleted
[11/26 10:18:56    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:56    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:56    350s] Info: pop threads available for lower-level modules during optimization.
[11/26 10:18:56    350s] *** optDesign #2 [finish] () : cpu/real = 0:00:10.7/0:00:11.5 (0.9), totSession cpu/real = 0:05:50.3/0:07:17.1 (0.8), mem = 3254.6M
[11/26 10:18:56    350s] 
[11/26 10:18:56    350s] =============================================================================================
[11/26 10:18:56    350s]  Final TAT Report : optDesign #2                                                23.12-s091_1
[11/26 10:18:56    350s] =============================================================================================
[11/26 10:18:56    350s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:56    350s] ---------------------------------------------------------------------------------------------
[11/26 10:18:56    350s] [ InitOpt                ]      1   0:00:01.1  (   9.7 % )     0:00:01.1 /  0:00:01.1    1.0
[11/26 10:18:56    350s] [ HoldOpt                ]      1   0:00:00.2  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:18:56    350s] [ ViewPruning            ]      8   0:00:00.4  (   3.3 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 10:18:56    350s] [ BuildHoldData          ]      1   0:00:01.8  (  15.7 % )     0:00:04.6 /  0:00:04.5    1.0
[11/26 10:18:56    350s] [ OptSummaryReport       ]      2   0:00:01.3  (  11.7 % )     0:00:03.8 /  0:00:03.5    0.9
[11/26 10:18:56    350s] [ MetricReport           ]      3   0:00:00.7  (   5.9 % )     0:00:00.7 /  0:00:00.4    0.5
[11/26 10:18:56    350s] [ DrvReport              ]      2   0:00:00.5  (   4.3 % )     0:00:00.5 /  0:00:00.2    0.5
[11/26 10:18:56    350s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:18:56    350s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 10:18:56    350s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   3.4 % )     0:00:00.4 /  0:00:00.4    0.9
[11/26 10:18:56    350s] [ UpdateTimingGraph      ]      9   0:00:00.3  (   3.0 % )     0:00:03.7 /  0:00:03.7    1.0
[11/26 10:18:56    350s] [ FullDelayCalc          ]      2   0:00:02.6  (  22.4 % )     0:00:02.6 /  0:00:02.6    1.0
[11/26 10:18:56    350s] [ TimingUpdate           ]     18   0:00:01.4  (  11.8 % )     0:00:01.4 /  0:00:01.3    1.0
[11/26 10:18:56    350s] [ TimingReport           ]      4   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:18:56    350s] [ GenerateReports        ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:18:56    350s] [ MISC                   ]          0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    0.9
[11/26 10:18:56    350s] ---------------------------------------------------------------------------------------------
[11/26 10:18:56    350s]  optDesign #2 TOTAL                 0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:10.7    0.9
[11/26 10:18:56    350s] ---------------------------------------------------------------------------------------------
[11/26 10:18:56    350s] <CMD> optDesign -postCTS -drv
[11/26 10:18:56    350s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2798.9M, totSessionCpu=0:05:50 **
[11/26 10:18:56    350s] 
[11/26 10:18:56    350s] Active Setup views: default_setup_view 
[11/26 10:18:56    350s] *** optDesign #3 [begin] () : totSession cpu/real = 0:05:50.4/0:07:17.1 (0.8), mem = 3236.6M
[11/26 10:18:56    350s] Info: 1 threads available for lower-level modules during optimization.
[11/26 10:18:56    350s] GigaOpt running with 1 threads.
[11/26 10:18:56    350s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:05:50.4/0:07:17.1 (0.8), mem = 3236.6M
[11/26 10:18:56    350s] **INFO: User settings:
[11/26 10:18:56    350s] setDesignMode -topRoutingLayer                                 M3
[11/26 10:18:56    350s] setExtractRCMode -engine                                       preRoute
[11/26 10:18:56    350s] setDelayCalMode -enable_high_fanout                            true
[11/26 10:18:56    350s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[11/26 10:18:56    350s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[11/26 10:18:56    350s] setDelayCalMode -engine                                        aae
[11/26 10:18:56    350s] setDelayCalMode -ignoreNetLoad                                 false
[11/26 10:18:56    350s] setDelayCalMode -socv_accuracy_mode                            low
[11/26 10:18:56    350s] setOptMode -opt_view_pruning_hold_views_active_list            { default_hold_view }
[11/26 10:18:56    350s] setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
[11/26 10:18:56    350s] setOptMode -opt_all_end_points                                 true
[11/26 10:18:56    350s] setOptMode -opt_view_pruning_hold_views_persistent_list        { default_hold_view}
[11/26 10:18:56    350s] setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
[11/26 10:18:56    350s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
[11/26 10:18:56    350s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow       0
[11/26 10:18:56    350s] setOptMode -opt_consider_routing_congestion                    true
[11/26 10:18:56    350s] setOptMode -opt_drv_margin                                     0
[11/26 10:18:56    350s] setOptMode -opt_drv                                            true
[11/26 10:18:56    350s] setOptMode -opt_fix_fanout_load                                true
[11/26 10:18:56    350s] setOptMode -opt_hold_allow_setup_tns_degradation               false
[11/26 10:18:56    350s] setOptMode -opt_post_route_fix_si_transitions                  true
[11/26 10:18:56    350s] setOptMode -opt_resize_flip_flops                              true
[11/26 10:18:56    350s] setOptMode -opt_preserve_all_sequential                        false
[11/26 10:18:56    350s] setOptMode -opt_setup_target_slack                             0
[11/26 10:18:56    350s] setOptMode -opt_skew                                           false
[11/26 10:18:56    350s] setPlaceMode -place_global_cong_effort                         high
[11/26 10:18:56    350s] setPlaceMode -place_global_reorder_scan                        false
[11/26 10:18:56    350s] setPlaceMode -place_global_timing_effort                       high
[11/26 10:18:56    350s] setAnalysisMode -analysisType                                  single
[11/26 10:18:56    350s] setAnalysisMode -checkType                                     setup
[11/26 10:18:56    350s] setAnalysisMode -clkSrcPath                                    true
[11/26 10:18:56    350s] setAnalysisMode -clockPropagation                              sdcControl
[11/26 10:18:56    350s] setRouteMode -earlyGlobalMaxRouteLayer                         3
[11/26 10:18:56    350s] 
[11/26 10:18:56    350s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/26 10:18:56    350s] 
[11/26 10:18:56    350s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:18:56    350s] Summary for sequential cells identification: 
[11/26 10:18:56    350s]   Identified SBFF number: 17
[11/26 10:18:56    350s]   Identified MBFF number: 0
[11/26 10:18:56    350s]   Identified SB Latch number: 6
[11/26 10:18:56    350s]   Identified MB Latch number: 0
[11/26 10:18:56    350s]   Not identified SBFF number: 0
[11/26 10:18:56    350s]   Not identified MBFF number: 0
[11/26 10:18:56    350s]   Not identified SB Latch number: 0
[11/26 10:18:56    350s]   Not identified MB Latch number: 0
[11/26 10:18:56    350s]   Number of sequential cells which are not FFs: 3
[11/26 10:18:56    350s]  Visiting view : default_setup_view
[11/26 10:18:56    350s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:56    350s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:56    350s]  Visiting view : default_hold_view
[11/26 10:18:56    350s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:56    350s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:56    350s] TLC MultiMap info (StdDelay):
[11/26 10:18:56    350s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:18:56    350s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:56    350s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:18:56    350s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:56    350s]  Setting StdDelay to: 4.2ps
[11/26 10:18:56    350s] 
[11/26 10:18:56    350s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:18:56    350s] Need call spDPlaceInit before registerPrioInstLoc.
[11/26 10:18:56    350s] OPERPROF: Starting DPlace-Init at level 1, MEM:3240.6M, EPOCH TIME: 1732634336.542175
[11/26 10:18:56    350s] Processing tracks to init pin-track alignment.
[11/26 10:18:56    350s] z: 1, totalTracks: 1
[11/26 10:18:56    350s] z: 3, totalTracks: 1
[11/26 10:18:56    350s] z: 5, totalTracks: 1
[11/26 10:18:56    350s] z: 7, totalTracks: 1
[11/26 10:18:56    350s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:18:56    350s] Cell dist_sort LLGs are deleted
[11/26 10:18:56    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:56    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:56    350s] # Building dist_sort llgBox search-tree.
[11/26 10:18:56    350s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3240.6M, EPOCH TIME: 1732634336.548450
[11/26 10:18:56    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:56    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:56    350s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3240.6M, EPOCH TIME: 1732634336.548928
[11/26 10:18:56    350s] Max number of tech site patterns supported in site array is 256.
[11/26 10:18:56    350s] Core basic site is coreSite
[11/26 10:18:56    350s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:18:56    350s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:18:56    350s] Fast DP-INIT is on for default
[11/26 10:18:56    350s] Keep-away cache is enable on metals: 1-10
[11/26 10:18:56    350s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:18:56    350s] Atter site array init, number of instance map data is 0.
[11/26 10:18:56    350s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.005, MEM:3240.6M, EPOCH TIME: 1732634336.553687
[11/26 10:18:56    350s] 
[11/26 10:18:56    350s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:56    350s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:56    350s] OPERPROF:     Starting CMU at level 3, MEM:3240.6M, EPOCH TIME: 1732634336.555871
[11/26 10:18:56    350s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3240.6M, EPOCH TIME: 1732634336.556386
[11/26 10:18:56    350s] 
[11/26 10:18:56    350s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:18:56    350s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.009, MEM:3240.6M, EPOCH TIME: 1732634336.557076
[11/26 10:18:56    350s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3240.6M, EPOCH TIME: 1732634336.557127
[11/26 10:18:56    350s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3240.6M, EPOCH TIME: 1732634336.557276
[11/26 10:18:56    350s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3240.6MB).
[11/26 10:18:56    350s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.018, MEM:3240.6M, EPOCH TIME: 1732634336.559737
[11/26 10:18:56    350s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3240.6M, EPOCH TIME: 1732634336.560164
[11/26 10:18:56    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:56    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:56    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:56    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:56    350s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.016, MEM:3236.6M, EPOCH TIME: 1732634336.575816
[11/26 10:18:56    350s] 
[11/26 10:18:56    350s] Creating Lib Analyzer ...
[11/26 10:18:56    350s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:18:56    350s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:18:56    350s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:18:56    350s] 
[11/26 10:18:56    350s] {RT RC_corner_25 0 2 3  0}
[11/26 10:18:56    350s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:51 mem=3242.7M
[11/26 10:18:56    350s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:51 mem=3242.7M
[11/26 10:18:56    350s] Creating Lib Analyzer, finished. 
[11/26 10:18:57    350s] **INFO: Using Advanced Metric Collection system.
[11/26 10:18:57    350s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2806.4M, totSessionCpu=0:05:51 **
[11/26 10:18:57    350s] #optDebug: { P: 90 W: 1195 FE: standard PE: none LDR: 1}
[11/26 10:18:57    350s] *** optDesign -postCTS ***
[11/26 10:18:57    350s] DRC Margin: user margin 0.0; extra margin 0.2
[11/26 10:18:57    350s] Hold Target Slack: user slack 0
[11/26 10:18:57    350s] Setup Target Slack: user slack 0; extra slack 0.0
[11/26 10:18:57    350s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3242.7M, EPOCH TIME: 1732634337.085264
[11/26 10:18:57    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:57    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:57    350s] 
[11/26 10:18:57    350s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:57    350s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:57    350s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3242.7M, EPOCH TIME: 1732634337.090914
[11/26 10:18:57    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:57    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:57    351s] Multi-VT timing optimization disabled based on library information.
[11/26 10:18:57    351s] 
[11/26 10:18:57    351s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:18:57    351s] Deleting Lib Analyzer.
[11/26 10:18:57    351s] 
[11/26 10:18:57    351s] TimeStamp Deleting Cell Server End ...
[11/26 10:18:57    351s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:18:57    351s] 
[11/26 10:18:57    351s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:18:57    351s] Summary for sequential cells identification: 
[11/26 10:18:57    351s]   Identified SBFF number: 17
[11/26 10:18:57    351s]   Identified MBFF number: 0
[11/26 10:18:57    351s]   Identified SB Latch number: 6
[11/26 10:18:57    351s]   Identified MB Latch number: 0
[11/26 10:18:57    351s]   Not identified SBFF number: 0
[11/26 10:18:57    351s]   Not identified MBFF number: 0
[11/26 10:18:57    351s]   Not identified SB Latch number: 0
[11/26 10:18:57    351s]   Not identified MB Latch number: 0
[11/26 10:18:57    351s]   Number of sequential cells which are not FFs: 3
[11/26 10:18:57    351s]  Visiting view : default_setup_view
[11/26 10:18:57    351s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:57    351s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:57    351s]  Visiting view : default_hold_view
[11/26 10:18:57    351s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:18:57    351s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:57    351s] TLC MultiMap info (StdDelay):
[11/26 10:18:57    351s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:18:57    351s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:57    351s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:18:57    351s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:18:57    351s]  Setting StdDelay to: 4.2ps
[11/26 10:18:57    351s] 
[11/26 10:18:57    351s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:18:57    351s] 
[11/26 10:18:57    351s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:18:57    351s] 
[11/26 10:18:57    351s] TimeStamp Deleting Cell Server End ...
[11/26 10:18:57    351s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3242.7M, EPOCH TIME: 1732634337.138095
[11/26 10:18:57    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:57    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:57    351s] Cell dist_sort LLGs are deleted
[11/26 10:18:57    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:57    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:57    351s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3236.7M, EPOCH TIME: 1732634337.138524
[11/26 10:18:57    351s] Start to check current routing status for nets...
[11/26 10:18:57    351s] All nets are already routed correctly.
[11/26 10:18:57    351s] End to check current routing status for nets (mem=3236.7M)
[11/26 10:18:57    351s] Cell dist_sort LLGs are deleted
[11/26 10:18:57    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:57    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:57    351s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3236.7M, EPOCH TIME: 1732634337.170370
[11/26 10:18:57    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:57    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:57    351s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3236.7M, EPOCH TIME: 1732634337.170811
[11/26 10:18:57    351s] Max number of tech site patterns supported in site array is 256.
[11/26 10:18:57    351s] Core basic site is coreSite
[11/26 10:18:57    351s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:18:57    351s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:18:57    351s] Fast DP-INIT is on for default
[11/26 10:18:57    351s] Atter site array init, number of instance map data is 0.
[11/26 10:18:57    351s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.004, MEM:3236.7M, EPOCH TIME: 1732634337.174932
[11/26 10:18:57    351s] 
[11/26 10:18:57    351s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:57    351s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:57    351s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.007, MEM:3236.7M, EPOCH TIME: 1732634337.177264
[11/26 10:18:57    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:57    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:57    351s] 
[11/26 10:18:57    351s] Creating Lib Analyzer ...
[11/26 10:18:57    351s] 
[11/26 10:18:57    351s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:18:57    351s] Summary for sequential cells identification: 
[11/26 10:18:57    351s]   Identified SBFF number: 17
[11/26 10:18:57    351s]   Identified MBFF number: 0
[11/26 10:18:57    351s]   Identified SB Latch number: 6
[11/26 10:18:57    351s]   Identified MB Latch number: 0
[11/26 10:18:57    351s]   Not identified SBFF number: 0
[11/26 10:18:57    351s]   Not identified MBFF number: 0
[11/26 10:18:57    351s]   Not identified SB Latch number: 0
[11/26 10:18:57    351s]   Not identified MB Latch number: 0
[11/26 10:18:57    351s]   Number of sequential cells which are not FFs: 3
[11/26 10:18:57    351s]  Visiting view : default_setup_view
[11/26 10:18:57    351s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 10:18:57    351s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:57    351s]  Visiting view : default_hold_view
[11/26 10:18:57    351s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 10:18:57    351s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:18:57    351s] TLC MultiMap info (StdDelay):
[11/26 10:18:57    351s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:18:57    351s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.3ps
[11/26 10:18:57    351s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:18:57    351s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.3ps
[11/26 10:18:57    351s]  Setting StdDelay to: 4.3ps
[11/26 10:18:57    351s] 
[11/26 10:18:57    351s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:18:57    351s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:18:57    351s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:18:57    351s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:18:57    351s] 
[11/26 10:18:57    351s] {RT RC_corner_25 0 2 3  0}
[11/26 10:18:57    351s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:52 mem=3244.7M
[11/26 10:18:57    351s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:52 mem=3244.7M
[11/26 10:18:57    351s] Creating Lib Analyzer, finished. 
[11/26 10:18:58    351s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.003  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   21    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
------------------------------------------------------------------

[11/26 10:18:58    351s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2809.4M, totSessionCpu=0:05:52 **
[11/26 10:18:58    351s] Begin: Collecting metrics
[11/26 10:18:58    352s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.003 |   0 |       36.28 | 0:00:01  |        3243 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[11/26 10:18:58    352s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2828.4M, current mem=2809.4M)

[11/26 10:18:58    352s] End: Collecting metrics
[11/26 10:18:58    352s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.7/0:00:01.8 (1.0), totSession cpu/real = 0:05:52.1/0:07:18.9 (0.8), mem = 3242.8M
[11/26 10:18:58    352s] 
[11/26 10:18:58    352s] =============================================================================================
[11/26 10:18:58    352s]  Step TAT Report : InitOpt #1 / optDesign #3                                    23.12-s091_1
[11/26 10:18:58    352s] =============================================================================================
[11/26 10:18:58    352s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:58    352s] ---------------------------------------------------------------------------------------------
[11/26 10:18:58    352s] [ ViewPruning            ]      2   0:00:00.4  (  20.9 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 10:18:58    352s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/26 10:18:58    352s] [ MetricReport           ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:18:58    352s] [ DrvReport              ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:18:58    352s] [ CellServerInit         ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/26 10:18:58    352s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  14.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:18:58    352s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:58    352s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:58    352s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[11/26 10:18:58    352s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[11/26 10:18:58    352s] [ TimingUpdate           ]      3   0:00:00.7  (  37.5 % )     0:00:00.7 /  0:00:00.7    1.0
[11/26 10:18:58    352s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:58    352s] [ MISC                   ]          0:00:00.2  (  12.9 % )     0:00:00.2 /  0:00:00.2    0.9
[11/26 10:18:58    352s] ---------------------------------------------------------------------------------------------
[11/26 10:18:58    352s]  InitOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.7    1.0
[11/26 10:18:58    352s] ---------------------------------------------------------------------------------------------
[11/26 10:18:58    352s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 10:18:58    352s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:52 mem=3242.8M
[11/26 10:18:58    352s] OPERPROF: Starting DPlace-Init at level 1, MEM:3242.8M, EPOCH TIME: 1732634338.211031
[11/26 10:18:58    352s] Processing tracks to init pin-track alignment.
[11/26 10:18:58    352s] z: 1, totalTracks: 1
[11/26 10:18:58    352s] z: 3, totalTracks: 1
[11/26 10:18:58    352s] z: 5, totalTracks: 1
[11/26 10:18:58    352s] z: 7, totalTracks: 1
[11/26 10:18:58    352s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:18:58    352s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3242.8M, EPOCH TIME: 1732634338.217422
[11/26 10:18:58    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:58    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:58    352s] 
[11/26 10:18:58    352s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:58    352s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:58    352s] 
[11/26 10:18:58    352s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:18:58    352s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3242.8M, EPOCH TIME: 1732634338.224685
[11/26 10:18:58    352s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3242.8M, EPOCH TIME: 1732634338.224771
[11/26 10:18:58    352s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3242.8M, EPOCH TIME: 1732634338.224899
[11/26 10:18:58    352s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3242.8MB).
[11/26 10:18:58    352s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.015, MEM:3242.8M, EPOCH TIME: 1732634338.226325
[11/26 10:18:58    352s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:52 mem=3242.8M
[11/26 10:18:58    352s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3242.8M, EPOCH TIME: 1732634338.233919
[11/26 10:18:58    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:58    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:58    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:58    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:58    352s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.015, MEM:3242.8M, EPOCH TIME: 1732634338.248487
[11/26 10:18:58    352s] OPTC: m4 20.0 50.0 [ 115.0 20.0 50.0 ]
[11/26 10:18:58    352s] OPTC: view 50.0:115.0 [ 0.0500 ]
[11/26 10:18:58    352s] *** ExcludedClockNetOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:05:52.5/0:07:19.4 (0.8), mem = 3242.8M
[11/26 10:18:58    352s] *** Starting optimizing excluded clock nets MEM= 3242.8M) ***
[11/26 10:18:58    352s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3242.8M) ***
[11/26 10:18:58    352s] *** ExcludedClockNetOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:52.5/0:07:19.4 (0.8), mem = 3242.8M
[11/26 10:18:58    352s] 
[11/26 10:18:58    352s] =============================================================================================
[11/26 10:18:58    352s]  Step TAT Report : ExcludedClockNetOpt #1 / optDesign #3                        23.12-s091_1
[11/26 10:18:58    352s] =============================================================================================
[11/26 10:18:58    352s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:58    352s] ---------------------------------------------------------------------------------------------
[11/26 10:18:58    352s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:58    352s] ---------------------------------------------------------------------------------------------
[11/26 10:18:58    352s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:58    352s] ---------------------------------------------------------------------------------------------
[11/26 10:18:58    352s] *** ExcludedClockNetOpt #2 [begin] (optDesign #3) : totSession cpu/real = 0:05:52.5/0:07:19.4 (0.8), mem = 3242.8M
[11/26 10:18:58    352s] *** Starting optimizing excluded clock nets MEM= 3242.8M) ***
[11/26 10:18:58    352s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3242.8M) ***
[11/26 10:18:58    352s] *** ExcludedClockNetOpt #2 [finish] (optDesign #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:52.5/0:07:19.4 (0.8), mem = 3242.8M
[11/26 10:18:58    352s] 
[11/26 10:18:58    352s] =============================================================================================
[11/26 10:18:58    352s]  Step TAT Report : ExcludedClockNetOpt #2 / optDesign #3                        23.12-s091_1
[11/26 10:18:58    352s] =============================================================================================
[11/26 10:18:58    352s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:18:58    352s] ---------------------------------------------------------------------------------------------
[11/26 10:18:58    352s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:58    352s] ---------------------------------------------------------------------------------------------
[11/26 10:18:58    352s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:18:58    352s] ---------------------------------------------------------------------------------------------
[11/26 10:18:58    352s] Begin: Collecting metrics
[11/26 10:18:58    352s] 
 ------------------------------------------------------------------------------------------- 
| Snapshot                | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                         | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         | 0.003 |   0 |       36.28 | 0:00:01  |        3243 |    0 |   0 |
| excluded_clk_net_fixing |       |     |             | 0:00:00  |        3243 |      |     |
 ------------------------------------------------------------------------------------------- 
[11/26 10:18:58    352s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2810.9M, current mem=2810.9M)

[11/26 10:18:58    352s] End: Collecting metrics
[11/26 10:18:58    352s] Info: Done creating the CCOpt slew target map.
[11/26 10:18:59    353s] OPTC: user 20.0
[11/26 10:18:59    353s] (I)      Running eGR regular flow
[11/26 10:18:59    353s] Running assign ptn pin
[11/26 10:18:59    353s] Running config msv constraints
[11/26 10:18:59    353s] Running pre-eGR process
[11/26 10:18:59    353s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.13 MB )
[11/26 10:18:59    353s] (I)      Initializing eGR engine (regular)
[11/26 10:18:59    353s] Set min layer with nano route mode ( 2 )
[11/26 10:18:59    353s] Set max layer with parameter ( 3 )
[11/26 10:18:59    353s] (I)      clean place blk overflow:
[11/26 10:18:59    353s] (I)      H : enabled 1.00 0
[11/26 10:18:59    353s] (I)      V : enabled 1.00 0
[11/26 10:18:59    353s] (I)      Initializing eGR engine (regular)
[11/26 10:18:59    353s] Set min layer with nano route mode ( 2 )
[11/26 10:18:59    353s] Set max layer with parameter ( 3 )
[11/26 10:18:59    353s] (I)      clean place blk overflow:
[11/26 10:18:59    353s] (I)      H : enabled 1.00 0
[11/26 10:18:59    353s] (I)      V : enabled 1.00 0
[11/26 10:18:59    353s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.13 MB )
[11/26 10:18:59    353s] (I)      Running eGR Regular flow
[11/26 10:18:59    353s] (I)      # wire layers (front) : 11
[11/26 10:18:59    353s] (I)      # wire layers (back)  : 0
[11/26 10:18:59    353s] (I)      min wire layer : 1
[11/26 10:18:59    353s] (I)      max wire layer : 10
[11/26 10:18:59    353s] (I)      # cut layers (front) : 10
[11/26 10:18:59    353s] (I)      # cut layers (back)  : 0
[11/26 10:18:59    353s] (I)      min cut layer : 1
[11/26 10:18:59    353s] (I)      max cut layer : 9
[11/26 10:18:59    353s] (I)      ================================ Layers ================================
[11/26 10:18:59    353s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:59    353s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 10:18:59    353s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:59    353s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 10:18:59    353s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 10:18:59    353s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:18:59    353s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 10:18:59    353s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:18:59    353s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 10:18:59    353s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 10:18:59    353s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 10:18:59    353s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:18:59    353s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 10:18:59    353s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 10:18:59    353s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 10:18:59    353s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:18:59    353s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 10:18:59    353s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 10:18:59    353s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 10:18:59    353s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:18:59    353s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 10:18:59    353s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 10:18:59    353s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 10:18:59    353s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 10:18:59    353s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:59    353s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 10:18:59    353s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 10:18:59    353s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 10:18:59    353s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 10:18:59    353s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 10:18:59    353s] (I)      Started Import and model ( Curr Mem: 3.13 MB )
[11/26 10:18:59    353s] (I)      == Non-default Options ==
[11/26 10:18:59    353s] (I)      Build term to term wires                           : false
[11/26 10:18:59    353s] (I)      Maximum routing layer                              : 3
[11/26 10:18:59    353s] (I)      Top routing layer                                  : 3
[11/26 10:18:59    353s] (I)      Number of threads                                  : 1
[11/26 10:18:59    353s] (I)      Route tie net to shape                             : auto
[11/26 10:18:59    353s] (I)      Method to set GCell size                           : row
[11/26 10:18:59    353s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 10:18:59    353s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 10:18:59    353s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:59    353s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:59    353s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:59    353s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:18:59    353s] (I)      ============== Pin Summary ==============
[11/26 10:18:59    353s] (I)      +-------+--------+---------+------------+
[11/26 10:18:59    353s] (I)      | Layer | # pins | % total |      Group |
[11/26 10:18:59    353s] (I)      +-------+--------+---------+------------+
[11/26 10:18:59    353s] (I)      |     1 |  19391 |   71.62 |        Pin |
[11/26 10:18:59    353s] (I)      |     2 |   7682 |   28.38 |        Pin |
[11/26 10:18:59    353s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 10:18:59    353s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 10:18:59    353s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 10:18:59    353s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 10:18:59    353s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 10:18:59    353s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 10:18:59    353s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 10:18:59    353s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 10:18:59    353s] (I)      +-------+--------+---------+------------+
[11/26 10:18:59    353s] (I)      Custom ignore net properties:
[11/26 10:18:59    353s] (I)      1 : NotLegal
[11/26 10:18:59    353s] (I)      Default ignore net properties:
[11/26 10:18:59    353s] (I)      1 : Special
[11/26 10:18:59    353s] (I)      2 : Analog
[11/26 10:18:59    353s] (I)      3 : Fixed
[11/26 10:18:59    353s] (I)      4 : Skipped
[11/26 10:18:59    353s] (I)      5 : MixedSignal
[11/26 10:18:59    353s] (I)      Prerouted net properties:
[11/26 10:18:59    353s] (I)      1 : NotLegal
[11/26 10:18:59    353s] (I)      2 : Special
[11/26 10:18:59    353s] (I)      3 : Analog
[11/26 10:18:59    353s] (I)      4 : Fixed
[11/26 10:18:59    353s] (I)      5 : Skipped
[11/26 10:18:59    353s] (I)      6 : MixedSignal
[11/26 10:18:59    353s] [NR-eGR] Early global route reroute all routable nets
[11/26 10:18:59    353s] (I)      Use row-based GCell size
[11/26 10:18:59    353s] (I)      Use row-based GCell align
[11/26 10:18:59    353s] (I)      layer 0 area = 170496
[11/26 10:18:59    353s] (I)      layer 1 area = 170496
[11/26 10:18:59    353s] (I)      layer 2 area = 170496
[11/26 10:18:59    353s] (I)      GCell unit size   : 4320
[11/26 10:18:59    353s] (I)      GCell multiplier  : 1
[11/26 10:18:59    353s] (I)      GCell row height  : 4320
[11/26 10:18:59    353s] (I)      Actual row height : 4320
[11/26 10:18:59    353s] (I)      GCell align ref   : 20160 20160
[11/26 10:18:59    353s] [NR-eGR] Track table information for default rule: 
[11/26 10:18:59    353s] [NR-eGR] M1 has single uniform track structure
[11/26 10:18:59    353s] [NR-eGR] M2 has non-uniform track structure
[11/26 10:18:59    353s] [NR-eGR] M3 has single uniform track structure
[11/26 10:18:59    353s] [NR-eGR] M4 has single uniform track structure
[11/26 10:18:59    353s] [NR-eGR] M5 has single uniform track structure
[11/26 10:18:59    353s] [NR-eGR] M6 has single uniform track structure
[11/26 10:18:59    353s] [NR-eGR] M7 has single uniform track structure
[11/26 10:18:59    353s] [NR-eGR] M8 has single uniform track structure
[11/26 10:18:59    353s] [NR-eGR] M9 has single uniform track structure
[11/26 10:18:59    353s] [NR-eGR] Pad has single uniform track structure
[11/26 10:18:59    353s] (I)      ============== Default via ===============
[11/26 10:18:59    353s] (I)      +---+------------------+-----------------+
[11/26 10:18:59    353s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 10:18:59    353s] (I)      +---+------------------+-----------------+
[11/26 10:18:59    353s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 10:18:59    353s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 10:18:59    353s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 10:18:59    353s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 10:18:59    353s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 10:18:59    353s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 10:18:59    353s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 10:18:59    353s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 10:18:59    353s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 10:18:59    353s] (I)      +---+------------------+-----------------+
[11/26 10:18:59    353s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 10:18:59    353s] [NR-eGR] Read 540 PG shapes
[11/26 10:18:59    353s] [NR-eGR] Read 0 clock shapes
[11/26 10:18:59    353s] [NR-eGR] Read 0 other shapes
[11/26 10:18:59    353s] [NR-eGR] #Routing Blockages  : 0
[11/26 10:18:59    353s] [NR-eGR] #Bump Blockages     : 0
[11/26 10:18:59    353s] [NR-eGR] #Instance Blockages : 7724
[11/26 10:18:59    353s] [NR-eGR] #PG Blockages       : 540
[11/26 10:18:59    353s] [NR-eGR] #Halo Blockages     : 0
[11/26 10:18:59    353s] [NR-eGR] #Boundary Blockages : 0
[11/26 10:18:59    353s] [NR-eGR] #Clock Blockages    : 0
[11/26 10:18:59    353s] [NR-eGR] #Other Blockages    : 0
[11/26 10:18:59    353s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 10:18:59    353s] [NR-eGR] #prerouted nets         : 1
[11/26 10:18:59    353s] [NR-eGR] #prerouted special nets : 0
[11/26 10:18:59    353s] [NR-eGR] #prerouted wires        : 28
[11/26 10:18:59    353s] [NR-eGR] Read 10596 nets ( ignored 1 )
[11/26 10:18:59    353s] (I)        Front-side 10596 ( ignored 1 )
[11/26 10:18:59    353s] (I)        Back-side  0 ( ignored 0 )
[11/26 10:18:59    353s] (I)        Both-side  0 ( ignored 0 )
[11/26 10:18:59    353s] (I)      dcls route internal nets
[11/26 10:18:59    353s] (I)      dcls route interface nets
[11/26 10:18:59    353s] (I)      dcls route common nets
[11/26 10:18:59    353s] (I)      dcls route top nets
[11/26 10:18:59    353s] (I)      Reading macro buffers
[11/26 10:18:59    353s] (I)      Number of macro buffers: 0
[11/26 10:18:59    353s] (I)      early_global_route_priority property id does not exist.
[11/26 10:18:59    353s] (I)      Read Num Blocks=8264  Num Prerouted Wires=28  Num CS=0
[11/26 10:18:59    353s] (I)      Layer 1 (H) : #blockages 8264 : #preroutes 25
[11/26 10:18:59    353s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 3
[11/26 10:18:59    353s] (I)      Number of ignored nets                =      1
[11/26 10:18:59    353s] (I)      Number of connected nets              =      0
[11/26 10:18:59    353s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/26 10:18:59    353s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 10:18:59    353s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 10:18:59    353s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 10:18:59    353s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 10:18:59    353s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 10:18:59    353s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 10:18:59    353s] (I)      Ndr track 0 does not exist
[11/26 10:18:59    353s] (I)      ---------------------Grid Graph Info--------------------
[11/26 10:18:59    353s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 10:18:59    353s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 10:18:59    353s] (I)      Site width          :   864  (dbu)
[11/26 10:18:59    353s] (I)      Row height          :  4320  (dbu)
[11/26 10:18:59    353s] (I)      GCell row height    :  4320  (dbu)
[11/26 10:18:59    353s] (I)      GCell width         :  4320  (dbu)
[11/26 10:18:59    353s] (I)      GCell height        :  4320  (dbu)
[11/26 10:18:59    353s] (I)      Grid                :   185   185     3
[11/26 10:18:59    353s] (I)      Layer numbers       :     1     2     3
[11/26 10:18:59    353s] (I)      Layer name         :    M1    M2    M3
[11/26 10:18:59    353s] (I)      Vertical capacity   :     0     0  4320
[11/26 10:18:59    353s] (I)      Horizontal capacity :     0  4320     0
[11/26 10:18:59    353s] (I)      Default wire width  :   288   288   288
[11/26 10:18:59    353s] (I)      Default wire space  :   288   288   288
[11/26 10:18:59    353s] (I)      Default wire pitch  :   576   576   576
[11/26 10:18:59    353s] (I)      Default pitch size  :   576   576   576
[11/26 10:18:59    353s] (I)      First track coord   :   576  2880   576
[11/26 10:18:59    353s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 10:18:59    353s] (I)      Total num of tracks :  1388  1292  1388
[11/26 10:18:59    353s] (I)      --------------------------------------------------------
[11/26 10:18:59    353s] 
[11/26 10:18:59    353s] [NR-eGR] ============ Routing rule table ============
[11/26 10:18:59    353s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10595
[11/26 10:18:59    353s] [NR-eGR] ========================================
[11/26 10:18:59    353s] [NR-eGR] 
[11/26 10:18:59    353s] (I)      ==== NDR : (Default) ====
[11/26 10:18:59    353s] (I)      +--------------+--------+
[11/26 10:18:59    353s] (I)      |           ID |      0 |
[11/26 10:18:59    353s] (I)      |      Default |    yes |
[11/26 10:18:59    353s] (I)      |  Clk Special |     no |
[11/26 10:18:59    353s] (I)      | Hard spacing |     no |
[11/26 10:18:59    353s] (I)      |    NDR track | (none) |
[11/26 10:18:59    353s] (I)      |      NDR via | (none) |
[11/26 10:18:59    353s] (I)      |  Extra space |      0 |
[11/26 10:18:59    353s] (I)      |      Shields |      0 |
[11/26 10:18:59    353s] (I)      |   Demand (H) |      1 |
[11/26 10:18:59    353s] (I)      |   Demand (V) |      1 |
[11/26 10:18:59    353s] (I)      |        #Nets |  10595 |
[11/26 10:18:59    353s] (I)      +--------------+--------+
[11/26 10:18:59    353s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:18:59    353s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 10:18:59    353s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:18:59    353s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:18:59    353s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 10:18:59    353s] (I)      +-------------------------------------------------------------------------------------+
[11/26 10:18:59    353s] (I)      =============== Blocked Tracks ===============
[11/26 10:18:59    353s] (I)      +-------+---------+----------+---------------+
[11/26 10:18:59    353s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 10:18:59    353s] (I)      +-------+---------+----------+---------------+
[11/26 10:18:59    353s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 10:18:59    353s] (I)      |     2 |  239020 |    35578 |        14.88% |
[11/26 10:18:59    353s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 10:18:59    353s] (I)      +-------+---------+----------+---------------+
[11/26 10:18:59    353s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 3.14 MB )
[11/26 10:18:59    353s] (I)      Reset routing kernel
[11/26 10:18:59    353s] (I)      Started Global Routing ( Curr Mem: 3.14 MB )
[11/26 10:18:59    353s] (I)      totalPins=27651  totalGlobalPin=27177 (98.29%)
[11/26 10:18:59    353s] (I)      ================= Net Group Info =================
[11/26 10:18:59    353s] (I)      +----+----------------+--------------+-----------+
[11/26 10:18:59    353s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 10:18:59    353s] (I)      +----+----------------+--------------+-----------+
[11/26 10:18:59    353s] (I)      |  1 |          10595 |        M2(2) |     M3(3) |
[11/26 10:18:59    353s] (I)      +----+----------------+--------------+-----------+
[11/26 10:18:59    353s] (I)      total 2D Cap : 462779 = (205999 H, 256780 V)
[11/26 10:18:59    353s] (I)      total 2D Demand : 1280 = (984 H, 296 V)
[11/26 10:18:59    353s] (I)      init route region map
[11/26 10:18:59    353s] (I)      #blocked GCells = 0
[11/26 10:18:59    353s] (I)      #regions = 1
[11/26 10:18:59    353s] (I)      init safety region map
[11/26 10:18:59    353s] (I)      #blocked GCells = 0
[11/26 10:18:59    353s] (I)      #regions = 1
[11/26 10:18:59    353s] (I)      Adjusted 0 GCells for pin access
[11/26 10:18:59    353s] [NR-eGR] Layer group 1: route 10595 net(s) in layer range [2, 3]
[11/26 10:18:59    353s] (I)      
[11/26 10:18:59    353s] (I)      ============  Phase 1a Route ============
[11/26 10:18:59    353s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 10:18:59    353s] (I)      Usage: 163297 = (111268 H, 52029 V) = (54.01% H, 20.26% V) = (1.202e+05um H, 5.619e+04um V)
[11/26 10:18:59    353s] (I)      
[11/26 10:18:59    353s] (I)      ============  Phase 1b Route ============
[11/26 10:18:59    353s] (I)      Usage: 163482 = (111290 H, 52192 V) = (54.02% H, 20.33% V) = (1.202e+05um H, 5.637e+04um V)
[11/26 10:18:59    353s] (I)      Overflow of layer group 1: 10.90% H + 0.01% V. EstWL: 1.765606e+05um
[11/26 10:18:59    353s] (I)      Congestion metric : 12.13%H 0.01%V, 12.14%HV
[11/26 10:18:59    353s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 10:18:59    353s] (I)      
[11/26 10:18:59    353s] (I)      ============  Phase 1c Route ============
[11/26 10:18:59    353s] (I)      Level2 Grid: 37 x 37
[11/26 10:18:59    353s] (I)      Usage: 163764 = (111293 H, 52471 V) = (54.03% H, 20.43% V) = (1.202e+05um H, 5.667e+04um V)
[11/26 10:18:59    353s] (I)      
[11/26 10:18:59    353s] (I)      ============  Phase 1d Route ============
[11/26 10:18:59    353s] (I)      Usage: 165283 = (111329 H, 53954 V) = (54.04% H, 21.01% V) = (1.202e+05um H, 5.827e+04um V)
[11/26 10:18:59    353s] (I)      
[11/26 10:18:59    353s] (I)      ============  Phase 1e Route ============
[11/26 10:18:59    353s] (I)      Usage: 165283 = (111329 H, 53954 V) = (54.04% H, 21.01% V) = (1.202e+05um H, 5.827e+04um V)
[11/26 10:18:59    353s] [NR-eGR] Early Global Route overflow of layer group 1: 7.48% H + 0.03% V. EstWL: 1.785056e+05um
[11/26 10:18:59    353s] (I)      
[11/26 10:18:59    353s] (I)      ============  Phase 1l Route ============
[11/26 10:18:59    353s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 10:18:59    353s] (I)      Layer  2:     207546    120075      2594        2760      252540    ( 1.08%) 
[11/26 10:18:59    353s] (I)      Layer  3:     255392     54209         9           0      255300    ( 0.00%) 
[11/26 10:18:59    353s] (I)      Total:        462938    174284      2603        2760      507840    ( 0.54%) 
[11/26 10:18:59    353s] (I)      
[11/26 10:18:59    353s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 10:18:59    353s] [NR-eGR]                        OverCon           OverCon            
[11/26 10:18:59    353s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 10:18:59    353s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 10:18:59    353s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:18:59    353s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 10:18:59    353s] [NR-eGR]      M2 ( 2)      1765( 5.24%)       114( 0.34%)   ( 5.58%) 
[11/26 10:18:59    353s] [NR-eGR]      M3 ( 3)         9( 0.03%)         0( 0.00%)   ( 0.03%) 
[11/26 10:18:59    353s] [NR-eGR] ---------------------------------------------------------------
[11/26 10:18:59    353s] [NR-eGR]        Total      1774( 2.62%)       114( 0.17%)   ( 2.79%) 
[11/26 10:18:59    353s] [NR-eGR] 
[11/26 10:18:59    353s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 3.14 MB )
[11/26 10:18:59    353s] (I)      Updating congestion map
[11/26 10:18:59    353s] (I)      total 2D Cap : 465627 = (208847 H, 256780 V)
[11/26 10:18:59    353s] [NR-eGR] Overflow after Early Global Route 5.55% H + 0.03% V
[11/26 10:18:59    353s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.37 sec, Curr Mem: 3.14 MB )
[11/26 10:18:59    353s] [NR-eGR] Finished Early Global Route ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 3.14 MB )
[11/26 10:18:59    353s] (I)      ========================================= Runtime Summary ==========================================
[11/26 10:18:59    353s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/26 10:18:59    353s] (I)      ----------------------------------------------------------------------------------------------------
[11/26 10:18:59    353s] (I)       Early Global Route                             100.00%  384.41 sec  384.78 sec  0.37 sec  0.36 sec 
[11/26 10:18:59    353s] (I)       +-Early Global Route kernel                     98.67%  384.41 sec  384.78 sec  0.37 sec  0.35 sec 
[11/26 10:18:59    353s] (I)       | +-Import and model                            14.90%  384.42 sec  384.48 sec  0.06 sec  0.05 sec 
[11/26 10:18:59    353s] (I)       | | +-Create place DB                            5.46%  384.42 sec  384.44 sec  0.02 sec  0.02 sec 
[11/26 10:18:59    353s] (I)       | | | +-Import place data                        5.44%  384.42 sec  384.44 sec  0.02 sec  0.02 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Read instances and placement           1.58%  384.42 sec  384.43 sec  0.01 sec  0.01 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Read nets                              3.70%  384.43 sec  384.44 sec  0.01 sec  0.01 sec 
[11/26 10:18:59    353s] (I)       | | +-Create route DB                            8.13%  384.44 sec  384.47 sec  0.03 sec  0.03 sec 
[11/26 10:18:59    353s] (I)       | | | +-Import route data (1T)                   8.04%  384.44 sec  384.47 sec  0.03 sec  0.03 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Read blockages ( Layer 2-3 )           0.97%  384.45 sec  384.46 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | | +-Read routing blockages               0.00%  384.45 sec  384.45 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | | +-Read bump blockages                  0.00%  384.45 sec  384.45 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | | +-Read instance blockages              0.59%  384.45 sec  384.46 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | | +-Read PG blockages                    0.09%  384.46 sec  384.46 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  384.46 sec  384.46 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | | +-Read clock blockages                 0.08%  384.46 sec  384.46 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | | +-Read other blockages                 0.00%  384.46 sec  384.46 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | | +-Read halo blockages                  0.03%  384.46 sec  384.46 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | | +-Read boundary cut boxes              0.00%  384.46 sec  384.46 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Read blackboxes                        0.00%  384.46 sec  384.46 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Read prerouted                         0.08%  384.46 sec  384.46 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Read nets                              0.79%  384.46 sec  384.46 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Set up via pillars                     0.44%  384.46 sec  384.47 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Initialize 3D grid graph               0.06%  384.47 sec  384.47 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Model blockage capacity                1.03%  384.47 sec  384.47 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | | +-Initialize 3D capacity               0.95%  384.47 sec  384.47 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | +-Read aux data                              0.00%  384.47 sec  384.47 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | +-Others data preparation                    0.00%  384.47 sec  384.47 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | +-Create route kernel                        0.94%  384.47 sec  384.48 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | +-Global Routing                              80.51%  384.48 sec  384.78 sec  0.30 sec  0.30 sec 
[11/26 10:18:59    353s] (I)       | | +-Initialization                             0.79%  384.48 sec  384.48 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | +-Net group 1                               78.65%  384.48 sec  384.77 sec  0.29 sec  0.29 sec 
[11/26 10:18:59    353s] (I)       | | | +-Generate topology                        1.87%  384.48 sec  384.49 sec  0.01 sec  0.01 sec 
[11/26 10:18:59    353s] (I)       | | | +-Phase 1a                                 6.27%  384.50 sec  384.52 sec  0.02 sec  0.02 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Pattern routing (1T)                   4.49%  384.50 sec  384.51 sec  0.02 sec  0.02 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.63%  384.51 sec  384.52 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Add via demand to 2D                   0.80%  384.52 sec  384.52 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | +-Phase 1b                                 8.55%  384.52 sec  384.55 sec  0.03 sec  0.03 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Monotonic routing (1T)                 5.70%  384.52 sec  384.54 sec  0.02 sec  0.02 sec 
[11/26 10:18:59    353s] (I)       | | | +-Phase 1c                                 7.47%  384.55 sec  384.58 sec  0.03 sec  0.03 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Two level Routing                      7.44%  384.55 sec  384.58 sec  0.03 sec  0.03 sec 
[11/26 10:18:59    353s] (I)       | | | | | +-Two Level Routing (Regular)          4.55%  384.55 sec  384.57 sec  0.02 sec  0.02 sec 
[11/26 10:18:59    353s] (I)       | | | | | +-Two Level Routing (Strong)           2.68%  384.57 sec  384.58 sec  0.01 sec  0.01 sec 
[11/26 10:18:59    353s] (I)       | | | +-Phase 1d                                41.01%  384.58 sec  384.73 sec  0.15 sec  0.15 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Detoured routing (1T)                 40.94%  384.58 sec  384.73 sec  0.15 sec  0.15 sec 
[11/26 10:18:59    353s] (I)       | | | +-Phase 1e                                 1.12%  384.73 sec  384.74 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Route legalization                     0.92%  384.73 sec  384.74 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | | | +-Legalize Blockage Violations         0.88%  384.73 sec  384.74 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | | +-Phase 1l                                 9.83%  384.74 sec  384.77 sec  0.04 sec  0.04 sec 
[11/26 10:18:59    353s] (I)       | | | | +-Layer assignment (1T)                  9.47%  384.74 sec  384.77 sec  0.04 sec  0.04 sec 
[11/26 10:18:59    353s] (I)       | +-Export cong map                              1.19%  384.78 sec  384.78 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)       | | +-Export 2D cong map                         0.52%  384.78 sec  384.78 sec  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)      ======================= Summary by functions ========================
[11/26 10:18:59    353s] (I)       Lv  Step                                      %      Real       CPU 
[11/26 10:18:59    353s] (I)      ---------------------------------------------------------------------
[11/26 10:18:59    353s] (I)        0  Early Global Route                  100.00%  0.37 sec  0.36 sec 
[11/26 10:18:59    353s] (I)        1  Early Global Route kernel            98.67%  0.37 sec  0.35 sec 
[11/26 10:18:59    353s] (I)        2  Global Routing                       80.51%  0.30 sec  0.30 sec 
[11/26 10:18:59    353s] (I)        2  Import and model                     14.90%  0.06 sec  0.05 sec 
[11/26 10:18:59    353s] (I)        2  Export cong map                       1.19%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        3  Net group 1                          78.65%  0.29 sec  0.29 sec 
[11/26 10:18:59    353s] (I)        3  Create route DB                       8.13%  0.03 sec  0.03 sec 
[11/26 10:18:59    353s] (I)        3  Create place DB                       5.46%  0.02 sec  0.02 sec 
[11/26 10:18:59    353s] (I)        3  Create route kernel                   0.94%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        3  Initialization                        0.79%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        3  Export 2D cong map                    0.52%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        4  Phase 1d                             41.01%  0.15 sec  0.15 sec 
[11/26 10:18:59    353s] (I)        4  Phase 1l                              9.83%  0.04 sec  0.04 sec 
[11/26 10:18:59    353s] (I)        4  Phase 1b                              8.55%  0.03 sec  0.03 sec 
[11/26 10:18:59    353s] (I)        4  Import route data (1T)                8.04%  0.03 sec  0.03 sec 
[11/26 10:18:59    353s] (I)        4  Phase 1c                              7.47%  0.03 sec  0.03 sec 
[11/26 10:18:59    353s] (I)        4  Phase 1a                              6.27%  0.02 sec  0.02 sec 
[11/26 10:18:59    353s] (I)        4  Import place data                     5.44%  0.02 sec  0.02 sec 
[11/26 10:18:59    353s] (I)        4  Generate topology                     1.87%  0.01 sec  0.01 sec 
[11/26 10:18:59    353s] (I)        4  Phase 1e                              1.12%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        5  Detoured routing (1T)                40.94%  0.15 sec  0.15 sec 
[11/26 10:18:59    353s] (I)        5  Layer assignment (1T)                 9.47%  0.04 sec  0.04 sec 
[11/26 10:18:59    353s] (I)        5  Two level Routing                     7.44%  0.03 sec  0.03 sec 
[11/26 10:18:59    353s] (I)        5  Monotonic routing (1T)                5.70%  0.02 sec  0.02 sec 
[11/26 10:18:59    353s] (I)        5  Pattern routing (1T)                  4.49%  0.02 sec  0.02 sec 
[11/26 10:18:59    353s] (I)        5  Read nets                             4.49%  0.02 sec  0.02 sec 
[11/26 10:18:59    353s] (I)        5  Read instances and placement          1.58%  0.01 sec  0.01 sec 
[11/26 10:18:59    353s] (I)        5  Model blockage capacity               1.03%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        5  Read blockages ( Layer 2-3 )          0.97%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        5  Route legalization                    0.92%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        5  Add via demand to 2D                  0.80%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        5  Pattern Routing Avoiding Blockages    0.63%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        5  Set up via pillars                    0.44%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        5  Read prerouted                        0.08%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        5  Initialize 3D grid graph              0.06%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        6  Two Level Routing (Regular)           4.55%  0.02 sec  0.02 sec 
[11/26 10:18:59    353s] (I)        6  Two Level Routing (Strong)            2.68%  0.01 sec  0.01 sec 
[11/26 10:18:59    353s] (I)        6  Initialize 3D capacity                0.95%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        6  Legalize Blockage Violations          0.88%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        6  Read instance blockages               0.59%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        6  Read PG blockages                     0.09%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        6  Read clock blockages                  0.08%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] (I)        7  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[11/26 10:18:59    353s] Running post-eGR process
[11/26 10:18:59    353s] OPERPROF: Starting HotSpotCal at level 1, MEM:3248.6M, EPOCH TIME: 1732634339.609603
[11/26 10:18:59    353s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:59    353s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:18:59    353s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:59    353s] [hotspot] | normalized |          1.78 |         25.33 |
[11/26 10:18:59    353s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:59    353s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[11/26 10:18:59    353s] [hotspot] max/total 1.78/25.33, big hotspot (>10) total 0.00
[11/26 10:18:59    353s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] [hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] [hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] [hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] [hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] [hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] Top 5 hotspots total area: 4.89
[11/26 10:18:59    353s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.005, MEM:3248.6M, EPOCH TIME: 1732634339.614313
[11/26 10:18:59    353s] [hotspot] Hotspot report including placement blocked areas
[11/26 10:18:59    353s] OPERPROF: Starting HotSpotCal at level 1, MEM:3248.6M, EPOCH TIME: 1732634339.614569
[11/26 10:18:59    353s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:59    353s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 10:18:59    353s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:59    353s] [hotspot] | normalized |          1.78 |         25.33 |
[11/26 10:18:59    353s] [hotspot] +------------+---------------+---------------+
[11/26 10:18:59    353s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[11/26 10:18:59    353s] [hotspot] max/total 1.78/25.33, big hotspot (>10) total 0.00
[11/26 10:18:59    353s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] [hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] [hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] [hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] [hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] [hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[11/26 10:18:59    353s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 10:18:59    353s] Top 5 hotspots total area: 4.89
[11/26 10:18:59    353s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.005, MEM:3248.6M, EPOCH TIME: 1732634339.619240
[11/26 10:18:59    353s] Reported timing to dir ./timingReports
[11/26 10:18:59    353s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2817.5M, totSessionCpu=0:05:53 **
[11/26 10:18:59    353s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3248.6M, EPOCH TIME: 1732634339.625376
[11/26 10:18:59    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:59    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:18:59    353s] 
[11/26 10:18:59    353s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:18:59    353s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:18:59    353s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.005, MEM:3248.6M, EPOCH TIME: 1732634339.630639
[11/26 10:18:59    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:18:59    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:00    353s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |   N/A   |  0.003  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
Routing Overflow: 5.55% H and 0.03% V
------------------------------------------------------------------

[11/26 10:19:00    353s] Begin: Collecting metrics
[11/26 10:19:00    353s] **INFO: Starting Blocking QThread with 1 CPU
[11/26 10:19:00    353s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/26 10:19:00      0s] *** QThread MetricCollect [begin] (optDesign #3) : mem = 0.7M
[11/26 10:19:00      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2810.9M, current mem=2163.2M)
[11/26 10:19:00      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2176.3M, current mem=2171.4M)
[11/26 10:19:00      0s] *** QThread MetricCollect [finish] (optDesign #3) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 1.7M
[11/26 10:19:00      0s] 
[11/26 10:19:00      0s] =============================================================================================
[11/26 10:19:00      0s]  Step TAT Report : QThreadWorker #1 / optDesign #3                              23.12-s091_1
[11/26 10:19:00      0s] =============================================================================================
[11/26 10:19:00      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:19:00      0s] ---------------------------------------------------------------------------------------------
[11/26 10:19:00      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:19:00      0s] ---------------------------------------------------------------------------------------------
[11/26 10:19:00      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:19:00      0s] ---------------------------------------------------------------------------------------------

[11/26 10:19:00    353s]  
_______________________________________________________________________
[11/26 10:19:00    354s]  ----------------------------------------------------------------------------------------------------------------------- 
[11/26 10:19:00    354s] | Snapshot                | WNS   | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
[11/26 10:19:00    354s] |                         | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[11/26 10:19:00    354s] |-------------------------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
[11/26 10:19:00    354s] | initial_summary         | 0.003 |   0 |       36.28 |            |              | 0:00:01  |        3243 |    0 |   0 |
[11/26 10:19:00    354s] | excluded_clk_net_fixing |       |     |             |            |              | 0:00:00  |        3243 |      |     |
[11/26 10:19:00    354s] | final_summary           | 0.003 |   0 |       36.28 |       1.78 |        25.33 | 0:00:01  |        3249 |    0 |   0 |
[11/26 10:19:00    354s]  ----------------------------------------------------------------------------------------------------------------------- 
[11/26 10:19:00    354s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2818.9M, current mem=2818.9M)

[11/26 10:19:00    354s] End: Collecting metrics
[11/26 10:19:00    354s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2818.9M, totSessionCpu=0:05:54 **
[11/26 10:19:00    354s] 
[11/26 10:19:00    354s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:19:00    354s] Deleting Lib Analyzer.
[11/26 10:19:00    354s] 
[11/26 10:19:00    354s] TimeStamp Deleting Cell Server End ...
[11/26 10:19:00    354s] *** Finished optDesign ***
[11/26 10:19:00    354s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:19:00    354s] UM:*                                                                   final
[11/26 10:19:01    354s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:19:01    354s] UM:*                                                                   opt_design_drv_postcts
[11/26 10:19:01    354s] Info: Summary of CRR changes:
[11/26 10:19:01    354s]       - Timing transform commits:       0
[11/26 10:19:01    354s] 
[11/26 10:19:01    354s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:03.8 real=0:00:04.5)
[11/26 10:19:01    354s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:19:01    354s] Info: Destroy the CCOpt slew target map.
[11/26 10:19:01    354s] 
[11/26 10:19:01    354s] *** Summary of all messages that are not suppressed in this session:
[11/26 10:19:01    354s] Severity  ID               Count  Summary                                  
[11/26 10:19:01    354s] WARNING   IMPPSP-1321          4  Removed %d out of boundary tracks from l...
[11/26 10:19:01    354s] *** Message Summary: 4 warning(s), 0 error(s)
[11/26 10:19:01    354s] 
[11/26 10:19:01    354s] clean pInstBBox. size 0
[11/26 10:19:01    354s] Cell dist_sort LLGs are deleted
[11/26 10:19:01    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:01    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:01    354s] Info: pop threads available for lower-level modules during optimization.
[11/26 10:19:01    354s] *** optDesign #3 [finish] () : cpu/real = 0:00:03.9/0:00:04.6 (0.8), totSession cpu/real = 0:05:54.3/0:07:21.8 (0.8), mem = 3248.7M
[11/26 10:19:01    354s] 
[11/26 10:19:01    354s] =============================================================================================
[11/26 10:19:01    354s]  Final TAT Report : optDesign #3                                                23.12-s091_1
[11/26 10:19:01    354s] =============================================================================================
[11/26 10:19:01    354s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:19:01    354s] ---------------------------------------------------------------------------------------------
[11/26 10:19:01    354s] [ InitOpt                ]      1   0:00:00.5  (  11.5 % )     0:00:01.8 /  0:00:01.7    1.0
[11/26 10:19:01    354s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:19:01    354s] [ ViewPruning            ]      2   0:00:00.4  (   8.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 10:19:01    354s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.8 % )     0:00:01.7 /  0:00:01.4    0.8
[11/26 10:19:01    354s] [ MetricReport           ]      3   0:00:00.7  (  15.2 % )     0:00:00.7 /  0:00:00.4    0.5
[11/26 10:19:01    354s] [ DrvReport              ]      2   0:00:00.5  (  11.3 % )     0:00:00.5 /  0:00:00.3    0.5
[11/26 10:19:01    354s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:19:01    354s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:19:01    354s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:19:01    354s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:19:01    354s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 10:19:01    354s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   8.3 % )     0:00:00.4 /  0:00:00.4    0.9
[11/26 10:19:01    354s] [ UpdateTimingGraph      ]      5   0:00:00.0  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[11/26 10:19:01    354s] [ TimingUpdate           ]     11   0:00:01.5  (  31.8 % )     0:00:01.5 /  0:00:01.5    1.0
[11/26 10:19:01    354s] [ TimingReport           ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:19:01    354s] [ GenerateReports        ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:19:01    354s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:19:01    354s] [ MISC                   ]          0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:19:01    354s] ---------------------------------------------------------------------------------------------
[11/26 10:19:01    354s]  optDesign #3 TOTAL                 0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:03.9    0.8
[11/26 10:19:01    354s] ---------------------------------------------------------------------------------------------
[11/26 10:19:01    354s] <CMD> report_ccopt_clock_trees -filename ./cts/clock_trees.rpt
[11/26 10:19:01    354s] Updating ideal nets and annotations...
[11/26 10:19:01    354s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[11/26 10:19:01    354s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:19:01    354s] No differences between SDC and CTS ideal net status found.
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_slow:setup.early...
[11/26 10:19:01    354s] End AAE Lib Interpolated Model. (MEM=3248.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_slow:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_fast:hold.early...
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_fast:hold.late...
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:19:01    354s] Clock DAG hash : 4435013720959085797 4929401358825025848
[11/26 10:19:01    354s] CTS services accumulated run-time stats :
[11/26 10:19:01    354s]   delay calculator: calls=13972, total_wall_time=0.391s, mean_wall_time=0.028ms
[11/26 10:19:01    354s]   legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:19:01    354s]   steiner router: calls=13509, total_wall_time=0.046s, mean_wall_time=0.003ms
[11/26 10:19:01    354s] <CMD> report_ccopt_skew_groups -filename ./cts/skew_groups.rpt
[11/26 10:19:01    354s] Updating ideal nets and annotations...
[11/26 10:19:01    354s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[11/26 10:19:01    354s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:19:01    354s] No differences between SDC and CTS ideal net status found.
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_slow:setup.early...
[11/26 10:19:01    354s] End AAE Lib Interpolated Model. (MEM=3296.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_slow:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_fast:hold.early...
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_fast:hold.late...
[11/26 10:19:01    354s] Clock tree timing engine global stage delay update for delayCorner_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:19:01    354s] <CMD> timeDesign -postCTS -expandedViews -outDir ./cts/timing/
[11/26 10:19:01    354s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:05:54.3/0:07:21.8 (0.8), mem = 3296.9M
[11/26 10:19:01    354s] Info: 1 threads available for lower-level modules during optimization.
[11/26 10:19:01    354s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3242.9M, EPOCH TIME: 1732634341.107145
[11/26 10:19:01    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:01    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:01    354s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3242.9M, EPOCH TIME: 1732634341.107272
[11/26 10:19:01    354s] Start to check current routing status for nets...
[11/26 10:19:01    354s] All nets are already routed correctly.
[11/26 10:19:01    354s] End to check current routing status for nets (mem=3242.9M)
[11/26 10:19:01    354s] Cell dist_sort LLGs are deleted
[11/26 10:19:01    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:01    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:01    354s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3242.9M, EPOCH TIME: 1732634341.144920
[11/26 10:19:01    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:01    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:01    354s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3242.9M, EPOCH TIME: 1732634341.145070
[11/26 10:19:01    354s] Max number of tech site patterns supported in site array is 256.
[11/26 10:19:01    354s] Core basic site is coreSite
[11/26 10:19:01    354s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:19:01    354s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:19:01    354s] Fast DP-INIT is on for default
[11/26 10:19:01    354s] Atter site array init, number of instance map data is 0.
[11/26 10:19:01    354s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.005, MEM:3242.9M, EPOCH TIME: 1732634341.149880
[11/26 10:19:01    354s] 
[11/26 10:19:01    354s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:19:01    354s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:19:01    354s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.008, MEM:3242.9M, EPOCH TIME: 1732634341.152599
[11/26 10:19:01    354s] Cell dist_sort LLGs are deleted
[11/26 10:19:01    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:19:01    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:01    354s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |   N/A   |  0.003  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+
|default_setup_view  |  0.003  |   N/A   |  0.003  |
|                    |  0.000  |   N/A   |  0.000  |
|                    |    0    |   N/A   |    0    |
|                    |   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
Routing Overflow: 5.55% H and 0.03% V
------------------------------------------------------------------

[11/26 10:19:01    354s] Reported timing to dir ./cts/timing/
[11/26 10:19:01    354s] Total CPU time: 0.56 sec
[11/26 10:19:01    354s] Total Real time: 0.0 sec
[11/26 10:19:01    354s] Total Memory Usage: 3243.039062 Mbytes
[11/26 10:19:01    354s] Info: pop threads available for lower-level modules during optimization.
[11/26 10:19:01    354s] *** timeDesign #2 [finish] () : cpu/real = 0:00:00.6/0:00:00.8 (0.7), totSession cpu/real = 0:05:54.9/0:07:22.6 (0.8), mem = 3243.0M
[11/26 10:19:01    354s] 
[11/26 10:19:01    354s] =============================================================================================
[11/26 10:19:01    354s]  Final TAT Report : timeDesign #2                                               23.12-s091_1
[11/26 10:19:01    354s] =============================================================================================
[11/26 10:19:01    354s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:19:01    354s] ---------------------------------------------------------------------------------------------
[11/26 10:19:01    354s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.3 % )     0:00:00.8 /  0:00:00.5    0.7
[11/26 10:19:01    354s] [ DrvReport              ]      1   0:00:00.4  (  51.5 % )     0:00:00.4 /  0:00:00.2    0.4
[11/26 10:19:01    354s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:19:01    354s] [ TimingUpdate           ]      1   0:00:00.2  (  23.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:19:01    354s] [ TimingReport           ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:19:01    354s] [ GenerateReports        ]      1   0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:19:01    354s] [ MISC                   ]          0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:19:01    354s] ---------------------------------------------------------------------------------------------
[11/26 10:19:01    354s]  timeDesign #2 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.6    0.7
[11/26 10:19:01    354s] ---------------------------------------------------------------------------------------------
[11/26 10:19:01    354s] <CMD> saveDesign dist_sort.clock.enc
[11/26 10:19:01    354s] #% Begin save design ... (date=11/26 10:19:01, mem=2813.1M)
[11/26 10:19:01    354s] INFO: Current data have to be saved into a temporary db: 'dist_sort.clock.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.clock.enc.dat' after the old db was deleted.
[11/26 10:19:01    354s] % Begin Save ccopt configuration ... (date=11/26 10:19:01, mem=2813.1M)
[11/26 10:19:02    354s] % End Save ccopt configuration ... (date=11/26 10:19:02, total cpu=0:00:00.1, real=0:00:01.0, peak res=2813.6M, current mem=2813.6M)
[11/26 10:19:02    355s] % Begin Save netlist data ... (date=11/26 10:19:02, mem=2813.6M)
[11/26 10:19:02    355s] Writing Binary DB to dist_sort.clock.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/26 10:19:02    355s] % End Save netlist data ... (date=11/26 10:19:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2813.6M, current mem=2813.6M)
[11/26 10:19:02    355s] Saving symbol-table file ...
[11/26 10:19:02    355s] Saving congestion map file dist_sort.clock.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/26 10:19:02    355s] % Begin Save AAE data ... (date=11/26 10:19:02, mem=2813.6M)
[11/26 10:19:02    355s] Saving AAE Data ...
[11/26 10:19:02    355s] % End Save AAE data ... (date=11/26 10:19:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2813.7M, current mem=2813.7M)
[11/26 10:19:02    355s] Saving mode setting ...
[11/26 10:19:02    355s] Saving global file ...
[11/26 10:19:02    355s] % Begin Save floorplan data ... (date=11/26 10:19:02, mem=2817.3M)
[11/26 10:19:02    355s] Saving floorplan file ...
[11/26 10:19:02    355s] % End Save floorplan data ... (date=11/26 10:19:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2817.3M, current mem=2817.3M)
[11/26 10:19:02    355s] Saving PG file dist_sort.clock.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:19:02 2024)
[11/26 10:19:02    355s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3245.6M) ***
[11/26 10:19:02    355s] *info - save blackBox cells to lef file dist_sort.clock.enc.dat.tmp/dist_sort.bbox.lef
[11/26 10:19:02    355s] Saving Drc markers ...
[11/26 10:19:02    355s] ... No Drc file written since there is no markers found.
[11/26 10:19:02    355s] % Begin Save placement data ... (date=11/26 10:19:02, mem=2817.3M)
[11/26 10:19:02    355s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 10:19:02    355s] Save Adaptive View Pruning View Names to Binary file
[11/26 10:19:02    355s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3248.6M) ***
[11/26 10:19:02    355s] % End Save placement data ... (date=11/26 10:19:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2817.4M, current mem=2817.4M)
[11/26 10:19:02    355s] % Begin Save routing data ... (date=11/26 10:19:02, mem=2817.4M)
[11/26 10:19:02    355s] Saving route file ...
[11/26 10:19:03    355s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=3245.6M) ***
[11/26 10:19:03    355s] % End Save routing data ... (date=11/26 10:19:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=2817.6M, current mem=2817.6M)
[11/26 10:19:03    355s] Saving property file dist_sort.clock.enc.dat.tmp/dist_sort.prop
[11/26 10:19:03    355s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3248.6M) ***
[11/26 10:19:03    355s] #Saving pin access data to file dist_sort.clock.enc.dat.tmp/dist_sort.apa ...
[11/26 10:19:03    355s] #
[11/26 10:19:03    355s] Saving rc congestion map dist_sort.clock.enc.dat.tmp/dist_sort.congmap.gz ...
[11/26 10:19:03    355s] Saving preRoute extracted patterns in file 'dist_sort.clock.enc.dat.tmp/dist_sort.techData.gz' ...
[11/26 10:19:03    355s] Saving preRoute extraction data in directory 'dist_sort.clock.enc.dat.tmp/extraction/' ...
[11/26 10:19:03    355s] eee: Checksum of RC Grid density data=120
[11/26 10:19:03    355s] % Begin Save power constraints data ... (date=11/26 10:19:03, mem=2819.1M)
[11/26 10:19:03    355s] % End Save power constraints data ... (date=11/26 10:19:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2819.1M, current mem=2819.1M)
[11/26 10:19:03    355s] Generated self-contained design dist_sort.clock.enc.dat.tmp
[11/26 10:19:03    356s] #% End save design ... (date=11/26 10:19:03, total cpu=0:00:01.2, real=0:00:02.0, peak res=2820.5M, current mem=2820.5M)
[11/26 10:19:03    356s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 10:19:03    356s] 
[11/26 10:19:03    356s] <CMD> setNanoRouteMode -drouteMinimizeLithoEffectOnLayer {t t t t t t t t t t}
[11/26 10:19:03    356s] <CMD> setNanoRouteMode -routeWithViaInPin true -routeDesignFixClockNets true -routeTopRoutingLayer 3
[11/26 10:19:03    356s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/26 10:19:03    356s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
[11/26 10:19:03    356s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/26 10:19:03    356s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/26 10:19:03    356s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/26 10:19:03    356s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/26 10:19:03    356s] <CMD> setNanoRouteMode -drouteEndIteration 20
[11/26 10:19:03    356s] <CMD> routeDesign
[11/26 10:19:03    356s] #% Begin routeDesign (date=11/26 10:19:03, mem=2820.5M)
[11/26 10:19:03    356s] ### Time Record (routeDesign) is installed.
[11/26 10:19:03    356s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2820.55 (MB), peak = 2932.56 (MB)
[11/26 10:19:03    356s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/26 10:19:03    356s] #**INFO: setDesignMode -flowEffort standard
[11/26 10:19:03    356s] #**INFO: setDesignMode -powerEffort none
[11/26 10:19:03    356s] **INFO: User settings:
[11/26 10:19:03    356s] setNanoRouteMode -route_detail_end_iteration                   20
[11/26 10:19:03    356s] setNanoRouteMode -route_detail_fix_antenna                     false
[11/26 10:19:03    356s] setNanoRouteMode -route_detail_minimize_litho_effect_on_layer  {t t t t t t t t t t}
[11/26 10:19:03    356s] setNanoRouteMode -route_route_side                             front
[11/26 10:19:03    356s] setNanoRouteMode -route_extract_third_party_compatible         false
[11/26 10:19:03    356s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     4.3
[11/26 10:19:03    356s] setNanoRouteMode -route_bottom_routing_layer                   2
[11/26 10:19:03    356s] setNanoRouteMode -route_fix_clock_nets                         true
[11/26 10:19:03    356s] setNanoRouteMode -route_exp_design_mode_top_routing_layer      3
[11/26 10:19:03    356s] setNanoRouteMode -route_top_routing_layer                      3
[11/26 10:19:03    356s] setNanoRouteMode -route_with_si_driven                         false
[11/26 10:19:03    356s] setNanoRouteMode -route_with_timing_driven                     true
[11/26 10:19:03    356s] setNanoRouteMode -route_with_via_in_pin                        true
[11/26 10:19:03    356s] setDesignMode -topRoutingLayer                                 M3
[11/26 10:19:03    356s] setExtractRCMode -engine                                       preRoute
[11/26 10:19:03    356s] setDelayCalMode -enable_high_fanout                            true
[11/26 10:19:03    356s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[11/26 10:19:03    356s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[11/26 10:19:03    356s] setDelayCalMode -engine                                        aae
[11/26 10:19:03    356s] setDelayCalMode -ignoreNetLoad                                 false
[11/26 10:19:03    356s] setDelayCalMode -socv_accuracy_mode                            low
[11/26 10:19:03    356s] setSIMode -separate_delta_delay_on_data                        true
[11/26 10:19:03    356s] 
[11/26 10:19:03    356s] #**INFO: multi-cut via swapping will be performed after routing.
[11/26 10:19:03    356s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/26 10:19:03    356s] OPERPROF: Starting checkPlace at level 1, MEM:3287.8M, EPOCH TIME: 1732634343.918555
[11/26 10:19:03    356s] Processing tracks to init pin-track alignment.
[11/26 10:19:03    356s] z: 1, totalTracks: 1
[11/26 10:19:03    356s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 2880
[11/26 10:19:03    356s] z: 3, totalTracks: 1
[11/26 10:19:03    356s] z: 5, totalTracks: 1
[11/26 10:19:03    356s] z: 7, totalTracks: 1
[11/26 10:19:03    356s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:19:03    356s] Cell dist_sort LLGs are deleted
[11/26 10:19:03    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:03    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:03    356s] # Building dist_sort llgBox search-tree.
[11/26 10:19:03    356s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3287.8M, EPOCH TIME: 1732634343.923072
[11/26 10:19:03    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:03    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:03    356s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3287.8M, EPOCH TIME: 1732634343.923837
[11/26 10:19:03    356s] Max number of tech site patterns supported in site array is 256.
[11/26 10:19:03    356s] Core basic site is coreSite
[11/26 10:19:03    356s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:19:03    356s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 10:19:03    356s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:19:03    356s] SiteArray: use 897,024 bytes
[11/26 10:19:03    356s] SiteArray: current memory after site array memory allocation 3287.8M
[11/26 10:19:03    356s] SiteArray: FP blocked sites are writable
[11/26 10:19:03    356s] Keep-away cache is enable on metals: 1-10
[11/26 10:19:03    356s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:19:03    356s] Atter site array init, number of instance map data is 0.
[11/26 10:19:03    356s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.003, REAL:0.004, MEM:3287.8M, EPOCH TIME: 1732634343.927586
[11/26 10:19:03    356s] 
[11/26 10:19:03    356s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:19:03    356s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:19:03    356s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.005, MEM:3287.8M, EPOCH TIME: 1732634343.928149
[11/26 10:19:03    356s] Begin checking placement ... (start mem=3287.8M, init mem=3287.8M)
[11/26 10:19:03    356s] Begin checking exclusive groups violation ...
[11/26 10:19:03    356s] There are 0 groups to check, max #box is 0, total #box is 0
[11/26 10:19:03    356s] Finished checking exclusive groups violations. Found 0 Vio.
[11/26 10:19:03    356s] 
[11/26 10:19:03    356s] Running CheckPlace using 1 thread in normal mode...
[11/26 10:19:03    356s] 
[11/26 10:19:03    356s] ...checkPlace normal is done!
[11/26 10:19:03    356s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3287.8M, EPOCH TIME: 1732634343.974712
[11/26 10:19:03    356s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.002, MEM:3287.8M, EPOCH TIME: 1732634343.976743
[11/26 10:19:03    356s] *info: Placed = 8975           (Fixed = 875)
[11/26 10:19:03    356s] *info: Unplaced = 0           
[11/26 10:19:03    356s] Placement Density:36.28%(12870/35476)
[11/26 10:19:03    356s] Placement Density (including fixed std cells):37.00%(13278/35884)
[11/26 10:19:03    356s] Cell dist_sort LLGs are deleted
[11/26 10:19:03    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8975).
[11/26 10:19:03    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:03    356s] # Resetting pin-track-align track data.
[11/26 10:19:03    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:03    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:19:03    356s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3287.8M)
[11/26 10:19:03    356s] OPERPROF: Finished checkPlace at level 1, CPU:0.059, REAL:0.061, MEM:3287.8M, EPOCH TIME: 1732634343.979774
[11/26 10:19:03    356s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[11/26 10:19:04    356s] % Begin globalDetailRoute (date=11/26 10:19:03, mem=2820.9M)
[11/26 10:19:04    356s] 
[11/26 10:19:04    356s] globalDetailRoute
[11/26 10:19:04    356s] 
[11/26 10:19:04    356s] #Start globalDetailRoute on Tue Nov 26 10:19:04 2024
[11/26 10:19:04    356s] #
[11/26 10:19:04    356s] ### Time Record (globalDetailRoute) is installed.
[11/26 10:19:04    356s] ### Time Record (Pre Callback) is installed.
[11/26 10:19:04    356s] ### Time Record (Pre Callback) is uninstalled.
[11/26 10:19:04    356s] ### Time Record (DB Import) is installed.
[11/26 10:19:04    356s] ### Time Record (Timing Data Generation) is installed.
[11/26 10:19:04    356s] #Generating timing data, please wait...
[11/26 10:19:04    356s] #10596 total nets, 10596 already routed, 10596 will ignore in trialRoute
[11/26 10:19:04    356s] ### run_trial_route starts on Tue Nov 26 10:19:04 2024 with memory = 2812.14 (MB), peak = 2932.56 (MB)
[11/26 10:19:04    356s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:19:04    356s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:19:04    356s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:19:04    356s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 10:19:04    356s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:04    356s] ### dump_timing_file starts on Tue Nov 26 10:19:04 2024 with memory = 2787.14 (MB), peak = 2932.56 (MB)
[11/26 10:19:04    356s] ### extractRC starts on Tue Nov 26 10:19:04 2024 with memory = 2778.91 (MB), peak = 2932.56 (MB)
[11/26 10:19:04    356s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 10:19:04    356s] {RT RC_corner_25 0 2 3  0}
[11/26 10:19:04    356s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:04    356s] ### List of enabled active setup view(s) before pruning:
[11/26 10:19:04    356s] ###     default_setup_view (ID=0)
[11/26 10:19:04    356s] ### Total 1 view(s).
[11/26 10:19:04    356s] ### Only one setup view is available. No pruning.
[11/26 10:19:04    356s] ### 0 out of 1 active view(s) are pruned
[11/26 10:19:04    356s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2773.78 (MB), peak = 2932.56 (MB)
[11/26 10:19:04    356s] ### generate_preroute_timing_data starts on Tue Nov 26 10:19:04 2024 with memory = 2773.78 (MB), peak = 2932.56 (MB)
[11/26 10:19:04    356s] #Reporting timing...
[11/26 10:19:04    356s] ### report_timing starts on Tue Nov 26 10:19:04 2024 with memory = 2773.78 (MB), peak = 2932.56 (MB)
[11/26 10:19:06    358s] ### report_timing cpu:00:00:02, real:00:00:02, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:06    358s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1.000, clk period 2.300 (ns)
[11/26 10:19:06    358s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2782.95 (MB), peak = 2932.56 (MB)
[11/26 10:19:06    358s] #Library Standard Delay: 4.30ps
[11/26 10:19:06    358s] #Slack threshold: 8.60ps
[11/26 10:19:06    358s] ### generate_net_cdm_timing starts on Tue Nov 26 10:19:06 2024 with memory = 2782.95 (MB), peak = 2932.56 (MB)
[11/26 10:19:06    358s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:06    358s] #*** Analyzed 0 timing critical paths, and collected 0.
[11/26 10:19:06    358s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2783.01 (MB), peak = 2932.56 (MB)
[11/26 10:19:06    358s] 
[11/26 10:19:06    358s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:19:06    358s] TLC MultiMap info (StdDelay):
[11/26 10:19:06    358s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:19:06    358s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:19:06    358s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:19:06    358s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:19:06    358s]  Setting StdDelay to: 4.2ps
[11/26 10:19:06    358s] 
[11/26 10:19:06    358s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:19:06    358s] {RT RC_corner_25 0 2 3  0}
[11/26 10:19:06    358s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2787.98 (MB), peak = 2932.56 (MB)
[11/26 10:19:06    358s] #Default setup view is reset to default_setup_view.
[11/26 10:19:06    358s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2787.98 (MB), peak = 2932.56 (MB)
[11/26 10:19:06    358s] ### generate_preroute_timing_data cpu:00:00:02, real:00:00:02, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:06    358s] #Current view: default_setup_view 
[11/26 10:19:06    358s] #Current enabled view: default_setup_view 
[11/26 10:19:06    359s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2787.21 (MB), peak = 2932.56 (MB)
[11/26 10:19:06    359s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:06    359s] #Done generating timing data.
[11/26 10:19:06    359s] ### Time Record (Timing Data Generation) is uninstalled.
[11/26 10:19:06    359s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[11/26 10:19:06    359s] ### Net info: total nets: 10598
[11/26 10:19:06    359s] ### Net info: dirty nets: 0
[11/26 10:19:06    359s] ### Net info: marked as disconnected nets: 0
[11/26 10:19:06    359s] ### Net info: fully routed nets: 1
[11/26 10:19:06    359s] ### Net info: trivial (< 2 pins) nets: 2
[11/26 10:19:06    359s] ### Net info: unrouted nets: 10595
[11/26 10:19:06    359s] ### Net info: re-extraction nets: 0
[11/26 10:19:06    359s] ### Net info: ignored nets: 0
[11/26 10:19:06    359s] ### Net info: skip routing nets: 0
[11/26 10:19:07    359s] ### import design signature (14): route=238667555 fixed_route=1028006223 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1556880872 dirty_area=0 del_dirty_area=0 cell=1855359733 placement=1629960054 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1028006223 sns=1028006223 ppa_info=1194050177
[11/26 10:19:07    359s] ### Time Record (DB Import) is uninstalled.
[11/26 10:19:07    359s] #NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
[11/26 10:19:07    359s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:07    359s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:07    359s] ### Time Record (Global Routing) is installed.
[11/26 10:19:07    359s] ### Time Record (Global Routing) is uninstalled.
[11/26 10:19:07    359s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:07    359s] #Start routing data preparation on Tue Nov 26 10:19:07 2024
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[11/26 10:19:07    359s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/26 10:19:07    359s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/26 10:19:07    359s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/26 10:19:07    359s] ### Time Record (Cell Pin Access) is installed.
[11/26 10:19:07    359s] #Rebuild pin access data for design.
[11/26 10:19:07    359s] #Initial pin access analysis.
[11/26 10:19:07    359s] #Detail pin access analysis.
[11/26 10:19:07    359s] ### Time Record (Cell Pin Access) is uninstalled.
[11/26 10:19:07    359s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:19:07    359s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:19:07    359s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:19:07    359s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:19:07    359s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:19:07    359s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:19:07    359s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:19:07    359s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:19:07    359s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:19:07    359s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:19:07    359s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:19:07    359s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/26 10:19:07    359s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:19:07    359s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/26 10:19:07    359s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/26 10:19:07    359s] #pin_access_rlayer=2(M2)
[11/26 10:19:07    359s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/26 10:19:07    359s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/26 10:19:07    359s] #enable_dpt_layer_shield=F
[11/26 10:19:07    359s] #has_line_end_grid=F
[11/26 10:19:07    359s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2795.38 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] #Regenerating Ggrids automatically.
[11/26 10:19:07    359s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/26 10:19:07    359s] #Using automatically generated G-grids.
[11/26 10:19:07    359s] #Done routing data preparation.
[11/26 10:19:07    359s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2804.83 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #Summary of active signal nets routing constraints set by OPT:
[11/26 10:19:07    359s] #	preferred routing layers      : 0
[11/26 10:19:07    359s] #	preferred routing layer effort: 0
[11/26 10:19:07    359s] #	preferred extra space         : 0
[11/26 10:19:07    359s] #	preferred multi-cut via       : 0
[11/26 10:19:07    359s] #	avoid detour                  : 0
[11/26 10:19:07    359s] #	expansion ratio               : 0
[11/26 10:19:07    359s] #	net priority                  : 0
[11/26 10:19:07    359s] #	s2s control                   : 0
[11/26 10:19:07    359s] #	avoid chaining                : 0
[11/26 10:19:07    359s] #	inst-based stacking via       : 0
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #Summary of active signal nets routing constraints set by USER:
[11/26 10:19:07    359s] #	preferred routing layers      : 0
[11/26 10:19:07    359s] #	preferred routing layer effort     : 0
[11/26 10:19:07    359s] #	preferred extra space              : 0
[11/26 10:19:07    359s] #	preferred multi-cut via            : 0
[11/26 10:19:07    359s] #	avoid detour                       : 0
[11/26 10:19:07    359s] #	net weight                         : 0
[11/26 10:19:07    359s] #	avoid chaining                     : 0
[11/26 10:19:07    359s] #	cell-based stacking via (required) : 0
[11/26 10:19:07    359s] #	cell-based stacking via (optional) : 0
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #Start timing driven prevention iteration...
[11/26 10:19:07    359s] ### td_prevention_read_timing_data starts on Tue Nov 26 10:19:07 2024 with memory = 2804.83 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] #Setup timing driven global route constraints on 0 nets
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #----------------------------------------------------
[11/26 10:19:07    359s] # Summary of active signal nets routing constraints
[11/26 10:19:07    359s] #+--------------------------+-----------+
[11/26 10:19:07    359s] #+--------------------------+-----------+
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #----------------------------------------------------
[11/26 10:19:07    359s] #Skipped timing-driven prevention.
[11/26 10:19:07    359s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2807.40 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[11/26 10:19:07    359s] #Total number of routable nets = 10596.
[11/26 10:19:07    359s] #Total number of nets in the design = 10598.
[11/26 10:19:07    359s] #10595 routable nets do not have any wires.
[11/26 10:19:07    359s] #1 routable net has routed wires.
[11/26 10:19:07    359s] #10595 nets will be global routed.
[11/26 10:19:07    359s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/26 10:19:07    359s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #Finished routing data preparation on Tue Nov 26 10:19:07 2024
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #Cpu time = 00:00:00
[11/26 10:19:07    359s] #Elapsed time = 00:00:00
[11/26 10:19:07    359s] #Increased memory = 0.00 (MB)
[11/26 10:19:07    359s] #Total memory = 2807.40 (MB)
[11/26 10:19:07    359s] #Peak memory = 2932.56 (MB)
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:07    359s] ### Time Record (Global Routing) is installed.
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #Start global routing on Tue Nov 26 10:19:07 2024
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #Start global routing initialization on Tue Nov 26 10:19:07 2024
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #Number of eco nets is 0
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #Start global routing data preparation on Tue Nov 26 10:19:07 2024
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] ### build_merged_routing_blockage_rect_list starts on Tue Nov 26 10:19:07 2024 with memory = 2807.80 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] #Start routing resource analysis on Tue Nov 26 10:19:07 2024
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] ### init_is_bin_blocked starts on Tue Nov 26 10:19:07 2024 with memory = 2807.98 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Nov 26 10:19:07 2024 with memory = 2808.23 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] ### adjust_flow_cap starts on Tue Nov 26 10:19:07 2024 with memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] ### adjust_flow_per_partial_route_obs starts on Tue Nov 26 10:19:07 2024 with memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] ### set_via_blocked starts on Tue Nov 26 10:19:07 2024 with memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] ### copy_flow starts on Tue Nov 26 10:19:07 2024 with memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] #Routing resource analysis is done on Tue Nov 26 10:19:07 2024
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] ### report_flow_cap starts on Tue Nov 26 10:19:07 2024 with memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] #  Resource Analysis:
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/26 10:19:07    359s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/26 10:19:07    359s] #  --------------------------------------------------------------
[11/26 10:19:07    359s] #  M2             H        1070         222        4761     0.00%
[11/26 10:19:07    359s] #  M3             V        1387           1        4761     0.00%
[11/26 10:19:07    359s] #  --------------------------------------------------------------
[11/26 10:19:07    359s] #  Total                   2457       8.61%        9522     0.00%
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #  1 nets (0.01%) with 1 preferred extra spacing.
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] ### analyze_m2_tracks starts on Tue Nov 26 10:19:07 2024 with memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] ### report_initial_resource starts on Tue Nov 26 10:19:07 2024 with memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] ### mark_pg_pins_accessibility starts on Tue Nov 26 10:19:07 2024 with memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] ### set_net_region starts on Tue Nov 26 10:19:07 2024 with memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #Global routing data preparation is done on Tue Nov 26 10:19:07 2024
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] ### prepare_level starts on Tue Nov 26 10:19:07 2024 with memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### init level 1 starts on Tue Nov 26 10:19:07 2024 with memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] ### Level 1 hgrid = 69 X 69
[11/26 10:19:07    359s] ### prepare_level_flow starts on Tue Nov 26 10:19:07 2024 with memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #Global routing initialization is done on Tue Nov 26 10:19:07 2024
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] #
[11/26 10:19:07    359s] #Skip 1/2 round for no nets in the round...
[11/26 10:19:07    359s] #Route nets in 2/2 round...
[11/26 10:19:07    359s] #start global routing iteration 1...
[11/26 10:19:07    359s] ### init_flow_edge starts on Tue Nov 26 10:19:07 2024 with memory = 2808.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] ### cal_flow starts on Tue Nov 26 10:19:07 2024 with memory = 2808.73 (MB), peak = 2932.56 (MB)
[11/26 10:19:07    359s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
[11/26 10:19:07    359s] ### routing at level 1 (topmost level) iter 0
[11/26 10:19:08    360s] ### measure_qor starts on Tue Nov 26 10:19:08 2024 with memory = 2831.55 (MB), peak = 2932.56 (MB)
[11/26 10:19:08    360s] ### measure_congestion starts on Tue Nov 26 10:19:08 2024 with memory = 2831.55 (MB), peak = 2932.56 (MB)
[11/26 10:19:08    360s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:08    360s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:08    360s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2829.63 (MB), peak = 2932.56 (MB)
[11/26 10:19:08    360s] #
[11/26 10:19:08    360s] #start global routing iteration 2...
[11/26 10:19:08    360s] ### routing at level 1 (topmost level) iter 1
[11/26 10:19:09    361s] ### measure_qor starts on Tue Nov 26 10:19:09 2024 with memory = 2833.74 (MB), peak = 2932.56 (MB)
[11/26 10:19:09    361s] ### measure_congestion starts on Tue Nov 26 10:19:09 2024 with memory = 2833.74 (MB), peak = 2932.56 (MB)
[11/26 10:19:09    361s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:09    361s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:09    361s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2832.23 (MB), peak = 2932.56 (MB)
[11/26 10:19:09    361s] #
[11/26 10:19:09    361s] #start global routing iteration 3...
[11/26 10:19:09    361s] ### routing at level 1 (topmost level) iter 2
[11/26 10:19:11    363s] ### measure_qor starts on Tue Nov 26 10:19:11 2024 with memory = 2832.73 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### measure_congestion starts on Tue Nov 26 10:19:11 2024 with memory = 2832.73 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2832.18 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] ### route_end starts on Tue Nov 26 10:19:11 2024 with memory = 2832.18 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[11/26 10:19:11    363s] #Total number of routable nets = 10596.
[11/26 10:19:11    363s] #Total number of nets in the design = 10598.
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] #10596 routable nets have routed wires.
[11/26 10:19:11    363s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] #Routed nets constraints summary:
[11/26 10:19:11    363s] #-----------------------------
[11/26 10:19:11    363s] #        Rules   Unconstrained  
[11/26 10:19:11    363s] #-----------------------------
[11/26 10:19:11    363s] #      Default           10595  
[11/26 10:19:11    363s] #-----------------------------
[11/26 10:19:11    363s] #        Total           10595  
[11/26 10:19:11    363s] #-----------------------------
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] #Routing constraints summary of the whole design:
[11/26 10:19:11    363s] #------------------------------------------------
[11/26 10:19:11    363s] #        Rules   Pref Extra Space   Unconstrained  
[11/26 10:19:11    363s] #------------------------------------------------
[11/26 10:19:11    363s] #      Default                  1           10595  
[11/26 10:19:11    363s] #------------------------------------------------
[11/26 10:19:11    363s] #        Total                  1           10595  
[11/26 10:19:11    363s] #------------------------------------------------
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] ### adjust_flow_per_partial_route_obs starts on Tue Nov 26 10:19:11 2024 with memory = 2832.18 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### cal_base_flow starts on Tue Nov 26 10:19:11 2024 with memory = 2832.18 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### init_flow_edge starts on Tue Nov 26 10:19:11 2024 with memory = 2832.18 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### cal_flow starts on Tue Nov 26 10:19:11 2024 with memory = 2832.18 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### report_overcon starts on Tue Nov 26 10:19:11 2024 with memory = 2832.18 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] #                 OverCon          
[11/26 10:19:11    363s] #                  #Gcell    %Gcell
[11/26 10:19:11    363s] #     Layer           (1)   OverCon  Flow/Cap
[11/26 10:19:11    363s] #  ----------------------------------------------
[11/26 10:19:11    363s] #  M2            2(0.04%)   (0.04%)     0.75  
[11/26 10:19:11    363s] #  M3            0(0.00%)   (0.00%)     0.36  
[11/26 10:19:11    363s] #  ----------------------------------------------
[11/26 10:19:11    363s] #     Total      2(0.02%)   (0.02%)
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/26 10:19:11    363s] #  Overflow after GR: 0.02% H + 0.00% V
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### cal_base_flow starts on Tue Nov 26 10:19:11 2024 with memory = 2832.18 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### init_flow_edge starts on Tue Nov 26 10:19:11 2024 with memory = 2832.18 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### cal_flow starts on Tue Nov 26 10:19:11 2024 with memory = 2832.18 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### generate_cong_map_content starts on Tue Nov 26 10:19:11 2024 with memory = 2832.18 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### Sync with Inovus CongMap starts on Tue Nov 26 10:19:11 2024 with memory = 2832.18 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] #Hotspot report including placement blocked areas
[11/26 10:19:11    363s] OPERPROF: Starting HotSpotCal at level 1, MEM:3309.4M, EPOCH TIME: 1732634351.437411
[11/26 10:19:11    363s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/26 10:19:11    363s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[11/26 10:19:11    363s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/26 10:19:11    363s] [hotspot] |   M2(H)    |          0.00 |          0.00 |   (none)                            |
[11/26 10:19:11    363s] [hotspot] |   M3(V)    |          0.00 |          0.00 |   (none)                            |
[11/26 10:19:11    363s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/26 10:19:11    363s] [hotspot] |   worst    |          0.00 |          0.00 |                                     |
[11/26 10:19:11    363s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/26 10:19:11    363s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[11/26 10:19:11    363s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[11/26 10:19:11    363s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 10:19:11    363s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/26 10:19:11    363s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 10:19:11    363s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.003, MEM:3309.4M, EPOCH TIME: 1732634351.440582
[11/26 10:19:11    363s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### update starts on Tue Nov 26 10:19:11 2024 with memory = 2832.18 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] #Complete Global Routing.
[11/26 10:19:11    363s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] #  Routing Statistics
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] #---------------+-----------+------+
[11/26 10:19:11    363s] #  Layer        | Length(um)|  Vias|
[11/26 10:19:11    363s] #---------------+-----------+------+
[11/26 10:19:11    363s] #  Active ( 0H) |          0|     0|
[11/26 10:19:11    363s] #  M1 ( 1V)     |          0| 18231|
[11/26 10:19:11    363s] #  M2 ( 2H)     |     116749| 17772|
[11/26 10:19:11    363s] #  M3 ( 3V)     |      68546|     0|
[11/26 10:19:11    363s] #  M4 ( 4H)     |          0|     0|
[11/26 10:19:11    363s] #  M5 ( 5V)     |          0|     0|
[11/26 10:19:11    363s] #  M6 ( 6H)     |          0|     0|
[11/26 10:19:11    363s] #  M7 ( 7V)     |          0|     0|
[11/26 10:19:11    363s] #  M8 ( 8H)     |          0|     0|
[11/26 10:19:11    363s] #  M9 ( 9V)     |          0|     0|
[11/26 10:19:11    363s] #  Pad (10H)    |          0|     0|
[11/26 10:19:11    363s] #---------------+-----------+------+
[11/26 10:19:11    363s] #  Total        |     185294| 36003|
[11/26 10:19:11    363s] #---------------+-----------+------+
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] # Total half perimeter of net bounding box: 190766 um.
[11/26 10:19:11    363s] #Total number of involved regular nets 1760
[11/26 10:19:11    363s] #Maximum src to sink distance  361.5
[11/26 10:19:11    363s] #Average of max src_to_sink distance  69.4
[11/26 10:19:11    363s] #Average of ave src_to_sink distance  58.3
[11/26 10:19:11    363s] ### update cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### report_overcon starts on Tue Nov 26 10:19:11 2024 with memory = 2832.23 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### report_overcon starts on Tue Nov 26 10:19:11 2024 with memory = 2832.23 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] #Max overcon = 1 tracks.
[11/26 10:19:11    363s] #Total overcon = 0.02%.
[11/26 10:19:11    363s] #Worst layer Gcell overcon rate = 0.00%.
[11/26 10:19:11    363s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### global_route design signature (17): route=1855421720 net_attr=1198117327
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] #Global routing statistics:
[11/26 10:19:11    363s] #Cpu time = 00:00:04
[11/26 10:19:11    363s] #Elapsed time = 00:00:04
[11/26 10:19:11    363s] #Increased memory = 24.83 (MB)
[11/26 10:19:11    363s] #Total memory = 2832.23 (MB)
[11/26 10:19:11    363s] #Peak memory = 2932.56 (MB)
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] #Finished global routing on Tue Nov 26 10:19:11 2024
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] #
[11/26 10:19:11    363s] ### Time Record (Global Routing) is uninstalled.
[11/26 10:19:11    363s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:11    363s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:11    363s] ### track-assign external-init starts on Tue Nov 26 10:19:11 2024 with memory = 2831.89 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### Time Record (Track Assignment) is installed.
[11/26 10:19:11    363s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:11    363s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:11    363s] ### Time Record (Track Assignment) is uninstalled.
[11/26 10:19:11    363s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2831.89 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### track-assign engine-init starts on Tue Nov 26 10:19:11 2024 with memory = 2831.89 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] ### Time Record (Track Assignment) is installed.
[11/26 10:19:11    363s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:11    363s] ### track-assign core-engine starts on Tue Nov 26 10:19:11 2024 with memory = 2831.89 (MB), peak = 2932.56 (MB)
[11/26 10:19:11    363s] #Start Track Assignment.
[11/26 10:19:12    364s] #Done with 10375 horizontal wires in 3 hboxes and 10450 vertical wires in 3 hboxes.
[11/26 10:19:13    365s] #Done with 2750 horizontal wires in 3 hboxes and 2661 vertical wires in 3 hboxes.
[11/26 10:19:13    365s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #Track assignment summary:
[11/26 10:19:13    365s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/26 10:19:13    365s] #------------------------------------------------------------------------
[11/26 10:19:13    365s] # M2        117105.01 	  0.23%  	  0.00% 	  0.07%
[11/26 10:19:13    365s] # M3         67490.68 	  0.06%  	  0.00% 	  0.00%
[11/26 10:19:13    365s] #------------------------------------------------------------------------
[11/26 10:19:13    365s] # All      184595.68  	  0.17% 	  0.00% 	  0.00%
[11/26 10:19:13    365s] #Complete Track Assignment.
[11/26 10:19:13    365s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #  Routing Statistics
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #---------------+-----------+------+
[11/26 10:19:13    365s] #  Layer        | Length(um)|  Vias|
[11/26 10:19:13    365s] #---------------+-----------+------+
[11/26 10:19:13    365s] #  Active ( 0H) |          0|     0|
[11/26 10:19:13    365s] #  M1 ( 1V)     |          0| 18231|
[11/26 10:19:13    365s] #  M2 ( 2H)     |     117049| 17772|
[11/26 10:19:13    365s] #  M3 ( 3V)     |      67228|     0|
[11/26 10:19:13    365s] #  M4 ( 4H)     |          0|     0|
[11/26 10:19:13    365s] #  M5 ( 5V)     |          0|     0|
[11/26 10:19:13    365s] #  M6 ( 6H)     |          0|     0|
[11/26 10:19:13    365s] #  M7 ( 7V)     |          0|     0|
[11/26 10:19:13    365s] #  M8 ( 8H)     |          0|     0|
[11/26 10:19:13    365s] #  M9 ( 9V)     |          0|     0|
[11/26 10:19:13    365s] #  Pad (10H)    |          0|     0|
[11/26 10:19:13    365s] #---------------+-----------+------+
[11/26 10:19:13    365s] #  Total        |     184277| 36003|
[11/26 10:19:13    365s] #---------------+-----------+------+
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] # Total half perimeter of net bounding box: 190766 um.
[11/26 10:19:13    365s] ### track_assign design signature (20): route=2125808361
[11/26 10:19:13    365s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:13    365s] ### Time Record (Track Assignment) is uninstalled.
[11/26 10:19:13    365s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2832.10 (MB), peak = 2932.56 (MB)
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #number of short segments in preferred routing layers
[11/26 10:19:13    365s] #	
[11/26 10:19:13    365s] #	
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #Start post global route fixing for timing critical nets ...
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] ### update_timing_after_routing starts on Tue Nov 26 10:19:13 2024 with memory = 2832.10 (MB), peak = 2932.56 (MB)
[11/26 10:19:13    365s] ### Time Record (Timing Data Generation) is installed.
[11/26 10:19:13    365s] #* Updating design timing data...
[11/26 10:19:13    365s] #Extracting RC...
[11/26 10:19:13    365s] Un-suppress "**WARN ..." messages.
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #Start tQuantus RC extraction...
[11/26 10:19:13    365s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[11/26 10:19:13    365s] #Extract in track assign mode
[11/26 10:19:13    365s] #Start extraction data preparation
[11/26 10:19:13    365s] #Start building rc corner(s)...
[11/26 10:19:13    365s] #Number of RC Corner = 1
[11/26 10:19:13    365s] #Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[11/26 10:19:13    365s] #(i=10, n=10 4000)
[11/26 10:19:13    365s] #LISD -> M1 (1)
[11/26 10:19:13    365s] #M1 -> M2 (2)
[11/26 10:19:13    365s] #M2 -> M3 (3)
[11/26 10:19:13    365s] #M3 -> M4 (4)
[11/26 10:19:13    365s] #M4 -> M5 (5)
[11/26 10:19:13    365s] #M5 -> M6 (6)
[11/26 10:19:13    365s] #M6 -> M7 (7)
[11/26 10:19:13    365s] #M7 -> M8 (8)
[11/26 10:19:13    365s] #M8 -> M9 (9)
[11/26 10:19:13    365s] #M9 -> Pad (10)
[11/26 10:19:13    365s] #SADV_On
[11/26 10:19:13    365s] # Corner(s) : 
[11/26 10:19:13    365s] #RC_corner_25 [25.00]
[11/26 10:19:13    365s] # Corner id: 0
[11/26 10:19:13    365s] # Layout Scale: 1.000000
[11/26 10:19:13    365s] # Has Metal Fill model: yes
[11/26 10:19:13    365s] # Temperature was set
[11/26 10:19:13    365s] # Temperature : 25.000000
[11/26 10:19:13    365s] # Ref. Temp   : 25.000000
[11/26 10:19:13    365s] #SADV_Off
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #layer[1] tech width 288 != ict width 400.0
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #layer[1] tech spc 288 != ict spc 464.0
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #layer[4] tech width 384 != ict width 288.0
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #layer[4] tech spc 384 != ict spc 288.0
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #layer[6] tech width 512 != ict width 384.0
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #layer[6] tech spc 512 != ict spc 384.0
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #layer[8] tech width 640 != ict width 512.0
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #layer[8] tech spc 640 != ict spc 512.0
[11/26 10:19:13    365s] #
[11/26 10:19:13    365s] #layer[10] tech spc 32000 != ict spc 640.0
[11/26 10:19:13    365s] #total pattern=220 [10, 605]
[11/26 10:19:13    365s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/26 10:19:13    365s] #found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/26 10:19:13    365s] #found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
[11/26 10:19:13    365s] #CCE Version read = IQuantus/TQuantus 23.1.1-s122
[11/26 10:19:13    365s] #number model r/c [1,1] [10,605] read
[11/26 10:19:13    365s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2834.36 (MB), peak = 2932.56 (MB)
[11/26 10:19:14    366s] #Finish check_net_pin_list step Enter extract
[11/26 10:19:14    366s] #Start init net ripin tree building
[11/26 10:19:14    366s] #Finish init net ripin tree building
[11/26 10:19:14    366s] #Cpu time = 00:00:00
[11/26 10:19:14    366s] #Elapsed time = 00:00:00
[11/26 10:19:14    366s] #Increased memory = 0.10 (MB)
[11/26 10:19:14    366s] #Total memory = 2838.58 (MB)
[11/26 10:19:14    366s] #Peak memory = 2932.56 (MB)
[11/26 10:19:14    366s] #begin processing metal fill model file
[11/26 10:19:14    366s] #end processing metal fill model file
[11/26 10:19:14    366s] ### track-assign external-init starts on Tue Nov 26 10:19:14 2024 with memory = 2838.58 (MB), peak = 2932.56 (MB)
[11/26 10:19:14    366s] ### Time Record (Track Assignment) is installed.
[11/26 10:19:14    366s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:14    366s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:14    366s] ### Time Record (Track Assignment) is uninstalled.
[11/26 10:19:14    366s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:14    366s] ### track-assign engine-init starts on Tue Nov 26 10:19:14 2024 with memory = 2838.58 (MB), peak = 2932.56 (MB)
[11/26 10:19:14    366s] ### Time Record (Track Assignment) is installed.
[11/26 10:19:14    366s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:14    366s] #
[11/26 10:19:14    366s] #Start Post Track Assignment Wire Spread.
[11/26 10:19:14    366s] #Done with 3593 horizontal wires in 3 hboxes and 2894 vertical wires in 3 hboxes.
[11/26 10:19:14    366s] #Complete Post Track Assignment Wire Spread.
[11/26 10:19:14    366s] #
[11/26 10:19:14    366s] ### Time Record (Track Assignment) is uninstalled.
[11/26 10:19:14    366s] #Length limit = 200 pitches
[11/26 10:19:14    366s] #opt mode = 2
[11/26 10:19:14    366s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:14    366s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:14    366s] #Finish check_net_pin_list step Fix net pin list
[11/26 10:19:14    366s] #Start generate extraction boxes.
[11/26 10:19:14    366s] #
[11/26 10:19:14    366s] #Extract using 30 x 30 Hboxes
[11/26 10:19:14    366s] #5x5 initial hboxes
[11/26 10:19:14    366s] #Use area based hbox pruning.
[11/26 10:19:14    366s] #0/0 hboxes pruned.
[11/26 10:19:14    366s] #Complete generating extraction boxes.
[11/26 10:19:14    367s] #Start step Extraction
[11/26 10:19:14    367s] #Extract 15 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
[11/26 10:19:14    367s] #Process 0 special clock nets for rc extraction
[11/26 10:19:15    367s] #Total 10596 nets were built. 1585 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/26 10:19:15    367s] #Run Statistics for Extraction:
[11/26 10:19:15    367s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[11/26 10:19:15    367s] #   Increased memory =    18.09 (MB), total memory =  2856.37 (MB), peak memory =  2932.56 (MB)
[11/26 10:19:15    367s] #
[11/26 10:19:15    367s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[11/26 10:19:15    367s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2848.10 (MB), peak = 2932.56 (MB)
[11/26 10:19:15    367s] #RC Statistics: 31560 Res, 22707 Ground Cap, 0 XCap (Edge to Edge)
[11/26 10:19:15    367s] #RC V/H edge ratio: 0.63, Avg V/H Edge Length: 17609.69 (19348), Avg L-Edge Length: 37090.50 (5389)
[11/26 10:19:15    367s] #Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d
[11/26 10:19:15    367s] #Finish registering nets and terms for rcdb.
[11/26 10:19:15    367s] #Start writing RC data.
[11/26 10:19:15    367s] #Finish writing RC data
[11/26 10:19:15    367s] #Finish writing rcdb with 50366 nodes, 39770 edges, and 0 xcaps
[11/26 10:19:15    368s] #1585 inserted nodes are removed
[11/26 10:19:15    368s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[11/26 10:19:15    368s] ### track-assign external-init starts on Tue Nov 26 10:19:15 2024 with memory = 2858.94 (MB), peak = 2932.56 (MB)
[11/26 10:19:15    368s] ### Time Record (Track Assignment) is installed.
[11/26 10:19:15    368s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:15    368s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:15    368s] ### Time Record (Track Assignment) is uninstalled.
[11/26 10:19:15    368s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:15    368s] ### track-assign engine-init starts on Tue Nov 26 10:19:15 2024 with memory = 2850.60 (MB), peak = 2932.56 (MB)
[11/26 10:19:15    368s] ### Time Record (Track Assignment) is installed.
[11/26 10:19:16    368s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:16    368s] #Remove Post Track Assignment Wire Spread
[11/26 10:19:16    368s] ### Time Record (Track Assignment) is uninstalled.
[11/26 10:19:16    368s] Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d' ...
[11/26 10:19:16    368s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d' for reading (mem: 3340.410M)
[11/26 10:19:16    368s] Reading RCDB with compressed RC data.
[11/26 10:19:16    368s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d' for content verification (mem: 3340.410M)
[11/26 10:19:16    368s] Reading RCDB with compressed RC data.
[11/26 10:19:16    368s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d': 0 access done (mem: 3340.410M)
[11/26 10:19:16    368s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d': 0 access done (mem: 3340.410M)
[11/26 10:19:16    368s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3340.410M)
[11/26 10:19:16    368s] Following multi-corner parasitics specified:
[11/26 10:19:16    368s] 	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d (rcdb)
[11/26 10:19:16    368s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d' for reading (mem: 3340.410M)
[11/26 10:19:16    368s] Reading RCDB with compressed RC data.
[11/26 10:19:16    368s] 		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d specified
[11/26 10:19:16    368s] Cell dist_sort, hinst 
[11/26 10:19:16    368s] processing rcdb (/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d) for hinst (top) of cell (dist_sort);
[11/26 10:19:16    368s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d': 0 access done (mem: 3340.410M)
[11/26 10:19:16    368s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3340.410M)
[11/26 10:19:16    368s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_gWx4CU.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3340.410M)
[11/26 10:19:16    368s] Reading RCDB with compressed RC data.
[11/26 10:19:16    368s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3340.410M)
[11/26 10:19:16    368s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_gWx4CU.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3340.410M)
[11/26 10:19:16    368s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 3340.410M)
[11/26 10:19:16    368s] #
[11/26 10:19:16    368s] #Restore RCDB.
[11/26 10:19:16    368s] ### track-assign external-init starts on Tue Nov 26 10:19:16 2024 with memory = 2851.29 (MB), peak = 2932.56 (MB)
[11/26 10:19:16    368s] ### Time Record (Track Assignment) is installed.
[11/26 10:19:16    368s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:16    368s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:16    368s] ### Time Record (Track Assignment) is uninstalled.
[11/26 10:19:16    368s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:16    368s] ### track-assign engine-init starts on Tue Nov 26 10:19:16 2024 with memory = 2851.28 (MB), peak = 2932.56 (MB)
[11/26 10:19:16    368s] ### Time Record (Track Assignment) is installed.
[11/26 10:19:16    368s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:16    368s] #Remove Post Track Assignment Wire Spread
[11/26 10:19:16    368s] ### Time Record (Track Assignment) is uninstalled.
[11/26 10:19:16    368s] #
[11/26 10:19:16    368s] #Complete tQuantus RC extraction.
[11/26 10:19:16    368s] #Cpu time = 00:00:03
[11/26 10:19:16    368s] #Elapsed time = 00:00:03
[11/26 10:19:16    368s] #Increased memory = 18.11 (MB)
[11/26 10:19:16    368s] #Total memory = 2850.21 (MB)
[11/26 10:19:16    368s] #Peak memory = 2932.56 (MB)
[11/26 10:19:16    368s] #
[11/26 10:19:16    368s] Un-suppress "**WARN ..." messages.
[11/26 10:19:16    368s] #RC Extraction Completed...
[11/26 10:19:16    368s] ### update_timing starts on Tue Nov 26 10:19:16 2024 with memory = 2850.21 (MB), peak = 2932.56 (MB)
[11/26 10:19:16    368s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[11/26 10:19:16    368s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/26 10:19:16    368s] ### generate_postroute_timing_data starts on Tue Nov 26 10:19:16 2024 with memory = 2832.57 (MB), peak = 2932.56 (MB)
[11/26 10:19:16    368s] #Reporting timing...
[11/26 10:19:16    368s] ### report_timing starts on Tue Nov 26 10:19:16 2024 with memory = 2832.57 (MB), peak = 2932.56 (MB)
[11/26 10:19:19    371s] ### report_timing cpu:00:00:03, real:00:00:03, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:19    371s] #Normalized TNS: -0.616 -> -0.268, r2r 0.000 -> 0.000, unit 1.000, clk period 2.300 (ns)
[11/26 10:19:19    371s] #Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2873.05 (MB), peak = 2932.56 (MB)
[11/26 10:19:19    371s] #Library Standard Delay: 4.30ps
[11/26 10:19:19    371s] #Slack threshold: 0.00ps
[11/26 10:19:19    371s] ### generate_net_cdm_timing starts on Tue Nov 26 10:19:19 2024 with memory = 2873.05 (MB), peak = 2932.56 (MB)
[11/26 10:19:19    371s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:19    371s] #*** Analyzed 0 timing critical paths, and collected 0.
[11/26 10:19:19    371s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2873.33 (MB), peak = 2932.56 (MB)
[11/26 10:19:19    371s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2874.10 (MB), peak = 2932.56 (MB)
[11/26 10:19:19    371s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[11/26 10:19:20    372s] Worst slack reported in the design = 287.891022 (late)
[11/26 10:19:20    372s] *** writeDesignTiming (0:00:00.4) ***
[11/26 10:19:20    372s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2874.46 (MB), peak = 2932.56 (MB)
[11/26 10:19:20    372s] Un-suppress "**WARN ..." messages.
[11/26 10:19:20    372s] ### generate_postroute_timing_data cpu:00:00:04, real:00:00:04, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:20    372s] #Number of victim nets: 0
[11/26 10:19:20    372s] #Number of aggressor nets: 0
[11/26 10:19:20    372s] #Number of weak nets: 0
[11/26 10:19:20    372s] #Number of critical nets: 0
[11/26 10:19:20    372s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/26 10:19:20    372s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/26 10:19:20    372s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/26 10:19:20    372s] #Total number of nets: 10596
[11/26 10:19:20    372s] ### update_timing cpu:00:00:04, real:00:00:04, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:20    372s] ### Time Record (Timing Data Generation) is uninstalled.
[11/26 10:19:20    372s] ### update_timing_after_routing cpu:00:00:07, real:00:00:07, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:20    372s] #Total number of significant detoured timing critical nets is 0
[11/26 10:19:20    372s] #Total number of selected detoured timing critical nets is 0
[11/26 10:19:20    372s] #
[11/26 10:19:20    372s] #----------------------------------------------------
[11/26 10:19:20    372s] # Summary of active signal nets routing constraints
[11/26 10:19:20    372s] #+--------------------------+-----------+
[11/26 10:19:20    372s] #+--------------------------+-----------+
[11/26 10:19:20    372s] #
[11/26 10:19:20    372s] #----------------------------------------------------
[11/26 10:19:20    372s] ### run_free_timing_graph starts on Tue Nov 26 10:19:20 2024 with memory = 2874.53 (MB), peak = 2932.56 (MB)
[11/26 10:19:20    372s] ### Time Record (Timing Data Generation) is installed.
[11/26 10:19:20    372s] ### Time Record (Timing Data Generation) is uninstalled.
[11/26 10:19:20    372s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB
[11/26 10:19:20    372s] ### run_build_timing_graph starts on Tue Nov 26 10:19:20 2024 with memory = 2538.84 (MB), peak = 2932.56 (MB)
[11/26 10:19:20    372s] ### Time Record (Timing Data Generation) is installed.
[11/26 10:19:20    372s] Current (total cpu=0:06:13, real=0:07:42, peak res=2932.6M, current mem=2820.4M)
[11/26 10:19:20    372s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2831.5M, current mem=2831.5M)
[11/26 10:19:20    372s] Current (total cpu=0:06:13, real=0:07:42, peak res=2932.6M, current mem=2831.5M)
[11/26 10:19:21    372s] Current (total cpu=0:06:13, real=0:07:43, peak res=2932.6M, current mem=2831.5M)
[11/26 10:19:21    372s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2836.3M, current mem=2836.3M)
[11/26 10:19:21    372s] Current (total cpu=0:06:13, real=0:07:43, peak res=2932.6M, current mem=2836.3M)
[11/26 10:19:21    372s] ### Time Record (Timing Data Generation) is uninstalled.
[11/26 10:19:21    372s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:21    372s] ### track-assign external-init starts on Tue Nov 26 10:19:21 2024 with memory = 2836.33 (MB), peak = 2932.56 (MB)
[11/26 10:19:21    372s] ### Time Record (Track Assignment) is installed.
[11/26 10:19:21    372s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:21    372s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:21    372s] ### Time Record (Track Assignment) is uninstalled.
[11/26 10:19:21    372s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:21    372s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2836.33 (MB), peak = 2932.56 (MB)
[11/26 10:19:21    372s] #* Importing design timing data...
[11/26 10:19:21    372s] #Number of victim nets: 0
[11/26 10:19:21    372s] #Number of aggressor nets: 0
[11/26 10:19:21    372s] #Number of weak nets: 0
[11/26 10:19:21    372s] #Number of critical nets: 0
[11/26 10:19:21    372s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/26 10:19:21    372s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/26 10:19:21    372s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/26 10:19:21    372s] #Total number of nets: 10596
[11/26 10:19:21    373s] ### track-assign engine-init starts on Tue Nov 26 10:19:21 2024 with memory = 2836.55 (MB), peak = 2932.56 (MB)
[11/26 10:19:21    373s] ### Time Record (Track Assignment) is installed.
[11/26 10:19:21    373s] #
[11/26 10:19:21    373s] #timing driven effort level: 3
[11/26 10:19:21    373s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:21    373s] ### track-assign core-engine starts on Tue Nov 26 10:19:21 2024 with memory = 2836.39 (MB), peak = 2932.56 (MB)
[11/26 10:19:21    373s] #Start Track Assignment With Timing Driven.
[11/26 10:19:21    373s] #Done with 172 horizontal wires in 3 hboxes and 300 vertical wires in 3 hboxes.
[11/26 10:19:21    373s] #Done with 34 horizontal wires in 3 hboxes and 15 vertical wires in 3 hboxes.
[11/26 10:19:21    373s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[11/26 10:19:21    373s] #
[11/26 10:19:21    373s] #Track assignment summary:
[11/26 10:19:21    373s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/26 10:19:21    373s] #------------------------------------------------------------------------
[11/26 10:19:21    373s] # M2        117270.10 	  0.22%  	  0.00% 	  0.07%
[11/26 10:19:21    373s] # M3         67488.81 	  0.03%  	  0.00% 	  0.00%
[11/26 10:19:21    373s] #------------------------------------------------------------------------
[11/26 10:19:21    373s] # All      184758.91  	  0.15% 	  0.00% 	  0.00%
[11/26 10:19:21    373s] #Complete Track Assignment With Timing Driven.
[11/26 10:19:21    373s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:19:21    373s] #
[11/26 10:19:21    373s] #  Routing Statistics
[11/26 10:19:21    373s] #
[11/26 10:19:21    373s] #---------------+-----------+------+
[11/26 10:19:21    373s] #  Layer        | Length(um)|  Vias|
[11/26 10:19:21    373s] #---------------+-----------+------+
[11/26 10:19:21    373s] #  Active ( 0H) |          0|     0|
[11/26 10:19:21    373s] #  M1 ( 1V)     |          0| 18231|
[11/26 10:19:21    373s] #  M2 ( 2H)     |     117207| 17772|
[11/26 10:19:21    373s] #  M3 ( 3V)     |      67227|     0|
[11/26 10:19:21    373s] #  M4 ( 4H)     |          0|     0|
[11/26 10:19:21    373s] #  M5 ( 5V)     |          0|     0|
[11/26 10:19:21    373s] #  M6 ( 6H)     |          0|     0|
[11/26 10:19:21    373s] #  M7 ( 7V)     |          0|     0|
[11/26 10:19:21    373s] #  M8 ( 8H)     |          0|     0|
[11/26 10:19:21    373s] #  M9 ( 9V)     |          0|     0|
[11/26 10:19:21    373s] #  Pad (10H)    |          0|     0|
[11/26 10:19:21    373s] #---------------+-----------+------+
[11/26 10:19:21    373s] #  Total        |     184433| 36003|
[11/26 10:19:21    373s] #---------------+-----------+------+
[11/26 10:19:21    373s] #
[11/26 10:19:21    373s] # Total half perimeter of net bounding box: 190766 um.
[11/26 10:19:21    373s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:21    373s] ### Time Record (Track Assignment) is uninstalled.
[11/26 10:19:21    373s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2836.52 (MB), peak = 2932.56 (MB)
[11/26 10:19:21    373s] #
[11/26 10:19:21    373s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/26 10:19:21    373s] #Cpu time = 00:00:15
[11/26 10:19:21    373s] #Elapsed time = 00:00:15
[11/26 10:19:21    373s] #Increased memory = 47.77 (MB)
[11/26 10:19:21    373s] #Total memory = 2836.52 (MB)
[11/26 10:19:21    373s] #Peak memory = 2932.56 (MB)
[11/26 10:19:21    373s] ### Time Record (Detail Routing) is installed.
[11/26 10:19:21    373s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:21    373s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:21    373s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/26 10:19:22    373s] #
[11/26 10:19:22    373s] #Start Detail Routing..
[11/26 10:19:22    373s] #start initial detail routing ...
[11/26 10:19:22    373s] ### Design has 0 dirty nets, 13025 dirty-areas)
[11/26 10:19:46    397s] #   number of violations = 154
[11/26 10:19:46    397s] #
[11/26 10:19:46    397s] #  By Layer and Type:
[11/26 10:19:46    397s] #
[11/26 10:19:46    397s] #---------+-------+-------+------+------+-------+
[11/26 10:19:46    397s] #  -      | MetSpc| EOLSpc| Short| EolKO| Totals|
[11/26 10:19:46    397s] #---------+-------+-------+------+------+-------+
[11/26 10:19:46    397s] #  M1     |      0|      0|     0|     0|      0|
[11/26 10:19:46    397s] #  M2     |     15|     95|     1|    38|    149|
[11/26 10:19:46    397s] #  M3     |      2|      2|     1|     0|      5|
[11/26 10:19:46    397s] #  Totals |     17|     97|     2|    38|    154|
[11/26 10:19:46    397s] #---------+-------+-------+------+------+-------+
[11/26 10:19:46    397s] #
[11/26 10:19:46    397s] #5415 out of 8975 instances (60.3%) need to be verified(marked ipoed), dirty area = 23.4%.
[11/26 10:19:48    400s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 99.47%
[11/26 10:19:48    400s] ### Gcell ext dirty-map stats: fill = 4717[99.08%] (M1 = 3483[73.16%], M2 = 4689[98.49%], M3 = 4607[96.77%]), total gcell = 4761
[11/26 10:19:48    400s] #   number of violations = 156
[11/26 10:19:48    400s] #
[11/26 10:19:48    400s] #  By Layer and Type:
[11/26 10:19:48    400s] #
[11/26 10:19:48    400s] #---------+-------+-------+------+------+-------+
[11/26 10:19:48    400s] #  -      | MetSpc| EOLSpc| Short| EolKO| Totals|
[11/26 10:19:48    400s] #---------+-------+-------+------+------+-------+
[11/26 10:19:48    400s] #  M1     |      0|      0|     0|     0|      0|
[11/26 10:19:48    400s] #  M2     |     15|     96|     1|    39|    151|
[11/26 10:19:48    400s] #  M3     |      2|      2|     1|     0|      5|
[11/26 10:19:48    400s] #  Totals |     17|     98|     2|    39|    156|
[11/26 10:19:48    400s] #---------+-------+-------+------+------+-------+
[11/26 10:19:48    400s] #
[11/26 10:19:48    400s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 2863.76 (MB), peak = 3010.35 (MB)
[11/26 10:19:48    400s] #start 1st optimization iteration ...
[11/26 10:19:50    402s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 99.47%
[11/26 10:19:50    402s] ### Gcell ext dirty-map stats: fill = 4717[99.08%] (M1 = 3483[73.16%], M2 = 4689[98.49%], M3 = 4607[96.77%]), total gcell = 4761
[11/26 10:19:50    402s] #   number of violations = 23
[11/26 10:19:50    402s] #
[11/26 10:19:50    402s] #  By Layer and Type:
[11/26 10:19:50    402s] #
[11/26 10:19:50    402s] #---------+-------+-------+------+-------+
[11/26 10:19:50    402s] #  -      | MetSpc| EOLSpc| EolKO| Totals|
[11/26 10:19:50    402s] #---------+-------+-------+------+-------+
[11/26 10:19:50    402s] #  M1     |      0|      0|     0|      0|
[11/26 10:19:50    402s] #  M2     |      1|      8|    14|     23|
[11/26 10:19:50    402s] #  Totals |      1|      8|    14|     23|
[11/26 10:19:50    402s] #---------+-------+-------+------+-------+
[11/26 10:19:50    402s] #
[11/26 10:19:50    402s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2861.99 (MB), peak = 3010.35 (MB)
[11/26 10:19:50    402s] #start 2nd optimization iteration ...
[11/26 10:19:51    402s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 99.47%
[11/26 10:19:51    402s] ### Gcell ext dirty-map stats: fill = 4717[99.08%] (M1 = 3483[73.16%], M2 = 4689[98.49%], M3 = 4607[96.77%]), total gcell = 4761
[11/26 10:19:51    402s] #   number of violations = 10
[11/26 10:19:51    402s] #
[11/26 10:19:51    402s] #  By Layer and Type:
[11/26 10:19:51    402s] #
[11/26 10:19:51    402s] #---------+-------+------+-------+
[11/26 10:19:51    402s] #  -      | EOLSpc| EolKO| Totals|
[11/26 10:19:51    402s] #---------+-------+------+-------+
[11/26 10:19:51    402s] #  M1     |      0|     0|      0|
[11/26 10:19:51    402s] #  M2     |      2|     8|     10|
[11/26 10:19:51    402s] #  Totals |      2|     8|     10|
[11/26 10:19:51    402s] #---------+-------+------+-------+
[11/26 10:19:51    402s] #
[11/26 10:19:51    402s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2861.34 (MB), peak = 3010.35 (MB)
[11/26 10:19:51    402s] #start 3rd optimization iteration ...
[11/26 10:19:51    403s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 99.47%
[11/26 10:19:51    403s] ### Gcell ext dirty-map stats: fill = 4717[99.08%] (M1 = 3484[73.18%], M2 = 4689[98.49%], M3 = 4607[96.77%]), total gcell = 4761
[11/26 10:19:51    403s] #   number of violations = 4
[11/26 10:19:51    403s] #
[11/26 10:19:51    403s] #  By Layer and Type:
[11/26 10:19:51    403s] #
[11/26 10:19:51    403s] #---------+------+-------+
[11/26 10:19:51    403s] #  -      | EolKO| Totals|
[11/26 10:19:51    403s] #---------+------+-------+
[11/26 10:19:51    403s] #  M1     |     0|      0|
[11/26 10:19:51    403s] #  M2     |     4|      4|
[11/26 10:19:51    403s] #  Totals |     4|      4|
[11/26 10:19:51    403s] #---------+------+-------+
[11/26 10:19:51    403s] #
[11/26 10:19:51    403s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2860.26 (MB), peak = 3010.35 (MB)
[11/26 10:19:51    403s] #start 4th optimization iteration ...
[11/26 10:19:51    403s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 99.47%
[11/26 10:19:51    403s] ### Gcell ext dirty-map stats: fill = 4717[99.08%] (M1 = 3484[73.18%], M2 = 4689[98.49%], M3 = 4607[96.77%]), total gcell = 4761
[11/26 10:19:51    403s] #   number of violations = 2
[11/26 10:19:51    403s] #
[11/26 10:19:51    403s] #  By Layer and Type:
[11/26 10:19:51    403s] #
[11/26 10:19:51    403s] #---------+------+-------+
[11/26 10:19:51    403s] #  -      | EolKO| Totals|
[11/26 10:19:51    403s] #---------+------+-------+
[11/26 10:19:51    403s] #  M1     |     0|      0|
[11/26 10:19:51    403s] #  M2     |     2|      2|
[11/26 10:19:51    403s] #  Totals |     2|      2|
[11/26 10:19:51    403s] #---------+------+-------+
[11/26 10:19:51    403s] #
[11/26 10:19:51    403s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2861.80 (MB), peak = 3010.35 (MB)
[11/26 10:19:51    403s] #start 5th optimization iteration ...
[11/26 10:19:51    403s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 99.47%
[11/26 10:19:51    403s] ### Gcell ext dirty-map stats: fill = 4717[99.08%] (M1 = 3484[73.18%], M2 = 4689[98.49%], M3 = 4607[96.77%]), total gcell = 4761
[11/26 10:19:51    403s] #   number of violations = 1
[11/26 10:19:51    403s] #
[11/26 10:19:51    403s] #  By Layer and Type:
[11/26 10:19:51    403s] #
[11/26 10:19:51    403s] #---------+------+-------+
[11/26 10:19:51    403s] #  -      | EolKO| Totals|
[11/26 10:19:51    403s] #---------+------+-------+
[11/26 10:19:51    403s] #  M1     |     0|      0|
[11/26 10:19:51    403s] #  M2     |     1|      1|
[11/26 10:19:51    403s] #  Totals |     1|      1|
[11/26 10:19:51    403s] #---------+------+-------+
[11/26 10:19:51    403s] #
[11/26 10:19:52    403s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2862.07 (MB), peak = 3010.35 (MB)
[11/26 10:19:52    403s] #start 6th optimization iteration ...
[11/26 10:19:52    403s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 99.47%
[11/26 10:19:52    403s] ### Gcell ext dirty-map stats: fill = 4717[99.08%] (M1 = 3484[73.18%], M2 = 4689[98.49%], M3 = 4607[96.77%]), total gcell = 4761
[11/26 10:19:52    403s] #   number of violations = 1
[11/26 10:19:52    403s] #
[11/26 10:19:52    403s] #  By Layer and Type:
[11/26 10:19:52    403s] #
[11/26 10:19:52    403s] #---------+------+-------+
[11/26 10:19:52    403s] #  -      | EolKO| Totals|
[11/26 10:19:52    403s] #---------+------+-------+
[11/26 10:19:52    403s] #  M1     |     0|      0|
[11/26 10:19:52    403s] #  M2     |     1|      1|
[11/26 10:19:52    403s] #  Totals |     1|      1|
[11/26 10:19:52    403s] #---------+------+-------+
[11/26 10:19:52    403s] #
[11/26 10:19:52    403s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2860.36 (MB), peak = 3010.35 (MB)
[11/26 10:19:52    403s] #start 7th optimization iteration ...
[11/26 10:19:52    403s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 99.47%
[11/26 10:19:52    403s] ### Gcell ext dirty-map stats: fill = 4717[99.08%] (M1 = 3484[73.18%], M2 = 4689[98.49%], M3 = 4607[96.77%]), total gcell = 4761
[11/26 10:19:52    403s] #   number of violations = 1
[11/26 10:19:52    403s] #
[11/26 10:19:52    403s] #  By Layer and Type:
[11/26 10:19:52    403s] #
[11/26 10:19:52    403s] #---------+------+-------+
[11/26 10:19:52    403s] #  -      | EolKO| Totals|
[11/26 10:19:52    403s] #---------+------+-------+
[11/26 10:19:52    403s] #  M1     |     0|      0|
[11/26 10:19:52    403s] #  M2     |     1|      1|
[11/26 10:19:52    403s] #  Totals |     1|      1|
[11/26 10:19:52    403s] #---------+------+-------+
[11/26 10:19:52    403s] #
[11/26 10:19:52    403s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2860.89 (MB), peak = 3010.35 (MB)
[11/26 10:19:52    403s] #start 8th optimization iteration ...
[11/26 10:19:52    404s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 99.47%
[11/26 10:19:52    404s] ### Gcell ext dirty-map stats: fill = 4717[99.08%] (M1 = 3484[73.18%], M2 = 4689[98.49%], M3 = 4607[96.77%]), total gcell = 4761
[11/26 10:19:52    404s] #   number of violations = 0
[11/26 10:19:52    404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2860.90 (MB), peak = 3010.35 (MB)
[11/26 10:19:52    404s] #Complete Detail Routing.
[11/26 10:19:52    404s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:19:52    404s] #
[11/26 10:19:52    404s] #  Routing Statistics
[11/26 10:19:52    404s] #
[11/26 10:19:52    404s] #---------------+-----------+------+
[11/26 10:19:52    404s] #  Layer        | Length(um)|  Vias|
[11/26 10:19:52    404s] #---------------+-----------+------+
[11/26 10:19:52    404s] #  Active ( 0H) |          0|     0|
[11/26 10:19:52    404s] #  M1 ( 1V)     |          0| 19744|
[11/26 10:19:52    404s] #  M2 ( 2H)     |     118690| 37539|
[11/26 10:19:52    404s] #  M3 ( 3V)     |      69889|     0|
[11/26 10:19:52    404s] #  M4 ( 4H)     |          0|     0|
[11/26 10:19:52    404s] #  M5 ( 5V)     |          0|     0|
[11/26 10:19:52    404s] #  M6 ( 6H)     |          0|     0|
[11/26 10:19:52    404s] #  M7 ( 7V)     |          0|     0|
[11/26 10:19:52    404s] #  M8 ( 8H)     |          0|     0|
[11/26 10:19:52    404s] #  M9 ( 9V)     |          0|     0|
[11/26 10:19:52    404s] #  Pad (10H)    |          0|     0|
[11/26 10:19:52    404s] #---------------+-----------+------+
[11/26 10:19:52    404s] #  Total        |     188579| 57283|
[11/26 10:19:52    404s] #---------------+-----------+------+
[11/26 10:19:52    404s] #
[11/26 10:19:52    404s] # Total half perimeter of net bounding box: 190766 um.
[11/26 10:19:52    404s] #Total number of DRC violations = 0
[11/26 10:19:52    404s] ### Time Record (Detail Routing) is uninstalled.
[11/26 10:19:52    404s] #Cpu time = 00:00:30
[11/26 10:19:52    404s] #Elapsed time = 00:00:30
[11/26 10:19:52    404s] #Increased memory = 22.22 (MB)
[11/26 10:19:52    404s] #Total memory = 2858.74 (MB)
[11/26 10:19:52    404s] #Peak memory = 3010.35 (MB)
[11/26 10:19:52    404s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:52    404s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:52    404s] ### Time Record (Post Route Via Swapping) is installed.
[11/26 10:19:52    404s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/26 10:19:52    404s] #
[11/26 10:19:52    404s] #Start Post Route via swapping...
[11/26 10:19:52    404s] #99.98% of area are rerouted by ECO routing.
[11/26 10:19:53    405s] #   number of violations = 0
[11/26 10:19:53    405s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2862.08 (MB), peak = 3010.35 (MB)
[11/26 10:19:53    405s] #CELL_VIEW dist_sort,init has no DRC violation.
[11/26 10:19:53    405s] #Total number of DRC violations = 0
[11/26 10:19:53    405s] #No via is swapped.
[11/26 10:19:53    405s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 99.47%
[11/26 10:19:53    405s] ### Gcell ext dirty-map stats: fill = 4717[99.08%] (M1 = 3484[73.18%], M2 = 4689[98.49%], M3 = 4607[96.77%]), total gcell = 4761
[11/26 10:19:53    405s] #Post Route via swapping is done.
[11/26 10:19:53    405s] ### Time Record (Post Route Via Swapping) is uninstalled.
[11/26 10:19:53    405s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:19:53    405s] #
[11/26 10:19:53    405s] #  Routing Statistics
[11/26 10:19:53    405s] #
[11/26 10:19:53    405s] #---------------+-----------+------+
[11/26 10:19:53    405s] #  Layer        | Length(um)|  Vias|
[11/26 10:19:53    405s] #---------------+-----------+------+
[11/26 10:19:53    405s] #  Active ( 0H) |          0|     0|
[11/26 10:19:53    405s] #  M1 ( 1V)     |          0| 19744|
[11/26 10:19:53    405s] #  M2 ( 2H)     |     118690| 37539|
[11/26 10:19:53    405s] #  M3 ( 3V)     |      69889|     0|
[11/26 10:19:53    405s] #  M4 ( 4H)     |          0|     0|
[11/26 10:19:53    405s] #  M5 ( 5V)     |          0|     0|
[11/26 10:19:53    405s] #  M6 ( 6H)     |          0|     0|
[11/26 10:19:53    405s] #  M7 ( 7V)     |          0|     0|
[11/26 10:19:53    405s] #  M8 ( 8H)     |          0|     0|
[11/26 10:19:53    405s] #  M9 ( 9V)     |          0|     0|
[11/26 10:19:53    405s] #  Pad (10H)    |          0|     0|
[11/26 10:19:53    405s] #---------------+-----------+------+
[11/26 10:19:53    405s] #  Total        |     188579| 57283|
[11/26 10:19:53    405s] #---------------+-----------+------+
[11/26 10:19:53    405s] #
[11/26 10:19:53    405s] # Total half perimeter of net bounding box: 190766 um.
[11/26 10:19:53    405s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:53    405s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:53    405s] ### Time Record (Post Route Wire Spreading) is installed.
[11/26 10:19:53    405s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/26 10:19:53    405s] #
[11/26 10:19:53    405s] #Start Post Route wire spreading..
[11/26 10:19:53    405s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:53    405s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:53    405s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/26 10:19:53    405s] #
[11/26 10:19:53    405s] #Start DRC checking..
[11/26 10:19:56    407s] #   number of violations = 0
[11/26 10:19:56    407s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2864.30 (MB), peak = 3010.35 (MB)
[11/26 10:19:56    407s] #CELL_VIEW dist_sort,init has no DRC violation.
[11/26 10:19:56    407s] #Total number of DRC violations = 0
[11/26 10:19:56    407s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:56    407s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:56    407s] #
[11/26 10:19:56    407s] #Start data preparation for wire spreading...
[11/26 10:19:56    407s] #
[11/26 10:19:56    407s] #Data preparation is done on Tue Nov 26 10:19:56 2024
[11/26 10:19:56    407s] #
[11/26 10:19:56    407s] ### track-assign engine-init starts on Tue Nov 26 10:19:56 2024 with memory = 2860.55 (MB), peak = 3010.35 (MB)
[11/26 10:19:56    407s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:19:56    407s] #
[11/26 10:19:56    407s] #Start Post Route Wire Spread.
[11/26 10:19:56    408s] #Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 5 hboxes.
[11/26 10:19:56    408s] #Complete Post Route Wire Spread.
[11/26 10:19:56    408s] #
[11/26 10:19:56    408s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:19:56    408s] #
[11/26 10:19:56    408s] #  Routing Statistics
[11/26 10:19:56    408s] #
[11/26 10:19:56    408s] #---------------+-----------+------+
[11/26 10:19:56    408s] #  Layer        | Length(um)|  Vias|
[11/26 10:19:56    408s] #---------------+-----------+------+
[11/26 10:19:56    408s] #  Active ( 0H) |          0|     0|
[11/26 10:19:56    408s] #  M1 ( 1V)     |          0| 19744|
[11/26 10:19:56    408s] #  M2 ( 2H)     |     118690| 37539|
[11/26 10:19:56    408s] #  M3 ( 3V)     |      69889|     0|
[11/26 10:19:56    408s] #  M4 ( 4H)     |          0|     0|
[11/26 10:19:56    408s] #  M5 ( 5V)     |          0|     0|
[11/26 10:19:56    408s] #  M6 ( 6H)     |          0|     0|
[11/26 10:19:56    408s] #  M7 ( 7V)     |          0|     0|
[11/26 10:19:56    408s] #  M8 ( 8H)     |          0|     0|
[11/26 10:19:56    408s] #  M9 ( 9V)     |          0|     0|
[11/26 10:19:56    408s] #  Pad (10H)    |          0|     0|
[11/26 10:19:56    408s] #---------------+-----------+------+
[11/26 10:19:56    408s] #  Total        |     188579| 57283|
[11/26 10:19:56    408s] #---------------+-----------+------+
[11/26 10:19:56    408s] #
[11/26 10:19:56    408s] # Total half perimeter of net bounding box: 190766 um.
[11/26 10:19:56    408s] ### Time Record (Data Preparation) is installed.
[11/26 10:19:56    408s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:19:56    408s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/26 10:19:56    408s] #
[11/26 10:19:56    408s] #Start DRC checking..
[11/26 10:19:59    410s] #   number of violations = 0
[11/26 10:19:59    410s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2863.05 (MB), peak = 3010.35 (MB)
[11/26 10:19:59    410s] #CELL_VIEW dist_sort,init has no DRC violation.
[11/26 10:19:59    410s] #Total number of DRC violations = 0
[11/26 10:19:59    410s] #   number of violations = 0
[11/26 10:19:59    410s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2859.30 (MB), peak = 3010.35 (MB)
[11/26 10:19:59    410s] #CELL_VIEW dist_sort,init has no DRC violation.
[11/26 10:19:59    410s] #Total number of DRC violations = 0
[11/26 10:19:59    410s] #Post Route wire spread is done.
[11/26 10:19:59    410s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/26 10:19:59    410s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:19:59    410s] #
[11/26 10:19:59    410s] #  Routing Statistics
[11/26 10:19:59    410s] #
[11/26 10:19:59    410s] #---------------+-----------+------+
[11/26 10:19:59    410s] #  Layer        | Length(um)|  Vias|
[11/26 10:19:59    410s] #---------------+-----------+------+
[11/26 10:19:59    410s] #  Active ( 0H) |          0|     0|
[11/26 10:19:59    410s] #  M1 ( 1V)     |          0| 19744|
[11/26 10:19:59    410s] #  M2 ( 2H)     |     118690| 37539|
[11/26 10:19:59    410s] #  M3 ( 3V)     |      69889|     0|
[11/26 10:19:59    410s] #  M4 ( 4H)     |          0|     0|
[11/26 10:19:59    410s] #  M5 ( 5V)     |          0|     0|
[11/26 10:19:59    410s] #  M6 ( 6H)     |          0|     0|
[11/26 10:19:59    410s] #  M7 ( 7V)     |          0|     0|
[11/26 10:19:59    410s] #  M8 ( 8H)     |          0|     0|
[11/26 10:19:59    410s] #  M9 ( 9V)     |          0|     0|
[11/26 10:19:59    410s] #  Pad (10H)    |          0|     0|
[11/26 10:19:59    410s] #---------------+-----------+------+
[11/26 10:19:59    410s] #  Total        |     188579| 57283|
[11/26 10:19:59    410s] #---------------+-----------+------+
[11/26 10:19:59    410s] #
[11/26 10:19:59    410s] # Total half perimeter of net bounding box: 190766 um.
[11/26 10:19:59    410s] #detailRoute Statistics:
[11/26 10:19:59    410s] #Cpu time = 00:00:37
[11/26 10:19:59    410s] #Elapsed time = 00:00:37
[11/26 10:19:59    410s] #Increased memory = 20.91 (MB)
[11/26 10:19:59    410s] #Total memory = 2857.43 (MB)
[11/26 10:19:59    410s] #Peak memory = 3010.35 (MB)
[11/26 10:19:59    410s] ### global_detail_route design signature (69): route=1351685298 flt_obj=0 vio=1905142130 shield_wire=1
[11/26 10:19:59    410s] ### Time Record (DB Export) is installed.
[11/26 10:19:59    410s] ### export design design signature (70): route=1351685298 fixed_route=1028006223 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1832851997 dirty_area=0 del_dirty_area=0 cell=1855359733 placement=1628573814 pin_access=691748058 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1028006223 sns=1028006223 ppa_info=1194050177
[11/26 10:19:59    411s] ### Time Record (DB Export) is uninstalled.
[11/26 10:19:59    411s] ### Time Record (Post Callback) is installed.
[11/26 10:19:59    411s] ### Time Record (Post Callback) is uninstalled.
[11/26 10:19:59    411s] #
[11/26 10:19:59    411s] #globalDetailRoute statistics:
[11/26 10:19:59    411s] #Cpu time = 00:00:55
[11/26 10:19:59    411s] #Elapsed time = 00:00:56
[11/26 10:19:59    411s] #Increased memory = 20.14 (MB)
[11/26 10:19:59    411s] #Total memory = 2840.99 (MB)
[11/26 10:19:59    411s] #Peak memory = 3010.35 (MB)
[11/26 10:19:59    411s] #Number of warnings = 9
[11/26 10:19:59    411s] #Total number of warnings = 44
[11/26 10:19:59    411s] #Number of fails = 0
[11/26 10:19:59    411s] #Total number of fails = 0
[11/26 10:19:59    411s] #Complete globalDetailRoute on Tue Nov 26 10:19:59 2024
[11/26 10:19:59    411s] #
[11/26 10:19:59    411s] ### import design signature (71): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=691748058 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/26 10:19:59    411s] ### Time Record (globalDetailRoute) is uninstalled.
[11/26 10:19:59    411s] % End globalDetailRoute (date=11/26 10:19:59, total cpu=0:00:54.9, real=0:00:55.0, peak res=3010.3M, current mem=2839.1M)
[11/26 10:19:59    411s] #Default setup view is reset to default_setup_view.
[11/26 10:19:59    411s] #Default setup view is reset to default_setup_view.
[11/26 10:19:59    411s] AAE_INFO: Post Route call back at the end of routeDesign
[11/26 10:19:59    411s] #routeDesign: cpu time = 00:00:55, elapsed time = 00:00:56, memory = 2813.97 (MB), peak = 3010.35 (MB)
[11/26 10:19:59    411s] ### Time Record (routeDesign) is uninstalled.
[11/26 10:19:59    411s] #
[11/26 10:19:59    411s] #  Scalability Statistics
[11/26 10:19:59    411s] #
[11/26 10:19:59    411s] #----------------------------+---------+-------------+------------+
[11/26 10:19:59    411s] #  routeDesign               | cpu time| elapsed time| scalability|
[11/26 10:19:59    411s] #----------------------------+---------+-------------+------------+
[11/26 10:19:59    411s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[11/26 10:19:59    411s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[11/26 10:19:59    411s] #  Timing Data Generation    | 00:00:10|     00:00:10|         1.0|
[11/26 10:19:59    411s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[11/26 10:19:59    411s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[11/26 10:19:59    411s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[11/26 10:19:59    411s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[11/26 10:19:59    411s] #  Global Routing            | 00:00:04|     00:00:04|         1.0|
[11/26 10:19:59    411s] #  Track Assignment          | 00:00:03|     00:00:03|         1.0|
[11/26 10:19:59    411s] #  Detail Routing            | 00:00:30|     00:00:30|         1.0|
[11/26 10:19:59    411s] #  Post Route Via Swapping   | 00:00:01|     00:00:01|         1.0|
[11/26 10:19:59    411s] #  Post Route Wire Spreading | 00:00:05|     00:00:05|         1.0|
[11/26 10:19:59    411s] #  Entire Command            | 00:00:55|     00:00:56|         1.0|
[11/26 10:19:59    411s] #----------------------------+---------+-------------+------------+
[11/26 10:19:59    411s] #
[11/26 10:19:59    411s] 
[11/26 10:19:59    411s] *** Summary of all messages that are not suppressed in this session:
[11/26 10:19:59    411s] Severity  ID               Count  Summary                                  
[11/26 10:19:59    411s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[11/26 10:19:59    411s] WARNING   NRAG-44              3  Track pitch is too small compared with l...
[11/26 10:19:59    411s] WARNING   NRDB-778             3  No multicut vias which meet all area rul...
[11/26 10:19:59    411s] WARNING   NRDB-2040            1  Rule %s doesn't specify any vias that sa...
[11/26 10:19:59    411s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[11/26 10:19:59    411s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[11/26 10:19:59    411s] WARNING   IMPPSP-1321          4  Removed %d out of boundary tracks from l...
[11/26 10:19:59    411s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/26 10:19:59    411s] *** Message Summary: 15 warning(s), 0 error(s)
[11/26 10:19:59    411s] 
[11/26 10:19:59    411s] #% End routeDesign (date=11/26 10:19:59, total cpu=0:00:55.2, real=0:00:56.0, peak res=3010.3M, current mem=2814.0M)
[11/26 10:19:59    411s] <CMD> saveDesign dist_sort.route.enc
[11/26 10:19:59    411s] #% Begin save design ... (date=11/26 10:19:59, mem=2814.0M)
[11/26 10:19:59    411s] INFO: Current data have to be saved into a temporary db: 'dist_sort.route.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.route.enc.dat' after the old db was deleted.
[11/26 10:19:59    411s] % Begin Save ccopt configuration ... (date=11/26 10:19:59, mem=2813.0M)
[11/26 10:19:59    411s] % End Save ccopt configuration ... (date=11/26 10:19:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=2813.0M, current mem=2812.4M)
[11/26 10:19:59    411s] % Begin Save netlist data ... (date=11/26 10:19:59, mem=2812.4M)
[11/26 10:19:59    411s] Writing Binary DB to dist_sort.route.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/26 10:20:00    411s] % End Save netlist data ... (date=11/26 10:19:59, total cpu=0:00:00.1, real=0:00:01.0, peak res=2812.4M, current mem=2812.4M)
[11/26 10:20:00    411s] Saving symbol-table file ...
[11/26 10:20:00    411s] Saving congestion map file dist_sort.route.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/26 10:20:00    411s] % Begin Save AAE data ... (date=11/26 10:20:00, mem=2812.9M)
[11/26 10:20:00    411s] Saving AAE Data ...
[11/26 10:20:00    411s] AAE DB initialization (MEM=3509.88 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/26 10:20:00    411s] % End Save AAE data ... (date=11/26 10:20:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2814.0M, current mem=2814.0M)
[11/26 10:20:00    411s] Saving mode setting ...
[11/26 10:20:00    411s] Saving global file ...
[11/26 10:20:00    411s] % Begin Save floorplan data ... (date=11/26 10:20:00, mem=2817.0M)
[11/26 10:20:00    411s] Saving floorplan file ...
[11/26 10:20:00    412s] % End Save floorplan data ... (date=11/26 10:20:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=2817.0M, current mem=2817.0M)
[11/26 10:20:00    412s] Saving PG file dist_sort.route.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:20:00 2024)
[11/26 10:20:00    412s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2982.4M) ***
[11/26 10:20:00    412s] *info - save blackBox cells to lef file dist_sort.route.enc.dat.tmp/dist_sort.bbox.lef
[11/26 10:20:00    412s] Saving Drc markers ...
[11/26 10:20:00    412s] ... No Drc file written since there is no markers found.
[11/26 10:20:00    412s] % Begin Save placement data ... (date=11/26 10:20:00, mem=2817.0M)
[11/26 10:20:00    412s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 10:20:00    412s] Save Adaptive View Pruning View Names to Binary file
[11/26 10:20:00    412s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2985.4M) ***
[11/26 10:20:00    412s] % End Save placement data ... (date=11/26 10:20:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2817.1M, current mem=2817.1M)
[11/26 10:20:00    412s] % Begin Save routing data ... (date=11/26 10:20:00, mem=2817.1M)
[11/26 10:20:00    412s] Saving route file ...
[11/26 10:20:00    412s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2982.4M) ***
[11/26 10:20:01    412s] % End Save routing data ... (date=11/26 10:20:00, total cpu=0:00:00.1, real=0:00:01.0, peak res=2817.2M, current mem=2817.2M)
[11/26 10:20:01    412s] Saving property file dist_sort.route.enc.dat.tmp/dist_sort.prop
[11/26 10:20:01    412s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2985.4M) ***
[11/26 10:20:01    412s] #Saving pin access data to file dist_sort.route.enc.dat.tmp/dist_sort.apa ...
[11/26 10:20:01    412s] #
[11/26 10:20:01    412s] Saving preRoute extracted patterns in file 'dist_sort.route.enc.dat.tmp/dist_sort.techData.gz' ...
[11/26 10:20:01    412s] Saving preRoute extraction data in directory 'dist_sort.route.enc.dat.tmp/extraction/' ...
[11/26 10:20:01    412s] eee: Checksum of RC Grid density data=120
[11/26 10:20:01    412s] % Begin Save power constraints data ... (date=11/26 10:20:01, mem=2819.0M)
[11/26 10:20:01    412s] % End Save power constraints data ... (date=11/26 10:20:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2819.0M, current mem=2819.0M)
[11/26 10:20:01    412s] Generated self-contained design dist_sort.route.enc.dat.tmp
[11/26 10:20:01    412s] #% End save design ... (date=11/26 10:20:01, total cpu=0:00:01.2, real=0:00:02.0, peak res=2819.0M, current mem=2818.1M)
[11/26 10:20:01    412s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 10:20:01    412s] 
[11/26 10:20:01    412s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[11/26 10:20:01    412s] <CMD> optDesign -postRoute -incr
[11/26 10:20:01    412s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2816.6M, totSessionCpu=0:06:53 **
[11/26 10:20:01    412s] 
[11/26 10:20:01    412s] Active Setup views: default_setup_view 
[11/26 10:20:01    412s] *** optDesign #4 [begin] () : totSession cpu/real = 0:06:52.7/0:08:22.6 (0.8), mem = 2965.4M
[11/26 10:20:01    412s] Info: 1 threads available for lower-level modules during optimization.
[11/26 10:20:01    412s] GigaOpt running with 1 threads.
[11/26 10:20:01    412s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:06:52.7/0:08:22.6 (0.8), mem = 2965.4M
[11/26 10:20:01    412s] **INFO: User settings:
[11/26 10:20:01    412s] setNanoRouteMode -route_detail_end_iteration                                              20
[11/26 10:20:01    412s] setNanoRouteMode -route_detail_fix_antenna                                                false
[11/26 10:20:01    412s] setNanoRouteMode -route_detail_minimize_litho_effect_on_layer                             {t t t t t t t t t t}
[11/26 10:20:01    412s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[11/26 10:20:01    412s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[11/26 10:20:01    412s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[11/26 10:20:01    412s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                4.3
[11/26 10:20:01    412s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[11/26 10:20:01    412s] setNanoRouteMode -route_bottom_routing_layer                                              2
[11/26 10:20:01    412s] setNanoRouteMode -route_fix_clock_nets                                                    true
[11/26 10:20:01    412s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 3
[11/26 10:20:01    412s] setNanoRouteMode -route_top_routing_layer                                                 3
[11/26 10:20:01    412s] setNanoRouteMode -route_with_si_driven                                                    false
[11/26 10:20:01    412s] setNanoRouteMode -route_with_timing_driven                                                true
[11/26 10:20:01    412s] setNanoRouteMode -route_with_via_in_pin                                                   true
[11/26 10:20:01    412s] setNanoRouteMode -timingEngine                                                            .timing_file_1090489.tif.gz
[11/26 10:20:01    412s] setDesignMode -topRoutingLayer                                                            M3
[11/26 10:20:01    412s] setExtractRCMode -engine                                                                  preRoute
[11/26 10:20:01    412s] setDelayCalMode -enable_high_fanout                                                       true
[11/26 10:20:01    412s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[11/26 10:20:01    412s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[11/26 10:20:01    412s] setDelayCalMode -engine                                                                   aae
[11/26 10:20:01    412s] setDelayCalMode -ignoreNetLoad                                                            false
[11/26 10:20:01    412s] setDelayCalMode -socv_accuracy_mode                                                       low
[11/26 10:20:01    412s] setOptMode -opt_view_pruning_hold_views_active_list                                       { default_hold_view }
[11/26 10:20:01    412s] setOptMode -opt_view_pruning_setup_views_active_list                                      { default_setup_view }
[11/26 10:20:01    412s] setOptMode -opt_all_end_points                                                            true
[11/26 10:20:01    412s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { default_hold_view}
[11/26 10:20:01    412s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_setup_view}
[11/26 10:20:01    412s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { default_setup_view}
[11/26 10:20:01    412s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[11/26 10:20:01    412s] setOptMode -opt_consider_routing_congestion                                               true
[11/26 10:20:01    412s] setOptMode -opt_drv_margin                                                                0
[11/26 10:20:01    412s] setOptMode -opt_drv                                                                       true
[11/26 10:20:01    412s] setOptMode -opt_fix_fanout_load                                                           true
[11/26 10:20:01    412s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[11/26 10:20:01    412s] setOptMode -opt_post_route_fix_si_transitions                                             true
[11/26 10:20:01    412s] setOptMode -opt_resize_flip_flops                                                         true
[11/26 10:20:01    412s] setOptMode -opt_preserve_all_sequential                                                   false
[11/26 10:20:01    412s] setOptMode -opt_setup_target_slack                                                        0
[11/26 10:20:01    412s] setOptMode -opt_skew                                                                      false
[11/26 10:20:01    412s] setSIMode -separate_delta_delay_on_data                                                   true
[11/26 10:20:01    412s] setPlaceMode -place_global_cong_effort                                                    high
[11/26 10:20:01    412s] setPlaceMode -place_global_reorder_scan                                                   false
[11/26 10:20:01    412s] setPlaceMode -place_global_timing_effort                                                  high
[11/26 10:20:01    412s] setAnalysisMode -analysisType                                                             onChipVariation
[11/26 10:20:01    412s] setAnalysisMode -checkType                                                                setup
[11/26 10:20:01    412s] setAnalysisMode -clkSrcPath                                                               true
[11/26 10:20:01    412s] setAnalysisMode -clockPropagation                                                         sdcControl
[11/26 10:20:01    412s] setAnalysisMode -cppr                                                                     both
[11/26 10:20:01    412s] setAnalysisMode -skew                                                                     true
[11/26 10:20:01    412s] 
[11/26 10:20:01    412s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/26 10:20:02    412s] Need call spDPlaceInit before registerPrioInstLoc.
[11/26 10:20:02    412s] Switching SI Aware to true by default in postroute mode   
[11/26 10:20:02    412s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[11/26 10:20:02    412s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/26 10:20:02    412s] OPERPROF: Starting DPlace-Init at level 1, MEM:2935.0M, EPOCH TIME: 1732634402.080746
[11/26 10:20:02    412s] Processing tracks to init pin-track alignment.
[11/26 10:20:02    412s] z: 1, totalTracks: 1
[11/26 10:20:02    412s] z: 3, totalTracks: 1
[11/26 10:20:02    412s] z: 5, totalTracks: 1
[11/26 10:20:02    412s] z: 7, totalTracks: 1
[11/26 10:20:02    412s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:20:02    412s] Cell dist_sort LLGs are deleted
[11/26 10:20:02    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    412s] # Building dist_sort llgBox search-tree.
[11/26 10:20:02    412s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2935.0M, EPOCH TIME: 1732634402.086067
[11/26 10:20:02    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    412s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2935.0M, EPOCH TIME: 1732634402.086593
[11/26 10:20:02    412s] Max number of tech site patterns supported in site array is 256.
[11/26 10:20:02    412s] Core basic site is coreSite
[11/26 10:20:02    412s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:20:02    412s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 10:20:02    412s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:20:02    412s] SiteArray: use 897,024 bytes
[11/26 10:20:02    412s] SiteArray: current memory after site array memory allocation 2935.0M
[11/26 10:20:02    412s] SiteArray: FP blocked sites are writable
[11/26 10:20:02    412s] Keep-away cache is enable on metals: 1-10
[11/26 10:20:02    412s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:20:02    412s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2935.0M, EPOCH TIME: 1732634402.091279
[11/26 10:20:02    412s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:20:02    412s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:2935.0M, EPOCH TIME: 1732634402.091684
[11/26 10:20:02    412s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:20:02    412s] Atter site array init, number of instance map data is 0.
[11/26 10:20:02    412s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.005, REAL:0.006, MEM:2935.0M, EPOCH TIME: 1732634402.092330
[11/26 10:20:02    412s] 
[11/26 10:20:02    412s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:02    412s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:02    412s] OPERPROF:     Starting CMU at level 3, MEM:2935.0M, EPOCH TIME: 1732634402.094774
[11/26 10:20:02    412s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2935.0M, EPOCH TIME: 1732634402.095330
[11/26 10:20:02    412s] 
[11/26 10:20:02    412s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:20:02    412s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.010, MEM:2935.0M, EPOCH TIME: 1732634402.096114
[11/26 10:20:02    412s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2935.0M, EPOCH TIME: 1732634402.096171
[11/26 10:20:02    412s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2935.0M, EPOCH TIME: 1732634402.096308
[11/26 10:20:02    412s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2935.0MB).
[11/26 10:20:02    412s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.018, MEM:2935.0M, EPOCH TIME: 1732634402.098938
[11/26 10:20:02    412s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2935.0M, EPOCH TIME: 1732634402.099348
[11/26 10:20:02    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:02    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    412s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.022, REAL:0.022, MEM:2935.0M, EPOCH TIME: 1732634402.121607
[11/26 10:20:02    412s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[11/26 10:20:02    412s] **WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
[11/26 10:20:02    412s] **INFO: Using Advanced Metric Collection system.
[11/26 10:20:02    412s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 2798.7M, totSessionCpu=0:06:53 **
[11/26 10:20:02    412s] **INFO: DRVs not fixed with -incr option
[11/26 10:20:02    412s] Existing Dirty Nets : 0
[11/26 10:20:02    412s] New Signature Flow (optDesignCheckOptions) ....
[11/26 10:20:02    412s] #Taking db snapshot
[11/26 10:20:02    412s] #Taking db snapshot ... done
[11/26 10:20:02    412s] OPERPROF: Starting checkPlace at level 1, MEM:2935.0M, EPOCH TIME: 1732634402.178086
[11/26 10:20:02    412s] Processing tracks to init pin-track alignment.
[11/26 10:20:02    412s] z: 1, totalTracks: 1
[11/26 10:20:02    412s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 2880
[11/26 10:20:02    412s] z: 3, totalTracks: 1
[11/26 10:20:02    412s] z: 5, totalTracks: 1
[11/26 10:20:02    412s] z: 7, totalTracks: 1
[11/26 10:20:02    412s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:20:02    412s] Cell dist_sort LLGs are deleted
[11/26 10:20:02    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    412s] # Building dist_sort llgBox search-tree.
[11/26 10:20:02    412s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2935.0M, EPOCH TIME: 1732634402.182110
[11/26 10:20:02    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    412s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2935.0M, EPOCH TIME: 1732634402.182623
[11/26 10:20:02    412s] Max number of tech site patterns supported in site array is 256.
[11/26 10:20:02    412s] Core basic site is coreSite
[11/26 10:20:02    412s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:20:02    412s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 10:20:02    412s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:20:02    412s] SiteArray: use 897,024 bytes
[11/26 10:20:02    412s] SiteArray: current memory after site array memory allocation 2935.0M
[11/26 10:20:02    412s] SiteArray: FP blocked sites are writable
[11/26 10:20:02    412s] Keep-away cache is enable on metals: 1-10
[11/26 10:20:02    412s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:20:02    412s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2935.0M, EPOCH TIME: 1732634402.186810
[11/26 10:20:02    412s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:20:02    412s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:2935.0M, EPOCH TIME: 1732634402.187248
[11/26 10:20:02    412s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:20:02    412s] Atter site array init, number of instance map data is 0.
[11/26 10:20:02    412s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.005, REAL:0.005, MEM:2935.0M, EPOCH TIME: 1732634402.187677
[11/26 10:20:02    412s] 
[11/26 10:20:02    412s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:02    412s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:02    412s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.007, MEM:2935.0M, EPOCH TIME: 1732634402.189434
[11/26 10:20:02    412s] Begin checking placement ... (start mem=2935.0M, init mem=2935.0M)
[11/26 10:20:02    412s] Begin checking exclusive groups violation ...
[11/26 10:20:02    412s] There are 0 groups to check, max #box is 0, total #box is 0
[11/26 10:20:02    412s] Finished checking exclusive groups violations. Found 0 Vio.
[11/26 10:20:02    413s] 
[11/26 10:20:02    413s] Running CheckPlace using 1 thread in normal mode...
[11/26 10:20:02    413s] 
[11/26 10:20:02    413s] ...checkPlace normal is done!
[11/26 10:20:02    413s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2935.0M, EPOCH TIME: 1732634402.253406
[11/26 10:20:02    413s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:2935.0M, EPOCH TIME: 1732634402.255513
[11/26 10:20:02    413s] *info: Placed = 8975           (Fixed = 875)
[11/26 10:20:02    413s] *info: Unplaced = 0           
[11/26 10:20:02    413s] Placement Density:36.28%(12870/35476)
[11/26 10:20:02    413s] Placement Density (including fixed std cells):37.00%(13278/35884)
[11/26 10:20:02    413s] Cell dist_sort LLGs are deleted
[11/26 10:20:02    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8975).
[11/26 10:20:02    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    413s] # Resetting pin-track-align track data.
[11/26 10:20:02    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    413s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2935.0M)
[11/26 10:20:02    413s] OPERPROF: Finished checkPlace at level 1, CPU:0.078, REAL:0.081, MEM:2935.0M, EPOCH TIME: 1732634402.259213
[11/26 10:20:02    413s] #optDebug: { P: 90 W: 3195 FE: standard PE: none LDR: 1}
[11/26 10:20:02    413s]  Initial DC engine is -> aae
[11/26 10:20:02    413s]  
[11/26 10:20:02    413s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/26 10:20:02    413s]  
[11/26 10:20:02    413s]  
[11/26 10:20:02    413s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/26 10:20:02    413s]  
[11/26 10:20:02    413s] Reset EOS DB
[11/26 10:20:02    413s] Ignoring AAE DB Resetting ...
[11/26 10:20:02    413s]  Set Options for AAE Based Opt flow 
[11/26 10:20:02    413s] *** optDesign -postRoute ***
[11/26 10:20:02    413s] DRC Margin: user margin 0.0; extra margin 0
[11/26 10:20:02    413s] Setup Target Slack: user slack 0
[11/26 10:20:02    413s] Hold Target Slack: user slack 0
[11/26 10:20:02    413s] **INFO: setOptMode -opt_drv false -> DRV Optimization will not be done as part of the Optimization.
[11/26 10:20:02    413s] **INFO: setOptMode -opt_post_route_fix_si_transitions true -> SI Slew Optimization will be done concurrently with SI Glitch Optimization.
[11/26 10:20:02    413s] Cell dist_sort LLGs are deleted
[11/26 10:20:02    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    413s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2935.0M, EPOCH TIME: 1732634402.285266
[11/26 10:20:02    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    413s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2935.0M, EPOCH TIME: 1732634402.285765
[11/26 10:20:02    413s] Max number of tech site patterns supported in site array is 256.
[11/26 10:20:02    413s] Core basic site is coreSite
[11/26 10:20:02    413s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:20:02    413s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 10:20:02    413s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:20:02    413s] SiteArray: use 897,024 bytes
[11/26 10:20:02    413s] SiteArray: current memory after site array memory allocation 2935.0M
[11/26 10:20:02    413s] SiteArray: FP blocked sites are writable
[11/26 10:20:02    413s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2935.0M, EPOCH TIME: 1732634402.290228
[11/26 10:20:02    413s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:20:02    413s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2935.0M, EPOCH TIME: 1732634402.290679
[11/26 10:20:02    413s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:20:02    413s] Atter site array init, number of instance map data is 0.
[11/26 10:20:02    413s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.005, REAL:0.006, MEM:2935.0M, EPOCH TIME: 1732634402.291299
[11/26 10:20:02    413s] 
[11/26 10:20:02    413s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:02    413s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:02    413s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.009, MEM:2935.0M, EPOCH TIME: 1732634402.294199
[11/26 10:20:02    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:02    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:02    413s] Multi-VT timing optimization disabled based on library information.
[11/26 10:20:02    413s] 
[11/26 10:20:02    413s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:20:02    413s] Deleting Lib Analyzer.
[11/26 10:20:02    413s] 
[11/26 10:20:02    413s] TimeStamp Deleting Cell Server End ...
[11/26 10:20:02    413s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:20:02    413s] 
[11/26 10:20:02    413s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:20:02    413s] Summary for sequential cells identification: 
[11/26 10:20:02    413s]   Identified SBFF number: 17
[11/26 10:20:02    413s]   Identified MBFF number: 0
[11/26 10:20:02    413s]   Identified SB Latch number: 6
[11/26 10:20:02    413s]   Identified MB Latch number: 0
[11/26 10:20:02    413s]   Not identified SBFF number: 0
[11/26 10:20:02    413s]   Not identified MBFF number: 0
[11/26 10:20:02    413s]   Not identified SB Latch number: 0
[11/26 10:20:02    413s]   Not identified MB Latch number: 0
[11/26 10:20:02    413s]   Number of sequential cells which are not FFs: 3
[11/26 10:20:02    413s]  Visiting view : default_setup_view
[11/26 10:20:02    413s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:20:02    413s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:20:02    413s]  Visiting view : default_hold_view
[11/26 10:20:02    413s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:20:02    413s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:20:02    413s] TLC MultiMap info (StdDelay):
[11/26 10:20:02    413s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:20:02    413s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:20:02    413s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:20:02    413s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:20:02    413s]  Setting StdDelay to: 4.2ps
[11/26 10:20:02    413s] 
[11/26 10:20:02    413s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:20:02    413s] 
[11/26 10:20:02    413s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:20:02    413s] 
[11/26 10:20:02    413s] TimeStamp Deleting Cell Server End ...
[11/26 10:20:02    413s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.5/0:00:00.5 (0.9), totSession cpu/real = 0:06:53.1/0:08:23.0 (0.8), mem = 2935.0M
[11/26 10:20:02    413s] 
[11/26 10:20:02    413s] =============================================================================================
[11/26 10:20:02    413s]  Step TAT Report : InitOpt #1 / optDesign #4                                    23.12-s091_1
[11/26 10:20:02    413s] =============================================================================================
[11/26 10:20:02    413s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:20:02    413s] ---------------------------------------------------------------------------------------------
[11/26 10:20:02    413s] [ CellServerInit         ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:02    413s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:02    413s] [ MetricInit             ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:02    413s] [ CheckPlace             ]      1   0:00:00.1  (  16.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:20:02    413s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 10:20:02    413s] [ MISC                   ]          0:00:00.4  (  77.3 % )     0:00:00.4 /  0:00:00.3    0.9
[11/26 10:20:02    413s] ---------------------------------------------------------------------------------------------
[11/26 10:20:02    413s]  InitOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    0.9
[11/26 10:20:02    413s] ---------------------------------------------------------------------------------------------
[11/26 10:20:02    413s] ** INFO : this run is activating 'postRoute' automaton
[11/26 10:20:02    413s] **INFO: flowCheckPoint #1 InitialSummary
[11/26 10:20:02    413s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[11/26 10:20:02    413s] ### Net info: total nets: 10598
[11/26 10:20:02    413s] ### Net info: dirty nets: 0
[11/26 10:20:02    413s] ### Net info: marked as disconnected nets: 0
[11/26 10:20:02    413s] ### Net info: fully routed nets: 10596
[11/26 10:20:02    413s] ### Net info: trivial (< 2 pins) nets: 2
[11/26 10:20:02    413s] ### Net info: unrouted nets: 0
[11/26 10:20:02    413s] ### Net info: re-extraction nets: 0
[11/26 10:20:02    413s] ### Net info: ignored nets: 0
[11/26 10:20:02    413s] ### Net info: skip routing nets: 0
[11/26 10:20:02    413s] ### import design signature (72): route=1968068224 fixed_route=1968068224 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2080195057 dirty_area=0 del_dirty_area=0 cell=1855359733 placement=1628573814 pin_access=691748058 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1028006223 sns=1028006223 ppa_info=1194050177
[11/26 10:20:02    413s] #Extract in post route mode
[11/26 10:20:02    413s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[11/26 10:20:02    413s] #Fast data preparation for tQuantus.
[11/26 10:20:02    413s] #Start routing data preparation on Tue Nov 26 10:20:02 2024
[11/26 10:20:02    413s] #
[11/26 10:20:02    413s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:02    413s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:02    413s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:02    413s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:20:02    413s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:20:02    413s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:20:02    413s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:02    413s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:20:02    413s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:02    413s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:20:02    413s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:20:02    413s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/26 10:20:02    413s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:02    413s] #Regenerating Ggrids automatically.
[11/26 10:20:02    413s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/26 10:20:02    413s] #Using automatically generated G-grids.
[11/26 10:20:02    413s] #Done routing data preparation.
[11/26 10:20:02    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2797.54 (MB), peak = 3010.35 (MB)
[11/26 10:20:02    413s] #Start routing data preparation on Tue Nov 26 10:20:02 2024
[11/26 10:20:02    413s] #
[11/26 10:20:02    413s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/26 10:20:02    413s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/26 10:20:02    413s] #pin_access_rlayer=2(M2)
[11/26 10:20:02    413s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/26 10:20:02    413s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/26 10:20:02    413s] #enable_dpt_layer_shield=F
[11/26 10:20:02    413s] #has_line_end_grid=F
[11/26 10:20:02    413s] #Regenerating Ggrids automatically.
[11/26 10:20:02    413s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/26 10:20:02    413s] #Using automatically generated G-grids.
[11/26 10:20:02    413s] #Done routing data preparation.
[11/26 10:20:02    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2810.19 (MB), peak = 3010.35 (MB)
[11/26 10:20:02    413s] #
[11/26 10:20:02    413s] #Start tQuantus RC extraction...
[11/26 10:20:02    413s] #Start building rc corner(s)...
[11/26 10:20:02    413s] #Number of RC Corner = 1
[11/26 10:20:02    413s] #Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[11/26 10:20:02    413s] #(i=10, n=10 4000)
[11/26 10:20:02    413s] #LISD -> M1 (1)
[11/26 10:20:02    413s] #M1 -> M2 (2)
[11/26 10:20:02    413s] #M2 -> M3 (3)
[11/26 10:20:02    413s] #M3 -> M4 (4)
[11/26 10:20:02    413s] #M4 -> M5 (5)
[11/26 10:20:02    413s] #M5 -> M6 (6)
[11/26 10:20:02    413s] #M6 -> M7 (7)
[11/26 10:20:02    413s] #M7 -> M8 (8)
[11/26 10:20:02    413s] #M8 -> M9 (9)
[11/26 10:20:02    413s] #M9 -> Pad (10)
[11/26 10:20:02    413s] #SADV-On
[11/26 10:20:02    413s] # Corner(s) : 
[11/26 10:20:02    413s] #RC_corner_25 [25.00]
[11/26 10:20:03    413s] # Corner id: 0
[11/26 10:20:03    413s] # Layout Scale: 1.000000
[11/26 10:20:03    413s] # Has Metal Fill model: yes
[11/26 10:20:03    413s] # Temperature was set
[11/26 10:20:03    413s] # Temperature : 25.000000
[11/26 10:20:03    413s] # Ref. Temp   : 25.000000
[11/26 10:20:03    413s] #SADV-Off
[11/26 10:20:03    413s] #
[11/26 10:20:03    413s] #layer[1] tech width 288 != ict width 400.0
[11/26 10:20:03    413s] #
[11/26 10:20:03    413s] #layer[1] tech spc 288 != ict spc 464.0
[11/26 10:20:03    413s] #
[11/26 10:20:03    413s] #layer[4] tech width 384 != ict width 288.0
[11/26 10:20:03    413s] #
[11/26 10:20:03    413s] #layer[4] tech spc 384 != ict spc 288.0
[11/26 10:20:03    413s] #
[11/26 10:20:03    413s] #layer[6] tech width 512 != ict width 384.0
[11/26 10:20:03    413s] #
[11/26 10:20:03    413s] #layer[6] tech spc 512 != ict spc 384.0
[11/26 10:20:03    413s] #
[11/26 10:20:03    413s] #layer[8] tech width 640 != ict width 512.0
[11/26 10:20:03    413s] #
[11/26 10:20:03    413s] #layer[8] tech spc 640 != ict spc 512.0
[11/26 10:20:03    413s] #
[11/26 10:20:03    413s] #layer[10] tech spc 32000 != ict spc 640.0
[11/26 10:20:03    413s] #total pattern=220 [10, 605]
[11/26 10:20:03    413s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/26 10:20:03    413s] #found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/26 10:20:03    413s] #found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
[11/26 10:20:03    413s] #CCE Version read = IQuantus/TQuantus 23.1.1-s122
[11/26 10:20:03    413s] #number model r/c [1,1] [10,605] read
[11/26 10:20:03    413s] #0 rcmodel(s) requires rebuild
[11/26 10:20:03    413s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2810.53 (MB), peak = 3010.35 (MB)
[11/26 10:20:03    413s] #Finish check_net_pin_list step Enter extract
[11/26 10:20:03    413s] #Start init net ripin tree building
[11/26 10:20:03    413s] #Finish init net ripin tree building
[11/26 10:20:03    413s] #Cpu time = 00:00:00
[11/26 10:20:03    413s] #Elapsed time = 00:00:00
[11/26 10:20:03    413s] #Increased memory = 0.00 (MB)
[11/26 10:20:03    413s] #Total memory = 2810.53 (MB)
[11/26 10:20:03    413s] #Peak memory = 3010.35 (MB)
[11/26 10:20:03    413s] #begin processing metal fill model file
[11/26 10:20:03    413s] #end processing metal fill model file
[11/26 10:20:03    413s] #Length limit = 200 pitches
[11/26 10:20:03    413s] #opt mode = 2
[11/26 10:20:03    413s] #Finish check_net_pin_list step Fix net pin list
[11/26 10:20:03    413s] #Start generate extraction boxes.
[11/26 10:20:03    413s] #
[11/26 10:20:03    413s] #Extract using 30 x 30 Hboxes
[11/26 10:20:03    413s] #5x5 initial hboxes
[11/26 10:20:03    413s] #Use area based hbox pruning.
[11/26 10:20:03    413s] #0/0 hboxes pruned.
[11/26 10:20:03    413s] #Complete generating extraction boxes.
[11/26 10:20:03    414s] #Start step Extraction
[11/26 10:20:03    414s] #Extract 15 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
[11/26 10:20:03    414s] #Process 0 special clock nets for rc extraction
[11/26 10:20:03    414s] #Total 10596 nets were built. 1400 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/26 10:20:04    415s] #Run Statistics for Extraction:
[11/26 10:20:04    415s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[11/26 10:20:04    415s] #   Increased memory =    23.85 (MB), total memory =  2834.38 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:05    415s] #Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d
[11/26 10:20:05    415s] #Finish registering nets and terms for rcdb.
[11/26 10:20:05    415s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2831.61 (MB), peak = 3010.35 (MB)
[11/26 10:20:05    415s] #RC Statistics: 42143 Res, 25122 Ground Cap, 791 XCap (Edge to Edge)
[11/26 10:20:05    415s] #RC V/H edge ratio: 0.74, Avg V/H Edge Length: 20030.70 (19861), Avg L-Edge Length: 14300.70 (10018)
[11/26 10:20:05    415s] #Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d.
[11/26 10:20:05    415s] #Start writing RC data.
[11/26 10:20:05    415s] #Finish writing RC data
[11/26 10:20:05    415s] #Finish writing rcdb with 52781 nodes, 42185 edges, and 2456 xcaps
[11/26 10:20:05    415s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2825.88 (MB), peak = 3010.35 (MB)
[11/26 10:20:05    415s] Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d' ...
[11/26 10:20:05    415s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d' for reading (mem: 2971.270M)
[11/26 10:20:05    415s] Reading RCDB with compressed RC data.
[11/26 10:20:05    415s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d' for content verification (mem: 2971.270M)
[11/26 10:20:05    415s] Reading RCDB with compressed RC data.
[11/26 10:20:05    415s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d': 0 access done (mem: 2971.270M)
[11/26 10:20:05    415s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d': 0 access done (mem: 2971.270M)
[11/26 10:20:05    415s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2971.270M)
[11/26 10:20:05    415s] Following multi-corner parasitics specified:
[11/26 10:20:05    415s] 	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d (rcdb)
[11/26 10:20:05    415s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d' for reading (mem: 2971.270M)
[11/26 10:20:05    415s] Reading RCDB with compressed RC data.
[11/26 10:20:05    415s] 		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d specified
[11/26 10:20:05    415s] Cell dist_sort, hinst 
[11/26 10:20:05    415s] processing rcdb (/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d) for hinst (top) of cell (dist_sort);
[11/26 10:20:05    415s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d': 0 access done (mem: 2971.270M)
[11/26 10:20:05    415s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2971.270M)
[11/26 10:20:05    415s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_I9jRDi.rcdb.d/dist_sort.rcdb.d' for reading (mem: 2971.270M)
[11/26 10:20:05    415s] Reading RCDB with compressed RC data.
[11/26 10:20:05    415s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2971.270M)
[11/26 10:20:05    415s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_I9jRDi.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 2971.270M)
[11/26 10:20:05    415s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 2971.270M)
[11/26 10:20:05    415s] #
[11/26 10:20:05    415s] #Restore RCDB.
[11/26 10:20:05    415s] #
[11/26 10:20:05    415s] #Complete tQuantus RC extraction.
[11/26 10:20:05    415s] #Cpu time = 00:00:02
[11/26 10:20:05    415s] #Elapsed time = 00:00:03
[11/26 10:20:05    415s] #Increased memory = 15.83 (MB)
[11/26 10:20:05    415s] #Total memory = 2826.02 (MB)
[11/26 10:20:05    415s] #Peak memory = 3010.35 (MB)
[11/26 10:20:05    415s] #
[11/26 10:20:05    415s] #1400 inserted nodes are removed
[11/26 10:20:05    415s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[11/26 10:20:05    415s] ### export design design signature (74): route=758039416 fixed_route=758039416 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1744607472 dirty_area=0 del_dirty_area=0 cell=1855359733 placement=1628573814 pin_access=691748058 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1028006223 sns=1028006223 ppa_info=1194050177
[11/26 10:20:05    415s] ### import design signature (75): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=691748058 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/26 10:20:05    415s] #Start Design Signature (0)
[11/26 10:20:05    415s] #Finish Inst Signature in MT(59243122)
[11/26 10:20:05    416s] #Finish Net Signature in MT(99475402)
[11/26 10:20:05    416s] #Finish SNet Signature in MT (156299700)
[11/26 10:20:05    416s] #Run time and memory report for RC extraction:
[11/26 10:20:05    416s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/26 10:20:05    416s] #Run Statistics for snet signature:
[11/26 10:20:05    416s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:05    416s] #   Increased memory =     0.00 (MB), total memory =  2811.05 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:05    416s] #Run Statistics for Net Final Signature:
[11/26 10:20:05    416s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:05    416s] #   Increased memory =     0.00 (MB), total memory =  2811.05 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:05    416s] #Run Statistics for Net launch:
[11/26 10:20:05    416s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:05    416s] #   Increased memory =     0.00 (MB), total memory =  2811.05 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:05    416s] #Run Statistics for Net init_dbsNet_slist:
[11/26 10:20:05    416s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:05    416s] #   Increased memory =     0.00 (MB), total memory =  2811.05 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:05    416s] #Run Statistics for net signature:
[11/26 10:20:05    416s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:05    416s] #   Increased memory =     0.00 (MB), total memory =  2811.05 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:05    416s] #Run Statistics for inst signature:
[11/26 10:20:05    416s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:05    416s] #   Increased memory =    -0.68 (MB), total memory =  2811.05 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:05    416s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_I9jRDi.rcdb.d/dist_sort.rcdb.d' for reading (mem: 2947.277M)
[11/26 10:20:05    416s] Reading RCDB with compressed RC data.
[11/26 10:20:05    416s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2949.3M)
[11/26 10:20:05    416s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:05    416s] AAE DB initialization (MEM=2990.89 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/26 10:20:05    416s] ** INFO: Initializing SI Slew Cache
[11/26 10:20:05    416s] ** INFO: Initializing Glitch Cache
[11/26 10:20:05    416s] Starting delay calculation for Setup views
[11/26 10:20:05    416s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/26 10:20:05    416s] AAE_INFO: resetNetProps viewIdx 0 
[11/26 10:20:05    416s] Starting SI iteration 1 using Infinite Timing Windows
[11/26 10:20:05    416s] #################################################################################
[11/26 10:20:05    416s] # Design Stage: PostRoute
[11/26 10:20:05    416s] # Design Name: dist_sort
[11/26 10:20:05    416s] # Design Mode: 90nm
[11/26 10:20:05    416s] # Analysis Mode: MMMC OCV 
[11/26 10:20:05    416s] # Parasitics Mode: SPEF/RCDB 
[11/26 10:20:05    416s] # Signoff Settings: SI On 
[11/26 10:20:05    416s] #################################################################################
[11/26 10:20:05    416s] AAE_INFO: 1 threads acquired from CTE.
[11/26 10:20:05    416s] Setting infinite Tws ...
[11/26 10:20:05    416s] First Iteration Infinite Tw... 
[11/26 10:20:05    416s] Calculate early delays in OCV mode...
[11/26 10:20:05    416s] Calculate late delays in OCV mode...
[11/26 10:20:05    416s] Topological Sorting (REAL = 0:00:00.0, MEM = 3064.4M, InitMEM = 3064.4M)
[11/26 10:20:05    416s] Start delay calculation (fullDC) (1 T). (MEM=2804.44)
[11/26 10:20:05    416s] Start AAE Lib Loading. (MEM=3076.04)
[11/26 10:20:05    416s] End AAE Lib Loading. (MEM=3296.12 CPU=0:00:00.0 Real=0:00:00.0)
[11/26 10:20:05    416s] End AAE Lib Interpolated Model. (MEM=3296.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:07    418s] Total number of fetched objects 10596
[11/26 10:20:07    418s] AAE_INFO-618: Total number of nets in the design is 10598,  100.0 percent of the nets selected for SI analysis
[11/26 10:20:07    418s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:07    418s] End delay calculation. (MEM=2854.85 CPU=0:00:01.6 REAL=0:00:01.0)
[11/26 10:20:07    418s] End delay calculation (fullDC). (MEM=2826.32 CPU=0:00:01.9 REAL=0:00:02.0)
[11/26 10:20:07    418s] Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/.AAE_Ayg4IM/.AAE_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00/waveform.data...
[11/26 10:20:07    418s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 3461.4M) ***
[11/26 10:20:08    418s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3453.4M)
[11/26 10:20:08    418s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/26 10:20:08    418s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3453.4M)
[11/26 10:20:08    418s] 
[11/26 10:20:08    418s] Executing IPO callback for view pruning ..
[11/26 10:20:08    418s] Starting SI iteration 2
[11/26 10:20:08    418s] Calculate early delays in OCV mode...
[11/26 10:20:08    418s] Calculate late delays in OCV mode...
[11/26 10:20:08    418s] Start delay calculation (fullDC) (1 T). (MEM=2857.24)
[11/26 10:20:08    418s] End AAE Lib Interpolated Model. (MEM=3392.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:08    418s] Glitch Analysis: View default_setup_view -- Total Number of Nets Skipped = 19. 
[11/26 10:20:08    418s] Glitch Analysis: View default_setup_view -- Total Number of Nets Analyzed = 10596. 
[11/26 10:20:08    418s] Total number of fetched objects 10596
[11/26 10:20:08    418s] AAE_INFO-618: Total number of nets in the design is 10598,  0.9 percent of the nets selected for SI analysis
[11/26 10:20:08    418s] End delay calculation. (MEM=2868.74 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 10:20:08    418s] End delay calculation (fullDC). (MEM=2868.74 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 10:20:08    418s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3329.2M) ***
[11/26 10:20:09    419s] 
[11/26 10:20:09    419s] Creating Lib Analyzer ...
[11/26 10:20:09    419s] 
[11/26 10:20:09    419s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:20:09    419s] Summary for sequential cells identification: 
[11/26 10:20:09    419s]   Identified SBFF number: 17
[11/26 10:20:09    419s]   Identified MBFF number: 0
[11/26 10:20:09    419s]   Identified SB Latch number: 6
[11/26 10:20:09    419s]   Identified MB Latch number: 0
[11/26 10:20:09    419s]   Not identified SBFF number: 0
[11/26 10:20:09    419s]   Not identified MBFF number: 0
[11/26 10:20:09    419s]   Not identified SB Latch number: 0
[11/26 10:20:09    419s]   Not identified MB Latch number: 0
[11/26 10:20:09    419s]   Number of sequential cells which are not FFs: 3
[11/26 10:20:09    419s]  Visiting view : default_setup_view
[11/26 10:20:09    419s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 10:20:09    419s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:20:09    419s]  Visiting view : default_hold_view
[11/26 10:20:09    419s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 10:20:09    419s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:20:09    419s] TLC MultiMap info (StdDelay):
[11/26 10:20:09    419s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:20:09    419s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.3ps
[11/26 10:20:09    419s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:20:09    419s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.3ps
[11/26 10:20:09    419s]  Setting StdDelay to: 4.3ps
[11/26 10:20:09    419s] 
[11/26 10:20:09    419s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:20:09    419s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:20:09    419s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:20:09    419s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:20:09    419s] 
[11/26 10:20:09    419s] {RT RC_corner_25 0 2 3  0}
[11/26 10:20:09    419s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:00 mem=3353.2M
[11/26 10:20:09    419s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:00 mem=3353.2M
[11/26 10:20:09    419s] Creating Lib Analyzer, finished. 
[11/26 10:20:09    420s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:07:00 mem=3353.2M)
[11/26 10:20:09    420s] End AAE Lib Interpolated Model. (MEM=3417.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:09    420s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:09    420s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3417.2M, EPOCH TIME: 1732634409.691530
[11/26 10:20:09    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:09    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:09    420s] 
[11/26 10:20:09    420s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:09    420s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:09    420s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3417.2M, EPOCH TIME: 1732634409.697426
[11/26 10:20:09    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:09    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:09    420s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:09    420s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  |   N/A   | -0.032  |
|           TNS (ns):| -0.078  |   N/A   | -0.078  |
|    Violating Paths:|    3    |   N/A   |    3    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     16 (61)      |   -0.068   |     16 (61)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
------------------------------------------------------------------

[11/26 10:20:09    420s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2869.0M, totSessionCpu=0:07:00 **
[11/26 10:20:09    420s] Begin: Collecting metrics
[11/26 10:20:09    420s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | -0.032 |  -0 |       36.28 | 0:00:00  |        3415 |   16 |   0 |
 ------------------------------------------------------------------------------------ 
[11/26 10:20:09    420s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2869.0M, current mem=2868.9M)

[11/26 10:20:09    420s] End: Collecting metrics
[11/26 10:20:09    420s] OPTC: m4 20.0 50.0 [ 115.0 20.0 50.0 ]
[11/26 10:20:09    420s] OPTC: view 50.0:115.0 [ 0.0500 ]
[11/26 10:20:09    420s] Setting latch borrow mode to budget during optimization.
[11/26 10:20:10    420s] Info: Done creating the CCOpt slew target map.
[11/26 10:20:10    420s] **INFO: flowCheckPoint #2 OptimizationPass1
[11/26 10:20:10    420s] *** Timing NOT met, worst failing slack is -0.032
[11/26 10:20:10    420s] *** Check timing (0:00:00.0)
[11/26 10:20:10    420s] Deleting Lib Analyzer.
[11/26 10:20:10    420s] Begin: GigaOpt Optimization in WNS mode
[11/26 10:20:10    420s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -nativePathGroupFlow -skipLowEffortCategoryOptimization
[11/26 10:20:10    420s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:20:10    420s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:20:10    420s] End AAE Lib Interpolated Model. (MEM=3415.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:10    420s] *** WnsOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:07:00.7/0:08:31.1 (0.8), mem = 3415.4M
[11/26 10:20:10    420s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.24
[11/26 10:20:10    420s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:20:10    420s] 
[11/26 10:20:10    420s] Creating Lib Analyzer ...
[11/26 10:20:10    420s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:20:10    420s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:20:10    420s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:20:10    420s] 
[11/26 10:20:10    420s] {RT RC_corner_25 0 2 3  0}
[11/26 10:20:10    420s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:01 mem=3415.4M
[11/26 10:20:10    420s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:01 mem=3415.4M
[11/26 10:20:10    420s] Creating Lib Analyzer, finished. 
[11/26 10:20:10    421s] #optDebug: Start CG creation (mem=3415.4M)
[11/26 10:20:10    421s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:10    421s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:10    421s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:10    421s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:10    421s] ToF 136.7452um
[11/26 10:20:10    421s] (cpu=0:00:00.2, mem=3474.8M)
[11/26 10:20:10    421s]  ...processing cgPrt (cpu=0:00:00.2, mem=3474.8M)
[11/26 10:20:10    421s]  ...processing cgEgp (cpu=0:00:00.2, mem=3474.8M)
[11/26 10:20:10    421s]  ...processing cgPbk (cpu=0:00:00.2, mem=3474.8M)
[11/26 10:20:10    421s]  ...processing cgNrb(cpu=0:00:00.2, mem=3474.8M)
[11/26 10:20:10    421s]  ...processing cgObs (cpu=0:00:00.2, mem=3474.8M)
[11/26 10:20:10    421s]  ...processing cgCon (cpu=0:00:00.2, mem=3474.8M)
[11/26 10:20:10    421s]  ...processing cgPdm (cpu=0:00:00.2, mem=3474.8M)
[11/26 10:20:10    421s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3474.8M)
[11/26 10:20:10    421s] 
[11/26 10:20:10    421s] Active Setup views: default_setup_view 
[11/26 10:20:10    421s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3474.8M, EPOCH TIME: 1732634410.960695
[11/26 10:20:10    421s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:10    421s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:10    421s] 
[11/26 10:20:10    421s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:10    421s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:10    421s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3474.8M, EPOCH TIME: 1732634410.966207
[11/26 10:20:10    421s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:10    421s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:10    421s] [oiPhyDebug] optDemand 212463959040.00, spDemand 205932119040.00.
[11/26 10:20:10    421s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8975
[11/26 10:20:10    421s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[11/26 10:20:10    421s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:01 mem=3474.8M
[11/26 10:20:10    421s] OPERPROF: Starting DPlace-Init at level 1, MEM:3474.8M, EPOCH TIME: 1732634410.969646
[11/26 10:20:10    421s] Processing tracks to init pin-track alignment.
[11/26 10:20:10    421s] z: 1, totalTracks: 1
[11/26 10:20:10    421s] z: 3, totalTracks: 1
[11/26 10:20:10    421s] z: 5, totalTracks: 1
[11/26 10:20:10    421s] z: 7, totalTracks: 1
[11/26 10:20:10    421s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:20:10    421s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3474.8M, EPOCH TIME: 1732634410.973560
[11/26 10:20:10    421s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:10    421s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:10    421s] 
[11/26 10:20:10    421s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:10    421s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:10    421s] 
[11/26 10:20:10    421s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:20:10    421s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:3474.8M, EPOCH TIME: 1732634410.978717
[11/26 10:20:10    421s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3474.8M, EPOCH TIME: 1732634410.978786
[11/26 10:20:10    421s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3474.8M, EPOCH TIME: 1732634410.978892
[11/26 10:20:10    421s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3474.8MB).
[11/26 10:20:10    421s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:3474.8M, EPOCH TIME: 1732634410.979894
[11/26 10:20:10    421s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[11/26 10:20:11    421s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8975
[11/26 10:20:11    421s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:01 mem=3474.8M
[11/26 10:20:11    421s] ### Creating RouteCongInterface, started
[11/26 10:20:11    421s] {MMLU 0 1 10596}
[11/26 10:20:11    421s] [oiLAM] Zs 3, 11
[11/26 10:20:11    421s] ### Creating LA Mngr. totSessionCpu=0:07:01 mem=3474.8M
[11/26 10:20:11    421s] ### Creating LA Mngr, finished. totSessionCpu=0:07:01 mem=3474.8M
[11/26 10:20:11    421s] ### Creating RouteCongInterface, finished
[11/26 10:20:11    421s] *info: 1 clock net excluded
[11/26 10:20:11    421s] *info: 1 net with fixed/cover wires excluded.
[11/26 10:20:11    421s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1090489.6
[11/26 10:20:11    421s] PathGroup :  reg2reg  TargetSlack : 0 
[11/26 10:20:11    421s] ** GigaOpt Optimizer WNS Slack -0.032 TNS Slack -0.078 Density 36.28
[11/26 10:20:11    421s] Optimizer WNS Pass 0
[11/26 10:20:11    421s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+

[11/26 10:20:11    421s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3503.9M, EPOCH TIME: 1732634411.259670
[11/26 10:20:11    421s] Found 0 hard placement blockage before merging.
[11/26 10:20:11    421s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3503.9M, EPOCH TIME: 1732634411.260101
[11/26 10:20:11    421s] 
[11/26 10:20:11    421s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3503.9M) ***
[11/26 10:20:11    421s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:20:11    421s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+

[11/26 10:20:11    421s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+

[11/26 10:20:11    421s] 
[11/26 10:20:11    421s] *** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3503.9M) ***
[11/26 10:20:11    421s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1090489.6
[11/26 10:20:11    421s] Total-nets :: 10596, Stn-nets :: 0, ratio :: 0 %, Total-len 188579, Stn-len 0
[11/26 10:20:11    421s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8975
[11/26 10:20:11    421s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3503.9M, EPOCH TIME: 1732634411.547217
[11/26 10:20:11    421s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8975).
[11/26 10:20:11    421s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:11    421s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:11    421s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:11    421s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.024, REAL:0.025, MEM:3441.9M, EPOCH TIME: 1732634411.571731
[11/26 10:20:11    421s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.24
[11/26 10:20:11    421s] *** WnsOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:07:01.9/0:08:32.3 (0.8), mem = 3441.9M
[11/26 10:20:11    421s] 
[11/26 10:20:11    421s] =============================================================================================
[11/26 10:20:11    421s]  Step TAT Report : WnsOpt #1 / optDesign #4                                     23.12-s091_1
[11/26 10:20:11    421s] =============================================================================================
[11/26 10:20:11    421s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:20:11    421s] ---------------------------------------------------------------------------------------------
[11/26 10:20:11    421s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:20:11    421s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  22.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:20:11    421s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:11    421s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:20:11    421s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 10:20:11    421s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:20:11    421s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:11    421s] [ ChannelGraphInit       ]      1   0:00:00.2  (  17.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:20:11    421s] [ TransformInit          ]      1   0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:20:11    421s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:11    421s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:11    421s] [ MISC                   ]          0:00:00.5  (  41.7 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:20:11    421s] ---------------------------------------------------------------------------------------------
[11/26 10:20:11    421s]  WnsOpt #1 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[11/26 10:20:11    421s] ---------------------------------------------------------------------------------------------
[11/26 10:20:11    421s] **INFO: Skipping refine place as no non-legal commits were detected
[11/26 10:20:11    421s] Begin: Collecting metrics
[11/26 10:20:11    421s] 
	GigaOpt Setup Optimization summary:
[11/26 10:20:11    421s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3504 |
	| end_setup_fixing |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:00  |        3504 |
	 ------------------------------------------------------------------------------------------------------- 
[11/26 10:20:11    421s] 
[11/26 10:20:11    421s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3415 |   16 |   0 |
| wns_fixing      |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3504 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:11    422s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2902.3M, current mem=2894.3M)

[11/26 10:20:11    422s] End: Collecting metrics
[11/26 10:20:11    422s] End: GigaOpt Optimization in WNS mode
[11/26 10:20:11    422s] Skipping post route harden opt
[11/26 10:20:11    422s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:20:11    422s] Deleting Lib Analyzer.
[11/26 10:20:11    422s] Begin: GigaOpt Optimization in TNS mode
[11/26 10:20:11    422s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 1 -nativePathGroupFlow -skipLowEffortCategoryOptimization
[11/26 10:20:11    422s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:20:11    422s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:20:11    422s] End AAE Lib Interpolated Model. (MEM=3441.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:11    422s] *** TnsOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:07:02.0/0:08:32.4 (0.8), mem = 3441.9M
[11/26 10:20:11    422s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.25
[11/26 10:20:11    422s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:20:11    422s] 
[11/26 10:20:11    422s] Creating Lib Analyzer ...
[11/26 10:20:11    422s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:20:11    422s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:20:11    422s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:20:11    422s] 
[11/26 10:20:11    422s] {RT RC_corner_25 0 2 3  0}
[11/26 10:20:11    422s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:02 mem=3443.9M
[11/26 10:20:11    422s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:02 mem=3443.9M
[11/26 10:20:11    422s] Creating Lib Analyzer, finished. 
[11/26 10:20:12    422s] 
[11/26 10:20:12    422s] Active Setup views: default_setup_view 
[11/26 10:20:12    422s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3443.9M, EPOCH TIME: 1732634412.075343
[11/26 10:20:12    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:12    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:12    422s] 
[11/26 10:20:12    422s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:12    422s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:12    422s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3443.9M, EPOCH TIME: 1732634412.081524
[11/26 10:20:12    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:12    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:12    422s] [oiPhyDebug] optDemand 212463959040.00, spDemand 205932119040.00.
[11/26 10:20:12    422s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8975
[11/26 10:20:12    422s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[11/26 10:20:12    422s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:02 mem=3443.9M
[11/26 10:20:12    422s] OPERPROF: Starting DPlace-Init at level 1, MEM:3443.9M, EPOCH TIME: 1732634412.085040
[11/26 10:20:12    422s] Processing tracks to init pin-track alignment.
[11/26 10:20:12    422s] z: 1, totalTracks: 1
[11/26 10:20:12    422s] z: 3, totalTracks: 1
[11/26 10:20:12    422s] z: 5, totalTracks: 1
[11/26 10:20:12    422s] z: 7, totalTracks: 1
[11/26 10:20:12    422s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:20:12    422s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3443.9M, EPOCH TIME: 1732634412.089246
[11/26 10:20:12    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:12    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:12    422s] 
[11/26 10:20:12    422s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:12    422s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:12    422s] 
[11/26 10:20:12    422s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:20:12    422s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:3443.9M, EPOCH TIME: 1732634412.094577
[11/26 10:20:12    422s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3443.9M, EPOCH TIME: 1732634412.094646
[11/26 10:20:12    422s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3443.9M, EPOCH TIME: 1732634412.094773
[11/26 10:20:12    422s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3443.9MB).
[11/26 10:20:12    422s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3443.9M, EPOCH TIME: 1732634412.095780
[11/26 10:20:12    422s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[11/26 10:20:12    422s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8975
[11/26 10:20:12    422s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:02 mem=3443.9M
[11/26 10:20:12    422s] ### Creating RouteCongInterface, started
[11/26 10:20:12    422s] ### Creating RouteCongInterface, finished
[11/26 10:20:12    422s] *info: 1 clock net excluded
[11/26 10:20:12    422s] *info: 1 net with fixed/cover wires excluded.
[11/26 10:20:12    422s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1090489.7
[11/26 10:20:12    422s] PathGroup :  reg2reg  TargetSlack : 0 
[11/26 10:20:12    422s] ** GigaOpt Optimizer WNS Slack -0.032 TNS Slack -0.078 Density 36.28
[11/26 10:20:12    422s] Optimizer TNS Opt
[11/26 10:20:12    422s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+

[11/26 10:20:12    422s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3502.0M, EPOCH TIME: 1732634412.358477
[11/26 10:20:12    422s] Found 0 hard placement blockage before merging.
[11/26 10:20:12    422s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3502.0M, EPOCH TIME: 1732634412.358922
[11/26 10:20:12    422s] 
[11/26 10:20:12    422s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3502.0M) ***
[11/26 10:20:12    422s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:20:12    422s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+

[11/26 10:20:12    422s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+

[11/26 10:20:12    422s] 
[11/26 10:20:12    422s] *** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3502.0M) ***
[11/26 10:20:12    422s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1090489.7
[11/26 10:20:12    422s] Total-nets :: 10596, Stn-nets :: 0, ratio :: 0 %, Total-len 188579, Stn-len 0
[11/26 10:20:12    422s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8975
[11/26 10:20:12    422s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3502.0M, EPOCH TIME: 1732634412.642588
[11/26 10:20:12    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8975).
[11/26 10:20:12    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:12    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:12    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:12    422s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.023, REAL:0.024, MEM:3442.0M, EPOCH TIME: 1732634412.666173
[11/26 10:20:12    422s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.25
[11/26 10:20:12    422s] *** TnsOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:07:03.0/0:08:33.4 (0.8), mem = 3442.0M
[11/26 10:20:12    422s] 
[11/26 10:20:12    422s] =============================================================================================
[11/26 10:20:12    422s]  Step TAT Report : TnsOpt #1 / optDesign #4                                     23.12-s091_1
[11/26 10:20:12    422s] =============================================================================================
[11/26 10:20:12    422s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:20:12    422s] ---------------------------------------------------------------------------------------------
[11/26 10:20:12    422s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:20:12    422s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  26.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:20:12    422s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:12    422s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    1.2
[11/26 10:20:12    422s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:20:12    422s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:20:12    422s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:12    422s] [ TransformInit          ]      1   0:00:00.1  (  13.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:20:12    422s] [ TnsPass                ]      1   0:00:00.2  (  20.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:20:12    422s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.9
[11/26 10:20:12    422s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:12    422s] [ MISC                   ]          0:00:00.3  (  29.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:20:12    422s] ---------------------------------------------------------------------------------------------
[11/26 10:20:12    422s]  TnsOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/26 10:20:12    422s] ---------------------------------------------------------------------------------------------
[11/26 10:20:12    422s] **INFO: Skipping refine place as no non-legal commits were detected
[11/26 10:20:12    422s] Begin: Collecting metrics
[11/26 10:20:12    422s] 
	GigaOpt Setup Optimization summary:
[11/26 10:20:12    422s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3502 |
	| end_setup_fixing |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:00  |        3502 |
	 ------------------------------------------------------------------------------------------------------- 
[11/26 10:20:12    422s] 
[11/26 10:20:12    423s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3415 |   16 |   0 |
| wns_fixing      |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3504 |      |     |
| tns_fixing      |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3502 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:12    423s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2896.6M, current mem=2893.5M)

[11/26 10:20:12    423s] End: Collecting metrics
[11/26 10:20:12    423s] End: GigaOpt Optimization in TNS mode
[11/26 10:20:12    423s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:12    423s]   Timing/DRV Snapshot: (REF)
[11/26 10:20:12    423s]      Weighted WNS: -0.032
[11/26 10:20:12    423s]       All  PG WNS: -0.032
[11/26 10:20:12    423s]       High PG WNS: 0.000
[11/26 10:20:12    423s]       All  PG TNS: -0.078
[11/26 10:20:12    423s]       High PG TNS: 0.000
[11/26 10:20:12    423s]       Low  PG TNS: -0.078
[11/26 10:20:12    423s]          Tran DRV: 16 (16)
[11/26 10:20:12    423s]           Cap DRV: 0 (0)
[11/26 10:20:12    423s]        Fanout DRV: 0 (0)
[11/26 10:20:12    423s]            Glitch: 0 (0)
[11/26 10:20:12    423s]    Category Slack: { [L, -0.032] }
[11/26 10:20:12    423s] 
[11/26 10:20:12    423s] Running refinePlace -preserveRouting true -hardFence false
[11/26 10:20:12    423s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3500.2M, EPOCH TIME: 1732634412.921288
[11/26 10:20:12    423s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3500.2M, EPOCH TIME: 1732634412.921364
[11/26 10:20:12    423s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3500.2M, EPOCH TIME: 1732634412.921399
[11/26 10:20:12    423s] Processing tracks to init pin-track alignment.
[11/26 10:20:12    423s] z: 1, totalTracks: 1
[11/26 10:20:12    423s] z: 3, totalTracks: 1
[11/26 10:20:12    423s] z: 5, totalTracks: 1
[11/26 10:20:12    423s] z: 7, totalTracks: 1
[11/26 10:20:12    423s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:20:12    423s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3500.2M, EPOCH TIME: 1732634412.925836
[11/26 10:20:12    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:12    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:12    423s] 
[11/26 10:20:12    423s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:12    423s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:12    423s] 
[11/26 10:20:12    423s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:20:12    423s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.006, REAL:0.006, MEM:3500.2M, EPOCH TIME: 1732634412.931862
[11/26 10:20:12    423s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3500.2M, EPOCH TIME: 1732634412.931933
[11/26 10:20:12    423s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3500.2M, EPOCH TIME: 1732634412.932050
[11/26 10:20:12    423s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3500.2MB).
[11/26 10:20:12    423s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.011, REAL:0.012, MEM:3500.2M, EPOCH TIME: 1732634412.933060
[11/26 10:20:12    423s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.011, REAL:0.012, MEM:3500.2M, EPOCH TIME: 1732634412.933367
[11/26 10:20:12    423s] TDRefine: refinePlace mode is spiral
[11/26 10:20:12    423s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.14
[11/26 10:20:12    423s] OPERPROF:   Starting Refine-Place at level 2, MEM:3500.2M, EPOCH TIME: 1732634412.933440
[11/26 10:20:12    423s] *** Starting refinePlace (0:07:03 mem=3500.2M) ***
[11/26 10:20:12    423s] Total net bbox length = 1.734e+05 (1.202e+05 5.320e+04) (ext = 1.432e+04)
[11/26 10:20:12    423s] 
[11/26 10:20:12    423s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:12    423s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:12    423s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3500.2M, EPOCH TIME: 1732634412.941141
[11/26 10:20:12    423s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3500.2M, EPOCH TIME: 1732634412.941408
[11/26 10:20:12    423s] Set min layer with nano route mode ( 2 )
[11/26 10:20:12    423s] Set max layer with parameter ( 3 )
[11/26 10:20:12    423s] Set min layer with nano route mode ( 2 )
[11/26 10:20:12    423s] Set max layer with parameter ( 3 )
[11/26 10:20:12    423s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3500.2M, EPOCH TIME: 1732634412.945544
[11/26 10:20:12    423s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.000, MEM:3500.2M, EPOCH TIME: 1732634412.945789
[11/26 10:20:12    423s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3500.2M, EPOCH TIME: 1732634412.945962
[11/26 10:20:12    423s] Starting refinePlace ...
[11/26 10:20:12    423s] Set min layer with nano route mode ( 2 )
[11/26 10:20:12    423s] Set max layer with parameter ( 3 )
[11/26 10:20:12    423s] One DDP V2 for no tweak run.
[11/26 10:20:12    423s] Set min layer with nano route mode ( 2 )
[11/26 10:20:12    423s] Set max layer with parameter ( 3 )
[11/26 10:20:12    423s] DDP initSite1 nrRow 175 nrJob 175
[11/26 10:20:12    423s] DDP markSite nrRow 175 nrJob 175
[11/26 10:20:12    423s]   Spread Effort: high, post-route mode, useDDP on.
[11/26 10:20:12    423s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3500.2MB) @(0:07:03 - 0:07:03).
[11/26 10:20:12    423s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:20:12    423s] wireLenOptFixPriorityInst 7 inst fixed
[11/26 10:20:12    423s] 
[11/26 10:20:12    423s]  === Spiral for Logical I: (movable: 8100) ===
[11/26 10:20:12    423s] 
[11/26 10:20:12    423s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:20:13    423s] 
[11/26 10:20:13    423s]  Info: 0 filler has been deleted!
[11/26 10:20:13    423s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:20:13    423s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:20:13    423s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:20:13    423s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=3484.2MB) @(0:07:03 - 0:07:03).
[11/26 10:20:13    423s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:20:13    423s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:20:13    423s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3484.2MB
[11/26 10:20:13    423s] Statistics of distance of Instance movement in refine placement:
[11/26 10:20:13    423s]   maximum (X+Y) =         0.00 um
[11/26 10:20:13    423s]   mean    (X+Y) =         0.00 um
[11/26 10:20:13    423s] Summary Report:
[11/26 10:20:13    423s] Instances move: 0 (out of 8100 movable)
[11/26 10:20:13    423s] Instances flipped: 0
[11/26 10:20:13    423s] Mean displacement: 0.00 um
[11/26 10:20:13    423s] Max displacement: 0.00 um 
[11/26 10:20:13    423s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:20:13    423s] Total instances moved : 0
[11/26 10:20:13    423s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.149, REAL:0.153, MEM:3484.2M, EPOCH TIME: 1732634413.099065
[11/26 10:20:13    423s] Total net bbox length = 1.734e+05 (1.202e+05 5.320e+04) (ext = 1.432e+04)
[11/26 10:20:13    423s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3484.2MB
[11/26 10:20:13    423s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=3484.2MB) @(0:07:03 - 0:07:03).
[11/26 10:20:13    423s] *** Finished refinePlace (0:07:03 mem=3484.2M) ***
[11/26 10:20:13    423s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.14
[11/26 10:20:13    423s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.165, REAL:0.170, MEM:3484.2M, EPOCH TIME: 1732634413.102983
[11/26 10:20:13    423s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3484.2M, EPOCH TIME: 1732634413.103022
[11/26 10:20:13    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8975).
[11/26 10:20:13    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:13    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:13    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:13    423s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.023, REAL:0.023, MEM:3426.2M, EPOCH TIME: 1732634413.125796
[11/26 10:20:13    423s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.199, REAL:0.205, MEM:3426.2M, EPOCH TIME: 1732634413.125908
[11/26 10:20:13    423s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/26 10:20:13    423s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/26 10:20:13    423s] Begin: Collecting metrics
[11/26 10:20:13    423s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3415 |   16 |   0 |
| wns_fixing        |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3504 |      |     |
| tns_fixing        |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3502 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3426 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:13    423s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2895.9M, current mem=2895.9M)

[11/26 10:20:13    423s] End: Collecting metrics
[11/26 10:20:13    423s] {MMLU 0 1 10596}
[11/26 10:20:13    423s] [oiLAM] Zs 3, 11
[11/26 10:20:13    423s] ### Creating LA Mngr. totSessionCpu=0:07:04 mem=3426.2M
[11/26 10:20:13    423s] ### Creating LA Mngr, finished. totSessionCpu=0:07:04 mem=3426.2M
[11/26 10:20:13    423s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3426.2M, EPOCH TIME: 1732634413.280638
[11/26 10:20:13    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:13    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:13    423s] 
[11/26 10:20:13    423s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:13    423s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:13    423s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3426.2M, EPOCH TIME: 1732634413.286254
[11/26 10:20:13    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:13    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:13    423s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:13    423s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  |   N/A   | -0.032  |
|           TNS (ns):| -0.078  |   N/A   | -0.078  |
|    Violating Paths:|    3    |   N/A   |    3    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     16 (61)      |   -0.068   |     16 (61)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
------------------------------------------------------------------

[11/26 10:20:13    423s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2896.7M, totSessionCpu=0:07:04 **
[11/26 10:20:13    423s] Begin: Collecting metrics
[11/26 10:20:13    423s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3415 |   16 |   0 |
| wns_fixing        |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3504 |      |     |
| tns_fixing        |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3502 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3426 |      |     |
| pre_route_summary |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3442 |   16 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:13    423s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2896.7M, current mem=2896.7M)

[11/26 10:20:13    423s] End: Collecting metrics
[11/26 10:20:13    423s] **INFO: flowCheckPoint #3 GlobalDetailRoute
[11/26 10:20:13    423s] ** INFO Cleaning up SI Slew/Glitch Interface
[11/26 10:20:13    423s] -route_with_eco false                     # bool, default=false
[11/26 10:20:13    423s] -route_selected_net_only false            # bool, default=false
[11/26 10:20:13    423s] -route_with_timing_driven true            # bool, default=false, user setting
[11/26 10:20:13    423s] -route_with_si_driven false               # bool, default=false, user setting
[11/26 10:20:13    423s] Existing Dirty Nets : 0
[11/26 10:20:13    423s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[11/26 10:20:13    423s] Reset Dirty Nets : 0
[11/26 10:20:13    423s] *** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 0:07:03.8/0:08:34.3 (0.8), mem = 3442.3M
[11/26 10:20:13    423s] 
[11/26 10:20:13    423s] globalDetailRoute
[11/26 10:20:13    423s] 
[11/26 10:20:13    423s] #Start globalDetailRoute on Tue Nov 26 10:20:13 2024
[11/26 10:20:13    423s] #
[11/26 10:20:13    423s] ### Time Record (globalDetailRoute) is installed.
[11/26 10:20:13    423s] ### Time Record (Pre Callback) is installed.
[11/26 10:20:13    423s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_I9jRDi.rcdb.d/dist_sort.rcdb.d': 10596 access done (mem: 3429.332M)
[11/26 10:20:13    423s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 10:20:13    423s] ### Time Record (Pre Callback) is uninstalled.
[11/26 10:20:13    423s] ### Time Record (DB Import) is installed.
[11/26 10:20:13    423s] ### Time Record (Timing Data Generation) is installed.
[11/26 10:20:13    423s] ### Time Record (Timing Data Generation) is uninstalled.
[11/26 10:20:13    423s] ### Net info: total nets: 10598
[11/26 10:20:13    423s] ### Net info: dirty nets: 0
[11/26 10:20:13    423s] ### Net info: marked as disconnected nets: 0
[11/26 10:20:13    424s] ### Net info: fully routed nets: 10596
[11/26 10:20:13    424s] ### Net info: trivial (< 2 pins) nets: 2
[11/26 10:20:13    424s] ### Net info: unrouted nets: 0
[11/26 10:20:13    424s] ### Net info: re-extraction nets: 0
[11/26 10:20:13    424s] ### Net info: ignored nets: 0
[11/26 10:20:13    424s] ### Net info: skip routing nets: 0
[11/26 10:20:13    424s] ### import design signature (76): route=1681248388 fixed_route=1028006223 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2080195057 dirty_area=0 del_dirty_area=0 cell=1855359733 placement=1628573814 pin_access=691748058 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1028006223 sns=1028006223 ppa_info=1194050177
[11/26 10:20:13    424s] ### Time Record (DB Import) is uninstalled.
[11/26 10:20:13    424s] #NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
[11/26 10:20:13    424s] #Skip comparing routing design signature in db-snapshot flow
[11/26 10:20:13    424s] ### Time Record (Data Preparation) is installed.
[11/26 10:20:13    424s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:20:13    424s] ### Time Record (Global Routing) is installed.
[11/26 10:20:13    424s] ### Time Record (Global Routing) is uninstalled.
[11/26 10:20:13    424s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[11/26 10:20:13    424s] #Total number of routable nets = 10596.
[11/26 10:20:13    424s] #Total number of nets in the design = 10598.
[11/26 10:20:13    424s] #10596 routable nets have routed wires.
[11/26 10:20:13    424s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/26 10:20:13    424s] #No nets have been global routed.
[11/26 10:20:13    424s] ### Time Record (Data Preparation) is installed.
[11/26 10:20:13    424s] #Start routing data preparation on Tue Nov 26 10:20:13 2024
[11/26 10:20:13    424s] #
[11/26 10:20:13    424s] ### Time Record (Cell Pin Access) is installed.
[11/26 10:20:13    424s] #Initial pin access analysis.
[11/26 10:20:13    424s] #Detail pin access analysis.
[11/26 10:20:13    424s] ### Time Record (Cell Pin Access) is uninstalled.
[11/26 10:20:13    424s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:13    424s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:13    424s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:13    424s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:20:13    424s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:20:13    424s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:20:13    424s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:13    424s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:20:13    424s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:13    424s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:20:13    424s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:20:13    424s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/26 10:20:13    424s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:13    424s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/26 10:20:13    424s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/26 10:20:13    424s] #pin_access_rlayer=2(M2)
[11/26 10:20:13    424s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/26 10:20:13    424s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/26 10:20:13    424s] #enable_dpt_layer_shield=F
[11/26 10:20:13    424s] #has_line_end_grid=F
[11/26 10:20:13    424s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[11/26 10:20:13    424s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2901.64 (MB), peak = 3010.35 (MB)
[11/26 10:20:14    424s] #Regenerating Ggrids automatically.
[11/26 10:20:14    424s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/26 10:20:14    424s] #Using automatically generated G-grids.
[11/26 10:20:14    424s] #Done routing data preparation.
[11/26 10:20:14    424s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2910.53 (MB), peak = 3010.35 (MB)
[11/26 10:20:14    424s] #Found 0 nets for post-route si or timing fixing.
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] #Finished routing data preparation on Tue Nov 26 10:20:14 2024
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] #Cpu time = 00:00:00
[11/26 10:20:14    424s] #Elapsed time = 00:00:00
[11/26 10:20:14    424s] #Increased memory = 14.09 (MB)
[11/26 10:20:14    424s] #Total memory = 2910.53 (MB)
[11/26 10:20:14    424s] #Peak memory = 3010.35 (MB)
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:20:14    424s] ### Time Record (Global Routing) is installed.
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] #Start global routing on Tue Nov 26 10:20:14 2024
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] #Start global routing initialization on Tue Nov 26 10:20:14 2024
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] #WARNING (NRGR-22) Design is already detail routed.
[11/26 10:20:14    424s] ### Time Record (Global Routing) is uninstalled.
[11/26 10:20:14    424s] ### Time Record (Data Preparation) is installed.
[11/26 10:20:14    424s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:20:14    424s] ### track-assign external-init starts on Tue Nov 26 10:20:14 2024 with memory = 2910.53 (MB), peak = 3010.35 (MB)
[11/26 10:20:14    424s] ### Time Record (Track Assignment) is installed.
[11/26 10:20:14    424s] ### Time Record (Data Preparation) is installed.
[11/26 10:20:14    424s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:20:14    424s] ### Time Record (Track Assignment) is uninstalled.
[11/26 10:20:14    424s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:20:14    424s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/26 10:20:14    424s] #Cpu time = 00:00:00
[11/26 10:20:14    424s] #Elapsed time = 00:00:00
[11/26 10:20:14    424s] #Increased memory = 14.09 (MB)
[11/26 10:20:14    424s] #Total memory = 2910.53 (MB)
[11/26 10:20:14    424s] #Peak memory = 3010.35 (MB)
[11/26 10:20:14    424s] ### Time Record (Detail Routing) is installed.
[11/26 10:20:14    424s] ### Time Record (Data Preparation) is installed.
[11/26 10:20:14    424s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:20:14    424s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] #Start Detail Routing..
[11/26 10:20:14    424s] #start initial detail routing ...
[11/26 10:20:14    424s] ### Design has 0 dirty nets, has valid drcs
[11/26 10:20:14    424s] ### Gcell dirty-map stats: routing = 0.00%
[11/26 10:20:14    424s] ### Gcell ext dirty-map stats: fill = 4717[99.08%] (M1 = 3484[73.18%], M2 = 4689[98.49%], M3 = 4607[96.77%]), total gcell = 4761
[11/26 10:20:14    424s] #   number of violations = 0
[11/26 10:20:14    424s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2914.65 (MB), peak = 3010.35 (MB)
[11/26 10:20:14    424s] #Complete Detail Routing.
[11/26 10:20:14    424s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] #  Routing Statistics
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] #---------------+-----------+------+
[11/26 10:20:14    424s] #  Layer        | Length(um)|  Vias|
[11/26 10:20:14    424s] #---------------+-----------+------+
[11/26 10:20:14    424s] #  Active ( 0H) |          0|     0|
[11/26 10:20:14    424s] #  M1 ( 1V)     |          0| 19744|
[11/26 10:20:14    424s] #  M2 ( 2H)     |     118690| 37539|
[11/26 10:20:14    424s] #  M3 ( 3V)     |      69889|     0|
[11/26 10:20:14    424s] #  M4 ( 4H)     |          0|     0|
[11/26 10:20:14    424s] #  M5 ( 5V)     |          0|     0|
[11/26 10:20:14    424s] #  M6 ( 6H)     |          0|     0|
[11/26 10:20:14    424s] #  M7 ( 7V)     |          0|     0|
[11/26 10:20:14    424s] #  M8 ( 8H)     |          0|     0|
[11/26 10:20:14    424s] #  M9 ( 9V)     |          0|     0|
[11/26 10:20:14    424s] #  Pad (10H)    |          0|     0|
[11/26 10:20:14    424s] #---------------+-----------+------+
[11/26 10:20:14    424s] #  Total        |     188579| 57283|
[11/26 10:20:14    424s] #---------------+-----------+------+
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] # Total half perimeter of net bounding box: 190766 um.
[11/26 10:20:14    424s] #Total number of DRC violations = 0
[11/26 10:20:14    424s] ### Time Record (Detail Routing) is uninstalled.
[11/26 10:20:14    424s] #Cpu time = 00:00:00
[11/26 10:20:14    424s] #Elapsed time = 00:00:00
[11/26 10:20:14    424s] #Increased memory = 0.63 (MB)
[11/26 10:20:14    424s] #Total memory = 2911.16 (MB)
[11/26 10:20:14    424s] #Peak memory = 3010.35 (MB)
[11/26 10:20:14    424s] ### Time Record (Data Preparation) is installed.
[11/26 10:20:14    424s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:20:14    424s] ### Time Record (Post Route Wire Spreading) is installed.
[11/26 10:20:14    424s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] #Start Post Route wire spreading..
[11/26 10:20:14    424s] ### Time Record (Data Preparation) is installed.
[11/26 10:20:14    424s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] #Start data preparation for wire spreading...
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] #Data preparation is done on Tue Nov 26 10:20:14 2024
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] ### track-assign engine-init starts on Tue Nov 26 10:20:14 2024 with memory = 2911.16 (MB), peak = 3010.35 (MB)
[11/26 10:20:14    424s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[11/26 10:20:14    424s] #
[11/26 10:20:14    424s] #Start Post Route Wire Spread.
[11/26 10:20:14    425s] #Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 5 hboxes.
[11/26 10:20:14    425s] #Complete Post Route Wire Spread.
[11/26 10:20:14    425s] #
[11/26 10:20:14    425s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:20:14    425s] #
[11/26 10:20:14    425s] #  Routing Statistics
[11/26 10:20:14    425s] #
[11/26 10:20:14    425s] #---------------+-----------+------+
[11/26 10:20:14    425s] #  Layer        | Length(um)|  Vias|
[11/26 10:20:14    425s] #---------------+-----------+------+
[11/26 10:20:14    425s] #  Active ( 0H) |          0|     0|
[11/26 10:20:14    425s] #  M1 ( 1V)     |          0| 19744|
[11/26 10:20:14    425s] #  M2 ( 2H)     |     118690| 37539|
[11/26 10:20:14    425s] #  M3 ( 3V)     |      69889|     0|
[11/26 10:20:14    425s] #  M4 ( 4H)     |          0|     0|
[11/26 10:20:14    425s] #  M5 ( 5V)     |          0|     0|
[11/26 10:20:14    425s] #  M6 ( 6H)     |          0|     0|
[11/26 10:20:14    425s] #  M7 ( 7V)     |          0|     0|
[11/26 10:20:14    425s] #  M8 ( 8H)     |          0|     0|
[11/26 10:20:14    425s] #  M9 ( 9V)     |          0|     0|
[11/26 10:20:14    425s] #  Pad (10H)    |          0|     0|
[11/26 10:20:14    425s] #---------------+-----------+------+
[11/26 10:20:14    425s] #  Total        |     188579| 57283|
[11/26 10:20:14    425s] #---------------+-----------+------+
[11/26 10:20:14    425s] #
[11/26 10:20:14    425s] # Total half perimeter of net bounding box: 190766 um.
[11/26 10:20:15    425s] #   number of violations = 0
[11/26 10:20:15    425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2911.16 (MB), peak = 3010.35 (MB)
[11/26 10:20:15    425s] #CELL_VIEW dist_sort,init has no DRC violation.
[11/26 10:20:15    425s] #Total number of DRC violations = 0
[11/26 10:20:15    425s] #Post Route wire spread is done.
[11/26 10:20:15    425s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/26 10:20:15    425s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:20:15    425s] #
[11/26 10:20:15    425s] #  Routing Statistics
[11/26 10:20:15    425s] #
[11/26 10:20:15    425s] #---------------+-----------+------+
[11/26 10:20:15    425s] #  Layer        | Length(um)|  Vias|
[11/26 10:20:15    425s] #---------------+-----------+------+
[11/26 10:20:15    425s] #  Active ( 0H) |          0|     0|
[11/26 10:20:15    425s] #  M1 ( 1V)     |          0| 19744|
[11/26 10:20:15    425s] #  M2 ( 2H)     |     118690| 37539|
[11/26 10:20:15    425s] #  M3 ( 3V)     |      69889|     0|
[11/26 10:20:15    425s] #  M4 ( 4H)     |          0|     0|
[11/26 10:20:15    425s] #  M5 ( 5V)     |          0|     0|
[11/26 10:20:15    425s] #  M6 ( 6H)     |          0|     0|
[11/26 10:20:15    425s] #  M7 ( 7V)     |          0|     0|
[11/26 10:20:15    425s] #  M8 ( 8H)     |          0|     0|
[11/26 10:20:15    425s] #  M9 ( 9V)     |          0|     0|
[11/26 10:20:15    425s] #  Pad (10H)    |          0|     0|
[11/26 10:20:15    425s] #---------------+-----------+------+
[11/26 10:20:15    425s] #  Total        |     188579| 57283|
[11/26 10:20:15    425s] #---------------+-----------+------+
[11/26 10:20:15    425s] #
[11/26 10:20:15    425s] # Total half perimeter of net bounding box: 190766 um.
[11/26 10:20:15    425s] #detailRoute Statistics:
[11/26 10:20:15    425s] #Cpu time = 00:00:01
[11/26 10:20:15    425s] #Elapsed time = 00:00:01
[11/26 10:20:15    425s] #Increased memory = 0.63 (MB)
[11/26 10:20:15    425s] #Total memory = 2911.16 (MB)
[11/26 10:20:15    425s] #Peak memory = 3010.35 (MB)
[11/26 10:20:15    425s] ### global_detail_route design signature (89): route=316205273 flt_obj=0 vio=1905142130 shield_wire=1
[11/26 10:20:15    425s] ### Time Record (DB Export) is installed.
[11/26 10:20:15    425s] ### export design design signature (90): route=316205273 fixed_route=1028006223 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1350600317 dirty_area=0 del_dirty_area=0 cell=1855359733 placement=1628573814 pin_access=691748058 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1028006223 sns=1028006223 ppa_info=1194050177
[11/26 10:20:15    425s] ### Time Record (DB Export) is uninstalled.
[11/26 10:20:15    425s] ### Time Record (Post Callback) is installed.
[11/26 10:20:15    425s] ### Time Record (Post Callback) is uninstalled.
[11/26 10:20:15    425s] #
[11/26 10:20:15    425s] #globalDetailRoute statistics:
[11/26 10:20:15    425s] #Cpu time = 00:00:02
[11/26 10:20:15    425s] #Elapsed time = 00:00:02
[11/26 10:20:15    425s] #Increased memory = 3.63 (MB)
[11/26 10:20:15    425s] #Total memory = 2900.38 (MB)
[11/26 10:20:15    425s] #Peak memory = 3010.35 (MB)
[11/26 10:20:15    425s] #Number of warnings = 4
[11/26 10:20:15    425s] #Total number of warnings = 52
[11/26 10:20:15    425s] #Number of fails = 0
[11/26 10:20:15    425s] #Total number of fails = 0
[11/26 10:20:15    425s] #Complete globalDetailRoute on Tue Nov 26 10:20:15 2024
[11/26 10:20:15    425s] #
[11/26 10:20:15    425s] ### import design signature (91): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=691748058 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/26 10:20:15    425s] ### Time Record (globalDetailRoute) is uninstalled.
[11/26 10:20:15    425s] #
[11/26 10:20:15    425s] #  Scalability Statistics
[11/26 10:20:15    425s] #
[11/26 10:20:15    425s] #----------------------------+---------+-------------+------------+
[11/26 10:20:15    425s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[11/26 10:20:15    425s] #----------------------------+---------+-------------+------------+
[11/26 10:20:15    425s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:15    425s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:15    425s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:15    425s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:15    425s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:15    425s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:15    425s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:15    425s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:15    425s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:15    425s] #  Detail Routing            | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:15    425s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:15    425s] #  Entire Command            | 00:00:02|     00:00:02|         1.0|
[11/26 10:20:15    425s] #----------------------------+---------+-------------+------------+
[11/26 10:20:15    425s] #
[11/26 10:20:15    425s] *** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:00:01.7/0:00:01.8 (1.0), totSession cpu/real = 0:07:05.6/0:08:36.0 (0.8), mem = 3433.2M
[11/26 10:20:15    425s] 
[11/26 10:20:15    425s] =============================================================================================
[11/26 10:20:15    425s]  Step TAT Report : EcoRoute #1 / optDesign #4                                   23.12-s091_1
[11/26 10:20:15    425s] =============================================================================================
[11/26 10:20:15    425s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:20:15    425s] ---------------------------------------------------------------------------------------------
[11/26 10:20:15    425s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:15    425s] [ DetailRoute            ]      1   0:00:00.3  (  16.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:20:15    425s] [ MISC                   ]          0:00:01.5  (  83.1 % )     0:00:01.5 /  0:00:01.4    1.0
[11/26 10:20:15    425s] ---------------------------------------------------------------------------------------------
[11/26 10:20:15    425s]  EcoRoute #1 TOTAL                  0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.7    1.0
[11/26 10:20:15    425s] ---------------------------------------------------------------------------------------------
[11/26 10:20:15    425s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 2899.5M, totSessionCpu=0:07:06 **
[11/26 10:20:15    425s] New Signature Flow (restoreNanoRouteOptions) ....
[11/26 10:20:15    425s] Begin: Collecting metrics
[11/26 10:20:15    425s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3415 |   16 |   0 |
| wns_fixing        |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3504 |      |     |
| tns_fixing        |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3502 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3426 |      |     |
| pre_route_summary |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3442 |   16 |   0 |
| eco_route         |           |          |           |          |             | 0:00:02  |        3417 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:15    425s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2899.5M, current mem=2899.5M)

[11/26 10:20:15    425s] End: Collecting metrics
[11/26 10:20:15    425s] **INFO: flowCheckPoint #4 PostEcoSummary
[11/26 10:20:15    425s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[11/26 10:20:15    425s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 10:20:15    425s] eee: pegSigSF=1.070000
[11/26 10:20:15    425s] Initializing multi-corner resistance tables ...
[11/26 10:20:15    425s] eee: Grid unit RC data computation started
[11/26 10:20:15    425s] eee: Grid unit RC data computation completed
[11/26 10:20:15    425s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:20:15    425s] eee: l=2 avDens=0.420179 usedTrk=11376.348362 availTrk=27075.000000 sigTrk=11376.348362
[11/26 10:20:15    425s] eee: l=3 avDens=0.244132 usedTrk=6573.257133 availTrk=26925.000000 sigTrk=6573.257133
[11/26 10:20:15    425s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:15    425s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:15    425s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:15    425s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:15    425s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:15    425s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:15    425s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:15    425s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:20:15    425s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:20:15    425s] eee: NetCapCache creation started. (Current Mem: 3433.223M) 
[11/26 10:20:15    425s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3433.223M) 
[11/26 10:20:15    425s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:20:15    425s] eee: Metal Layers Info:
[11/26 10:20:15    425s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:20:15    425s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:20:15    425s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:20:15    425s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:20:15    425s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:20:15    425s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:20:15    425s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:20:15    425s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:20:15    425s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:20:15    425s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:20:15    425s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:20:15    425s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:20:15    425s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:20:15    425s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:20:15    425s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:20:15    425s] ### Net info: total nets: 10598
[11/26 10:20:15    425s] ### Net info: dirty nets: 0
[11/26 10:20:15    425s] ### Net info: marked as disconnected nets: 0
[11/26 10:20:15    425s] ### Net info: fully routed nets: 10596
[11/26 10:20:15    425s] ### Net info: trivial (< 2 pins) nets: 2
[11/26 10:20:15    425s] ### Net info: unrouted nets: 0
[11/26 10:20:15    425s] ### Net info: re-extraction nets: 0
[11/26 10:20:15    425s] ### Net info: ignored nets: 0
[11/26 10:20:15    425s] ### Net info: skip routing nets: 0
[11/26 10:20:15    426s] ### import design signature (92): route=1968068224 fixed_route=1968068224 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2080195057 dirty_area=0 del_dirty_area=0 cell=1855359733 placement=1628573814 pin_access=691748058 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1028006223 sns=1028006223 ppa_info=1194050177
[11/26 10:20:15    426s] #Extract in post route mode
[11/26 10:20:15    426s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[11/26 10:20:15    426s] #Fast data preparation for tQuantus.
[11/26 10:20:15    426s] #Start routing data preparation on Tue Nov 26 10:20:15 2024
[11/26 10:20:15    426s] #
[11/26 10:20:15    426s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:15    426s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:15    426s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:15    426s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:20:15    426s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:20:15    426s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:20:15    426s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:15    426s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:20:15    426s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:15    426s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:20:15    426s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:20:15    426s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/26 10:20:15    426s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:15    426s] #Regenerating Ggrids automatically.
[11/26 10:20:15    426s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/26 10:20:15    426s] #Using automatically generated G-grids.
[11/26 10:20:15    426s] #Done routing data preparation.
[11/26 10:20:15    426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2901.30 (MB), peak = 3010.35 (MB)
[11/26 10:20:15    426s] #Start routing data preparation on Tue Nov 26 10:20:15 2024
[11/26 10:20:15    426s] #
[11/26 10:20:15    426s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/26 10:20:15    426s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/26 10:20:15    426s] #pin_access_rlayer=2(M2)
[11/26 10:20:15    426s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/26 10:20:15    426s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/26 10:20:15    426s] #enable_dpt_layer_shield=F
[11/26 10:20:15    426s] #has_line_end_grid=F
[11/26 10:20:15    426s] #Regenerating Ggrids automatically.
[11/26 10:20:15    426s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/26 10:20:15    426s] #Using automatically generated G-grids.
[11/26 10:20:15    426s] #Done routing data preparation.
[11/26 10:20:15    426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2914.13 (MB), peak = 3010.35 (MB)
[11/26 10:20:15    426s] #
[11/26 10:20:15    426s] #Start tQuantus RC extraction...
[11/26 10:20:15    426s] #Start building rc corner(s)...
[11/26 10:20:15    426s] #Number of RC Corner = 1
[11/26 10:20:15    426s] #Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[11/26 10:20:15    426s] #(i=10, n=10 4000)
[11/26 10:20:15    426s] #LISD -> M1 (1)
[11/26 10:20:15    426s] #M1 -> M2 (2)
[11/26 10:20:15    426s] #M2 -> M3 (3)
[11/26 10:20:15    426s] #M3 -> M4 (4)
[11/26 10:20:15    426s] #M4 -> M5 (5)
[11/26 10:20:15    426s] #M5 -> M6 (6)
[11/26 10:20:15    426s] #M6 -> M7 (7)
[11/26 10:20:15    426s] #M7 -> M8 (8)
[11/26 10:20:15    426s] #M8 -> M9 (9)
[11/26 10:20:15    426s] #M9 -> Pad (10)
[11/26 10:20:16    426s] #SADV-On
[11/26 10:20:16    426s] # Corner(s) : 
[11/26 10:20:16    426s] #RC_corner_25 [25.00]
[11/26 10:20:16    426s] # Corner id: 0
[11/26 10:20:16    426s] # Layout Scale: 1.000000
[11/26 10:20:16    426s] # Has Metal Fill model: yes
[11/26 10:20:16    426s] # Temperature was set
[11/26 10:20:16    426s] # Temperature : 25.000000
[11/26 10:20:16    426s] # Ref. Temp   : 25.000000
[11/26 10:20:16    426s] #SADV-Off
[11/26 10:20:16    426s] #
[11/26 10:20:16    426s] #layer[1] tech width 288 != ict width 400.0
[11/26 10:20:16    426s] #
[11/26 10:20:16    426s] #layer[1] tech spc 288 != ict spc 464.0
[11/26 10:20:16    426s] #
[11/26 10:20:16    426s] #layer[4] tech width 384 != ict width 288.0
[11/26 10:20:16    426s] #
[11/26 10:20:16    426s] #layer[4] tech spc 384 != ict spc 288.0
[11/26 10:20:16    426s] #
[11/26 10:20:16    426s] #layer[6] tech width 512 != ict width 384.0
[11/26 10:20:16    426s] #
[11/26 10:20:16    426s] #layer[6] tech spc 512 != ict spc 384.0
[11/26 10:20:16    426s] #
[11/26 10:20:16    426s] #layer[8] tech width 640 != ict width 512.0
[11/26 10:20:16    426s] #
[11/26 10:20:16    426s] #layer[8] tech spc 640 != ict spc 512.0
[11/26 10:20:16    426s] #
[11/26 10:20:16    426s] #layer[10] tech spc 32000 != ict spc 640.0
[11/26 10:20:16    426s] #total pattern=220 [10, 605]
[11/26 10:20:16    426s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/26 10:20:16    426s] #found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/26 10:20:16    426s] #found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
[11/26 10:20:16    426s] #CCE Version read = IQuantus/TQuantus 23.1.1-s122
[11/26 10:20:16    426s] #number model r/c [1,1] [10,605] read
[11/26 10:20:16    426s] #0 rcmodel(s) requires rebuild
[11/26 10:20:16    426s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2915.84 (MB), peak = 3010.35 (MB)
[11/26 10:20:16    426s] #Finish check_net_pin_list step Enter extract
[11/26 10:20:16    426s] #Start init net ripin tree building
[11/26 10:20:16    426s] #Finish init net ripin tree building
[11/26 10:20:16    426s] #Cpu time = 00:00:00
[11/26 10:20:16    426s] #Elapsed time = 00:00:00
[11/26 10:20:16    426s] #Increased memory = 0.00 (MB)
[11/26 10:20:16    426s] #Total memory = 2915.84 (MB)
[11/26 10:20:16    426s] #Peak memory = 3010.35 (MB)
[11/26 10:20:16    426s] #begin processing metal fill model file
[11/26 10:20:16    426s] #end processing metal fill model file
[11/26 10:20:16    426s] #Length limit = 200 pitches
[11/26 10:20:16    426s] #opt mode = 2
[11/26 10:20:16    426s] #Finish check_net_pin_list step Fix net pin list
[11/26 10:20:16    426s] #Start generate extraction boxes.
[11/26 10:20:16    426s] #
[11/26 10:20:16    426s] #Extract using 30 x 30 Hboxes
[11/26 10:20:16    426s] #5x5 initial hboxes
[11/26 10:20:16    426s] #Use area based hbox pruning.
[11/26 10:20:16    426s] #0/0 hboxes pruned.
[11/26 10:20:16    426s] #Complete generating extraction boxes.
[11/26 10:20:16    426s] #Start step Extraction
[11/26 10:20:16    426s] #Extract 15 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
[11/26 10:20:16    426s] #Process 0 special clock nets for rc extraction
[11/26 10:20:16    426s] #Total 10596 nets were built. 1400 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/26 10:20:17    427s] #Run Statistics for Extraction:
[11/26 10:20:17    427s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[11/26 10:20:17    427s] #   Increased memory =    21.55 (MB), total memory =  2937.39 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:17    427s] #Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d
[11/26 10:20:17    428s] #Finish registering nets and terms for rcdb.
[11/26 10:20:17    428s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2942.21 (MB), peak = 3010.35 (MB)
[11/26 10:20:17    428s] #RC Statistics: 42143 Res, 25122 Ground Cap, 791 XCap (Edge to Edge)
[11/26 10:20:17    428s] #RC V/H edge ratio: 0.74, Avg V/H Edge Length: 20030.70 (19861), Avg L-Edge Length: 14300.70 (10018)
[11/26 10:20:17    428s] #Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d.
[11/26 10:20:17    428s] #Start writing RC data.
[11/26 10:20:18    428s] #Finish writing RC data
[11/26 10:20:18    428s] #Finish writing rcdb with 52781 nodes, 42185 edges, and 2456 xcaps
[11/26 10:20:18    428s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2930.79 (MB), peak = 3010.35 (MB)
[11/26 10:20:18    428s] Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d' ...
[11/26 10:20:18    428s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d' for reading (mem: 3457.113M)
[11/26 10:20:18    428s] Reading RCDB with compressed RC data.
[11/26 10:20:18    428s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d' for content verification (mem: 3457.113M)
[11/26 10:20:18    428s] Reading RCDB with compressed RC data.
[11/26 10:20:18    428s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d': 0 access done (mem: 3457.113M)
[11/26 10:20:18    428s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d': 0 access done (mem: 3457.113M)
[11/26 10:20:18    428s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3457.113M)
[11/26 10:20:18    428s] Following multi-corner parasitics specified:
[11/26 10:20:18    428s] 	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d (rcdb)
[11/26 10:20:18    428s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d' for reading (mem: 3457.113M)
[11/26 10:20:18    428s] Reading RCDB with compressed RC data.
[11/26 10:20:18    428s] 		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d specified
[11/26 10:20:18    428s] Cell dist_sort, hinst 
[11/26 10:20:18    428s] processing rcdb (/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d) for hinst (top) of cell (dist_sort);
[11/26 10:20:18    428s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d': 0 access done (mem: 3457.113M)
[11/26 10:20:18    428s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3457.113M)
[11/26 10:20:18    428s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ZN3Mbc.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3457.113M)
[11/26 10:20:18    428s] Reading RCDB with compressed RC data.
[11/26 10:20:18    428s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3465.113M)
[11/26 10:20:18    428s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ZN3Mbc.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3465.113M)
[11/26 10:20:18    428s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 3465.113M)
[11/26 10:20:18    428s] #
[11/26 10:20:18    428s] #Restore RCDB.
[11/26 10:20:18    428s] #
[11/26 10:20:18    428s] #Complete tQuantus RC extraction.
[11/26 10:20:18    428s] #Cpu time = 00:00:02
[11/26 10:20:18    428s] #Elapsed time = 00:00:02
[11/26 10:20:18    428s] #Increased memory = 17.56 (MB)
[11/26 10:20:18    428s] #Total memory = 2931.69 (MB)
[11/26 10:20:18    428s] #Peak memory = 3010.35 (MB)
[11/26 10:20:18    428s] #
[11/26 10:20:18    428s] #1400 inserted nodes are removed
[11/26 10:20:18    428s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[11/26 10:20:18    428s] ### export design design signature (94): route=758039416 fixed_route=758039416 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1744607472 dirty_area=0 del_dirty_area=0 cell=1855359733 placement=1628573814 pin_access=691748058 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1028006223 sns=1028006223 ppa_info=1194050177
[11/26 10:20:18    428s] ### import design signature (95): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=691748058 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/26 10:20:18    428s] #Start Design Signature (0)
[11/26 10:20:18    428s] #Finish Inst Signature in MT(59243122)
[11/26 10:20:18    428s] #Finish Net Signature in MT(99475402)
[11/26 10:20:18    428s] #Finish SNet Signature in MT (156299700)
[11/26 10:20:18    428s] #Run time and memory report for RC extraction:
[11/26 10:20:18    428s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/26 10:20:18    428s] #Run Statistics for snet signature:
[11/26 10:20:18    428s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:18    428s] #   Increased memory =     0.00 (MB), total memory =  2865.05 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:18    428s] #Run Statistics for Net Final Signature:
[11/26 10:20:18    428s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:18    428s] #   Increased memory =     0.00 (MB), total memory =  2865.05 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:18    428s] #Run Statistics for Net launch:
[11/26 10:20:18    428s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:18    428s] #   Increased memory =     0.00 (MB), total memory =  2865.05 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:18    428s] #Run Statistics for Net init_dbsNet_slist:
[11/26 10:20:18    428s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:18    428s] #   Increased memory =     0.00 (MB), total memory =  2865.05 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:18    428s] #Run Statistics for net signature:
[11/26 10:20:18    428s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:18    428s] #   Increased memory =     0.00 (MB), total memory =  2865.05 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:18    428s] #Run Statistics for inst signature:
[11/26 10:20:18    428s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:18    428s] #   Increased memory =    -0.75 (MB), total memory =  2865.05 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:18    428s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 2865.1M, totSessionCpu=0:07:09 **
[11/26 10:20:18    428s] Starting delay calculation for Setup views
[11/26 10:20:18    428s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/26 10:20:18    428s] AAE_INFO: resetNetProps viewIdx 0 
[11/26 10:20:18    428s] Starting SI iteration 1 using Infinite Timing Windows
[11/26 10:20:18    428s] #################################################################################
[11/26 10:20:18    428s] # Design Stage: PostRoute
[11/26 10:20:18    428s] # Design Name: dist_sort
[11/26 10:20:18    428s] # Design Mode: 90nm
[11/26 10:20:18    428s] # Analysis Mode: MMMC OCV 
[11/26 10:20:18    428s] # Parasitics Mode: SPEF/RCDB 
[11/26 10:20:18    428s] # Signoff Settings: SI On 
[11/26 10:20:18    428s] #################################################################################
[11/26 10:20:19    429s] AAE_INFO: 1 threads acquired from CTE.
[11/26 10:20:19    429s] Setting infinite Tws ...
[11/26 10:20:19    429s] First Iteration Infinite Tw... 
[11/26 10:20:19    429s] Calculate early delays in OCV mode...
[11/26 10:20:19    429s] Calculate late delays in OCV mode...
[11/26 10:20:19    429s] Topological Sorting (REAL = 0:00:00.0, MEM = 3416.4M, InitMEM = 3416.4M)
[11/26 10:20:19    429s] Start delay calculation (fullDC) (1 T). (MEM=2872.45)
[11/26 10:20:19    429s] End AAE Lib Interpolated Model. (MEM=3428.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:19    429s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ZN3Mbc.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3428.051M)
[11/26 10:20:19    429s] Reading RCDB with compressed RC data.
[11/26 10:20:19    429s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3428.1M)
[11/26 10:20:20    431s] Total number of fetched objects 10596
[11/26 10:20:20    431s] AAE_INFO-618: Total number of nets in the design is 10598,  100.0 percent of the nets selected for SI analysis
[11/26 10:20:20    431s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:20    431s] End delay calculation. (MEM=2897.53 CPU=0:00:01.7 REAL=0:00:01.0)
[11/26 10:20:20    431s] End delay calculation (fullDC). (MEM=2897.53 CPU=0:00:01.9 REAL=0:00:01.0)
[11/26 10:20:20    431s] Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/.AAE_Ayg4IM/.AAE_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00/waveform.data...
[11/26 10:20:20    431s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 3458.3M) ***
[11/26 10:20:21    431s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3458.3M)
[11/26 10:20:21    431s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/26 10:20:21    431s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3458.3M)
[11/26 10:20:21    431s] Starting SI iteration 2
[11/26 10:20:21    431s] Calculate early delays in OCV mode...
[11/26 10:20:21    431s] Calculate late delays in OCV mode...
[11/26 10:20:21    431s] Start delay calculation (fullDC) (1 T). (MEM=2897.41)
[11/26 10:20:21    431s] End AAE Lib Interpolated Model. (MEM=3412.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:21    431s] Glitch Analysis: View default_setup_view -- Total Number of Nets Skipped = 19. 
[11/26 10:20:21    431s] Glitch Analysis: View default_setup_view -- Total Number of Nets Analyzed = 10596. 
[11/26 10:20:21    431s] Total number of fetched objects 10596
[11/26 10:20:21    431s] AAE_INFO-618: Total number of nets in the design is 10598,  0.9 percent of the nets selected for SI analysis
[11/26 10:20:21    431s] End delay calculation. (MEM=2905.04 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 10:20:21    431s] End delay calculation (fullDC). (MEM=2905.04 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 10:20:21    431s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3348.1M) ***
[11/26 10:20:22    432s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:07:12 mem=3348.1M)
[11/26 10:20:22    432s] End AAE Lib Interpolated Model. (MEM=3412.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:22    432s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:22    432s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3441.1M, EPOCH TIME: 1732634422.143345
[11/26 10:20:22    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:22    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:22    432s] 
[11/26 10:20:22    432s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:22    432s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:22    432s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3441.1M, EPOCH TIME: 1732634422.149270
[11/26 10:20:22    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:22    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:22    432s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:22    432s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  |   N/A   | -0.032  |
|           TNS (ns):| -0.078  |   N/A   | -0.078  |
|    Violating Paths:|    3    |   N/A   |    3    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     16 (61)      |   -0.068   |     16 (61)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
------------------------------------------------------------------

[11/26 10:20:22    432s] **optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 2900.6M, totSessionCpu=0:07:12 **
[11/26 10:20:22    432s] Begin: Collecting metrics
[11/26 10:20:22    432s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3415 |   16 |   0 |
| wns_fixing         |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3504 |      |     |
| tns_fixing         |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3502 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3426 |      |     |
| pre_route_summary  |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3442 |   16 |   0 |
| eco_route          |           |          |           |          |             | 0:00:02  |        3417 |      |     |
| post_route_summary |           |   -0.032 |           |       -0 |       36.28 | 0:00:04  |        3428 |   16 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:22    432s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2900.6M, current mem=2900.6M)

[11/26 10:20:22    432s] End: Collecting metrics
[11/26 10:20:22    432s] Executing marking Critical Nets1
[11/26 10:20:22    432s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:22    432s] ** INFO: Initializing SI Slew Cache
[11/26 10:20:22    432s] ** INFO: Initializing Glitch Cache
[11/26 10:20:22    432s] **INFO: flowCheckPoint #5 OptimizationRecovery
[11/26 10:20:22    432s] *** Timing NOT met, worst failing slack is -0.032
[11/26 10:20:22    432s] *** Check timing (0:00:00.0)
[11/26 10:20:22    432s] VT info 2.99988271171 1
[11/26 10:20:22    432s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[11/26 10:20:22    432s] Running postRoute recovery in postEcoRoute mode
[11/26 10:20:22    432s] **optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 2900.6M, totSessionCpu=0:07:13 **
[11/26 10:20:22    432s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:22    432s]   Timing/DRV Snapshot: (TGT)
[11/26 10:20:22    432s]      Weighted WNS: -0.032
[11/26 10:20:22    432s]       All  PG WNS: -0.032
[11/26 10:20:22    432s]       High PG WNS: 0.000
[11/26 10:20:22    432s]       All  PG TNS: -0.078
[11/26 10:20:22    432s]       High PG TNS: 0.000
[11/26 10:20:22    432s]       Low  PG TNS: -0.078
[11/26 10:20:22    432s]          Tran DRV: 16 (16)
[11/26 10:20:22    432s]           Cap DRV: 0 (0)
[11/26 10:20:22    432s]        Fanout DRV: 0 (0)
[11/26 10:20:22    432s]            Glitch: 0 (0)
[11/26 10:20:22    432s]    Category Slack: { [L, -0.032] }
[11/26 10:20:22    432s] 
[11/26 10:20:22    432s] Checking setup slack degradation ...
[11/26 10:20:22    432s] 
[11/26 10:20:22    432s] Recovery Manager:
[11/26 10:20:22    432s]   Low  Effort WNS Jump: 0.000 (REF: -0.032, TGT: -0.032, Threshold: 0.043) - Skip
[11/26 10:20:22    432s]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.022) - Skip
[11/26 10:20:22    432s]   Low  Effort TNS Jump: 0.000 (REF: -0.078, TGT: -0.078, Threshold: 50.000) - Skip
[11/26 10:20:22    432s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[11/26 10:20:22    432s] 
[11/26 10:20:22    432s] Checking DRV degradation...
[11/26 10:20:22    432s] 
[11/26 10:20:22    432s] Recovery Manager:
[11/26 10:20:22    432s]     Tran DRV degradation : 0 (16 -> 16, Margin 20) - Skip
[11/26 10:20:22    432s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/26 10:20:22    432s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/26 10:20:22    432s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/26 10:20:22    432s] 
[11/26 10:20:22    432s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/26 10:20:22    432s] ** INFO Cleaning up SI Slew/Glitch Interface
[11/26 10:20:22    432s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3428.54M, totSessionCpu=0:07:13).
[11/26 10:20:22    432s] **optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 2900.7M, totSessionCpu=0:07:13 **
[11/26 10:20:22    432s] 
[11/26 10:20:22    432s] Latch borrow mode reset to max_borrow
[11/26 10:20:23    433s] **INFO: flowCheckPoint #6 FinalSummary
[11/26 10:20:23    433s] OPTC: user 20.0
[11/26 10:20:23    433s] Reported timing to dir ./timingReports
[11/26 10:20:23    433s] **optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 2900.2M, totSessionCpu=0:07:13 **
[11/26 10:20:23    433s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3430.6M, EPOCH TIME: 1732634423.126202
[11/26 10:20:23    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:23    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:23    433s] 
[11/26 10:20:23    433s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:23    433s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:23    433s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.005, MEM:3430.6M, EPOCH TIME: 1732634423.131583
[11/26 10:20:23    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:23    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:23    433s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:23    433s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:23    433s] Begin: sislew slack info
[11/26 10:20:23    433s] sislew slack range: number of sislew vio
[11/26 10:20:23    433s] sislew slack < -0.32 : 0
[11/26 10:20:23    433s] -0.32 < sislew slack < -0.28: 0
[11/26 10:20:23    433s] -0.28 < sislew slack < -0.24: 0
[11/26 10:20:23    433s] -0.24 < sislew slack < -0.2: 0
[11/26 10:20:23    433s] -0.2 < sislew slack < -0.16: 0
[11/26 10:20:23    433s] -0.16 < sislew slack < -0.12: 0
[11/26 10:20:23    433s] -0.12 < sislew slack < -0.08: 0
[11/26 10:20:23    433s] -0.08 < sislew slack < -0.04: 6
[11/26 10:20:23    433s] -0.04 < sislew slack: 10
[11/26 10:20:23    433s] End: sislew slack info
[11/26 10:20:23    433s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  |   N/A   | -0.032  |
|           TNS (ns):| -0.078  |   N/A   | -0.078  |
|    Violating Paths:|    3    |   N/A   |    3    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     16 (61)      |   -0.068   |     16 (61)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
------------------------------------------------------------------

[11/26 10:20:23    433s] Begin: Collecting metrics
[11/26 10:20:23    433s] **INFO: Starting Blocking QThread with 1 CPU
[11/26 10:20:23    433s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/26 10:20:23      0s] *** QThread MetricCollect [begin] (optDesign #4) : mem = 0.9M
[11/26 10:20:24      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2900.6M, current mem=2246.8M)
[11/26 10:20:24      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2261.4M, current mem=2254.9M)
[11/26 10:20:24      0s] *** QThread MetricCollect [finish] (optDesign #4) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 1.9M
[11/26 10:20:24      0s] 
[11/26 10:20:24      0s] =============================================================================================
[11/26 10:20:24      0s]  Step TAT Report : QThreadWorker #1 / optDesign #4                              23.12-s091_1
[11/26 10:20:24      0s] =============================================================================================
[11/26 10:20:24      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:20:24      0s] ---------------------------------------------------------------------------------------------
[11/26 10:20:24      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:20:24      0s] ---------------------------------------------------------------------------------------------
[11/26 10:20:24      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:20:24      0s] ---------------------------------------------------------------------------------------------

[11/26 10:20:24    433s]  
_______________________________________________________________________
[11/26 10:20:24    433s]  ---------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:24    433s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[11/26 10:20:24    433s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[11/26 10:20:24    433s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[11/26 10:20:24    433s] | initial_summary    |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3415 |   16 |   0 |
[11/26 10:20:24    433s] | wns_fixing         |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3504 |      |     |
[11/26 10:20:24    433s] | tns_fixing         |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3502 |      |     |
[11/26 10:20:24    433s] | route_type_fixing  |           |          |           |          |             | 0:00:00  |        3426 |      |     |
[11/26 10:20:24    433s] | pre_route_summary  |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3442 |   16 |   0 |
[11/26 10:20:24    433s] | eco_route          |           |          |           |          |             | 0:00:02  |        3417 |      |     |
[11/26 10:20:24    433s] | post_route_summary |           |   -0.032 |           |       -0 |       36.28 | 0:00:04  |        3428 |   16 |   0 |
[11/26 10:20:24    433s] | final_summary      |           |   -0.032 |           |       -0 |       36.28 | 0:00:01  |        3431 |   16 |   0 |
[11/26 10:20:24    433s]  ---------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:24    434s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2901.1M, current mem=2901.1M)

[11/26 10:20:24    434s] End: Collecting metrics
[11/26 10:20:24    434s] **optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 2901.1M, totSessionCpu=0:07:14 **
[11/26 10:20:24    434s]  ReSet Options after AAE Based Opt flow 
[11/26 10:20:24    434s] 
[11/26 10:20:24    434s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:20:24    434s] Deleting Lib Analyzer.
[11/26 10:20:24    434s] 
[11/26 10:20:24    434s] TimeStamp Deleting Cell Server End ...
[11/26 10:20:24    434s] *** Finished optDesign ***
[11/26 10:20:24    434s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:20:24    434s] UM:*                                                                   final
[11/26 10:20:24    434s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:20:24    434s] UM:*                                                                   opt_design_incr_postroute
[11/26 10:20:24    434s] Info: Summary of CRR changes:
[11/26 10:20:24    434s]       - Timing transform commits:       0
[11/26 10:20:24    434s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:20:24    434s] Info: Destroy the CCOpt slew target map.
[11/26 10:20:24    434s] 
[11/26 10:20:24    434s] *** Summary of all messages that are not suppressed in this session:
[11/26 10:20:24    434s] Severity  ID               Count  Summary                                  
[11/26 10:20:24    434s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[11/26 10:20:24    434s] WARNING   IMPOPT-7315          1  max transition report needs to use SI tr...
[11/26 10:20:24    434s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[11/26 10:20:24    434s] WARNING   NRAG-44              3  Track pitch is too small compared with l...
[11/26 10:20:24    434s] *** Message Summary: 6 warning(s), 0 error(s)
[11/26 10:20:24    434s] 
[11/26 10:20:24    434s] clean pInstBBox. size 0
[11/26 10:20:24    434s] Cell dist_sort LLGs are deleted
[11/26 10:20:24    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:24    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:24    434s] Info: pop threads available for lower-level modules during optimization.
[11/26 10:20:24    434s] *** optDesign #4 [finish] () : cpu/real = 0:00:21.5/0:00:22.8 (0.9), totSession cpu/real = 0:07:14.2/0:08:45.3 (0.8), mem = 3430.9M
[11/26 10:20:24    434s] 
[11/26 10:20:24    434s] =============================================================================================
[11/26 10:20:24    434s]  Final TAT Report : optDesign #4                                                23.12-s091_1
[11/26 10:20:24    434s] =============================================================================================
[11/26 10:20:24    434s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:20:24    434s] ---------------------------------------------------------------------------------------------
[11/26 10:20:24    434s] [ InitOpt                ]      1   0:00:00.4  (   1.8 % )     0:00:00.5 /  0:00:00.5    0.9
[11/26 10:20:24    434s] [ WnsOpt                 ]      1   0:00:01.2  (   5.2 % )     0:00:01.2 /  0:00:01.2    1.0
[11/26 10:20:24    434s] [ TnsOpt                 ]      1   0:00:00.9  (   4.1 % )     0:00:00.9 /  0:00:00.9    1.0
[11/26 10:20:24    434s] [ ViewPruning            ]      8   0:00:00.4  (   1.6 % )     0:00:00.6 /  0:00:00.7    1.1
[11/26 10:20:24    434s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:24    434s] [ OptSummaryReport       ]      4   0:00:00.1  (   0.4 % )     0:00:01.2 /  0:00:01.0    0.8
[11/26 10:20:24    434s] [ MetricReport           ]      8   0:00:01.4  (   6.0 % )     0:00:01.4 /  0:00:01.0    0.7
[11/26 10:20:24    434s] [ DrvReport              ]      6   0:00:01.0  (   4.2 % )     0:00:01.0 /  0:00:00.8    0.8
[11/26 10:20:24    434s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:20:24    434s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:20:24    434s] [ RefinePlace            ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    0.9
[11/26 10:20:24    434s] [ EcoRoute               ]      1   0:00:01.8  (   7.7 % )     0:00:01.8 /  0:00:01.7    1.0
[11/26 10:20:24    434s] [ ExtractRC              ]      2   0:00:06.3  (  27.6 % )     0:00:06.3 /  0:00:05.9    0.9
[11/26 10:20:24    434s] [ UpdateTimingGraph      ]     10   0:00:01.9  (   8.3 % )     0:00:08.5 /  0:00:08.4    1.0
[11/26 10:20:24    434s] [ FullDelayCalc          ]      4   0:00:04.6  (  20.0 % )     0:00:04.6 /  0:00:04.5    1.0
[11/26 10:20:24    434s] [ TimingUpdate           ]     18   0:00:02.0  (   8.7 % )     0:00:02.0 /  0:00:02.0    1.0
[11/26 10:20:24    434s] [ TimingReport           ]      4   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:20:24    434s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:20:24    434s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:24    434s] [ MISC                   ]          0:00:00.5  (   2.3 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:20:24    434s] ---------------------------------------------------------------------------------------------
[11/26 10:20:24    434s]  optDesign #4 TOTAL                 0:00:22.8  ( 100.0 % )     0:00:22.8 /  0:00:21.5    0.9
[11/26 10:20:24    434s] ---------------------------------------------------------------------------------------------
[11/26 10:20:24    434s] <CMD> optDesign -postRoute -setup
[11/26 10:20:24    434s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2869.7M, totSessionCpu=0:07:14 **
[11/26 10:20:24    434s] 
[11/26 10:20:24    434s] Active Setup views: default_setup_view 
[11/26 10:20:24    434s] *** optDesign #5 [begin] () : totSession cpu/real = 0:07:14.2/0:08:45.3 (0.8), mem = 3408.9M
[11/26 10:20:24    434s] Info: 1 threads available for lower-level modules during optimization.
[11/26 10:20:24    434s] GigaOpt running with 1 threads.
[11/26 10:20:24    434s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:07:14.2/0:08:45.3 (0.8), mem = 3408.9M
[11/26 10:20:24    434s] **INFO: User settings:
[11/26 10:20:24    434s] setNanoRouteMode -route_detail_antenna_factor                                             1
[11/26 10:20:24    434s] setNanoRouteMode -route_detail_end_iteration                                              20
[11/26 10:20:24    434s] setNanoRouteMode -route_detail_fix_antenna                                                false
[11/26 10:20:24    434s] setNanoRouteMode -route_detail_minimize_litho_effect_on_layer                             {t t t t t t t t t t}
[11/26 10:20:24    434s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[11/26 10:20:24    434s] setNanoRouteMode -drouteStartIteration                                                    0
[11/26 10:20:24    434s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[11/26 10:20:24    434s] setNanoRouteMode -extract_design_signature                                                156299700
[11/26 10:20:24    434s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[11/26 10:20:24    434s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[11/26 10:20:24    434s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                4.3
[11/26 10:20:24    434s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[11/26 10:20:24    434s] setNanoRouteMode -route_bottom_routing_layer                                              2
[11/26 10:20:24    434s] setNanoRouteMode -route_fix_clock_nets                                                    true
[11/26 10:20:24    434s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 3
[11/26 10:20:24    434s] setNanoRouteMode -route_top_routing_layer                                                 3
[11/26 10:20:24    434s] setNanoRouteMode -route_with_si_driven                                                    false
[11/26 10:20:24    434s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[11/26 10:20:24    434s] setNanoRouteMode -route_with_timing_driven                                                true
[11/26 10:20:24    434s] setNanoRouteMode -route_with_via_in_pin                                                   true
[11/26 10:20:24    434s] setNanoRouteMode -timingEngine                                                            .timing_file_1090489.tif.gz
[11/26 10:20:24    434s] setDesignMode -topRoutingLayer                                                            M3
[11/26 10:20:24    434s] setExtractRCMode -coupled                                                                 true
[11/26 10:20:24    434s] setExtractRCMode -engine                                                                  postRoute
[11/26 10:20:24    434s] setExtractRCMode -noCleanRCDB                                                             true
[11/26 10:20:24    434s] setExtractRCMode -nrNetInMemory                                                           100000
[11/26 10:20:24    434s] setDelayCalMode -enable_high_fanout                                                       true
[11/26 10:20:24    434s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[11/26 10:20:24    434s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[11/26 10:20:24    434s] setDelayCalMode -engine                                                                   aae
[11/26 10:20:24    434s] setDelayCalMode -ignoreNetLoad                                                            false
[11/26 10:20:24    434s] setDelayCalMode -SIAware                                                                  true
[11/26 10:20:24    434s] setDelayCalMode -socv_accuracy_mode                                                       low
[11/26 10:20:24    434s] setOptMode -opt_view_pruning_setup_views_active_list                                      { default_setup_view }
[11/26 10:20:24    434s] setOptMode -opt_all_end_points                                                            true
[11/26 10:20:24    434s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_setup_view}
[11/26 10:20:24    434s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { default_setup_view}
[11/26 10:20:24    434s] setOptMode -opt_consider_routing_congestion                                               true
[11/26 10:20:24    434s] setOptMode -opt_delete_insts                                                              true
[11/26 10:20:24    434s] setOptMode -opt_drv_margin                                                                0
[11/26 10:20:24    434s] setOptMode -opt_drv                                                                       true
[11/26 10:20:24    434s] setOptMode -opt_fix_fanout_load                                                           true
[11/26 10:20:24    434s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[11/26 10:20:24    434s] setOptMode -opt_post_route_fix_si_transitions                                             true
[11/26 10:20:24    434s] setOptMode -opt_resize_flip_flops                                                         true
[11/26 10:20:24    434s] setOptMode -opt_preserve_all_sequential                                                   false
[11/26 10:20:24    434s] setOptMode -opt_setup_target_slack                                                        0
[11/26 10:20:24    434s] setOptMode -opt_skew                                                                      false
[11/26 10:20:24    434s] setSIMode -enable_drv_with_delta_slew                                                     true
[11/26 10:20:24    434s] setSIMode -separate_delta_delay_on_data                                                   true
[11/26 10:20:24    434s] setPlaceMode -place_global_cong_effort                                                    high
[11/26 10:20:24    434s] setPlaceMode -place_global_reorder_scan                                                   false
[11/26 10:20:24    434s] setPlaceMode -place_global_timing_effort                                                  high
[11/26 10:20:24    434s] setAnalysisMode -analysisType                                                             onChipVariation
[11/26 10:20:24    434s] setAnalysisMode -checkType                                                                setup
[11/26 10:20:24    434s] setAnalysisMode -clkSrcPath                                                               true
[11/26 10:20:24    434s] setAnalysisMode -clockPropagation                                                         sdcControl
[11/26 10:20:24    434s] setAnalysisMode -cppr                                                                     both
[11/26 10:20:24    434s] setAnalysisMode -skew                                                                     true
[11/26 10:20:24    434s] 
[11/26 10:20:24    434s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/26 10:20:24    434s] 
[11/26 10:20:24    434s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:20:24    434s] Summary for sequential cells identification: 
[11/26 10:20:24    434s]   Identified SBFF number: 17
[11/26 10:20:24    434s]   Identified MBFF number: 0
[11/26 10:20:24    434s]   Identified SB Latch number: 6
[11/26 10:20:24    434s]   Identified MB Latch number: 0
[11/26 10:20:24    434s]   Not identified SBFF number: 0
[11/26 10:20:24    434s]   Not identified MBFF number: 0
[11/26 10:20:24    434s]   Not identified SB Latch number: 0
[11/26 10:20:24    434s]   Not identified MB Latch number: 0
[11/26 10:20:24    434s]   Number of sequential cells which are not FFs: 3
[11/26 10:20:24    434s]  Visiting view : default_setup_view
[11/26 10:20:24    434s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:20:24    434s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:20:24    434s]  Visiting view : default_hold_view
[11/26 10:20:24    434s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:20:24    434s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:20:24    434s] TLC MultiMap info (StdDelay):
[11/26 10:20:24    434s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:20:24    434s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:20:24    434s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:20:24    434s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:20:24    434s]  Setting StdDelay to: 4.2ps
[11/26 10:20:24    434s] 
[11/26 10:20:24    434s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:20:24    434s] Need call spDPlaceInit before registerPrioInstLoc.
[11/26 10:20:24    434s] OPERPROF: Starting DPlace-Init at level 1, MEM:3412.9M, EPOCH TIME: 1732634424.722474
[11/26 10:20:24    434s] Processing tracks to init pin-track alignment.
[11/26 10:20:24    434s] z: 1, totalTracks: 1
[11/26 10:20:24    434s] z: 3, totalTracks: 1
[11/26 10:20:24    434s] z: 5, totalTracks: 1
[11/26 10:20:24    434s] z: 7, totalTracks: 1
[11/26 10:20:24    434s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:20:24    434s] Cell dist_sort LLGs are deleted
[11/26 10:20:24    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:24    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:24    434s] # Building dist_sort llgBox search-tree.
[11/26 10:20:24    434s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3412.9M, EPOCH TIME: 1732634424.728595
[11/26 10:20:24    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:24    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:24    434s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3412.9M, EPOCH TIME: 1732634424.729140
[11/26 10:20:24    434s] Max number of tech site patterns supported in site array is 256.
[11/26 10:20:24    434s] Core basic site is coreSite
[11/26 10:20:24    434s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:20:24    434s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:20:24    434s] Fast DP-INIT is on for default
[11/26 10:20:24    434s] Keep-away cache is enable on metals: 1-10
[11/26 10:20:24    434s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:20:24    434s] Atter site array init, number of instance map data is 0.
[11/26 10:20:24    434s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.005, MEM:3412.9M, EPOCH TIME: 1732634424.733681
[11/26 10:20:24    434s] 
[11/26 10:20:24    434s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:24    434s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:24    434s] OPERPROF:     Starting CMU at level 3, MEM:3412.9M, EPOCH TIME: 1732634424.735776
[11/26 10:20:24    434s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3412.9M, EPOCH TIME: 1732634424.736306
[11/26 10:20:24    434s] 
[11/26 10:20:24    434s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:20:24    434s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3412.9M, EPOCH TIME: 1732634424.736967
[11/26 10:20:24    434s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3412.9M, EPOCH TIME: 1732634424.737013
[11/26 10:20:24    434s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3412.9M, EPOCH TIME: 1732634424.737203
[11/26 10:20:24    434s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3412.9MB).
[11/26 10:20:24    434s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.017, MEM:3412.9M, EPOCH TIME: 1732634424.739500
[11/26 10:20:24    434s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3412.9M, EPOCH TIME: 1732634424.739532
[11/26 10:20:24    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:24    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:24    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:24    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:24    434s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.027, MEM:3408.9M, EPOCH TIME: 1732634424.766555
[11/26 10:20:24    434s] 
[11/26 10:20:24    434s] Creating Lib Analyzer ...
[11/26 10:20:24    434s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:20:24    434s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:20:24    434s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:20:24    434s] 
[11/26 10:20:24    434s] {RT RC_corner_25 0 2 3  0}
[11/26 10:20:24    434s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:15 mem=3415.0M
[11/26 10:20:25    434s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:15 mem=3415.0M
[11/26 10:20:25    434s] Creating Lib Analyzer, finished. 
[11/26 10:20:25    434s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[11/26 10:20:25    434s] **WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
[11/26 10:20:25    434s] Info: IPO magic value 0x81B3BEEF.
[11/26 10:20:25    434s] Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
[11/26 10:20:25    434s]       SynthesisEngine workers will not check out additional licenses.
[11/26 10:20:38    434s] **INFO: Using Advanced Metric Collection system.
[11/26 10:20:38    434s] **optDesign ... cpu = 0:00:01, real = 0:00:14, mem = 2880.4M, totSessionCpu=0:07:15 **
[11/26 10:20:38    434s] Existing Dirty Nets : 0
[11/26 10:20:38    434s] New Signature Flow (optDesignCheckOptions) ....
[11/26 10:20:38    434s] #Taking db snapshot
[11/26 10:20:38    434s] #Taking db snapshot ... done
[11/26 10:20:38    434s] OPERPROF: Starting checkPlace at level 1, MEM:3415.0M, EPOCH TIME: 1732634438.282396
[11/26 10:20:38    434s] Processing tracks to init pin-track alignment.
[11/26 10:20:38    434s] z: 1, totalTracks: 1
[11/26 10:20:38    434s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 2880
[11/26 10:20:38    434s] z: 3, totalTracks: 1
[11/26 10:20:38    434s] z: 5, totalTracks: 1
[11/26 10:20:38    434s] z: 7, totalTracks: 1
[11/26 10:20:38    434s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:20:38    434s] Cell dist_sort LLGs are deleted
[11/26 10:20:38    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:38    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:38    434s] # Building dist_sort llgBox search-tree.
[11/26 10:20:38    434s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3415.0M, EPOCH TIME: 1732634438.287991
[11/26 10:20:38    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:38    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:38    434s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3415.0M, EPOCH TIME: 1732634438.288448
[11/26 10:20:38    434s] Max number of tech site patterns supported in site array is 256.
[11/26 10:20:38    434s] Core basic site is coreSite
[11/26 10:20:38    434s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:20:38    434s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 10:20:38    434s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:20:38    434s] SiteArray: use 897,024 bytes
[11/26 10:20:38    434s] SiteArray: current memory after site array memory allocation 3415.0M
[11/26 10:20:38    434s] SiteArray: FP blocked sites are writable
[11/26 10:20:38    434s] Keep-away cache is enable on metals: 1-10
[11/26 10:20:38    434s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:20:38    434s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3415.0M, EPOCH TIME: 1732634438.293119
[11/26 10:20:38    434s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:20:38    434s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3415.0M, EPOCH TIME: 1732634438.293561
[11/26 10:20:38    434s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:20:38    434s] Atter site array init, number of instance map data is 0.
[11/26 10:20:38    434s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.005, REAL:0.006, MEM:3415.0M, EPOCH TIME: 1732634438.294084
[11/26 10:20:38    434s] 
[11/26 10:20:38    434s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:38    434s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:38    434s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.008, MEM:3415.0M, EPOCH TIME: 1732634438.296038
[11/26 10:20:38    434s] Begin checking placement ... (start mem=3415.0M, init mem=3415.0M)
[11/26 10:20:38    434s] Begin checking exclusive groups violation ...
[11/26 10:20:38    434s] There are 0 groups to check, max #box is 0, total #box is 0
[11/26 10:20:38    434s] Finished checking exclusive groups violations. Found 0 Vio.
[11/26 10:20:38    434s] 
[11/26 10:20:38    434s] Running CheckPlace using 1 thread in normal mode...
[11/26 10:20:38    434s] 
[11/26 10:20:38    434s] ...checkPlace normal is done!
[11/26 10:20:38    434s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3415.0M, EPOCH TIME: 1732634438.351508
[11/26 10:20:38    434s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3415.0M, EPOCH TIME: 1732634438.353587
[11/26 10:20:38    434s] *info: Placed = 8975           (Fixed = 875)
[11/26 10:20:38    434s] *info: Unplaced = 0           
[11/26 10:20:38    434s] Placement Density:36.28%(12870/35476)
[11/26 10:20:38    434s] Placement Density (including fixed std cells):37.00%(13278/35884)
[11/26 10:20:38    434s] Cell dist_sort LLGs are deleted
[11/26 10:20:38    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8975).
[11/26 10:20:38    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:38    434s] # Resetting pin-track-align track data.
[11/26 10:20:38    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:38    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:38    434s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3415.0M)
[11/26 10:20:38    434s] OPERPROF: Finished checkPlace at level 1, CPU:0.072, REAL:0.075, MEM:3415.0M, EPOCH TIME: 1732634438.357273
[11/26 10:20:38    434s] #optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
[11/26 10:20:38    434s]  Initial DC engine is -> aae
[11/26 10:20:38    434s]  
[11/26 10:20:38    434s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/26 10:20:38    434s]  
[11/26 10:20:38    434s]  
[11/26 10:20:38    434s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/26 10:20:38    434s]  
[11/26 10:20:38    434s] Reset EOS DB
[11/26 10:20:38    434s] Ignoring AAE DB Resetting ...
[11/26 10:20:38    434s]  Set Options for AAE Based Opt flow 
[11/26 10:20:38    434s] *** optDesign -postRoute ***
[11/26 10:20:38    434s] DRC Margin: user margin 0.0; extra margin 0
[11/26 10:20:38    434s] Setup Target Slack: user slack 0
[11/26 10:20:38    434s] Hold Target Slack: user slack 0
[11/26 10:20:38    434s] **INFO: setOptMode -opt_post_route_fix_si_transitions true -> SI Slew Optimization will be done concurrently with SI Glitch Optimization.
[11/26 10:20:38    434s] Cell dist_sort LLGs are deleted
[11/26 10:20:38    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:38    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:38    434s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3415.0M, EPOCH TIME: 1732634438.371851
[11/26 10:20:38    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:38    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:38    434s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3415.0M, EPOCH TIME: 1732634438.372369
[11/26 10:20:38    434s] Max number of tech site patterns supported in site array is 256.
[11/26 10:20:38    434s] Core basic site is coreSite
[11/26 10:20:38    434s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:20:38    434s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 10:20:38    434s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:20:38    434s] SiteArray: use 897,024 bytes
[11/26 10:20:38    434s] SiteArray: current memory after site array memory allocation 3415.0M
[11/26 10:20:38    434s] SiteArray: FP blocked sites are writable
[11/26 10:20:38    434s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3415.0M, EPOCH TIME: 1732634438.376639
[11/26 10:20:38    434s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:20:38    434s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3415.0M, EPOCH TIME: 1732634438.377012
[11/26 10:20:38    434s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:20:38    434s] Atter site array init, number of instance map data is 0.
[11/26 10:20:38    434s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.005, REAL:0.005, MEM:3415.0M, EPOCH TIME: 1732634438.377622
[11/26 10:20:38    434s] 
[11/26 10:20:38    434s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:38    434s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:38    434s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.008, MEM:3415.0M, EPOCH TIME: 1732634438.379943
[11/26 10:20:38    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:38    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:38    434s] Multi-VT timing optimization disabled based on library information.
[11/26 10:20:38    434s] 
[11/26 10:20:38    434s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:20:38    434s] Deleting Lib Analyzer.
[11/26 10:20:38    434s] 
[11/26 10:20:38    434s] TimeStamp Deleting Cell Server End ...
[11/26 10:20:38    434s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:20:38    434s] 
[11/26 10:20:38    434s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:20:38    434s] Summary for sequential cells identification: 
[11/26 10:20:38    434s]   Identified SBFF number: 17
[11/26 10:20:38    434s]   Identified MBFF number: 0
[11/26 10:20:38    434s]   Identified SB Latch number: 6
[11/26 10:20:38    434s]   Identified MB Latch number: 0
[11/26 10:20:38    434s]   Not identified SBFF number: 0
[11/26 10:20:38    434s]   Not identified MBFF number: 0
[11/26 10:20:38    434s]   Not identified SB Latch number: 0
[11/26 10:20:38    434s]   Not identified MB Latch number: 0
[11/26 10:20:38    434s]   Number of sequential cells which are not FFs: 3
[11/26 10:20:38    434s]  Visiting view : default_setup_view
[11/26 10:20:38    434s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:20:38    434s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:20:38    434s]  Visiting view : default_hold_view
[11/26 10:20:38    434s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:20:38    434s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:20:38    434s] TLC MultiMap info (StdDelay):
[11/26 10:20:38    434s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:20:38    434s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:20:38    434s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:20:38    434s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:20:38    434s]  Setting StdDelay to: 4.2ps
[11/26 10:20:38    434s] 
[11/26 10:20:38    434s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:20:38    434s] 
[11/26 10:20:38    434s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:20:38    434s] 
[11/26 10:20:38    434s] TimeStamp Deleting Cell Server End ...
[11/26 10:20:38    434s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.8/0:00:13.8 (0.1), totSession cpu/real = 0:07:15.0/0:08:59.1 (0.8), mem = 3415.0M
[11/26 10:20:38    434s] 
[11/26 10:20:38    434s] =============================================================================================
[11/26 10:20:38    434s]  Step TAT Report : InitOpt #1 / optDesign #5                                    23.12-s091_1
[11/26 10:20:38    434s] =============================================================================================
[11/26 10:20:38    434s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:20:38    434s] ---------------------------------------------------------------------------------------------
[11/26 10:20:38    434s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/26 10:20:38    434s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:20:38    434s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:38    434s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:38    434s] [ CheckPlace             ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:20:38    434s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[11/26 10:20:38    434s] [ TimingUpdate           ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:20:38    434s] [ MISC                   ]          0:00:13.3  (  96.3 % )     0:00:13.3 /  0:00:00.3    0.0
[11/26 10:20:38    434s] ---------------------------------------------------------------------------------------------
[11/26 10:20:38    434s]  InitOpt #1 TOTAL                   0:00:13.8  ( 100.0 % )     0:00:13.8 /  0:00:00.8    0.1
[11/26 10:20:38    434s] ---------------------------------------------------------------------------------------------
[11/26 10:20:38    434s] ** INFO : this run is activating 'postRoute' automaton
[11/26 10:20:38    434s] **INFO: flowCheckPoint #7 InitialSummary
[11/26 10:20:38    434s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ZN3Mbc.rcdb.d/dist_sort.rcdb.d': 10596 access done (mem: 3414.965M)
[11/26 10:20:38    434s] tQuantus: Use design signature to decide re-extraction is ON
[11/26 10:20:38    434s] #Start Design Signature (0)
[11/26 10:20:38    434s] #Finish Inst Signature in MT(59243122)
[11/26 10:20:38    434s] #Finish Net Signature in MT(99475402)
[11/26 10:20:38    434s] #Finish SNet Signature in MT (156299700)
[11/26 10:20:38    434s] #Run time and memory report for RC extraction:
[11/26 10:20:38    434s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/26 10:20:38    434s] #Run Statistics for snet signature:
[11/26 10:20:38    434s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:38    434s] #   Increased memory =     0.00 (MB), total memory =  2872.77 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:38    434s] #Run Statistics for Net Final Signature:
[11/26 10:20:38    434s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:38    434s] #   Increased memory =     0.00 (MB), total memory =  2872.77 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:38    434s] #Run Statistics for Net launch:
[11/26 10:20:38    434s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:38    434s] #   Increased memory =     0.00 (MB), total memory =  2872.77 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:38    434s] #Run Statistics for Net init_dbsNet_slist:
[11/26 10:20:38    434s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:38    434s] #   Increased memory =     0.00 (MB), total memory =  2872.77 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:38    434s] #Run Statistics for net signature:
[11/26 10:20:38    434s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:38    434s] #   Increased memory =     0.00 (MB), total memory =  2872.77 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:38    434s] #Run Statistics for inst signature:
[11/26 10:20:38    434s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:38    434s] #   Increased memory =    -6.47 (MB), total memory =  2872.77 (MB), peak memory =  3010.35 (MB)
[11/26 10:20:38    434s] tQuantus: Original signature = 156299700, new signature = 156299700
[11/26 10:20:38    434s] tQuantus: Design is clean by design signature
[11/26 10:20:38    434s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ZN3Mbc.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3406.965M)
[11/26 10:20:38    434s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ZN3Mbc.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3406.965M)
[11/26 10:20:38    434s] The design is extracted. Skipping TQuantus.
[11/26 10:20:38    434s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ZN3Mbc.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3406.965M)
[11/26 10:20:38    434s] Reading RCDB with compressed RC data.
[11/26 10:20:38    434s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3425.0M)
[11/26 10:20:38    434s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:38    434s] ** INFO: Initializing SI Slew Cache
[11/26 10:20:38    434s] ** INFO: Initializing Glitch Cache
[11/26 10:20:38    435s] 
[11/26 10:20:38    435s] Creating Lib Analyzer ...
[11/26 10:20:38    435s] 
[11/26 10:20:38    435s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:20:38    435s] Summary for sequential cells identification: 
[11/26 10:20:38    435s]   Identified SBFF number: 17
[11/26 10:20:38    435s]   Identified MBFF number: 0
[11/26 10:20:38    435s]   Identified SB Latch number: 6
[11/26 10:20:38    435s]   Identified MB Latch number: 0
[11/26 10:20:38    435s]   Not identified SBFF number: 0
[11/26 10:20:38    435s]   Not identified MBFF number: 0
[11/26 10:20:38    435s]   Not identified SB Latch number: 0
[11/26 10:20:38    435s]   Not identified MB Latch number: 0
[11/26 10:20:38    435s]   Number of sequential cells which are not FFs: 3
[11/26 10:20:38    435s]  Visiting view : default_setup_view
[11/26 10:20:38    435s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 10:20:38    435s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:20:38    435s]  Visiting view : default_hold_view
[11/26 10:20:38    435s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 10:20:38    435s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:20:38    435s] TLC MultiMap info (StdDelay):
[11/26 10:20:38    435s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:20:38    435s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.3ps
[11/26 10:20:38    435s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:20:38    435s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.3ps
[11/26 10:20:38    435s]  Setting StdDelay to: 4.3ps
[11/26 10:20:38    435s] 
[11/26 10:20:38    435s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:20:38    435s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:20:38    435s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:20:38    435s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:20:38    435s] 
[11/26 10:20:38    435s] {RT RC_corner_25 0 2 3  0}
[11/26 10:20:38    435s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:15 mem=3462.1M
[11/26 10:20:38    435s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:15 mem=3462.1M
[11/26 10:20:38    435s] Creating Lib Analyzer, finished. 
[11/26 10:20:39    435s] End AAE Lib Interpolated Model. (MEM=3462.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:39    435s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:39    435s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3462.1M, EPOCH TIME: 1732634439.105976
[11/26 10:20:39    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:39    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:39    435s] 
[11/26 10:20:39    435s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:39    435s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:39    435s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.004, REAL:0.006, MEM:3462.1M, EPOCH TIME: 1732634439.111645
[11/26 10:20:39    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:39    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:39    435s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:39    435s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  |   N/A   | -0.032  |
|           TNS (ns):| -0.078  |   N/A   | -0.078  |
|    Violating Paths:|    3    |   N/A   |    3    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     16 (61)      |   -0.068   |     16 (61)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
------------------------------------------------------------------

[11/26 10:20:39    435s] **optDesign ... cpu = 0:00:02, real = 0:00:15, mem = 2878.8M, totSessionCpu=0:07:16 **
[11/26 10:20:39    435s] Begin: Collecting metrics
[11/26 10:20:39    435s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | -0.032 |  -0 |       36.28 | 0:00:00  |        3458 |   16 |   0 |
 ------------------------------------------------------------------------------------ 
[11/26 10:20:39    435s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2901.2M, current mem=2878.8M)

[11/26 10:20:39    435s] End: Collecting metrics
[11/26 10:20:39    435s] OPTC: m4 20.0 50.0 [ 115.0 20.0 50.0 ]
[11/26 10:20:39    435s] OPTC: view 50.0:115.0 [ 0.0500 ]
[11/26 10:20:39    435s] Setting latch borrow mode to budget during optimization.
[11/26 10:20:39    436s] Info: Done creating the CCOpt slew target map.
[11/26 10:20:39    436s] **INFO: flowCheckPoint #8 OptimizationPass1
[11/26 10:20:39    436s] SISlew fixing enabled
[11/26 10:20:39    436s] Glitch fixing enabled
[11/26 10:20:39    436s] *** ClockDrv #1 [begin] (optDesign #5) : totSession cpu/real = 0:07:16.3/0:09:00.4 (0.8), mem = 3458.2M
[11/26 10:20:39    436s] Running CCOpt-PRO on entire clock network
[11/26 10:20:39    436s] Leaving CCOpt scope - Initializing power interface...
[11/26 10:20:39    436s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:20:39    436s] Net route status summary:
[11/26 10:20:39    436s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:20:39    436s]   Non-clock: 10597 (unrouted=2, trialRouted=0, noStatus=0, routed=10595, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:20:39    436s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[11/26 10:20:39    436s] Clock tree cells fixed by user: 0 out of 0
[11/26 10:20:39    436s] PRO...
[11/26 10:20:39    436s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[11/26 10:20:39    436s] Initializing clock structures...
[11/26 10:20:39    436s]   Creating own balancer
[11/26 10:20:39    436s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[11/26 10:20:39    436s]   Removing CTS place status from clock tree and sinks.
[11/26 10:20:39    436s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[11/26 10:20:39    436s]   Initializing legalizer
[11/26 10:20:39    436s]   Using cell based legalization.
[11/26 10:20:39    436s]   Leaving CCOpt scope - Initializing placement interface...
[11/26 10:20:39    436s] OPERPROF: Starting DPlace-Init at level 1, MEM:3458.2M, EPOCH TIME: 1732634439.755063
[11/26 10:20:39    436s] Processing tracks to init pin-track alignment.
[11/26 10:20:39    436s] z: 1, totalTracks: 1
[11/26 10:20:39    436s] z: 3, totalTracks: 1
[11/26 10:20:39    436s] z: 5, totalTracks: 1
[11/26 10:20:39    436s] z: 7, totalTracks: 1
[11/26 10:20:39    436s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:20:39    436s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3458.2M, EPOCH TIME: 1732634439.759045
[11/26 10:20:39    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:39    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:39    436s] 
[11/26 10:20:39    436s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:39    436s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:39    436s] 
[11/26 10:20:39    436s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:20:39    436s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:3458.2M, EPOCH TIME: 1732634439.764508
[11/26 10:20:39    436s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3458.2M, EPOCH TIME: 1732634439.764582
[11/26 10:20:39    436s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3458.2M, EPOCH TIME: 1732634439.764705
[11/26 10:20:39    436s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3458.2MB).
[11/26 10:20:39    436s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3458.2M, EPOCH TIME: 1732634439.766281
[11/26 10:20:39    436s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:20:39    436s] Set min layer with nano route mode ( 2 )
[11/26 10:20:39    436s] Set max layer with parameter ( 3 )
[11/26 10:20:39    436s] [PSP]    Load db... (mem=3.3M)
[11/26 10:20:39    436s] [PSP]    Read data from FE... (mem=3.3M)
[11/26 10:20:39    436s] (I)      Number of ignored instance 0
[11/26 10:20:39    436s] (I)      Number of inbound cells 0
[11/26 10:20:39    436s] (I)      Number of opened ILM blockages 0
[11/26 10:20:39    436s] (I)      Number of instances temporarily fixed by detailed placement 882
[11/26 10:20:39    436s] (I)      numMoveCells=8093, numMacros=0  numPads=586  numMultiRowHeightInsts=0
[11/26 10:20:39    436s] (I)      cell height: 4320, count: 8100
[11/26 10:20:39    436s] (I)      rowRegion is not equal to core box, resetting core box
[11/26 10:20:39    436s] (I)      rowRegion : (20160, 20160) - (779616, 776160)
[11/26 10:20:39    436s] (I)      coreBox   : (20160, 20160) - (779904, 779904)
[11/26 10:20:39    436s] [PSP]    Done Read data from FE (cpu=0.006s, mem=3.3M)
[11/26 10:20:39    436s] 
[11/26 10:20:39    436s] [PSP]    Done Load db (cpu=0.006s, mem=3.3M)
[11/26 10:20:39    436s] 
[11/26 10:20:39    436s] [PSP]    Constructing placeable region... (mem=3.3M)
[11/26 10:20:39    436s] (I)      Constructing bin map
[11/26 10:20:39    436s] (I)      Initialize bin information with width=43200 height=43200
[11/26 10:20:39    436s] (I)      Done constructing bin map
[11/26 10:20:39    436s] [PSP]    Compute region effective width... (mem=3.3M)
[11/26 10:20:39    436s] [PSP]    Done Compute region effective width (cpu=0.001s, mem=3.3M)
[11/26 10:20:39    436s] 
[11/26 10:20:39    436s] [PSP]    Done Constructing placeable region (cpu=0.002s, mem=3.3M)
[11/26 10:20:39    436s] 
[11/26 10:20:39    436s]   Legalizer reserving space for clock trees
[11/26 10:20:39    436s]   Reconstructing clock tree datastructures, skew aware...
[11/26 10:20:39    436s]     Validating CTS configuration...
[11/26 10:20:39    436s]     Checking module port directions...
[11/26 10:20:39    436s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:20:39    436s]     Non-default CCOpt properties:
[11/26 10:20:39    436s]       Public non-default CCOpt properties:
[11/26 10:20:39    436s]         adjacent_rows_legal: true (default: false)
[11/26 10:20:39    436s]         auto_limit_insertion_delay_factor: 1 (default: 1.5)
[11/26 10:20:39    436s]         cell_density is set for at least one object
[11/26 10:20:39    436s]         cell_halo_rows: 0 (default: 1)
[11/26 10:20:39    436s]         cell_halo_sites: 0 (default: 4)
[11/26 10:20:39    436s]         inverter_cells is set for at least one object
[11/26 10:20:39    436s]         primary_delay_corner: delayCorner_slow (default: )
[11/26 10:20:39    436s]         route_type is set for at least one object
[11/26 10:20:39    436s]         routing_top_min_fanout is set for at least one object
[11/26 10:20:39    436s]         source_driver is set for at least one object
[11/26 10:20:39    436s]         target_insertion_delay is set for at least one object
[11/26 10:20:39    436s]         target_max_trans is set for at least one object
[11/26 10:20:39    436s]         target_max_trans_sdc is set for at least one object
[11/26 10:20:39    436s]         target_skew is set for at least one object
[11/26 10:20:39    436s]       Private non-default CCOpt properties:
[11/26 10:20:39    436s]         allow_non_fterm_identical_swaps: 0 (default: true)
[11/26 10:20:39    436s]         clock_nets_detailed_routed: 1 (default: false)
[11/26 10:20:39    436s]         cts_clustering_net_skew_limit_as_proportion_of_skew_target: 0.5 (default: 0.7)
[11/26 10:20:39    436s]         cts_compute_fastest_drivers_and_slews_for_clustering: multi_corner (default: 0)
[11/26 10:20:39    436s]         force_design_routing_status: 1 (default: auto)
[11/26 10:20:39    436s]         last_virtual_delay_scaling_factor is set for at least one object
[11/26 10:20:39    436s]         pro_enable_post_commit_delay_update: 1 (default: false)
[11/26 10:20:39    436s]         use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
[11/26 10:20:39    436s]     Route type trimming info:
[11/26 10:20:39    436s]       No route type modifications were made.
[11/26 10:20:39    436s]     SIAware is enabled.
[11/26 10:20:39    436s] End AAE Lib Interpolated Model. (MEM=3460.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: HB2xp67_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000159
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: HB1xp67_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000165
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: BUFx8_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000168
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: BUFx6f_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000171
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: BUFx5_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000174
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: BUFx4f_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000176
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: BUFx4_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000183
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: BUFx3_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000186
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: BUFx2_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000189
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: BUFx24_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000192
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: BUFx12f_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000195
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: BUFx12_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000198
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: BUFx10_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000204
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
[11/26 10:20:39    436s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[11/26 10:20:39    436s] To increase the message display limit, refer to the product command reference manual.
[11/26 10:20:39    436s]     Library trimming buffers in power domain auto-default and half-corner delayCorner_slow:setup.late removed 2 of 13 cells
[11/26 10:20:39    436s]     Original list had 13 cells:
[11/26 10:20:39    436s]     BUFx24_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx2_ASAP7_75t_R HB2xp67_ASAP7_75t_R HB1xp67_ASAP7_75t_R 
[11/26 10:20:39    436s]     New trimmed list has 11 cells:
[11/26 10:20:39    436s]     BUFx24_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx2_ASAP7_75t_R HB1xp67_ASAP7_75t_R 
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: INVxp67_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000219
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: INVxp33_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000223
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: INVx8_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000226
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: INVx6_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000229
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: INVx5_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000232
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: INVx4_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000234
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: INVx3_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000236
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: INVx2_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000239
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: INVx1_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000241
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: INVx13_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000244
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: INVx11_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000247
[11/26 10:20:39    436s]     Library trimming inverters in power domain auto-default and half-corner delayCorner_slow:setup.late removed 1 of 11 cells
[11/26 10:20:39    436s]     Original list had 11 cells:
[11/26 10:20:39    436s]     INVx13_ASAP7_75t_R INVx11_ASAP7_75t_R INVx8_ASAP7_75t_R INVx6_ASAP7_75t_R INVx5_ASAP7_75t_R INVx4_ASAP7_75t_R INVx3_ASAP7_75t_R INVx2_ASAP7_75t_R INVx1_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R 
[11/26 10:20:39    436s]     New trimmed list has 10 cells:
[11/26 10:20:39    436s]     INVx13_ASAP7_75t_R INVx11_ASAP7_75t_R INVx8_ASAP7_75t_R INVx6_ASAP7_75t_R INVx5_ASAP7_75t_R INVx4_ASAP7_75t_R INVx3_ASAP7_75t_R INVx2_ASAP7_75t_R INVx1_ASAP7_75t_R INVxp33_ASAP7_75t_R 
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: ICGx3_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.00026
[11/26 10:20:39    436s] (I)      Filtering out regions for small cell: ICGx1_ASAP7_75t_R
[11/26 10:20:39    436s]     Accumulated time to calculate placeable region: 0.000264
[11/26 10:20:41    437s]     Clock tree balancer configuration for clock_tree clk:
[11/26 10:20:41    437s]     Non-default CCOpt properties:
[11/26 10:20:41    437s]       Public non-default CCOpt properties:
[11/26 10:20:41    437s]         cell_density: 1 (default: 0.75)
[11/26 10:20:41    437s]         route_type (leaf): default_route_type_leaf (default: default)
[11/26 10:20:41    437s]         route_type (top): default_route_type_nonleaf (default: default)
[11/26 10:20:41    437s]         route_type (trunk): default_route_type_nonleaf (default: default)
[11/26 10:20:41    437s]         routing_top_min_fanout: 2000 (default: unset)
[11/26 10:20:41    437s]         source_driver: INVx3_ASAP7_75t_R/A INVx3_ASAP7_75t_R/Y (default: )
[11/26 10:20:41    437s]       No private non-default CCOpt properties
[11/26 10:20:41    437s]     For power domain auto-default:
[11/26 10:20:41    437s]       Buffers:     BUFx24_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx2_ASAP7_75t_R HB1xp67_ASAP7_75t_R
[11/26 10:20:41    437s]       Inverters:   INVx13_ASAP7_75t_R INVx11_ASAP7_75t_R INVx8_ASAP7_75t_R INVx6_ASAP7_75t_R INVx5_ASAP7_75t_R INVx4_ASAP7_75t_R INVx3_ASAP7_75t_R INVx2_ASAP7_75t_R INVx1_ASAP7_75t_R INVxp33_ASAP7_75t_R
[11/26 10:20:41    437s]       Clock gates: ICGx3_ASAP7_75t_R ICGx1_ASAP7_75t_R
[11/26 10:20:41    437s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 35802.648um^2
[11/26 10:20:41    437s]     Top Routing info:
[11/26 10:20:41    437s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[11/26 10:20:41    437s]       Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 10:20:41    437s]     Trunk Routing info:
[11/26 10:20:41    437s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[11/26 10:20:41    437s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/26 10:20:41    437s]     Leaf Routing info:
[11/26 10:20:41    437s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[11/26 10:20:41    437s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/26 10:20:41    437s]     For timing_corner delayCorner_slow:setup, late and power domain auto-default:
[11/26 10:20:41    437s]       Slew time target (leaf):    100.0ps
[11/26 10:20:41    437s]       Slew time target (trunk):   100.0ps
[11/26 10:20:41    437s]       Slew time target (top):     100.0ps
[11/26 10:20:41    437s]       Buffer unit delay: 28.5ps
[11/26 10:20:41    437s]       Buffer max distance: 389.425um
[11/26 10:20:41    437s]     Fastest wire driving cells and distances:
[11/26 10:20:41    437s]       For nets routed with trunk routing rules:
[11/26 10:20:41    437s]         Buffer    : {lib_cell:BUFx6f_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=268.003um, saturatedSlew=39.5ps, speed=7507.087um per ns, cellArea=8.704um^2 per 1000um}
[11/26 10:20:41    437s]         Inverter  : {lib_cell:INVx6_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=146.411um, saturatedSlew=26.6ps, speed=8689.110um per ns, cellArea=12.747um^2 per 1000um}
[11/26 10:20:41    437s]         Clock gate: {lib_cell:ICGx3_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=333.483um, saturatedSlew=75.8ps, speed=5881.534um per ns, cellArea=13.991um^2 per 1000um}
[11/26 10:20:41    437s]       For nets routed with top routing rules:
[11/26 10:20:41    437s]         Buffer    : {lib_cell:BUFx12f_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=224.348um, saturatedSlew=38.3ps, speed=6559.890um per ns, cellArea=18.717um^2 per 1000um}
[11/26 10:20:41    437s]         Inverter  : {lib_cell:INVx6_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=124.086um, saturatedSlew=25.0ps, speed=7636.061um per ns, cellArea=15.040um^2 per 1000um}
[11/26 10:20:41    437s]         Clock gate: {lib_cell:ICGx3_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=300.933um, saturatedSlew=80.0ps, speed=5100.551um per ns, cellArea=15.504um^2 per 1000um}
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Logic Sizing Table:
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     ----------------------------------------------------------
[11/26 10:20:41    437s]     Cell    Instance count    Source    Eligible library cells
[11/26 10:20:41    437s]     ----------------------------------------------------------
[11/26 10:20:41    437s]       (empty table)
[11/26 10:20:41    437s]     ----------------------------------------------------------
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Clock tree balancer configuration for skew_group clk/common:
[11/26 10:20:41    437s]      Created from constraint modes: {[common]}
[11/26 10:20:41    437s]       Sources:                     pin clk
[11/26 10:20:41    437s]       Total number of sinks:       7
[11/26 10:20:41    437s]       Delay constrained sinks:     7
[11/26 10:20:41    437s]       Constrains:                  default
[11/26 10:20:41    437s]       Non-leaf sinks:              0
[11/26 10:20:41    437s]       Ignore pins:                 0
[11/26 10:20:41    437s]      Timing corner delayCorner_slow:setup.late:
[11/26 10:20:41    437s]       Skew target:                 28.5ps
[11/26 10:20:41    437s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/26 10:20:41    437s] Type 'man IMPCCOPT-1361' for more detail.
[11/26 10:20:41    437s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/26 10:20:41    437s] Type 'man IMPCCOPT-1361' for more detail.
[11/26 10:20:41    437s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/26 10:20:41    437s] Type 'man IMPCCOPT-1361' for more detail.
[11/26 10:20:41    437s]     Primary reporting skew groups are:
[11/26 10:20:41    437s]     skew_group clk/common with 7 clock sinks
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Constraint summary
[11/26 10:20:41    437s]     ==================
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Transition constraints are active in the following delay corners:
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     delayCorner_slow:setup.late
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Cap constraints are active in the following delay corners:
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     delayCorner_slow:setup.late
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Transition constraint summary:
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     --------------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]     Delay corner                             Target (ps)    Num pins    Target source    Clock tree(s)
[11/26 10:20:41    437s]     --------------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]     delayCorner_slow:setup.late (primary)         -            -              -                -
[11/26 10:20:41    437s]                       -                         100.0          9        explicit         all
[11/26 10:20:41    437s]     --------------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Capacitance constraint summary:
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     -------------------------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]     Delay corner                             Limit (fF)    Num nets    Target source                Clock tree(s)
[11/26 10:20:41    437s]     -------------------------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]     delayCorner_slow:setup.late (primary)        -            -                    -                      -
[11/26 10:20:41    437s]                       -                       184.320         1        library_or_sdc_constraint    all
[11/26 10:20:41    437s]     -------------------------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Clock DAG hash initial state: 4435013720959085797 4929401358825025848
[11/26 10:20:41    437s]     CTS services accumulated run-time stats initial state:
[11/26 10:20:41    437s]       delay calculator: calls=27902, total_wall_time=0.777s, mean_wall_time=0.028ms
[11/26 10:20:41    437s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:20:41    437s]       steiner router: calls=26982, total_wall_time=0.092s, mean_wall_time=0.003ms
[11/26 10:20:41    437s]     Clock DAG stats initial state:
[11/26 10:20:41    437s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:20:41    437s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:20:41    437s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:20:41    437s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:20:41    437s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:20:41    437s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:20:41    437s] UM:*                                                                   InitialState
[11/26 10:20:41    437s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[11/26 10:20:41    437s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Layer information for route type default_route_type_leaf:
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     --------------------------------------------------------------------
[11/26 10:20:41    437s]     Layer    Preferred    Route    Res.          Cap.          RC
[11/26 10:20:41    437s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/26 10:20:41    437s]     --------------------------------------------------------------------
[11/26 10:20:41    437s]     M1       N            V          13.889        0.037         0.509
[11/26 10:20:41    437s]     M2       N            H          16.956        0.045         0.758
[11/26 10:20:41    437s]     M3       Y            V          16.956        0.042         0.708
[11/26 10:20:41    437s]     M4       Y            H          11.744        0.040         0.471
[11/26 10:20:41    437s]     M5       N            V          10.274        0.043         0.445
[11/26 10:20:41    437s]     M6       N            H           7.260        0.040         0.294
[11/26 10:20:41    437s]     M7       N            V           6.771        0.044         0.295
[11/26 10:20:41    437s]     M8       N            H           5.202        0.040         0.210
[11/26 10:20:41    437s]     M9       N            V           4.831        0.040         0.195
[11/26 10:20:41    437s]     Pad      N            H           4.831        0.027         0.132
[11/26 10:20:41    437s]     --------------------------------------------------------------------
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[11/26 10:20:41    437s]     Unshielded; Mask Constraint: 0; Source: route_type.
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Layer information for route type default_route_type_nonleaf:
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     --------------------------------------------------------------------
[11/26 10:20:41    437s]     Layer    Preferred    Route    Res.          Cap.          RC
[11/26 10:20:41    437s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/26 10:20:41    437s]     --------------------------------------------------------------------
[11/26 10:20:41    437s]     M1       N            V          13.889        0.042         0.582
[11/26 10:20:41    437s]     M2       N            H          16.956        0.051         0.871
[11/26 10:20:41    437s]     M3       Y            V          16.956        0.051         0.864
[11/26 10:20:41    437s]     M4       Y            H          11.744        0.046         0.544
[11/26 10:20:41    437s]     M5       N            V          10.274        0.053         0.546
[11/26 10:20:41    437s]     M6       N            H           7.260        0.047         0.341
[11/26 10:20:41    437s]     M7       N            V           6.771        0.053         0.360
[11/26 10:20:41    437s]     M8       N            H           5.202        0.049         0.256
[11/26 10:20:41    437s]     M9       N            V           4.831        0.051         0.246
[11/26 10:20:41    437s]     Pad      N            H           4.831        0.027         0.132
[11/26 10:20:41    437s]     --------------------------------------------------------------------
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[11/26 10:20:41    437s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Layer information for route type default_route_type_nonleaf:
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     --------------------------------------------------------------------
[11/26 10:20:41    437s]     Layer    Preferred    Route    Res.          Cap.          RC
[11/26 10:20:41    437s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/26 10:20:41    437s]     --------------------------------------------------------------------
[11/26 10:20:41    437s]     M1       N            V          13.889        0.037         0.509
[11/26 10:20:41    437s]     M2       N            H          16.956        0.045         0.758
[11/26 10:20:41    437s]     M3       Y            V          16.956        0.042         0.708
[11/26 10:20:41    437s]     M4       Y            H          11.744        0.040         0.471
[11/26 10:20:41    437s]     M5       N            V          10.274        0.043         0.445
[11/26 10:20:41    437s]     M6       N            H           7.260        0.040         0.294
[11/26 10:20:41    437s]     M7       N            V           6.771        0.044         0.295
[11/26 10:20:41    437s]     M8       N            H           5.202        0.040         0.210
[11/26 10:20:41    437s]     M9       N            V           4.831        0.040         0.195
[11/26 10:20:41    437s]     Pad      N            H           4.831        0.027         0.132
[11/26 10:20:41    437s]     --------------------------------------------------------------------
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Via selection for estimated routes (rule default):
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     --------------------------------------------------------------
[11/26 10:20:41    437s]     Layer     Via Cell    Res.      Cap.     RC       Top of Stack
[11/26 10:20:41    437s]     Range                 (Ohm)     (fF)     (fs)     Only
[11/26 10:20:41    437s]     --------------------------------------------------------------
[11/26 10:20:41    437s]     M1-M2     VIA12       10.000    0.002    0.018    false
[11/26 10:20:41    437s]     M2-M3     VIA23       10.000    0.002    0.020    false
[11/26 10:20:41    437s]     M3-M4     VIA34       10.000    0.002    0.025    false
[11/26 10:20:41    437s]     M4-M5     VIA45       10.000    0.003    0.033    false
[11/26 10:20:41    437s]     M5-M6     VIA56       10.000    0.004    0.037    false
[11/26 10:20:41    437s]     M6-M7     VIA67       10.000    0.004    0.040    false
[11/26 10:20:41    437s]     M7-M8     VIA78       10.000    0.003    0.034    false
[11/26 10:20:41    437s]     M8-M9     VIA89       10.000    0.003    0.028    false
[11/26 10:20:41    437s]     M9-Pad    VIA9Pad     10.000    0.013    0.133    false
[11/26 10:20:41    437s]     --------------------------------------------------------------
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     No ideal or dont_touch nets found in the clock tree
[11/26 10:20:41    437s]     No dont_touch hnets found in the clock tree
[11/26 10:20:41    437s]     No dont_touch hpins found in the clock network.
[11/26 10:20:41    437s]     Checking for illegal sizes of clock logic instances...
[11/26 10:20:41    437s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Filtering reasons for cell type: buffer
[11/26 10:20:41    437s]     =======================================
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     ---------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]     Clock trees    Power domain    Reason              Library cells
[11/26 10:20:41    437s]     ---------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]     all            auto-default    Library trimming    { BUFx4f_ASAP7_75t_R HB2xp67_ASAP7_75t_R }
[11/26 10:20:41    437s]     ---------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Filtering reasons for cell type: inverter
[11/26 10:20:41    437s]     =========================================
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     --------------------------------------------------------------------------
[11/26 10:20:41    437s]     Clock trees    Power domain    Reason              Library cells
[11/26 10:20:41    437s]     --------------------------------------------------------------------------
[11/26 10:20:41    437s]     all            auto-default    Library trimming    { INVxp67_ASAP7_75t_R }
[11/26 10:20:41    437s]     --------------------------------------------------------------------------
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
[11/26 10:20:41    437s]     CCOpt configuration status: all checks passed.
[11/26 10:20:41    437s]   Reconstructing clock tree datastructures, skew aware done.
[11/26 10:20:41    437s] Initializing clock structures done.
[11/26 10:20:41    437s] PRO...
[11/26 10:20:41    437s]   PRO active optimizations:
[11/26 10:20:41    437s]    - DRV fixing with sizing
[11/26 10:20:41    437s]   
[11/26 10:20:41    437s]   Detected clock skew data from CTS
[11/26 10:20:41    437s]   ProEngine running partially connected to DB
[11/26 10:20:41    437s]   Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
[11/26 10:20:41    437s]   Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:20:41    437s]   Clock DAG hash PRO initial state: 4435013720959085797 4929401358825025848
[11/26 10:20:41    437s]   CTS services accumulated run-time stats PRO initial state:
[11/26 10:20:41    437s]     delay calculator: calls=27903, total_wall_time=0.777s, mean_wall_time=0.028ms
[11/26 10:20:41    437s]     legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:20:41    437s]     steiner router: calls=26982, total_wall_time=0.092s, mean_wall_time=0.003ms
[11/26 10:20:41    437s]   Clock DAG stats PRO initial state:
[11/26 10:20:41    437s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:20:41    437s]     sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:20:41    437s]     misc counts      : r=1, pp=0, mci=0
[11/26 10:20:41    437s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:20:41    437s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:20:41    437s]     sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:20:41    437s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=8.212fF, total=8.212fF
[11/26 10:20:41    437s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
[11/26 10:20:41    437s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:20:41    437s]   Clock DAG net violations PRO initial state: none
[11/26 10:20:41    437s]   Clock DAG primary half-corner transition distribution PRO initial state:
[11/26 10:20:41    437s]     Leaf : target=100.0ps count=1 avg=77.6ps sd=0.0ps min=77.6ps max=77.6ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:20:41    437s]   Primary reporting skew groups PRO initial state:
[11/26 10:20:41    437s]         min path sink: addr_2nd_reg_0_/CLK
[11/26 10:20:41    437s]         max path sink: addr_1st_reg_2_/CLK
[11/26 10:20:41    437s]   Skew group summary PRO initial state:
[11/26 10:20:41    437s]     skew_group clk/common: insertion delay [min=28.9, max=29.2, avg=29.1, sd=0.1, skn=-0.725, kur=-0.743], skew [0.3 vs 28.5], 100% {28.9, 29.2} (wid=29.2 ws=0.3) (gid=0.0 gs=0.0)
[11/26 10:20:41    437s]   Recomputing CTS skew targets...
[11/26 10:20:41    437s]   Resolving skew group constraints...
[11/26 10:20:41    437s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[11/26 10:20:41    437s]   Resolving skew group constraints done.
[11/26 10:20:41    437s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:20:41    437s]   PRO Fixing DRVs...
[11/26 10:20:41    437s]     Clock DAG hash before 'PRO Fixing DRVs': 4435013720959085797 4929401358825025848
[11/26 10:20:41    437s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[11/26 10:20:41    437s]       delay calculator: calls=27903, total_wall_time=0.777s, mean_wall_time=0.028ms
[11/26 10:20:41    437s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:20:41    437s]       steiner router: calls=26982, total_wall_time=0.092s, mean_wall_time=0.003ms
[11/26 10:20:41    437s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/26 10:20:41    437s]     CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Statistics: Fix DRVs (cell sizing):
[11/26 10:20:41    437s]     ===================================
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Cell changes by Net Type:
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     -------------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/26 10:20:41    437s]     -------------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]     top                0            0           0            0                    0                0
[11/26 10:20:41    437s]     trunk              0            0           0            0                    0                0
[11/26 10:20:41    437s]     leaf               0            0           0            0                    0                0
[11/26 10:20:41    437s]     -------------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]     Total              0            0           0            0                    0                0
[11/26 10:20:41    437s]     -------------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/26 10:20:41    437s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/26 10:20:41    437s]     
[11/26 10:20:41    437s]     Clock DAG hash after 'PRO Fixing DRVs': 4435013720959085797 4929401358825025848
[11/26 10:20:41    437s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[11/26 10:20:41    437s]       delay calculator: calls=27903, total_wall_time=0.777s, mean_wall_time=0.028ms
[11/26 10:20:41    437s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:20:41    437s]       steiner router: calls=26982, total_wall_time=0.092s, mean_wall_time=0.003ms
[11/26 10:20:41    437s]     Clock DAG stats after 'PRO Fixing DRVs':
[11/26 10:20:41    437s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:20:41    437s]       sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:20:41    437s]       misc counts      : r=1, pp=0, mci=0
[11/26 10:20:41    437s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:20:41    437s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:20:41    437s]       sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:20:41    437s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=8.212fF, total=8.212fF
[11/26 10:20:41    437s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
[11/26 10:20:41    437s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:20:41    437s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[11/26 10:20:41    437s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[11/26 10:20:41    437s]       Leaf : target=100.0ps count=1 avg=77.6ps sd=0.0ps min=77.6ps max=77.6ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:20:41    437s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[11/26 10:20:41    437s]           min path sink: addr_2nd_reg_0_/CLK
[11/26 10:20:41    437s]           max path sink: addr_1st_reg_2_/CLK
[11/26 10:20:41    437s]     Skew group summary after 'PRO Fixing DRVs':
[11/26 10:20:41    437s]       skew_group clk/common: insertion delay [min=28.9, max=29.2], skew [0.3 vs 28.5]
[11/26 10:20:41    437s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:20:41    437s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:20:41    437s]   
[11/26 10:20:41    437s]   Slew Diagnostics: After DRV fixing
[11/26 10:20:41    437s]   ==================================
[11/26 10:20:41    437s]   
[11/26 10:20:41    437s]   Global Causes:
[11/26 10:20:41    437s]   
[11/26 10:20:41    437s]   -------------------------------------
[11/26 10:20:41    437s]   Cause
[11/26 10:20:41    437s]   -------------------------------------
[11/26 10:20:41    437s]   DRV fixing with buffering is disabled
[11/26 10:20:41    437s]   -------------------------------------
[11/26 10:20:41    437s]   
[11/26 10:20:41    437s]   Top 5 overslews:
[11/26 10:20:41    437s]   
[11/26 10:20:41    437s]   ---------------------------------
[11/26 10:20:41    437s]   Overslew    Causes    Driving Pin
[11/26 10:20:41    437s]   ---------------------------------
[11/26 10:20:41    437s]     (empty table)
[11/26 10:20:41    437s]   ---------------------------------
[11/26 10:20:41    437s]   
[11/26 10:20:41    437s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/26 10:20:41    437s]   
[11/26 10:20:41    437s]   -------------------
[11/26 10:20:41    437s]   Cause    Occurences
[11/26 10:20:41    437s]   -------------------
[11/26 10:20:41    437s]     (empty table)
[11/26 10:20:41    437s]   -------------------
[11/26 10:20:41    437s]   
[11/26 10:20:41    437s]   Violation diagnostics counts from the 0 nodes that have violations:
[11/26 10:20:41    437s]   
[11/26 10:20:41    437s]   -------------------
[11/26 10:20:41    437s]   Cause    Occurences
[11/26 10:20:41    437s]   -------------------
[11/26 10:20:41    437s]     (empty table)
[11/26 10:20:41    437s]   -------------------
[11/26 10:20:41    437s]   
[11/26 10:20:41    437s]   Reconnecting optimized routes...
[11/26 10:20:41    437s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:20:41    437s]   Set dirty flag on 0 instances, 0 nets
[11/26 10:20:41    437s]   Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
[11/26 10:20:41    437s]   SIAware is enabled.
[11/26 10:20:41    437s] End AAE Lib Interpolated Model. (MEM=3509.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:41    437s]   Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:20:41    437s]   Clock DAG hash PRO final: 4435013720959085797 4929401358825025848
[11/26 10:20:41    437s]   CTS services accumulated run-time stats PRO final:
[11/26 10:20:41    437s]     delay calculator: calls=27904, total_wall_time=0.777s, mean_wall_time=0.028ms
[11/26 10:20:41    437s]     legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.026ms
[11/26 10:20:41    437s]     steiner router: calls=26982, total_wall_time=0.092s, mean_wall_time=0.003ms
[11/26 10:20:41    437s]   Clock DAG stats PRO final:
[11/26 10:20:41    437s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/26 10:20:41    437s]     sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
[11/26 10:20:41    437s]     misc counts      : r=1, pp=0, mci=0
[11/26 10:20:41    437s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/26 10:20:41    437s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/26 10:20:41    437s]     sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
[11/26 10:20:41    437s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=8.212fF, total=8.212fF
[11/26 10:20:41    437s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
[11/26 10:20:41    437s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/26 10:20:41    437s]   Clock DAG net violations PRO final: none
[11/26 10:20:41    437s]   Clock DAG primary half-corner transition distribution PRO final:
[11/26 10:20:41    437s]     Leaf : target=100.0ps count=1 avg=77.6ps sd=0.0ps min=77.6ps max=77.6ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
[11/26 10:20:41    437s]   Primary reporting skew groups PRO final:
[11/26 10:20:41    437s]         min path sink: addr_2nd_reg_0_/CLK
[11/26 10:20:41    437s]         max path sink: addr_1st_reg_2_/CLK
[11/26 10:20:41    437s]   Skew group summary PRO final:
[11/26 10:20:41    437s]     skew_group clk/common: insertion delay [min=28.9, max=29.2, avg=29.1, sd=0.1, skn=-0.725, kur=-0.743], skew [0.3 vs 28.5], 100% {28.9, 29.2} (wid=29.2 ws=0.3) (gid=0.0 gs=0.0)
[11/26 10:20:41    437s]   Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/26 10:20:41    437s] PRO done.
[11/26 10:20:41    437s] Restoring CTS place status for unmodified clock tree cells and sinks.
[11/26 10:20:41    437s] numClockCells = 2, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/26 10:20:41    437s] Net route status summary:
[11/26 10:20:41    437s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:20:41    437s]   Non-clock: 10597 (unrouted=2, trialRouted=0, noStatus=0, routed=10595, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/26 10:20:41    437s] Updating delays...
[11/26 10:20:41    437s] Updating delays done.
[11/26 10:20:41    437s] PRO done. (took cpu=0:00:01.4 real=0:00:01.5)
[11/26 10:20:41    437s] Leaving CCOpt scope - Cleaning up placement interface...
[11/26 10:20:41    437s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3547.5M, EPOCH TIME: 1732634441.197620
[11/26 10:20:41    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:882).
[11/26 10:20:41    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:41    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:41    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:41    437s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.024, REAL:0.024, MEM:3461.5M, EPOCH TIME: 1732634441.221750
[11/26 10:20:41    437s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/26 10:20:41    437s] *** ClockDrv #1 [finish] (optDesign #5) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:07:17.7/0:09:01.9 (0.8), mem = 3461.5M
[11/26 10:20:41    437s] 
[11/26 10:20:41    437s] =============================================================================================
[11/26 10:20:41    437s]  Step TAT Report : ClockDrv #1 / optDesign #5                                   23.12-s091_1
[11/26 10:20:41    437s] =============================================================================================
[11/26 10:20:41    437s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:20:41    437s] ---------------------------------------------------------------------------------------------
[11/26 10:20:41    437s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:41    437s] [ OptimizationStep       ]      1   0:00:01.5  (  98.7 % )     0:00:01.5 /  0:00:01.5    1.0
[11/26 10:20:41    437s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:41    437s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:41    437s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:20:41    437s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:41    437s] ---------------------------------------------------------------------------------------------
[11/26 10:20:41    437s]  ClockDrv #1 TOTAL                  0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[11/26 10:20:41    437s] ---------------------------------------------------------------------------------------------
[11/26 10:20:41    437s] Begin: Collecting metrics
[11/26 10:20:41    437s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | -0.032 |  -0 |       36.28 | 0:00:00  |        3458 |   16 |   0 |
| ccopt_pro       |        |     |             | 0:00:02  |        3509 |      |     |
 ------------------------------------------------------------------------------------ 
[11/26 10:20:41    437s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2889.3M, current mem=2883.7M)

[11/26 10:20:41    437s] End: Collecting metrics
[11/26 10:20:41    437s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:20:41    437s] Deleting Lib Analyzer.
[11/26 10:20:41    437s] **INFO: Start fixing DRV (Mem = 3455.54M) ...
[11/26 10:20:41    437s] Begin: GigaOpt DRV Optimization
[11/26 10:20:41    437s] SISlew fixing enabled
[11/26 10:20:41    437s] Glitch fixing enabled
[11/26 10:20:41    437s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[11/26 10:20:41    437s] *** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:07:17.9/0:09:02.1 (0.8), mem = 3455.5M
[11/26 10:20:41    437s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:20:41    437s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:20:41    437s] End AAE Lib Interpolated Model. (MEM=3455.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:41    437s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.26
[11/26 10:20:41    437s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:20:41    437s] 
[11/26 10:20:41    437s] Creating Lib Analyzer ...
[11/26 10:20:41    437s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:20:41    437s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:20:41    437s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:20:41    437s] 
[11/26 10:20:41    437s] {RT RC_corner_25 0 2 3  0}
[11/26 10:20:41    438s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:18 mem=3459.6M
[11/26 10:20:41    438s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:18 mem=3459.6M
[11/26 10:20:41    438s] Creating Lib Analyzer, finished. 
[11/26 10:20:41    438s] #optDebug: Start CG creation (mem=3459.6M)
[11/26 10:20:41    438s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:41    438s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:41    438s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:41    438s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:41    438s] ToF 136.7452um
[11/26 10:20:41    438s] (cpu=0:00:00.2, mem=3511.1M)
[11/26 10:20:41    438s]  ...processing cgPrt (cpu=0:00:00.2, mem=3511.1M)
[11/26 10:20:41    438s]  ...processing cgEgp (cpu=0:00:00.2, mem=3511.1M)
[11/26 10:20:41    438s]  ...processing cgPbk (cpu=0:00:00.2, mem=3511.1M)
[11/26 10:20:41    438s]  ...processing cgNrb(cpu=0:00:00.2, mem=3511.1M)
[11/26 10:20:41    438s]  ...processing cgObs (cpu=0:00:00.2, mem=3511.1M)
[11/26 10:20:41    438s]  ...processing cgCon (cpu=0:00:00.2, mem=3511.1M)
[11/26 10:20:41    438s]  ...processing cgPdm (cpu=0:00:00.2, mem=3511.1M)
[11/26 10:20:41    438s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3511.1M)
[11/26 10:20:41    438s] 
[11/26 10:20:41    438s] Active Setup views: default_setup_view 
[11/26 10:20:41    438s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3511.1M, EPOCH TIME: 1732634441.945090
[11/26 10:20:41    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:41    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:41    438s] 
[11/26 10:20:41    438s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:41    438s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:41    438s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.005, MEM:3511.1M, EPOCH TIME: 1732634441.950514
[11/26 10:20:41    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:41    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:41    438s] [oiPhyDebug] optDemand 212463959040.00, spDemand 205932119040.00.
[11/26 10:20:41    438s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8975
[11/26 10:20:41    438s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[11/26 10:20:41    438s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:18 mem=3511.1M
[11/26 10:20:41    438s] OPERPROF: Starting DPlace-Init at level 1, MEM:3511.1M, EPOCH TIME: 1732634441.954090
[11/26 10:20:41    438s] Processing tracks to init pin-track alignment.
[11/26 10:20:41    438s] z: 1, totalTracks: 1
[11/26 10:20:41    438s] z: 3, totalTracks: 1
[11/26 10:20:41    438s] z: 5, totalTracks: 1
[11/26 10:20:41    438s] z: 7, totalTracks: 1
[11/26 10:20:41    438s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:20:41    438s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3511.1M, EPOCH TIME: 1732634441.957936
[11/26 10:20:41    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:41    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:41    438s] 
[11/26 10:20:41    438s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:41    438s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:41    438s] 
[11/26 10:20:41    438s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:20:41    438s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:3511.1M, EPOCH TIME: 1732634441.963003
[11/26 10:20:41    438s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3511.1M, EPOCH TIME: 1732634441.963067
[11/26 10:20:41    438s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3511.1M, EPOCH TIME: 1732634441.963177
[11/26 10:20:41    438s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3511.1MB).
[11/26 10:20:41    438s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:3511.1M, EPOCH TIME: 1732634441.964357
[11/26 10:20:41    438s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[11/26 10:20:41    438s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8975
[11/26 10:20:41    438s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:19 mem=3511.1M
[11/26 10:20:41    438s] ### Creating RouteCongInterface, started
[11/26 10:20:41    438s] {MMLU 0 1 10596}
[11/26 10:20:41    438s] [oiLAM] Zs 3, 11
[11/26 10:20:41    438s] ### Creating LA Mngr. totSessionCpu=0:07:19 mem=3511.1M
[11/26 10:20:41    438s] ### Creating LA Mngr, finished. totSessionCpu=0:07:19 mem=3511.1M
[11/26 10:20:42    438s] ### Creating RouteCongInterface, finished
[11/26 10:20:42    438s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:42    438s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:42    438s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:42    438s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:42    438s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:42    438s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:42    438s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:42    438s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:20:42    438s] AoF 745.6553um
[11/26 10:20:42    438s] **INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
[11/26 10:20:42    438s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[11/26 10:20:42    438s] [GPS-DRV] Optimizer inputs ============================= 
[11/26 10:20:42    438s] [GPS-DRV] drvFixingStage: Small Scale
[11/26 10:20:42    438s] [GPS-DRV] costLowerBound: 0.1
[11/26 10:20:42    438s] [GPS-DRV] setupTNSCost  : 0.3
[11/26 10:20:42    438s] [GPS-DRV] maxIter       : 10
[11/26 10:20:42    438s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/26 10:20:42    438s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 10:20:42    438s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/26 10:20:42    438s] [GPS-DRV] maxDensity (design): 0.95
[11/26 10:20:42    438s] [GPS-DRV] maxLocalDensity: 0.96
[11/26 10:20:42    438s] [GPS-DRV] MaxBufDistForPlaceBlk: 216um
[11/26 10:20:42    438s] [GPS-DRV] Dflt RT Characteristic Length 733.346um AoF 745.655um x 1
[11/26 10:20:42    438s] [GPS-DRV] isCPECostingOn: false
[11/26 10:20:42    438s] [GPS-DRV] MaintainWNS: 1
[11/26 10:20:42    438s] [GPS-DRV] All active and enabled setup views
[11/26 10:20:42    438s] [GPS-DRV]     default_setup_view
[11/26 10:20:42    438s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[11/26 10:20:42    438s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[11/26 10:20:42    438s] [GPS-DRV] maxFanoutLoad on
[11/26 10:20:42    438s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/26 10:20:42    438s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/26 10:20:42    438s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3549.3M, EPOCH TIME: 1732634442.169910
[11/26 10:20:42    438s] Found 0 hard placement blockage before merging.
[11/26 10:20:42    438s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3549.3M, EPOCH TIME: 1732634442.170136
[11/26 10:20:42    438s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:42    438s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[11/26 10:20:42    438s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 5.1154e-11; DynamicP: 1.11974e+07)DBU
[11/26 10:20:42    438s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:20:42    438s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[11/26 10:20:42    438s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:20:42    438s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/26 10:20:42    438s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:20:42    438s] Info: violation cost 7.182398 (cap = 0.000000, tran = 7.182398, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 10:20:42    438s] |    18|    69|    -0.07|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.03|    -0.08|       0|       0|       0| 36.28%|          |         |
[11/26 10:20:42    439s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 10:20:42    439s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.03|    -0.08|      10|       0|       8| 36.31%| 0:00:00.0|  3580.4M|
[11/26 10:20:42    439s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 10:20:42    439s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.03|    -0.08|       0|       0|       0| 36.31%| 0:00:00.0|  3580.4M|
[11/26 10:20:42    439s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 10:20:42    439s] 
[11/26 10:20:42    439s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=3580.4M) ***
[11/26 10:20:42    439s] 
[11/26 10:20:42    439s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:43    439s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:20:43    439s] Total-nets :: 10606, Stn-nets :: 20, ratio :: 0.188573 %, Total-len 188579, Stn-len 2484.36
[11/26 10:20:43    439s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8985
[11/26 10:20:43    439s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3580.4M, EPOCH TIME: 1732634443.052933
[11/26 10:20:43    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8985).
[11/26 10:20:43    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:43    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:43    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:43    439s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.022, REAL:0.022, MEM:3494.4M, EPOCH TIME: 1732634443.075223
[11/26 10:20:43    439s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.26
[11/26 10:20:43    439s] *** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:07:19.6/0:09:03.8 (0.8), mem = 3494.4M
[11/26 10:20:43    439s] 
[11/26 10:20:43    439s] =============================================================================================
[11/26 10:20:43    439s]  Step TAT Report : DrvOpt #1 / optDesign #5                                     23.12-s091_1
[11/26 10:20:43    439s] =============================================================================================
[11/26 10:20:43    439s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:20:43    439s] ---------------------------------------------------------------------------------------------
[11/26 10:20:43    439s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:20:43    439s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  12.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:20:43    439s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:43    439s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:20:43    439s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:20:43    439s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:20:43    439s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:43    439s] [ ChannelGraphInit       ]      1   0:00:00.2  (  12.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:20:43    439s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[11/26 10:20:43    439s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 10:20:43    439s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:43    439s] [ OptEval                ]      1   0:00:00.5  (  28.3 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:20:43    439s] [ OptCommit              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:43    439s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:20:43    439s] [ IncrDelayCalc          ]     15   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:20:43    439s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:20:43    439s] [ DrvFindVioNets         ]      3   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:20:43    439s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.1    1.0
[11/26 10:20:43    439s] [ ReportTranViolation    ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.2
[11/26 10:20:43    439s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:43    439s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:43    439s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.4
[11/26 10:20:43    439s] [ MISC                   ]          0:00:00.3  (  19.8 % )     0:00:00.3 /  0:00:00.3    0.9
[11/26 10:20:43    439s] ---------------------------------------------------------------------------------------------
[11/26 10:20:43    439s]  DrvOpt #1 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[11/26 10:20:43    439s] ---------------------------------------------------------------------------------------------
[11/26 10:20:43    439s] **INFO: Skipping refine place as no non-legal commits were detected
[11/26 10:20:43    439s] End: GigaOpt DRV Optimization
[11/26 10:20:43    439s] **optDesign ... cpu = 0:00:05, real = 0:00:19, mem = 2927.7M, totSessionCpu=0:07:20 **
[11/26 10:20:43    439s] Begin: Collecting metrics
[11/26 10:20:43    439s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3458 |   16 |   0 |
| ccopt_pro       |           |          |           |          |             | 0:00:02  |        3509 |      |     |
| drv_eco_fixing  |     0.000 |   -0.032 |         0 |       -0 |       36.31 | 0:00:02  |        3494 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:43    439s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2927.7M, current mem=2927.7M)

[11/26 10:20:43    439s] End: Collecting metrics
[11/26 10:20:43    439s] *info:
[11/26 10:20:43    439s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3494.35M).
[11/26 10:20:43    439s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3494.4M, EPOCH TIME: 1732634443.195337
[11/26 10:20:43    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:43    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:43    439s] 
[11/26 10:20:43    439s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:43    439s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:43    439s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3494.4M, EPOCH TIME: 1732634443.201071
[11/26 10:20:43    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:43    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:43    439s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:43    439s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=3494.4M)
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  |   N/A   | -0.032  |
|           TNS (ns):| -0.078  |   N/A   | -0.078  |
|    Violating Paths:|    3    |   N/A   |    3    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.311%
------------------------------------------------------------------

[11/26 10:20:43    439s] **optDesign ... cpu = 0:00:06, real = 0:00:19, mem = 2926.9M, totSessionCpu=0:07:20 **
[11/26 10:20:43    439s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:43    439s]   DRV Snapshot: (REF)
[11/26 10:20:43    439s]          Tran DRV: 0 (0)
[11/26 10:20:43    439s]           Cap DRV: 0 (0)
[11/26 10:20:43    439s]        Fanout DRV: 0 (0)
[11/26 10:20:43    439s]            Glitch: 0 (0)
[11/26 10:20:43    439s] *** Timing NOT met, worst failing slack is -0.032
[11/26 10:20:43    439s] *** Check timing (0:00:00.0)
[11/26 10:20:43    439s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:20:43    439s] Deleting Lib Analyzer.
[11/26 10:20:43    439s] Begin: GigaOpt Optimization in WNS mode
[11/26 10:20:43    439s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -nativePathGroupFlow
[11/26 10:20:43    439s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:20:43    439s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:20:43    439s] End AAE Lib Interpolated Model. (MEM=3552.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:43    439s] *** WnsOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:07:19.9/0:09:04.2 (0.8), mem = 3552.7M
[11/26 10:20:43    439s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.27
[11/26 10:20:43    439s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:20:43    439s] 
[11/26 10:20:43    439s] Creating Lib Analyzer ...
[11/26 10:20:43    439s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:20:43    439s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:20:43    439s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:20:43    439s] 
[11/26 10:20:43    439s] {RT RC_corner_25 0 2 3  0}
[11/26 10:20:43    440s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:20 mem=3552.7M
[11/26 10:20:43    440s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:20 mem=3552.7M
[11/26 10:20:43    440s] Creating Lib Analyzer, finished. 
[11/26 10:20:43    440s] 
[11/26 10:20:43    440s] Active Setup views: default_setup_view 
[11/26 10:20:43    440s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3552.7M, EPOCH TIME: 1732634443.763953
[11/26 10:20:43    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:43    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:43    440s] 
[11/26 10:20:43    440s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:43    440s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:43    440s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3552.7M, EPOCH TIME: 1732634443.769541
[11/26 10:20:43    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:43    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:43    440s] [oiPhyDebug] optDemand 212639385600.00, spDemand 206107545600.00.
[11/26 10:20:43    440s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8985
[11/26 10:20:43    440s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[11/26 10:20:43    440s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:20 mem=3552.7M
[11/26 10:20:43    440s] OPERPROF: Starting DPlace-Init at level 1, MEM:3552.7M, EPOCH TIME: 1732634443.773162
[11/26 10:20:43    440s] Processing tracks to init pin-track alignment.
[11/26 10:20:43    440s] z: 1, totalTracks: 1
[11/26 10:20:43    440s] z: 3, totalTracks: 1
[11/26 10:20:43    440s] z: 5, totalTracks: 1
[11/26 10:20:43    440s] z: 7, totalTracks: 1
[11/26 10:20:43    440s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:20:43    440s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3552.7M, EPOCH TIME: 1732634443.777198
[11/26 10:20:43    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:43    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:43    440s] 
[11/26 10:20:43    440s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:43    440s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:43    440s] 
[11/26 10:20:43    440s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:20:43    440s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:3552.7M, EPOCH TIME: 1732634443.782470
[11/26 10:20:43    440s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3552.7M, EPOCH TIME: 1732634443.782544
[11/26 10:20:43    440s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3552.7M, EPOCH TIME: 1732634443.782672
[11/26 10:20:43    440s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3552.7MB).
[11/26 10:20:43    440s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3552.7M, EPOCH TIME: 1732634443.783816
[11/26 10:20:43    440s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[11/26 10:20:43    440s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8985
[11/26 10:20:43    440s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:20 mem=3552.7M
[11/26 10:20:43    440s] ### Creating RouteCongInterface, started
[11/26 10:20:43    440s] ### Creating RouteCongInterface, finished
[11/26 10:20:43    440s] *info: 1 clock net excluded
[11/26 10:20:43    440s] *info: 1 net with fixed/cover wires excluded.
[11/26 10:20:43    440s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1090489.8
[11/26 10:20:43    440s] PathGroup :  reg2reg  TargetSlack : 0 
[11/26 10:20:43    440s] ** GigaOpt Optimizer WNS Slack -0.032 TNS Slack -0.078 Density 36.31
[11/26 10:20:43    440s] Optimizer WNS Pass 0
[11/26 10:20:43    440s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+

[11/26 10:20:44    440s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3552.7M, EPOCH TIME: 1732634444.059429
[11/26 10:20:44    440s] Found 0 hard placement blockage before merging.
[11/26 10:20:44    440s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3552.7M, EPOCH TIME: 1732634444.059870
[11/26 10:20:44    440s] Active Path Group: default 
[11/26 10:20:44    440s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:20:44    440s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
[11/26 10:20:44    440s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:20:44    440s] |  -0.032|   -0.032|  -0.078|   -0.078|   36.31%|   0:00:00.0| 3552.7M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:20:46    442s] |  -0.002|   -0.002|  -0.002|   -0.002|   36.39%|   0:00:02.0| 3588.3M|default_setup_view|  default| addr_2nd_reg_0_/D   |
[11/26 10:20:46    442s] |   0.000|    0.002|   0.000|    0.000|   36.39%|   0:00:00.0| 3588.3M|                NA|       NA| NA                  |
[11/26 10:20:46    442s] |   0.000|    0.002|   0.000|    0.000|   36.39%|   0:00:00.0| 3588.3M|default_setup_view|       NA| NA                  |
[11/26 10:20:46    442s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
[11/26 10:20:46    442s] 
[11/26 10:20:46    442s] *** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=3588.3M) ***
[11/26 10:20:46    442s] 
[11/26 10:20:46    442s] *** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=3588.3M) ***
[11/26 10:20:46    442s] Deleting 0 temporary hard placement blockage(s).
[11/26 10:20:46    442s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

[11/26 10:20:46    442s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 36.39
[11/26 10:20:46    442s] Update Timing Windows (Threshold 0.010) ...
[11/26 10:20:46    442s] Re Calculate Delays on 0 Nets
[11/26 10:20:46    442s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

[11/26 10:20:46    442s] 
[11/26 10:20:46    442s] *** Finish Post Route Setup Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=3588.3M) ***
[11/26 10:20:46    442s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1090489.8
[11/26 10:20:46    442s] Total-nets :: 10608, Stn-nets :: 23, ratio :: 0.216817 %, Total-len 188579, Stn-len 2874.85
[11/26 10:20:46    442s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8987
[11/26 10:20:46    442s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3588.3M, EPOCH TIME: 1732634446.360806
[11/26 10:20:46    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8987).
[11/26 10:20:46    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:46    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:46    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:46    442s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.025, REAL:0.026, MEM:3502.3M, EPOCH TIME: 1732634446.386742
[11/26 10:20:46    442s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.27
[11/26 10:20:46    442s] *** WnsOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:07:22.9/0:09:07.1 (0.8), mem = 3502.3M
[11/26 10:20:46    442s] 
[11/26 10:20:46    442s] =============================================================================================
[11/26 10:20:46    442s]  Step TAT Report : WnsOpt #1 / optDesign #5                                     23.12-s091_1
[11/26 10:20:46    442s] =============================================================================================
[11/26 10:20:46    442s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:20:46    442s] ---------------------------------------------------------------------------------------------
[11/26 10:20:46    442s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.8
[11/26 10:20:46    442s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:20:46    442s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:46    442s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.2
[11/26 10:20:46    442s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[11/26 10:20:46    442s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:20:46    442s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:46    442s] [ TransformInit          ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:20:46    442s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:01.9 /  0:00:01.9    1.0
[11/26 10:20:46    442s] [ OptSingleIteration     ]     12   0:00:00.0  (   0.5 % )     0:00:01.9 /  0:00:01.9    1.0
[11/26 10:20:46    442s] [ OptGetWeight           ]     12   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:20:46    442s] [ OptEval                ]     12   0:00:00.6  (  19.8 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 10:20:46    442s] [ OptCommit              ]     12   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:20:46    442s] [ PostCommitDelayUpdate  ]     12   0:00:00.0  (   0.5 % )     0:00:00.4 /  0:00:00.4    0.9
[11/26 10:20:46    442s] [ IncrDelayCalc          ]     75   0:00:00.4  (  13.7 % )     0:00:00.4 /  0:00:00.4    0.9
[11/26 10:20:46    442s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 10:20:46    442s] [ SetupOptGetWorkingSet  ]     36   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:20:46    442s] [ SetupOptGetActiveNode  ]     36   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:20:46    442s] [ SetupOptSlackGraph     ]     12   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 10:20:46    442s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.9
[11/26 10:20:46    442s] [ IncrTimingUpdate       ]     17   0:00:00.7  (  24.8 % )     0:00:00.7 /  0:00:00.7    1.0
[11/26 10:20:46    442s] [ MISC                   ]          0:00:00.6  (  18.8 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 10:20:46    442s] ---------------------------------------------------------------------------------------------
[11/26 10:20:46    442s]  WnsOpt #1 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[11/26 10:20:46    442s] ---------------------------------------------------------------------------------------------
[11/26 10:20:46    442s] **INFO: Skipping refine place as no non-legal commits were detected
[11/26 10:20:46    442s] Begin: Collecting metrics
[11/26 10:20:46    442s] 
	GigaOpt Setup Optimization summary:
[11/26 10:20:46    442s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |     0.000 |   -0.032 |         0 |       -0 |       36.31 | 0:00:01  |        3553 |
	| wns_pass_0       |     0.000 |    0.002 |         0 |        0 |       36.39 | 0:00:02  |        3588 |
	| end_setup_fixing |     0.000 |    0.002 |         0 |        0 |       36.39 | 0:00:00  |        3588 |
	 ------------------------------------------------------------------------------------------------------- 
[11/26 10:20:46    442s] 
[11/26 10:20:46    442s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3458 |   16 |   0 |
| ccopt_pro       |           |          |           |          |             | 0:00:02  |        3509 |      |     |
| drv_eco_fixing  |     0.000 |   -0.032 |         0 |       -0 |       36.31 | 0:00:02  |        3494 |    0 |   0 |
| wns_fixing      |     0.000 |    0.002 |         0 |        0 |       36.39 | 0:00:03  |        3588 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:46    442s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2957.7M, current mem=2920.8M)

[11/26 10:20:46    442s] End: Collecting metrics
[11/26 10:20:46    442s] End: GigaOpt Optimization in WNS mode
[11/26 10:20:46    442s] Skipping post route harden opt
[11/26 10:20:46    442s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:20:46    442s] Deleting Lib Analyzer.
[11/26 10:20:46    442s] GigaOpt: target slack met, skip TNS optimization
[11/26 10:20:46    442s]   Timing Snapshot: (REF)
[11/26 10:20:46    442s]      Weighted WNS: 0.000
[11/26 10:20:46    442s]       All  PG WNS: 0.000
[11/26 10:20:46    442s]       High PG WNS: 0.000
[11/26 10:20:46    442s]       All  PG TNS: 0.000
[11/26 10:20:46    442s]       High PG TNS: 0.000
[11/26 10:20:46    442s]       Low  PG TNS: 0.000
[11/26 10:20:46    442s]    Category Slack: { [L, 0.002] }
[11/26 10:20:46    442s] 
[11/26 10:20:46    442s] 
[11/26 10:20:46    442s] Creating Lib Analyzer ...
[11/26 10:20:46    443s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:20:46    443s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:20:46    443s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:20:46    443s] 
[11/26 10:20:46    443s] {RT RC_corner_25 0 2 3  0}
[11/26 10:20:46    443s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:23 mem=3504.3M
[11/26 10:20:46    443s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:23 mem=3504.3M
[11/26 10:20:46    443s] Creating Lib Analyzer, finished. 
[11/26 10:20:46    443s] **INFO: flowCheckPoint #9 OptimizationPreEco
[11/26 10:20:46    443s] Running postRoute recovery in preEcoRoute mode
[11/26 10:20:46    443s] **optDesign ... cpu = 0:00:09, real = 0:00:22, mem = 2922.8M, totSessionCpu=0:07:23 **
[11/26 10:20:46    443s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:46    443s]   DRV Snapshot: (TGT)
[11/26 10:20:46    443s]          Tran DRV: 0 (0)
[11/26 10:20:46    443s]           Cap DRV: 0 (0)
[11/26 10:20:46    443s]        Fanout DRV: 0 (0)
[11/26 10:20:46    443s]            Glitch: 0 (0)
[11/26 10:20:46    443s] Checking DRV degradation...
[11/26 10:20:46    443s] 
[11/26 10:20:46    443s] Recovery Manager:
[11/26 10:20:46    443s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/26 10:20:46    443s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/26 10:20:46    443s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/26 10:20:46    443s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[11/26 10:20:46    443s] 
[11/26 10:20:46    443s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/26 10:20:46    443s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3504.50M, totSessionCpu=0:07:23).
[11/26 10:20:46    443s] **optDesign ... cpu = 0:00:09, real = 0:00:22, mem = 2922.8M, totSessionCpu=0:07:23 **
[11/26 10:20:46    443s] 
[11/26 10:20:46    443s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:46    443s]   DRV Snapshot: (REF)
[11/26 10:20:46    443s]          Tran DRV: 0 (0)
[11/26 10:20:46    443s]           Cap DRV: 0 (0)
[11/26 10:20:46    443s]        Fanout DRV: 0 (0)
[11/26 10:20:46    443s]            Glitch: 0 (0)
[11/26 10:20:46    443s] Skipping pre eco harden opt
[11/26 10:20:46    443s] Running refinePlace -preserveRouting true -hardFence false
[11/26 10:20:46    443s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3562.7M, EPOCH TIME: 1732634446.997558
[11/26 10:20:46    443s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3562.7M, EPOCH TIME: 1732634446.997659
[11/26 10:20:46    443s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3562.7M, EPOCH TIME: 1732634446.997707
[11/26 10:20:46    443s] Processing tracks to init pin-track alignment.
[11/26 10:20:46    443s] z: 1, totalTracks: 1
[11/26 10:20:46    443s] z: 3, totalTracks: 1
[11/26 10:20:46    443s] z: 5, totalTracks: 1
[11/26 10:20:46    443s] z: 7, totalTracks: 1
[11/26 10:20:46    443s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:20:47    443s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3562.7M, EPOCH TIME: 1732634447.003996
[11/26 10:20:47    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:47    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:47    443s] 
[11/26 10:20:47    443s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:47    443s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:47    443s] 
[11/26 10:20:47    443s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:20:47    443s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.009, REAL:0.009, MEM:3562.7M, EPOCH TIME: 1732634447.013420
[11/26 10:20:47    443s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3562.7M, EPOCH TIME: 1732634447.013522
[11/26 10:20:47    443s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3562.7M, EPOCH TIME: 1732634447.013686
[11/26 10:20:47    443s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3562.7MB).
[11/26 10:20:47    443s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.016, REAL:0.017, MEM:3562.7M, EPOCH TIME: 1732634447.014930
[11/26 10:20:47    443s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.016, REAL:0.018, MEM:3562.7M, EPOCH TIME: 1732634447.015278
[11/26 10:20:47    443s] TDRefine: refinePlace mode is spiral
[11/26 10:20:47    443s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.15
[11/26 10:20:47    443s] OPERPROF:   Starting Refine-Place at level 2, MEM:3562.7M, EPOCH TIME: 1732634447.015353
[11/26 10:20:47    443s] *** Starting refinePlace (0:07:23 mem=3562.7M) ***
[11/26 10:20:47    443s] Total net bbox length = 1.737e+05 (1.203e+05 5.346e+04) (ext = 1.432e+04)
[11/26 10:20:47    443s] 
[11/26 10:20:47    443s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:47    443s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:47    443s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3562.7M, EPOCH TIME: 1732634447.023345
[11/26 10:20:47    443s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.000, MEM:3562.7M, EPOCH TIME: 1732634447.023614
[11/26 10:20:47    443s] Set min layer with nano route mode ( 2 )
[11/26 10:20:47    443s] Set max layer with parameter ( 3 )
[11/26 10:20:47    443s] Set min layer with nano route mode ( 2 )
[11/26 10:20:47    443s] Set max layer with parameter ( 3 )
[11/26 10:20:47    443s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3562.7M, EPOCH TIME: 1732634447.027806
[11/26 10:20:47    443s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3562.7M, EPOCH TIME: 1732634447.028057
[11/26 10:20:47    443s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3562.7M, EPOCH TIME: 1732634447.028181
[11/26 10:20:47    443s] Starting refinePlace ...
[11/26 10:20:47    443s] Set min layer with nano route mode ( 2 )
[11/26 10:20:47    443s] Set max layer with parameter ( 3 )
[11/26 10:20:47    443s] One DDP V2 for no tweak run.
[11/26 10:20:47    443s] Set min layer with nano route mode ( 2 )
[11/26 10:20:47    443s] Set max layer with parameter ( 3 )
[11/26 10:20:47    443s] DDP initSite1 nrRow 175 nrJob 175
[11/26 10:20:47    443s] DDP markSite nrRow 175 nrJob 175
[11/26 10:20:47    443s]   Spread Effort: high, post-route mode, useDDP on.
[11/26 10:20:47    443s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3562.7MB) @(0:07:23 - 0:07:24).
[11/26 10:20:47    443s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:20:47    443s] wireLenOptFixPriorityInst 7 inst fixed
[11/26 10:20:47    443s] 
[11/26 10:20:47    443s]  === Spiral for Logical I: (movable: 8112) ===
[11/26 10:20:47    443s] 
[11/26 10:20:47    443s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:20:47    443s] 
[11/26 10:20:47    443s]  Info: 0 filler has been deleted!
[11/26 10:20:47    443s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:20:47    443s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/26 10:20:47    443s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:20:47    443s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3530.7MB) @(0:07:24 - 0:07:24).
[11/26 10:20:47    443s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:20:47    443s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:20:47    443s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3530.7MB
[11/26 10:20:47    443s] Statistics of distance of Instance movement in refine placement:
[11/26 10:20:47    443s]   maximum (X+Y) =         0.00 um
[11/26 10:20:47    443s]   mean    (X+Y) =         0.00 um
[11/26 10:20:47    443s] Summary Report:
[11/26 10:20:47    443s] Instances move: 0 (out of 8112 movable)
[11/26 10:20:47    443s] Instances flipped: 0
[11/26 10:20:47    443s] Mean displacement: 0.00 um
[11/26 10:20:47    443s] Max displacement: 0.00 um 
[11/26 10:20:47    443s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:20:47    443s] Total instances moved : 0
[11/26 10:20:47    443s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.153, REAL:0.157, MEM:3530.7M, EPOCH TIME: 1732634447.184765
[11/26 10:20:47    443s] Total net bbox length = 1.737e+05 (1.203e+05 5.346e+04) (ext = 1.432e+04)
[11/26 10:20:47    443s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3530.7MB
[11/26 10:20:47    443s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3530.7MB) @(0:07:23 - 0:07:24).
[11/26 10:20:47    443s] *** Finished refinePlace (0:07:24 mem=3530.7M) ***
[11/26 10:20:47    443s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.15
[11/26 10:20:47    443s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.169, REAL:0.174, MEM:3530.7M, EPOCH TIME: 1732634447.188901
[11/26 10:20:47    443s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3530.7M, EPOCH TIME: 1732634447.188948
[11/26 10:20:47    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8987).
[11/26 10:20:47    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:47    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:47    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:47    443s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.023, REAL:0.024, MEM:3472.7M, EPOCH TIME: 1732634447.212467
[11/26 10:20:47    443s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.210, REAL:0.215, MEM:3472.7M, EPOCH TIME: 1732634447.212579
[11/26 10:20:47    443s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/26 10:20:47    443s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/26 10:20:47    443s] Begin: Collecting metrics
[11/26 10:20:47    443s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3458 |   16 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:02  |        3509 |      |     |
| drv_eco_fixing    |     0.000 |   -0.032 |         0 |       -0 |       36.31 | 0:00:02  |        3494 |    0 |   0 |
| wns_fixing        |     0.000 |    0.002 |         0 |        0 |       36.39 | 0:00:03  |        3588 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3473 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:47    443s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2921.1M, current mem=2921.1M)

[11/26 10:20:47    443s] End: Collecting metrics
[11/26 10:20:47    443s] {MMLU 0 1 10608}
[11/26 10:20:47    443s] [oiLAM] Zs 3, 11
[11/26 10:20:47    443s] ### Creating LA Mngr. totSessionCpu=0:07:24 mem=3472.7M
[11/26 10:20:47    443s] ### Creating LA Mngr, finished. totSessionCpu=0:07:24 mem=3472.7M
[11/26 10:20:47    443s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3472.7M, EPOCH TIME: 1732634447.352498
[11/26 10:20:47    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:47    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:47    443s] 
[11/26 10:20:47    443s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:47    443s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:47    443s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3472.7M, EPOCH TIME: 1732634447.358056
[11/26 10:20:47    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:47    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:47    443s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:47    443s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |   N/A   |  0.002  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.393%
------------------------------------------------------------------

[11/26 10:20:47    443s] **optDesign ... cpu = 0:00:10, real = 0:00:23, mem = 2921.8M, totSessionCpu=0:07:24 **
[11/26 10:20:47    443s] Begin: Collecting metrics
[11/26 10:20:47    444s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3458 |   16 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:02  |        3509 |      |     |
| drv_eco_fixing    |     0.000 |   -0.032 |         0 |       -0 |       36.31 | 0:00:02  |        3494 |    0 |   0 |
| wns_fixing        |     0.000 |    0.002 |         0 |        0 |       36.39 | 0:00:03  |        3588 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3473 |      |     |
| pre_route_summary |           |    0.002 |           |        0 |       36.39 | 0:00:00  |        3488 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:47    444s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2921.8M, current mem=2921.8M)

[11/26 10:20:47    444s] End: Collecting metrics
[11/26 10:20:47    444s] **INFO: flowCheckPoint #10 GlobalDetailRoute
[11/26 10:20:47    444s] ** INFO Cleaning up SI Slew/Glitch Interface
[11/26 10:20:47    444s] -route_with_eco false                     # bool, default=false
[11/26 10:20:47    444s] -route_selected_net_only false            # bool, default=false
[11/26 10:20:47    444s] -route_with_timing_driven true            # bool, default=false, user setting
[11/26 10:20:47    444s] -route_with_si_driven false               # bool, default=false, user setting
[11/26 10:20:47    444s] Existing Dirty Nets : 23
[11/26 10:20:47    444s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[11/26 10:20:47    444s] Reset Dirty Nets : 23
[11/26 10:20:47    444s] *** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:07:24.1/0:09:08.3 (0.8), mem = 3487.8M
[11/26 10:20:47    444s] 
[11/26 10:20:47    444s] globalDetailRoute
[11/26 10:20:47    444s] 
[11/26 10:20:47    444s] #Start globalDetailRoute on Tue Nov 26 10:20:47 2024
[11/26 10:20:47    444s] #
[11/26 10:20:47    444s] ### Time Record (globalDetailRoute) is installed.
[11/26 10:20:47    444s] ### Time Record (Pre Callback) is installed.
[11/26 10:20:47    444s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ZN3Mbc.rcdb.d/dist_sort.rcdb.d': 1641 access done (mem: 3474.812M)
[11/26 10:20:47    444s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 10:20:47    444s] ### Time Record (Pre Callback) is uninstalled.
[11/26 10:20:47    444s] ### Time Record (DB Import) is installed.
[11/26 10:20:47    444s] ### Time Record (Timing Data Generation) is installed.
[11/26 10:20:47    444s] ### Time Record (Timing Data Generation) is uninstalled.
[11/26 10:20:47    444s] ### Net info: total nets: 10610
[11/26 10:20:47    444s] ### Net info: dirty nets: 0
[11/26 10:20:47    444s] ### Net info: marked as disconnected nets: 0
[11/26 10:20:47    444s] ### Net info: fully routed nets: 10608
[11/26 10:20:47    444s] ### Net info: trivial (< 2 pins) nets: 2
[11/26 10:20:47    444s] ### Net info: unrouted nets: 0
[11/26 10:20:47    444s] ### Net info: re-extraction nets: 0
[11/26 10:20:47    444s] ### Net info: ignored nets: 0
[11/26 10:20:47    444s] ### Net info: skip routing nets: 0
[11/26 10:20:47    444s] ### import design signature (96): route=1165978435 fixed_route=1363370530 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1978275474 dirty_area=0 del_dirty_area=0 cell=309985984 placement=962670190 pin_access=691748058 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1363370530 sns=1363370530 ppa_info=9532688
[11/26 10:20:47    444s] ### Time Record (DB Import) is uninstalled.
[11/26 10:20:47    444s] #NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
[11/26 10:20:47    444s] #Skip comparing routing design signature in db-snapshot flow
[11/26 10:20:47    444s] ### Time Record (Data Preparation) is installed.
[11/26 10:20:47    444s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:20:47    444s] ### Time Record (Global Routing) is installed.
[11/26 10:20:47    444s] ### Time Record (Global Routing) is uninstalled.
[11/26 10:20:47    444s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[11/26 10:20:47    444s] #Total number of routable nets = 10608.
[11/26 10:20:47    444s] #Total number of nets in the design = 10610.
[11/26 10:20:47    444s] #127 routable nets do not have any wires.
[11/26 10:20:47    444s] #10481 routable nets have routed wires.
[11/26 10:20:47    444s] #127 nets will be global routed.
[11/26 10:20:47    444s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/26 10:20:47    444s] ### Time Record (Data Preparation) is installed.
[11/26 10:20:47    444s] #Start routing data preparation on Tue Nov 26 10:20:47 2024
[11/26 10:20:47    444s] #
[11/26 10:20:47    444s] ### Time Record (Cell Pin Access) is installed.
[11/26 10:20:47    444s] #Initial pin access analysis.
[11/26 10:20:47    444s] #Detail pin access analysis.
[11/26 10:20:47    444s] ### Time Record (Cell Pin Access) is uninstalled.
[11/26 10:20:47    444s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:47    444s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:47    444s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:47    444s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:20:47    444s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:20:47    444s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:20:47    444s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:47    444s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:20:47    444s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:47    444s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:20:47    444s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:20:47    444s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/26 10:20:47    444s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:47    444s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/26 10:20:47    444s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/26 10:20:47    444s] #pin_access_rlayer=2(M2)
[11/26 10:20:47    444s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/26 10:20:47    444s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/26 10:20:47    444s] #enable_dpt_layer_shield=F
[11/26 10:20:47    444s] #has_line_end_grid=F
[11/26 10:20:48    444s] #Processed 104/0 dirty instances, 83/7 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(90 insts marked dirty, reset pre-exisiting dirty flag on 90 insts, 0 nets marked need extraction)
[11/26 10:20:48    444s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2925.39 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] #Regenerating Ggrids automatically.
[11/26 10:20:48    444s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/26 10:20:48    444s] #Using automatically generated G-grids.
[11/26 10:20:48    444s] #Done routing data preparation.
[11/26 10:20:48    444s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.24 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] #Found 0 nets for post-route si or timing fixing.
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #Finished routing data preparation on Tue Nov 26 10:20:48 2024
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #Cpu time = 00:00:00
[11/26 10:20:48    444s] #Elapsed time = 00:00:00
[11/26 10:20:48    444s] #Increased memory = 13.98 (MB)
[11/26 10:20:48    444s] #Total memory = 2934.24 (MB)
[11/26 10:20:48    444s] #Peak memory = 3010.35 (MB)
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:20:48    444s] ### Time Record (Global Routing) is installed.
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #Start global routing on Tue Nov 26 10:20:48 2024
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #Start global routing initialization on Tue Nov 26 10:20:48 2024
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #Number of eco nets is 127
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #Start global routing data preparation on Tue Nov 26 10:20:48 2024
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] ### build_merged_routing_blockage_rect_list starts on Tue Nov 26 10:20:48 2024 with memory = 2934.24 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] #Start routing resource analysis on Tue Nov 26 10:20:48 2024
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] ### init_is_bin_blocked starts on Tue Nov 26 10:20:48 2024 with memory = 2934.24 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### adjust_flow_cap starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### adjust_flow_per_partial_route_obs starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### set_via_blocked starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### copy_flow starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] #Routing resource analysis is done on Tue Nov 26 10:20:48 2024
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] ### report_flow_cap starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] #  Resource Analysis:
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/26 10:20:48    444s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/26 10:20:48    444s] #  --------------------------------------------------------------
[11/26 10:20:48    444s] #  M2             H         322         970        4761     0.00%
[11/26 10:20:48    444s] #  M3             V         835         553        4761     0.00%
[11/26 10:20:48    444s] #  --------------------------------------------------------------
[11/26 10:20:48    444s] #  Total                   1157      57.46%        9522     0.00%
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #  1 nets (0.01%) with 1 preferred extra spacing.
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### analyze_m2_tracks starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### report_initial_resource starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### mark_pg_pins_accessibility starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### set_net_region starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #Global routing data preparation is done on Tue Nov 26 10:20:48 2024
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] ### prepare_level starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### init level 1 starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### Level 1 hgrid = 69 X 69
[11/26 10:20:48    444s] ### prepare_level_flow starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #Global routing initialization is done on Tue Nov 26 10:20:48 2024
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #start global routing iteration 1...
[11/26 10:20:48    444s] ### init_flow_edge starts on Tue Nov 26 10:20:48 2024 with memory = 2934.75 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### routing at level 1 (topmost level) iter 0
[11/26 10:20:48    444s] ### measure_qor starts on Tue Nov 26 10:20:48 2024 with memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### measure_congestion starts on Tue Nov 26 10:20:48 2024 with memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] ### route_end starts on Tue Nov 26 10:20:48 2024 with memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[11/26 10:20:48    444s] #Total number of routable nets = 10608.
[11/26 10:20:48    444s] #Total number of nets in the design = 10610.
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #10608 routable nets have routed wires.
[11/26 10:20:48    444s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #Routed nets constraints summary:
[11/26 10:20:48    444s] #-----------------------------
[11/26 10:20:48    444s] #        Rules   Unconstrained  
[11/26 10:20:48    444s] #-----------------------------
[11/26 10:20:48    444s] #      Default             127  
[11/26 10:20:48    444s] #-----------------------------
[11/26 10:20:48    444s] #        Total             127  
[11/26 10:20:48    444s] #-----------------------------
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #Routing constraints summary of the whole design:
[11/26 10:20:48    444s] #------------------------------------------------
[11/26 10:20:48    444s] #        Rules   Pref Extra Space   Unconstrained  
[11/26 10:20:48    444s] #------------------------------------------------
[11/26 10:20:48    444s] #      Default                  1           10607  
[11/26 10:20:48    444s] #------------------------------------------------
[11/26 10:20:48    444s] #        Total                  1           10607  
[11/26 10:20:48    444s] #------------------------------------------------
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] ### adjust_flow_per_partial_route_obs starts on Tue Nov 26 10:20:48 2024 with memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### cal_base_flow starts on Tue Nov 26 10:20:48 2024 with memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### init_flow_edge starts on Tue Nov 26 10:20:48 2024 with memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### cal_flow starts on Tue Nov 26 10:20:48 2024 with memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### report_overcon starts on Tue Nov 26 10:20:48 2024 with memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #                 OverCon          
[11/26 10:20:48    444s] #                  #Gcell    %Gcell
[11/26 10:20:48    444s] #     Layer           (1)   OverCon  Flow/Cap
[11/26 10:20:48    444s] #  ----------------------------------------------
[11/26 10:20:48    444s] #  M2            0(0.00%)   (0.00%)     0.74  
[11/26 10:20:48    444s] #  M3            0(0.00%)   (0.00%)     0.40  
[11/26 10:20:48    444s] #  ----------------------------------------------
[11/26 10:20:48    444s] #     Total      0(0.00%)   (0.00%)
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/26 10:20:48    444s] #  Overflow after GR: 0.00% H + 0.00% V
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### cal_base_flow starts on Tue Nov 26 10:20:48 2024 with memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### init_flow_edge starts on Tue Nov 26 10:20:48 2024 with memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### cal_flow starts on Tue Nov 26 10:20:48 2024 with memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### generate_cong_map_content starts on Tue Nov 26 10:20:48 2024 with memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### update starts on Tue Nov 26 10:20:48 2024 with memory = 2934.99 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] #Complete Global Routing.
[11/26 10:20:48    444s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #  Routing Statistics
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #---------------+-----------+------+
[11/26 10:20:48    444s] #  Layer        | Length(um)|  Vias|
[11/26 10:20:48    444s] #---------------+-----------+------+
[11/26 10:20:48    444s] #  Active ( 0H) |          0|     0|
[11/26 10:20:48    444s] #  M1 ( 1V)     |          0| 19739|
[11/26 10:20:48    444s] #  M2 ( 2H)     |     118696| 37526|
[11/26 10:20:48    444s] #  M3 ( 3V)     |      69891|     0|
[11/26 10:20:48    444s] #  M4 ( 4H)     |          0|     0|
[11/26 10:20:48    444s] #  M5 ( 5V)     |          0|     0|
[11/26 10:20:48    444s] #  M6 ( 6H)     |          0|     0|
[11/26 10:20:48    444s] #  M7 ( 7V)     |          0|     0|
[11/26 10:20:48    444s] #  M8 ( 8H)     |          0|     0|
[11/26 10:20:48    444s] #  M9 ( 9V)     |          0|     0|
[11/26 10:20:48    444s] #  Pad (10H)    |          0|     0|
[11/26 10:20:48    444s] #---------------+-----------+------+
[11/26 10:20:48    444s] #  Total        |     188587| 57265|
[11/26 10:20:48    444s] #---------------+-----------+------+
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] # Total half perimeter of net bounding box: 191064 um.
[11/26 10:20:48    444s] ### update cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### report_overcon starts on Tue Nov 26 10:20:48 2024 with memory = 2935.05 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### report_overcon starts on Tue Nov 26 10:20:48 2024 with memory = 2935.05 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] #Max overcon = 0 track.
[11/26 10:20:48    444s] #Total overcon = 0.00%.
[11/26 10:20:48    444s] #Worst layer Gcell overcon rate = 0.00%.
[11/26 10:20:48    444s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    444s] ### global_route design signature (99): route=34675632 net_attr=1932800743
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #Global routing statistics:
[11/26 10:20:48    444s] #Cpu time = 00:00:00
[11/26 10:20:48    444s] #Elapsed time = 00:00:00
[11/26 10:20:48    444s] #Increased memory = 0.80 (MB)
[11/26 10:20:48    444s] #Total memory = 2935.05 (MB)
[11/26 10:20:48    444s] #Peak memory = 3010.35 (MB)
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #Finished global routing on Tue Nov 26 10:20:48 2024
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] #
[11/26 10:20:48    444s] ### Time Record (Global Routing) is uninstalled.
[11/26 10:20:48    444s] ### Time Record (Data Preparation) is installed.
[11/26 10:20:48    444s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:20:48    444s] ### track-assign external-init starts on Tue Nov 26 10:20:48 2024 with memory = 2934.70 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    444s] ### Time Record (Track Assignment) is installed.
[11/26 10:20:48    444s] ### Time Record (Data Preparation) is installed.
[11/26 10:20:48    445s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:20:48    445s] ### Time Record (Track Assignment) is uninstalled.
[11/26 10:20:48    445s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    445s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.70 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    445s] ### track-assign engine-init starts on Tue Nov 26 10:20:48 2024 with memory = 2934.70 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    445s] ### Time Record (Track Assignment) is installed.
[11/26 10:20:48    445s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:48    445s] ### track-assign core-engine starts on Tue Nov 26 10:20:48 2024 with memory = 2934.70 (MB), peak = 3010.35 (MB)
[11/26 10:20:48    445s] #Start Track Assignment.
[11/26 10:20:48    445s] #Done with 10 horizontal wires in 3 hboxes and 6 vertical wires in 3 hboxes.
[11/26 10:20:48    445s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[11/26 10:20:48    445s] #Complete Track Assignment.
[11/26 10:20:48    445s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:20:48    445s] #
[11/26 10:20:48    445s] #  Routing Statistics
[11/26 10:20:48    445s] #
[11/26 10:20:48    445s] #---------------+-----------+------+
[11/26 10:20:48    445s] #  Layer        | Length(um)|  Vias|
[11/26 10:20:48    445s] #---------------+-----------+------+
[11/26 10:20:48    445s] #  Active ( 0H) |          0|     0|
[11/26 10:20:48    445s] #  M1 ( 1V)     |          0| 19739|
[11/26 10:20:48    445s] #  M2 ( 2H)     |     118699| 37526|
[11/26 10:20:48    445s] #  M3 ( 3V)     |      69896|     0|
[11/26 10:20:48    445s] #  M4 ( 4H)     |          0|     0|
[11/26 10:20:48    445s] #  M5 ( 5V)     |          0|     0|
[11/26 10:20:48    445s] #  M6 ( 6H)     |          0|     0|
[11/26 10:20:48    445s] #  M7 ( 7V)     |          0|     0|
[11/26 10:20:48    445s] #  M8 ( 8H)     |          0|     0|
[11/26 10:20:48    445s] #  M9 ( 9V)     |          0|     0|
[11/26 10:20:48    445s] #  Pad (10H)    |          0|     0|
[11/26 10:20:48    445s] #---------------+-----------+------+
[11/26 10:20:48    445s] #  Total        |     188595| 57265|
[11/26 10:20:48    445s] #---------------+-----------+------+
[11/26 10:20:48    445s] #
[11/26 10:20:48    445s] # Total half perimeter of net bounding box: 191064 um.
[11/26 10:20:49    445s] ### track_assign design signature (102): route=1868099504
[11/26 10:20:49    445s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[11/26 10:20:49    445s] ### Time Record (Track Assignment) is uninstalled.
[11/26 10:20:49    445s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.71 (MB), peak = 3010.35 (MB)
[11/26 10:20:49    445s] #
[11/26 10:20:49    445s] #number of short segments in preferred routing layers
[11/26 10:20:49    445s] #	
[11/26 10:20:49    445s] #	
[11/26 10:20:49    445s] #
[11/26 10:20:49    445s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/26 10:20:49    445s] #Cpu time = 00:00:01
[11/26 10:20:49    445s] #Elapsed time = 00:00:01
[11/26 10:20:49    445s] #Increased memory = 14.45 (MB)
[11/26 10:20:49    445s] #Total memory = 2934.71 (MB)
[11/26 10:20:49    445s] #Peak memory = 3010.35 (MB)
[11/26 10:20:49    445s] ### Time Record (Detail Routing) is installed.
[11/26 10:20:49    445s] ### Time Record (Data Preparation) is installed.
[11/26 10:20:49    445s] ### Time Record (Data Preparation) is uninstalled.
[11/26 10:20:49    445s] ### drc_pitch = 1392 ( 0.34800 um) drc_range = 736 ( 0.18400 um) route_pitch = 1392 ( 0.34800 um) patch_pitch = 9712 ( 2.42800 um) top_route_layer = 3 top_pin_layer = 3
[11/26 10:20:49    445s] #
[11/26 10:20:49    445s] #Start Detail Routing..
[11/26 10:20:49    445s] #start initial detail routing ...
[11/26 10:20:49    445s] ### Design has 0 dirty nets, 386 dirty-areas)
[11/26 10:20:51    447s] # ECO: 12.40% of the total area was rechecked for DRC, and 20.66% required routing.
[11/26 10:20:51    447s] #   number of violations = 4
[11/26 10:20:51    447s] #
[11/26 10:20:51    447s] #  By Layer and Type:
[11/26 10:20:51    447s] #
[11/26 10:20:51    447s] #---------+------+------+------+-------+
[11/26 10:20:51    447s] #  -      | Short| EolKO| ViaIP| Totals|
[11/26 10:20:51    447s] #---------+------+------+------+-------+
[11/26 10:20:51    447s] #  M1     |     0|     0|     1|      1|
[11/26 10:20:51    447s] #  M2     |     2|     1|     0|      3|
[11/26 10:20:51    447s] #  Totals |     2|     1|     1|      4|
[11/26 10:20:51    447s] #---------+------+------+------+-------+
[11/26 10:20:51    447s] #
[11/26 10:20:51    447s] #90 out of 8987 instances (1.0%) need to be verified(marked ipoed), dirty area = 0.3%.
[11/26 10:20:51    447s] #0.00% of the total area is being checked for drcs
[11/26 10:20:51    447s] #0.0% of the total area was checked
[11/26 10:20:51    447s] ### Gcell dirty-map stats: routing = 26.34%, drc-check-only = 11.66%, dirty-area = 4.83%
[11/26 10:20:51    447s] ### Gcell ext dirty-map stats: fill = 4603[96.68%] (M1 = 3491[73.32%], M2 = 4597[96.56%], M3 = 4516[94.85%]), total gcell = 4761
[11/26 10:20:51    447s] #   number of violations = 4
[11/26 10:20:51    447s] #
[11/26 10:20:51    447s] #  By Layer and Type:
[11/26 10:20:51    447s] #
[11/26 10:20:51    447s] #---------+------+------+------+-------+
[11/26 10:20:51    447s] #  -      | Short| EolKO| ViaIP| Totals|
[11/26 10:20:51    447s] #---------+------+------+------+-------+
[11/26 10:20:51    447s] #  M1     |     0|     0|     1|      1|
[11/26 10:20:51    447s] #  M2     |     2|     1|     0|      3|
[11/26 10:20:51    447s] #  Totals |     2|     1|     1|      4|
[11/26 10:20:51    447s] #---------+------+------+------+-------+
[11/26 10:20:51    447s] #
[11/26 10:20:51    447s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2940.54 (MB), peak = 3045.27 (MB)
[11/26 10:20:51    447s] #start 1st optimization iteration ...
[11/26 10:20:51    447s] ### Gcell dirty-map stats: routing = 26.57%, drc-check-only = 11.43%, dirty-area = 4.83%
[11/26 10:20:51    447s] ### Gcell ext dirty-map stats: fill = 4603[96.68%] (M1 = 3491[73.32%], M2 = 4597[96.56%], M3 = 4516[94.85%]), total gcell = 4761
[11/26 10:20:51    447s] #   number of violations = 1
[11/26 10:20:51    447s] #
[11/26 10:20:51    447s] #  By Layer and Type:
[11/26 10:20:51    447s] #
[11/26 10:20:51    447s] #---------+------+-------+
[11/26 10:20:51    447s] #  -      | EolKO| Totals|
[11/26 10:20:51    447s] #---------+------+-------+
[11/26 10:20:51    447s] #  M1     |     0|      0|
[11/26 10:20:51    447s] #  M2     |     1|      1|
[11/26 10:20:51    447s] #  Totals |     1|      1|
[11/26 10:20:51    447s] #---------+------+-------+
[11/26 10:20:51    447s] #
[11/26 10:20:51    447s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2937.86 (MB), peak = 3045.27 (MB)
[11/26 10:20:51    447s] #start 2nd optimization iteration ...
[11/26 10:20:51    447s] ### Gcell dirty-map stats: routing = 26.57%, drc-check-only = 11.43%, dirty-area = 4.83%
[11/26 10:20:51    447s] ### Gcell ext dirty-map stats: fill = 4603[96.68%] (M1 = 3491[73.32%], M2 = 4597[96.56%], M3 = 4516[94.85%]), total gcell = 4761
[11/26 10:20:51    447s] #   number of violations = 0
[11/26 10:20:51    447s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2938.27 (MB), peak = 3045.27 (MB)
[11/26 10:20:51    447s] #Complete Detail Routing.
[11/26 10:20:51    447s] #Total number of nets with non-default rule or having extra spacing = 1
[11/26 10:20:51    447s] #
[11/26 10:20:51    447s] #  Routing Statistics
[11/26 10:20:51    447s] #
[11/26 10:20:51    447s] #---------------+-----------+------+
[11/26 10:20:51    447s] #  Layer        | Length(um)|  Vias|
[11/26 10:20:51    447s] #---------------+-----------+------+
[11/26 10:20:51    447s] #  Active ( 0H) |          0|     0|
[11/26 10:20:51    447s] #  M1 ( 1V)     |          0| 19769|
[11/26 10:20:51    447s] #  M2 ( 2H)     |     118715| 37602|
[11/26 10:20:51    447s] #  M3 ( 3V)     |      69907|     0|
[11/26 10:20:51    447s] #  M4 ( 4H)     |          0|     0|
[11/26 10:20:51    447s] #  M5 ( 5V)     |          0|     0|
[11/26 10:20:51    447s] #  M6 ( 6H)     |          0|     0|
[11/26 10:20:51    447s] #  M7 ( 7V)     |          0|     0|
[11/26 10:20:51    447s] #  M8 ( 8H)     |          0|     0|
[11/26 10:20:51    447s] #  M9 ( 9V)     |          0|     0|
[11/26 10:20:51    447s] #  Pad (10H)    |          0|     0|
[11/26 10:20:51    447s] #---------------+-----------+------+
[11/26 10:20:51    447s] #  Total        |     188622| 57371|
[11/26 10:20:51    447s] #---------------+-----------+------+
[11/26 10:20:51    447s] #
[11/26 10:20:51    447s] # Total half perimeter of net bounding box: 191064 um.
[11/26 10:20:51    447s] #Total number of DRC violations = 0
[11/26 10:20:51    447s] ### Time Record (Detail Routing) is uninstalled.
[11/26 10:20:51    447s] #Cpu time = 00:00:02
[11/26 10:20:51    447s] #Elapsed time = 00:00:02
[11/26 10:20:51    447s] #Increased memory = -0.11 (MB)
[11/26 10:20:51    447s] #Total memory = 2934.61 (MB)
[11/26 10:20:51    447s] #Peak memory = 3045.27 (MB)
[11/26 10:20:51    447s] #detailRoute Statistics:
[11/26 10:20:51    447s] #Cpu time = 00:00:02
[11/26 10:20:51    447s] #Elapsed time = 00:00:02
[11/26 10:20:51    447s] #Increased memory = -0.11 (MB)
[11/26 10:20:51    447s] #Total memory = 2934.61 (MB)
[11/26 10:20:51    447s] #Peak memory = 3045.27 (MB)
[11/26 10:20:51    447s] ### global_detail_route design signature (112): route=402975800 flt_obj=0 vio=1905142130 shield_wire=1
[11/26 10:20:51    447s] ### Time Record (DB Export) is installed.
[11/26 10:20:51    447s] ### export design design signature (113): route=402975800 fixed_route=1363370530 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=977022861 dirty_area=0 del_dirty_area=0 cell=309985984 placement=962693230 pin_access=1020487965 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1363370530 sns=1363370530 ppa_info=9532688
[11/26 10:20:51    448s] ### Time Record (DB Export) is uninstalled.
[11/26 10:20:51    448s] ### Time Record (Post Callback) is installed.
[11/26 10:20:51    448s] ### Time Record (Post Callback) is uninstalled.
[11/26 10:20:51    448s] #
[11/26 10:20:51    448s] #globalDetailRoute statistics:
[11/26 10:20:51    448s] #Cpu time = 00:00:04
[11/26 10:20:51    448s] #Elapsed time = 00:00:04
[11/26 10:20:51    448s] #Increased memory = -60.31 (MB)
[11/26 10:20:51    448s] #Total memory = 2861.51 (MB)
[11/26 10:20:51    448s] #Peak memory = 3045.27 (MB)
[11/26 10:20:51    448s] #Number of warnings = 3
[11/26 10:20:51    448s] #Total number of warnings = 58
[11/26 10:20:51    448s] #Number of fails = 0
[11/26 10:20:51    448s] #Total number of fails = 0
[11/26 10:20:51    448s] #Complete globalDetailRoute on Tue Nov 26 10:20:51 2024
[11/26 10:20:51    448s] #
[11/26 10:20:51    448s] ### import design signature (114): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1020487965 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/26 10:20:51    448s] ### Time Record (globalDetailRoute) is uninstalled.
[11/26 10:20:51    448s] #
[11/26 10:20:51    448s] #  Scalability Statistics
[11/26 10:20:51    448s] #
[11/26 10:20:51    448s] #-------------------------+---------+-------------+------------+
[11/26 10:20:51    448s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[11/26 10:20:51    448s] #-------------------------+---------+-------------+------------+
[11/26 10:20:51    448s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:51    448s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:51    448s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:51    448s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:51    448s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:51    448s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:51    448s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:51    448s] #  Global Routing         | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:51    448s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[11/26 10:20:51    448s] #  Detail Routing         | 00:00:02|     00:00:02|         1.0|
[11/26 10:20:51    448s] #  Entire Command         | 00:00:04|     00:00:04|         1.0|
[11/26 10:20:51    448s] #-------------------------+---------+-------------+------------+
[11/26 10:20:51    448s] #
[11/26 10:20:51    448s] *** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:04.1/0:00:04.2 (1.0), totSession cpu/real = 0:07:28.2/0:09:12.6 (0.8), mem = 3446.0M
[11/26 10:20:51    448s] 
[11/26 10:20:51    448s] =============================================================================================
[11/26 10:20:51    448s]  Step TAT Report : EcoRoute #1 / optDesign #5                                   23.12-s091_1
[11/26 10:20:51    448s] =============================================================================================
[11/26 10:20:51    448s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:20:51    448s] ---------------------------------------------------------------------------------------------
[11/26 10:20:51    448s] [ GlobalRoute            ]      1   0:00:00.4  (   9.6 % )     0:00:00.4 /  0:00:00.4    0.9
[11/26 10:20:51    448s] [ DetailRoute            ]      1   0:00:02.4  (  56.6 % )     0:00:02.4 /  0:00:02.4    1.0
[11/26 10:20:51    448s] [ MISC                   ]          0:00:01.4  (  33.8 % )     0:00:01.4 /  0:00:01.4    1.0
[11/26 10:20:51    448s] ---------------------------------------------------------------------------------------------
[11/26 10:20:51    448s]  EcoRoute #1 TOTAL                  0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.1    1.0
[11/26 10:20:51    448s] ---------------------------------------------------------------------------------------------
[11/26 10:20:51    448s] **optDesign ... cpu = 0:00:14, real = 0:00:27, mem = 2860.2M, totSessionCpu=0:07:28 **
[11/26 10:20:51    448s] New Signature Flow (restoreNanoRouteOptions) ....
[11/26 10:20:51    448s] Begin: Collecting metrics
[11/26 10:20:51    448s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3458 |   16 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:02  |        3509 |      |     |
| drv_eco_fixing    |     0.000 |   -0.032 |         0 |       -0 |       36.31 | 0:00:02  |        3494 |    0 |   0 |
| wns_fixing        |     0.000 |    0.002 |         0 |        0 |       36.39 | 0:00:03  |        3588 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3473 |      |     |
| pre_route_summary |           |    0.002 |           |        0 |       36.39 | 0:00:00  |        3488 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:04  |        3430 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:51    448s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3045.3M, current mem=2860.2M)

[11/26 10:20:51    448s] End: Collecting metrics
[11/26 10:20:51    448s] **INFO: flowCheckPoint #11 PostEcoSummary
[11/26 10:20:51    448s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[11/26 10:20:52    448s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 10:20:52    448s] eee: pegSigSF=1.070000
[11/26 10:20:52    448s] Initializing multi-corner resistance tables ...
[11/26 10:20:52    448s] eee: Grid unit RC data computation started
[11/26 10:20:52    448s] eee: Grid unit RC data computation completed
[11/26 10:20:52    448s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 10:20:52    448s] eee: l=2 avDens=0.420264 usedTrk=11378.645769 availTrk=27075.000000 sigTrk=11378.645769
[11/26 10:20:52    448s] eee: l=3 avDens=0.244195 usedTrk=6574.947130 availTrk=26925.000000 sigTrk=6574.947130
[11/26 10:20:52    448s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:52    448s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:52    448s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:52    448s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:52    448s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:52    448s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:52    448s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 10:20:52    448s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 10:20:52    448s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 10:20:52    448s] eee: NetCapCache creation started. (Current Mem: 3445.973M) 
[11/26 10:20:52    448s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3445.973M) 
[11/26 10:20:52    448s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 10:20:52    448s] eee: Metal Layers Info:
[11/26 10:20:52    448s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:20:52    448s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 10:20:52    448s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:20:52    448s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 10:20:52    448s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 10:20:52    448s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 10:20:52    448s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 10:20:52    448s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 10:20:52    448s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 10:20:52    448s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 10:20:52    448s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 10:20:52    448s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 10:20:52    448s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 10:20:52    448s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 10:20:52    448s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 10:20:52    448s] ### Net info: total nets: 10610
[11/26 10:20:52    448s] ### Net info: dirty nets: 0
[11/26 10:20:52    448s] ### Net info: marked as disconnected nets: 0
[11/26 10:20:52    448s] ### Net info: fully routed nets: 10608
[11/26 10:20:52    448s] ### Net info: trivial (< 2 pins) nets: 2
[11/26 10:20:52    448s] ### Net info: unrouted nets: 0
[11/26 10:20:52    448s] ### Net info: re-extraction nets: 0
[11/26 10:20:52    448s] ### Net info: ignored nets: 0
[11/26 10:20:52    448s] ### Net info: skip routing nets: 0
[11/26 10:20:52    448s] ### import design signature (115): route=1015868727 fixed_route=1015868727 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1794367516 dirty_area=0 del_dirty_area=0 cell=309985984 placement=962693230 pin_access=1020487965 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1363370530 sns=1363370530 ppa_info=9532688
[11/26 10:20:52    448s] #Extract in post route mode
[11/26 10:20:52    448s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[11/26 10:20:52    448s] #Fast data preparation for tQuantus.
[11/26 10:20:52    448s] #Start routing data preparation on Tue Nov 26 10:20:52 2024
[11/26 10:20:52    448s] #
[11/26 10:20:52    448s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:52    448s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:52    448s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:20:52    448s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:20:52    448s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:20:52    448s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:20:52    448s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:52    448s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:20:52    448s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:52    448s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:20:52    448s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:20:52    448s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/26 10:20:52    448s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:20:52    448s] #Regenerating Ggrids automatically.
[11/26 10:20:52    448s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/26 10:20:52    448s] #Using automatically generated G-grids.
[11/26 10:20:52    448s] #Done routing data preparation.
[11/26 10:20:52    448s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2861.58 (MB), peak = 3045.27 (MB)
[11/26 10:20:52    448s] #Start routing data preparation on Tue Nov 26 10:20:52 2024
[11/26 10:20:52    448s] #
[11/26 10:20:52    448s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/26 10:20:52    448s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/26 10:20:52    448s] #pin_access_rlayer=2(M2)
[11/26 10:20:52    448s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/26 10:20:52    448s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/26 10:20:52    448s] #enable_dpt_layer_shield=F
[11/26 10:20:52    448s] #has_line_end_grid=F
[11/26 10:20:52    448s] #Regenerating Ggrids automatically.
[11/26 10:20:52    448s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/26 10:20:52    448s] #Using automatically generated G-grids.
[11/26 10:20:52    448s] #Done routing data preparation.
[11/26 10:20:52    448s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2874.23 (MB), peak = 3045.27 (MB)
[11/26 10:20:52    448s] #
[11/26 10:20:52    448s] #Start tQuantus RC extraction...
[11/26 10:20:52    448s] #Start building rc corner(s)...
[11/26 10:20:52    448s] #Number of RC Corner = 1
[11/26 10:20:52    448s] #Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[11/26 10:20:52    448s] #(i=10, n=10 4000)
[11/26 10:20:52    448s] #LISD -> M1 (1)
[11/26 10:20:52    448s] #M1 -> M2 (2)
[11/26 10:20:52    448s] #M2 -> M3 (3)
[11/26 10:20:52    448s] #M3 -> M4 (4)
[11/26 10:20:52    448s] #M4 -> M5 (5)
[11/26 10:20:52    448s] #M5 -> M6 (6)
[11/26 10:20:52    448s] #M6 -> M7 (7)
[11/26 10:20:52    448s] #M7 -> M8 (8)
[11/26 10:20:52    448s] #M8 -> M9 (9)
[11/26 10:20:52    448s] #M9 -> Pad (10)
[11/26 10:20:52    448s] #SADV-On
[11/26 10:20:52    448s] # Corner(s) : 
[11/26 10:20:52    448s] #RC_corner_25 [25.00]
[11/26 10:20:52    449s] # Corner id: 0
[11/26 10:20:52    449s] # Layout Scale: 1.000000
[11/26 10:20:52    449s] # Has Metal Fill model: yes
[11/26 10:20:52    449s] # Temperature was set
[11/26 10:20:52    449s] # Temperature : 25.000000
[11/26 10:20:52    449s] # Ref. Temp   : 25.000000
[11/26 10:20:52    449s] #SADV-Off
[11/26 10:20:52    449s] #
[11/26 10:20:52    449s] #layer[1] tech width 288 != ict width 400.0
[11/26 10:20:52    449s] #
[11/26 10:20:52    449s] #layer[1] tech spc 288 != ict spc 464.0
[11/26 10:20:52    449s] #
[11/26 10:20:52    449s] #layer[4] tech width 384 != ict width 288.0
[11/26 10:20:52    449s] #
[11/26 10:20:52    449s] #layer[4] tech spc 384 != ict spc 288.0
[11/26 10:20:52    449s] #
[11/26 10:20:52    449s] #layer[6] tech width 512 != ict width 384.0
[11/26 10:20:52    449s] #
[11/26 10:20:52    449s] #layer[6] tech spc 512 != ict spc 384.0
[11/26 10:20:52    449s] #
[11/26 10:20:52    449s] #layer[8] tech width 640 != ict width 512.0
[11/26 10:20:52    449s] #
[11/26 10:20:52    449s] #layer[8] tech spc 640 != ict spc 512.0
[11/26 10:20:52    449s] #
[11/26 10:20:52    449s] #layer[10] tech spc 32000 != ict spc 640.0
[11/26 10:20:52    449s] #total pattern=220 [10, 605]
[11/26 10:20:52    449s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/26 10:20:52    449s] #found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/26 10:20:52    449s] #found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
[11/26 10:20:52    449s] #CCE Version read = IQuantus/TQuantus 23.1.1-s122
[11/26 10:20:52    449s] #number model r/c [1,1] [10,605] read
[11/26 10:20:52    449s] #0 rcmodel(s) requires rebuild
[11/26 10:20:52    449s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2876.70 (MB), peak = 3045.27 (MB)
[11/26 10:20:52    449s] #Finish check_net_pin_list step Enter extract
[11/26 10:20:52    449s] #Start init net ripin tree building
[11/26 10:20:52    449s] #Finish init net ripin tree building
[11/26 10:20:52    449s] #Cpu time = 00:00:00
[11/26 10:20:52    449s] #Elapsed time = 00:00:00
[11/26 10:20:52    449s] #Increased memory = 0.00 (MB)
[11/26 10:20:52    449s] #Total memory = 2876.70 (MB)
[11/26 10:20:52    449s] #Peak memory = 3045.27 (MB)
[11/26 10:20:52    449s] #begin processing metal fill model file
[11/26 10:20:52    449s] #end processing metal fill model file
[11/26 10:20:52    449s] #Length limit = 200 pitches
[11/26 10:20:52    449s] #opt mode = 2
[11/26 10:20:52    449s] #Finish check_net_pin_list step Fix net pin list
[11/26 10:20:52    449s] #Start generate extraction boxes.
[11/26 10:20:52    449s] #
[11/26 10:20:52    449s] #Extract using 30 x 30 Hboxes
[11/26 10:20:52    449s] #5x5 initial hboxes
[11/26 10:20:52    449s] #Use area based hbox pruning.
[11/26 10:20:52    449s] #0/0 hboxes pruned.
[11/26 10:20:52    449s] #Complete generating extraction boxes.
[11/26 10:20:53    449s] #Start step Extraction
[11/26 10:20:53    449s] #Extract 15 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
[11/26 10:20:53    449s] #Process 0 special clock nets for rc extraction
[11/26 10:20:53    449s] #Total 10608 nets were built. 1397 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/26 10:20:54    450s] #Run Statistics for Extraction:
[11/26 10:20:54    450s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[11/26 10:20:54    450s] #   Increased memory =    23.16 (MB), total memory =  2899.86 (MB), peak memory =  3045.27 (MB)
[11/26 10:20:54    450s] #Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d
[11/26 10:20:54    450s] #Finish registering nets and terms for rcdb.
[11/26 10:20:54    450s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2897.43 (MB), peak = 3045.27 (MB)
[11/26 10:20:54    450s] #RC Statistics: 42180 Res, 25147 Ground Cap, 754 XCap (Edge to Edge)
[11/26 10:20:54    450s] #RC V/H edge ratio: 0.73, Avg V/H Edge Length: 20020.54 (19868), Avg L-Edge Length: 14303.08 (10037)
[11/26 10:20:54    450s] #Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d.
[11/26 10:20:54    450s] #Start writing RC data.
[11/26 10:20:54    450s] #Finish writing RC data
[11/26 10:20:54    450s] #Finish writing rcdb with 52830 nodes, 42222 edges, and 2328 xcaps
[11/26 10:20:54    450s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2891.86 (MB), peak = 3045.27 (MB)
[11/26 10:20:54    450s] Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d' ...
[11/26 10:20:54    450s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d' for reading (mem: 3465.270M)
[11/26 10:20:54    450s] Reading RCDB with compressed RC data.
[11/26 10:20:54    450s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d' for content verification (mem: 3465.270M)
[11/26 10:20:54    450s] Reading RCDB with compressed RC data.
[11/26 10:20:54    450s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d': 0 access done (mem: 3465.270M)
[11/26 10:20:54    450s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d': 0 access done (mem: 3465.270M)
[11/26 10:20:54    450s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3465.270M)
[11/26 10:20:54    450s] Following multi-corner parasitics specified:
[11/26 10:20:54    450s] 	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d (rcdb)
[11/26 10:20:54    450s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d' for reading (mem: 3465.270M)
[11/26 10:20:54    450s] Reading RCDB with compressed RC data.
[11/26 10:20:54    450s] 		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d specified
[11/26 10:20:54    450s] Cell dist_sort, hinst 
[11/26 10:20:54    450s] processing rcdb (/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d) for hinst (top) of cell (dist_sort);
[11/26 10:20:54    451s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d': 0 access done (mem: 3465.270M)
[11/26 10:20:54    451s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3465.270M)
[11/26 10:20:54    451s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3465.270M)
[11/26 10:20:54    451s] Reading RCDB with compressed RC data.
[11/26 10:20:54    451s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3473.270M)
[11/26 10:20:54    451s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3473.270M)
[11/26 10:20:54    451s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 3473.270M)
[11/26 10:20:54    451s] #
[11/26 10:20:54    451s] #Restore RCDB.
[11/26 10:20:54    451s] #
[11/26 10:20:54    451s] #Complete tQuantus RC extraction.
[11/26 10:20:54    451s] #Cpu time = 00:00:02
[11/26 10:20:54    451s] #Elapsed time = 00:00:02
[11/26 10:20:54    451s] #Increased memory = 18.45 (MB)
[11/26 10:20:54    451s] #Total memory = 2892.69 (MB)
[11/26 10:20:54    451s] #Peak memory = 3045.27 (MB)
[11/26 10:20:54    451s] #
[11/26 10:20:54    451s] #1397 inserted nodes are removed
[11/26 10:20:54    451s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[11/26 10:20:54    451s] ### export design design signature (117): route=1037574277 fixed_route=1037574277 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1741852350 dirty_area=0 del_dirty_area=0 cell=309985984 placement=962693230 pin_access=1020487965 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1363370530 sns=1363370530 ppa_info=9532688
[11/26 10:20:54    451s] ### import design signature (118): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1020487965 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/26 10:20:54    451s] #Start Design Signature (0)
[11/26 10:20:54    451s] #Finish Inst Signature in MT(59936383)
[11/26 10:20:54    451s] #Finish Net Signature in MT(125720612)
[11/26 10:20:54    451s] #Finish SNet Signature in MT (182544910)
[11/26 10:20:54    451s] #Run time and memory report for RC extraction:
[11/26 10:20:54    451s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/26 10:20:54    451s] #Run Statistics for snet signature:
[11/26 10:20:54    451s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:54    451s] #   Increased memory =     0.00 (MB), total memory =  2875.85 (MB), peak memory =  3045.27 (MB)
[11/26 10:20:54    451s] #Run Statistics for Net Final Signature:
[11/26 10:20:54    451s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:54    451s] #   Increased memory =     0.00 (MB), total memory =  2875.85 (MB), peak memory =  3045.27 (MB)
[11/26 10:20:54    451s] #Run Statistics for Net launch:
[11/26 10:20:54    451s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:54    451s] #   Increased memory =     0.00 (MB), total memory =  2875.85 (MB), peak memory =  3045.27 (MB)
[11/26 10:20:54    451s] #Run Statistics for Net init_dbsNet_slist:
[11/26 10:20:54    451s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:54    451s] #   Increased memory =     0.00 (MB), total memory =  2875.85 (MB), peak memory =  3045.27 (MB)
[11/26 10:20:54    451s] #Run Statistics for net signature:
[11/26 10:20:54    451s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:54    451s] #   Increased memory =     0.00 (MB), total memory =  2875.85 (MB), peak memory =  3045.27 (MB)
[11/26 10:20:54    451s] #Run Statistics for inst signature:
[11/26 10:20:54    451s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:20:54    451s] #   Increased memory =    -0.75 (MB), total memory =  2875.85 (MB), peak memory =  3045.27 (MB)
[11/26 10:20:54    451s] **optDesign ... cpu = 0:00:17, real = 0:00:30, mem = 2875.8M, totSessionCpu=0:07:31 **
[11/26 10:20:54    451s] Starting delay calculation for Setup views
[11/26 10:20:55    451s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/26 10:20:55    451s] AAE_INFO: resetNetProps viewIdx 0 
[11/26 10:20:55    451s] Starting SI iteration 1 using Infinite Timing Windows
[11/26 10:20:55    451s] #################################################################################
[11/26 10:20:55    451s] # Design Stage: PostRoute
[11/26 10:20:55    451s] # Design Name: dist_sort
[11/26 10:20:55    451s] # Design Mode: 90nm
[11/26 10:20:55    451s] # Analysis Mode: MMMC OCV 
[11/26 10:20:55    451s] # Parasitics Mode: SPEF/RCDB 
[11/26 10:20:55    451s] # Signoff Settings: SI On 
[11/26 10:20:55    451s] #################################################################################
[11/26 10:20:55    451s] AAE_INFO: 1 threads acquired from CTE.
[11/26 10:20:55    451s] Setting infinite Tws ...
[11/26 10:20:55    451s] First Iteration Infinite Tw... 
[11/26 10:20:55    451s] Calculate early delays in OCV mode...
[11/26 10:20:55    451s] Calculate late delays in OCV mode...
[11/26 10:20:55    451s] Topological Sorting (REAL = 0:00:00.0, MEM = 3457.8M, InitMEM = 3457.8M)
[11/26 10:20:55    451s] Start delay calculation (fullDC) (1 T). (MEM=2899.35)
[11/26 10:20:55    451s] End AAE Lib Interpolated Model. (MEM=3469.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:55    451s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3469.441M)
[11/26 10:20:55    451s] Reading RCDB with compressed RC data.
[11/26 10:20:55    451s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3469.4M)
[11/26 10:20:57    453s] Total number of fetched objects 10608
[11/26 10:20:57    453s] AAE_INFO-618: Total number of nets in the design is 10610,  100.0 percent of the nets selected for SI analysis
[11/26 10:20:57    453s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:57    453s] End delay calculation. (MEM=2917.02 CPU=0:00:01.7 REAL=0:00:02.0)
[11/26 10:20:57    453s] End delay calculation (fullDC). (MEM=2917.02 CPU=0:00:01.8 REAL=0:00:02.0)
[11/26 10:20:57    453s] Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/.AAE_Ayg4IM/.AAE_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00/waveform.data...
[11/26 10:20:57    453s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 3495.1M) ***
[11/26 10:20:57    453s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3495.1M)
[11/26 10:20:57    453s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/26 10:20:57    454s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3495.1M)
[11/26 10:20:57    454s] Starting SI iteration 2
[11/26 10:20:57    454s] Calculate early delays in OCV mode...
[11/26 10:20:57    454s] Calculate late delays in OCV mode...
[11/26 10:20:57    454s] Start delay calculation (fullDC) (1 T). (MEM=2920.92)
[11/26 10:20:57    454s] End AAE Lib Interpolated Model. (MEM=3446.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:57    454s] Glitch Analysis: View default_setup_view -- Total Number of Nets Skipped = 25. 
[11/26 10:20:57    454s] Glitch Analysis: View default_setup_view -- Total Number of Nets Analyzed = 10608. 
[11/26 10:20:57    454s] Total number of fetched objects 10608
[11/26 10:20:57    454s] AAE_INFO-618: Total number of nets in the design is 10610,  0.8 percent of the nets selected for SI analysis
[11/26 10:20:57    454s] End delay calculation. (MEM=2928.08 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 10:20:57    454s] End delay calculation (fullDC). (MEM=2928.08 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 10:20:57    454s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3382.9M) ***
[11/26 10:20:58    454s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:04.0 totSessionCpu=0:07:35 mem=3382.9M)
[11/26 10:20:58    454s] End AAE Lib Interpolated Model. (MEM=3446.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:20:58    454s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:58    454s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3476.0M, EPOCH TIME: 1732634458.484306
[11/26 10:20:58    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:58    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:58    454s] 
[11/26 10:20:58    454s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:58    454s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:58    454s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3476.0M, EPOCH TIME: 1732634458.489929
[11/26 10:20:58    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:58    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:58    454s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:58    454s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |   N/A   |  0.005  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (3)       |   -0.007   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.393%
------------------------------------------------------------------

[11/26 10:20:58    454s] **optDesign ... cpu = 0:00:21, real = 0:00:34, mem = 2924.2M, totSessionCpu=0:07:35 **
[11/26 10:20:58    454s] Begin: Collecting metrics
[11/26 10:20:58    454s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3458 |   16 |   0 |
| ccopt_pro          |           |          |           |          |             | 0:00:02  |        3509 |      |     |
| drv_eco_fixing     |     0.000 |   -0.032 |         0 |       -0 |       36.31 | 0:00:02  |        3494 |    0 |   0 |
| wns_fixing         |     0.000 |    0.002 |         0 |        0 |       36.39 | 0:00:03  |        3588 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3473 |      |     |
| pre_route_summary  |           |    0.002 |           |        0 |       36.39 | 0:00:00  |        3488 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:04  |        3430 |      |     |
| post_route_summary |           |    0.005 |           |        0 |       36.39 | 0:00:04  |        3463 |    1 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[11/26 10:20:58    455s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2924.2M, current mem=2924.2M)

[11/26 10:20:58    455s] End: Collecting metrics
[11/26 10:20:58    455s] Executing marking Critical Nets1
[11/26 10:20:58    455s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:58    455s] ** INFO: Initializing SI Slew Cache
[11/26 10:20:58    455s] ** INFO: Initializing Glitch Cache
[11/26 10:20:58    455s] **INFO: flowCheckPoint #12 OptimizationRecovery
[11/26 10:20:58    455s] *** Timing Is met
[11/26 10:20:58    455s] *** Check timing (0:00:00.0)
[11/26 10:20:58    455s] Running postRoute recovery in postEcoRoute mode
[11/26 10:20:58    455s] **optDesign ... cpu = 0:00:21, real = 0:00:34, mem = 2924.2M, totSessionCpu=0:07:35 **
[11/26 10:20:58    455s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:58    455s]   Timing/DRV Snapshot: (TGT)
[11/26 10:20:58    455s]      Weighted WNS: 0.000
[11/26 10:20:58    455s]       All  PG WNS: 0.000
[11/26 10:20:58    455s]       High PG WNS: 0.000
[11/26 10:20:58    455s]       All  PG TNS: 0.000
[11/26 10:20:58    455s]       High PG TNS: 0.000
[11/26 10:20:58    455s]       Low  PG TNS: 0.000
[11/26 10:20:58    455s]          Tran DRV: 1 (1)
[11/26 10:20:58    455s]           Cap DRV: 0 (0)
[11/26 10:20:58    455s]        Fanout DRV: 0 (0)
[11/26 10:20:58    455s]            Glitch: 0 (0)
[11/26 10:20:58    455s]    Category Slack: { [L, 0.005] }
[11/26 10:20:58    455s] 
[11/26 10:20:58    455s] Checking setup slack degradation ...
[11/26 10:20:58    455s] 
[11/26 10:20:58    455s] Recovery Manager:
[11/26 10:20:58    455s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.043) - Skip
[11/26 10:20:58    455s]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.022) - Skip
[11/26 10:20:58    455s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[11/26 10:20:58    455s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[11/26 10:20:58    455s] 
[11/26 10:20:58    455s] Checking DRV degradation...
[11/26 10:20:58    455s] 
[11/26 10:20:58    455s] Recovery Manager:
[11/26 10:20:58    455s]     Tran DRV degradation : 1 (0 -> 1, Margin 20) - Skip
[11/26 10:20:58    455s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/26 10:20:58    455s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/26 10:20:58    455s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/26 10:20:58    455s] 
[11/26 10:20:58    455s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/26 10:20:58    455s] ** INFO Cleaning up SI Slew/Glitch Interface
[11/26 10:20:58    455s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3463.40M, totSessionCpu=0:07:35).
[11/26 10:20:58    455s] **optDesign ... cpu = 0:00:21, real = 0:00:34, mem = 2924.2M, totSessionCpu=0:07:35 **
[11/26 10:20:58    455s] 
[11/26 10:20:58    455s] Latch borrow mode reset to max_borrow
[11/26 10:20:59    455s] **INFO: flowCheckPoint #13 FinalSummary
[11/26 10:20:59    455s] OPTC: user 20.0
[11/26 10:20:59    455s] Reported timing to dir ./timingReports
[11/26 10:20:59    455s] **optDesign ... cpu = 0:00:21, real = 0:00:35, mem = 2923.7M, totSessionCpu=0:07:36 **
[11/26 10:20:59    455s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3463.4M, EPOCH TIME: 1732634459.412679
[11/26 10:20:59    455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:59    455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:59    455s] 
[11/26 10:20:59    455s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:20:59    455s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:20:59    455s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:3463.4M, EPOCH TIME: 1732634459.418032
[11/26 10:20:59    455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:20:59    455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:20:59    455s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:20:59    456s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:21:00    456s] Begin: sislew slack info
[11/26 10:21:00    456s] sislew slack range: number of sislew vio
[11/26 10:21:00    456s] sislew slack < -0.32 : 0
[11/26 10:21:00    456s] -0.32 < sislew slack < -0.28: 0
[11/26 10:21:00    456s] -0.28 < sislew slack < -0.24: 0
[11/26 10:21:00    456s] -0.24 < sislew slack < -0.2: 0
[11/26 10:21:00    456s] -0.2 < sislew slack < -0.16: 0
[11/26 10:21:00    456s] -0.16 < sislew slack < -0.12: 0
[11/26 10:21:00    456s] -0.12 < sislew slack < -0.08: 0
[11/26 10:21:00    456s] -0.08 < sislew slack < -0.04: 0
[11/26 10:21:00    456s] -0.04 < sislew slack: 1
[11/26 10:21:00    456s] End: sislew slack info
[11/26 10:21:00    456s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |   N/A   |  0.005  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (3)       |   -0.007   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.393%
------------------------------------------------------------------

[11/26 10:21:00    456s] Begin: Collecting metrics
[11/26 10:21:00    456s] **INFO: Starting Blocking QThread with 1 CPU
[11/26 10:21:00    456s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/26 10:21:00      0s] *** QThread MetricCollect [begin] (optDesign #5) : mem = 0.8M
[11/26 10:21:00      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2924.2M, current mem=2273.4M)
[11/26 10:21:00      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2289.5M, current mem=2282.7M)
[11/26 10:21:00      0s] *** QThread MetricCollect [finish] (optDesign #5) : cpu/real = 0:00:00.3/0:00:00.3 (0.9), mem = 0.8M
[11/26 10:21:00      0s] 
[11/26 10:21:00      0s] =============================================================================================
[11/26 10:21:00      0s]  Step TAT Report : QThreadWorker #1 / optDesign #5                              23.12-s091_1
[11/26 10:21:00      0s] =============================================================================================
[11/26 10:21:00      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:21:00      0s] ---------------------------------------------------------------------------------------------
[11/26 10:21:00      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:21:00      0s] ---------------------------------------------------------------------------------------------
[11/26 10:21:00      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:21:00      0s] ---------------------------------------------------------------------------------------------

[11/26 10:21:00    456s]  
_______________________________________________________________________
[11/26 10:21:00    456s]  ---------------------------------------------------------------------------------------------------------------------- 
[11/26 10:21:00    456s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[11/26 10:21:00    456s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[11/26 10:21:00    456s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[11/26 10:21:00    456s] | initial_summary    |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3458 |   16 |   0 |
[11/26 10:21:00    456s] | ccopt_pro          |           |          |           |          |             | 0:00:02  |        3509 |      |     |
[11/26 10:21:00    456s] | drv_eco_fixing     |     0.000 |   -0.032 |         0 |       -0 |       36.31 | 0:00:02  |        3494 |    0 |   0 |
[11/26 10:21:00    456s] | wns_fixing         |     0.000 |    0.002 |         0 |        0 |       36.39 | 0:00:03  |        3588 |      |     |
[11/26 10:21:00    456s] | route_type_fixing  |           |          |           |          |             | 0:00:00  |        3473 |      |     |
[11/26 10:21:00    456s] | pre_route_summary  |           |    0.002 |           |        0 |       36.39 | 0:00:00  |        3488 |    0 |   0 |
[11/26 10:21:00    456s] | eco_route          |           |          |           |          |             | 0:00:04  |        3430 |      |     |
[11/26 10:21:00    456s] | post_route_summary |           |    0.005 |           |        0 |       36.39 | 0:00:04  |        3463 |    1 |   0 |
[11/26 10:21:00    456s] | final_summary      |           |    0.005 |           |        0 |       36.39 | 0:00:01  |        3464 |    1 |   0 |
[11/26 10:21:00    456s]  ---------------------------------------------------------------------------------------------------------------------- 
[11/26 10:21:00    456s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2924.6M, current mem=2924.6M)

[11/26 10:21:00    456s] End: Collecting metrics
[11/26 10:21:00    456s] **optDesign ... cpu = 0:00:22, real = 0:00:36, mem = 2924.6M, totSessionCpu=0:07:36 **
[11/26 10:21:00    456s]  ReSet Options after AAE Based Opt flow 
[11/26 10:21:00    456s] 
[11/26 10:21:00    456s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:21:00    456s] Deleting Lib Analyzer.
[11/26 10:21:00    456s] 
[11/26 10:21:00    456s] TimeStamp Deleting Cell Server End ...
[11/26 10:21:00    456s] *** Finished optDesign ***
[11/26 10:21:00    456s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:21:00    456s] UM:*                                                                   final
[11/26 10:21:00    456s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:21:00    456s] UM:*                                                                   opt_design_postroute
[11/26 10:21:08    456s] Info: final physical memory for 2 CRR processes is 898.06MB.
[11/26 10:21:09    456s] Info: Summary of CRR changes:
[11/26 10:21:09    456s]       - Timing transform commits:       0
[11/26 10:21:09    456s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:21:09    456s] Info: Destroy the CCOpt slew target map.
[11/26 10:21:09    456s] 
[11/26 10:21:09    456s] *** Summary of all messages that are not suppressed in this session:
[11/26 10:21:09    456s] Severity  ID               Count  Summary                                  
[11/26 10:21:09    456s] WARNING   IMPOPT-7315          1  max transition report needs to use SI tr...
[11/26 10:21:09    456s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[11/26 10:21:09    456s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[11/26 10:21:09    456s] WARNING   IMPCCOPT-5067    13473  Top layer net attribute %s for net %s is...
[11/26 10:21:09    456s] WARNING   NRAG-44              3  Track pitch is too small compared with l...
[11/26 10:21:09    456s] *** Message Summary: 13481 warning(s), 0 error(s)
[11/26 10:21:09    456s] 
[11/26 10:21:09    456s] clean pInstBBox. size 0
[11/26 10:21:09    456s] Cell dist_sort LLGs are deleted
[11/26 10:21:09    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:09    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:09    456s] Info: pop threads available for lower-level modules during optimization.
[11/26 10:21:09    456s] *** optDesign #5 [finish] () : cpu/real = 0:00:22.5/0:00:45.1 (0.5), totSession cpu/real = 0:07:36.7/0:09:30.5 (0.8), mem = 3463.8M
[11/26 10:21:09    456s] 
[11/26 10:21:09    456s] =============================================================================================
[11/26 10:21:09    456s]  Final TAT Report : optDesign #5                                                23.12-s091_1
[11/26 10:21:09    456s] =============================================================================================
[11/26 10:21:09    456s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:21:09    456s] ---------------------------------------------------------------------------------------------
[11/26 10:21:09    456s] [ InitOpt                ]      1   0:00:13.6  (  30.0 % )     0:00:13.8 /  0:00:00.8    0.1
[11/26 10:21:09    456s] [ WnsOpt                 ]      1   0:00:02.9  (   6.5 % )     0:00:02.9 /  0:00:02.9    1.0
[11/26 10:21:09    456s] [ DrvOpt                 ]      1   0:00:01.7  (   3.8 % )     0:00:01.7 /  0:00:01.7    1.0
[11/26 10:21:09    456s] [ ViewPruning            ]      8   0:00:00.3  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 10:21:09    456s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:21:09    456s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.2 % )     0:00:01.3 /  0:00:01.0    0.8
[11/26 10:21:09    456s] [ MetricReport           ]      9   0:00:01.5  (   3.4 % )     0:00:01.5 /  0:00:01.1    0.7
[11/26 10:21:09    456s] [ DrvReport              ]      9   0:00:01.2  (   2.7 % )     0:00:01.2 /  0:00:00.9    0.8
[11/26 10:21:09    456s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 10:21:09    456s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:21:09    456s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:21:09    456s] [ RefinePlace            ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    0.9
[11/26 10:21:09    456s] [ ClockDrv               ]      1   0:00:01.5  (   3.3 % )     0:00:01.5 /  0:00:01.5    1.0
[11/26 10:21:09    456s] [ EcoRoute               ]      1   0:00:04.2  (   9.3 % )     0:00:04.2 /  0:00:04.1    1.0
[11/26 10:21:09    456s] [ ExtractRC              ]      2   0:00:03.0  (   6.7 % )     0:00:03.0 /  0:00:03.0    1.0
[11/26 10:21:09    456s] [ UpdateTimingGraph      ]     12   0:00:01.0  (   2.2 % )     0:00:04.9 /  0:00:04.9    1.0
[11/26 10:21:09    456s] [ FullDelayCalc          ]      2   0:00:02.2  (   4.9 % )     0:00:02.2 /  0:00:02.2    1.0
[11/26 10:21:09    456s] [ TimingUpdate           ]     21   0:00:01.9  (   4.2 % )     0:00:01.9 /  0:00:01.9    1.0
[11/26 10:21:09    456s] [ TimingReport           ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:21:09    456s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[11/26 10:21:09    456s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:21:09    456s] [ MISC                   ]          0:00:09.3  (  20.6 % )     0:00:09.3 /  0:00:00.6    0.1
[11/26 10:21:09    456s] ---------------------------------------------------------------------------------------------
[11/26 10:21:09    456s]  optDesign #5 TOTAL                 0:00:45.1  ( 100.0 % )     0:00:45.1 /  0:00:22.5    0.5
[11/26 10:21:09    456s] ---------------------------------------------------------------------------------------------
[11/26 10:21:09    456s] <CMD> optDesign -postRoute -hold
[11/26 10:21:09    456s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2891.2M, totSessionCpu=0:07:37 **
[11/26 10:21:09    456s] 
[11/26 10:21:09    456s] Active Setup views: default_setup_view 
[11/26 10:21:09    456s] *** optDesign #6 [begin] () : totSession cpu/real = 0:07:36.7/0:09:30.5 (0.8), mem = 3439.8M
[11/26 10:21:09    456s] Info: 1 threads available for lower-level modules during optimization.
[11/26 10:21:09    456s] GigaOpt running with 1 threads.
[11/26 10:21:09    456s] *** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:07:36.7/0:09:30.5 (0.8), mem = 3439.8M
[11/26 10:21:09    456s] **INFO: User settings:
[11/26 10:21:09    456s] setNanoRouteMode -route_detail_antenna_factor                                             1
[11/26 10:21:09    456s] setNanoRouteMode -route_detail_end_iteration                                              20
[11/26 10:21:09    456s] setNanoRouteMode -route_detail_fix_antenna                                                false
[11/26 10:21:09    456s] setNanoRouteMode -route_detail_minimize_litho_effect_on_layer                             {t t t t t t t t t t}
[11/26 10:21:09    456s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[11/26 10:21:09    456s] setNanoRouteMode -drouteStartIteration                                                    0
[11/26 10:21:09    456s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[11/26 10:21:09    456s] setNanoRouteMode -extract_design_signature                                                182544910
[11/26 10:21:09    456s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[11/26 10:21:09    456s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[11/26 10:21:09    456s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                4.3
[11/26 10:21:09    456s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[11/26 10:21:09    456s] setNanoRouteMode -route_bottom_routing_layer                                              2
[11/26 10:21:09    456s] setNanoRouteMode -route_fix_clock_nets                                                    true
[11/26 10:21:09    456s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 3
[11/26 10:21:09    456s] setNanoRouteMode -route_top_routing_layer                                                 3
[11/26 10:21:09    456s] setNanoRouteMode -route_with_si_driven                                                    false
[11/26 10:21:09    456s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[11/26 10:21:09    456s] setNanoRouteMode -route_with_timing_driven                                                true
[11/26 10:21:09    456s] setNanoRouteMode -route_with_via_in_pin                                                   true
[11/26 10:21:09    456s] setNanoRouteMode -timingEngine                                                            .timing_file_1090489.tif.gz
[11/26 10:21:09    456s] setDesignMode -topRoutingLayer                                                            M3
[11/26 10:21:09    456s] setExtractRCMode -coupled                                                                 true
[11/26 10:21:09    456s] setExtractRCMode -engine                                                                  postRoute
[11/26 10:21:09    456s] setExtractRCMode -noCleanRCDB                                                             true
[11/26 10:21:09    456s] setExtractRCMode -nrNetInMemory                                                           100000
[11/26 10:21:09    456s] setDelayCalMode -enable_high_fanout                                                       true
[11/26 10:21:09    456s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[11/26 10:21:09    456s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[11/26 10:21:09    456s] setDelayCalMode -engine                                                                   aae
[11/26 10:21:09    456s] setDelayCalMode -ignoreNetLoad                                                            false
[11/26 10:21:09    456s] setDelayCalMode -SIAware                                                                  true
[11/26 10:21:09    456s] setDelayCalMode -socv_accuracy_mode                                                       low
[11/26 10:21:09    456s] setOptMode -opt_view_pruning_setup_views_active_list                                      { default_setup_view }
[11/26 10:21:09    456s] setOptMode -opt_all_end_points                                                            true
[11/26 10:21:09    456s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_setup_view}
[11/26 10:21:09    456s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { default_setup_view}
[11/26 10:21:09    456s] setOptMode -opt_consider_routing_congestion                                               true
[11/26 10:21:09    456s] setOptMode -opt_delete_insts                                                              true
[11/26 10:21:09    456s] setOptMode -opt_drv_margin                                                                0
[11/26 10:21:09    456s] setOptMode -opt_drv                                                                       true
[11/26 10:21:09    456s] setOptMode -opt_fix_fanout_load                                                           true
[11/26 10:21:09    456s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[11/26 10:21:09    456s] setOptMode -opt_post_route_fix_si_transitions                                             true
[11/26 10:21:09    456s] setOptMode -opt_resize_flip_flops                                                         true
[11/26 10:21:09    456s] setOptMode -opt_preserve_all_sequential                                                   false
[11/26 10:21:09    456s] setOptMode -opt_setup_target_slack                                                        0
[11/26 10:21:09    456s] setOptMode -opt_skew                                                                      false
[11/26 10:21:09    456s] setSIMode -enable_drv_with_delta_slew                                                     true
[11/26 10:21:09    456s] setSIMode -separate_delta_delay_on_data                                                   true
[11/26 10:21:09    456s] setPlaceMode -place_global_cong_effort                                                    high
[11/26 10:21:09    456s] setPlaceMode -place_global_reorder_scan                                                   false
[11/26 10:21:09    456s] setPlaceMode -place_global_timing_effort                                                  high
[11/26 10:21:09    456s] setAnalysisMode -analysisType                                                             onChipVariation
[11/26 10:21:09    456s] setAnalysisMode -checkType                                                                setup
[11/26 10:21:09    456s] setAnalysisMode -clkSrcPath                                                               true
[11/26 10:21:09    456s] setAnalysisMode -clockPropagation                                                         sdcControl
[11/26 10:21:09    456s] setAnalysisMode -cppr                                                                     both
[11/26 10:21:09    456s] setAnalysisMode -skew                                                                     true
[11/26 10:21:09    456s] 
[11/26 10:21:09    456s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/26 10:21:09    456s] 
[11/26 10:21:09    456s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:21:09    456s] Summary for sequential cells identification: 
[11/26 10:21:09    456s]   Identified SBFF number: 17
[11/26 10:21:09    456s]   Identified MBFF number: 0
[11/26 10:21:09    456s]   Identified SB Latch number: 6
[11/26 10:21:09    456s]   Identified MB Latch number: 0
[11/26 10:21:09    456s]   Not identified SBFF number: 0
[11/26 10:21:09    456s]   Not identified MBFF number: 0
[11/26 10:21:09    456s]   Not identified SB Latch number: 0
[11/26 10:21:09    456s]   Not identified MB Latch number: 0
[11/26 10:21:09    456s]   Number of sequential cells which are not FFs: 3
[11/26 10:21:09    456s]  Visiting view : default_setup_view
[11/26 10:21:09    456s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:21:09    456s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:21:09    456s]  Visiting view : default_hold_view
[11/26 10:21:09    456s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:21:09    456s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:21:09    456s] TLC MultiMap info (StdDelay):
[11/26 10:21:09    456s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:21:09    456s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:21:09    456s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:21:09    456s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:21:09    456s]  Setting StdDelay to: 4.2ps
[11/26 10:21:09    456s] 
[11/26 10:21:09    456s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:21:09    456s] Need call spDPlaceInit before registerPrioInstLoc.
[11/26 10:21:09    456s] OPERPROF: Starting DPlace-Init at level 1, MEM:3443.8M, EPOCH TIME: 1732634469.863558
[11/26 10:21:09    456s] Processing tracks to init pin-track alignment.
[11/26 10:21:09    456s] z: 1, totalTracks: 1
[11/26 10:21:09    456s] z: 3, totalTracks: 1
[11/26 10:21:09    456s] z: 5, totalTracks: 1
[11/26 10:21:09    456s] z: 7, totalTracks: 1
[11/26 10:21:09    456s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:21:09    456s] Cell dist_sort LLGs are deleted
[11/26 10:21:09    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:09    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:09    456s] # Building dist_sort llgBox search-tree.
[11/26 10:21:09    456s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3443.8M, EPOCH TIME: 1732634469.869520
[11/26 10:21:09    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:09    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:09    456s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3443.8M, EPOCH TIME: 1732634469.870035
[11/26 10:21:09    456s] Max number of tech site patterns supported in site array is 256.
[11/26 10:21:09    456s] Core basic site is coreSite
[11/26 10:21:09    456s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:21:09    456s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:21:09    456s] Fast DP-INIT is on for default
[11/26 10:21:09    456s] Keep-away cache is enable on metals: 1-10
[11/26 10:21:09    456s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:21:09    456s] Atter site array init, number of instance map data is 0.
[11/26 10:21:09    456s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.005, MEM:3443.8M, EPOCH TIME: 1732634469.874672
[11/26 10:21:09    456s] 
[11/26 10:21:09    456s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:21:09    456s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:21:09    456s] OPERPROF:     Starting CMU at level 3, MEM:3443.8M, EPOCH TIME: 1732634469.877104
[11/26 10:21:09    456s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3443.8M, EPOCH TIME: 1732634469.877646
[11/26 10:21:09    456s] 
[11/26 10:21:09    456s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 10:21:09    456s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.009, MEM:3443.8M, EPOCH TIME: 1732634469.878285
[11/26 10:21:09    456s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3443.8M, EPOCH TIME: 1732634469.878328
[11/26 10:21:09    456s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3443.8M, EPOCH TIME: 1732634469.878453
[11/26 10:21:09    456s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3443.8MB).
[11/26 10:21:09    456s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.018, MEM:3443.8M, EPOCH TIME: 1732634469.882015
[11/26 10:21:09    456s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3443.8M, EPOCH TIME: 1732634469.882049
[11/26 10:21:09    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:21:09    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:09    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:09    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:09    456s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.022, REAL:0.023, MEM:3439.8M, EPOCH TIME: 1732634469.905065
[11/26 10:21:09    456s] 
[11/26 10:21:09    456s] Creating Lib Analyzer ...
[11/26 10:21:09    456s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:21:09    456s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:21:09    456s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:21:09    456s] 
[11/26 10:21:09    456s] {RT RC_corner_25 0 2 3  0}
[11/26 10:21:10    457s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:37 mem=3445.8M
[11/26 10:21:10    457s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:37 mem=3445.8M
[11/26 10:21:10    457s] Creating Lib Analyzer, finished. 
[11/26 10:21:10    457s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[11/26 10:21:10    457s] **WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
[11/26 10:21:10    457s] **INFO: Using Advanced Metric Collection system.
[11/26 10:21:10    457s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 2901.8M, totSessionCpu=0:07:37 **
[11/26 10:21:10    457s] Existing Dirty Nets : 0
[11/26 10:21:10    457s] New Signature Flow (optDesignCheckOptions) ....
[11/26 10:21:10    457s] #Taking db snapshot
[11/26 10:21:10    457s] #Taking db snapshot ... done
[11/26 10:21:10    457s] OPERPROF: Starting checkPlace at level 1, MEM:3445.8M, EPOCH TIME: 1732634470.204990
[11/26 10:21:10    457s] Processing tracks to init pin-track alignment.
[11/26 10:21:10    457s] z: 1, totalTracks: 1
[11/26 10:21:10    457s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 2880
[11/26 10:21:10    457s] z: 3, totalTracks: 1
[11/26 10:21:10    457s] z: 5, totalTracks: 1
[11/26 10:21:10    457s] z: 7, totalTracks: 1
[11/26 10:21:10    457s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:21:10    457s] Cell dist_sort LLGs are deleted
[11/26 10:21:10    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] # Building dist_sort llgBox search-tree.
[11/26 10:21:10    457s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3445.8M, EPOCH TIME: 1732634470.209256
[11/26 10:21:10    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3445.8M, EPOCH TIME: 1732634470.209692
[11/26 10:21:10    457s] Max number of tech site patterns supported in site array is 256.
[11/26 10:21:10    457s] Core basic site is coreSite
[11/26 10:21:10    457s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:21:10    457s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 10:21:10    457s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:21:10    457s] SiteArray: use 897,024 bytes
[11/26 10:21:10    457s] SiteArray: current memory after site array memory allocation 3445.8M
[11/26 10:21:10    457s] SiteArray: FP blocked sites are writable
[11/26 10:21:10    457s] Keep-away cache is enable on metals: 1-10
[11/26 10:21:10    457s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:21:10    457s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3445.8M, EPOCH TIME: 1732634470.213991
[11/26 10:21:10    457s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:21:10    457s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3445.8M, EPOCH TIME: 1732634470.214351
[11/26 10:21:10    457s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:21:10    457s] Atter site array init, number of instance map data is 0.
[11/26 10:21:10    457s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.005, MEM:3445.8M, EPOCH TIME: 1732634470.214787
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:21:10    457s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:21:10    457s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.007, MEM:3445.8M, EPOCH TIME: 1732634470.216466
[11/26 10:21:10    457s] Begin checking placement ... (start mem=3445.8M, init mem=3445.8M)
[11/26 10:21:10    457s] Begin checking exclusive groups violation ...
[11/26 10:21:10    457s] There are 0 groups to check, max #box is 0, total #box is 0
[11/26 10:21:10    457s] Finished checking exclusive groups violations. Found 0 Vio.
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] Running CheckPlace using 1 thread in normal mode...
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] ...checkPlace normal is done!
[11/26 10:21:10    457s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3445.8M, EPOCH TIME: 1732634470.270699
[11/26 10:21:10    457s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.002, MEM:3445.8M, EPOCH TIME: 1732634470.272736
[11/26 10:21:10    457s] *info: Placed = 8987           (Fixed = 875)
[11/26 10:21:10    457s] *info: Unplaced = 0           
[11/26 10:21:10    457s] Placement Density:36.39%(12910/35476)
[11/26 10:21:10    457s] Placement Density (including fixed std cells):37.11%(13319/35884)
[11/26 10:21:10    457s] Cell dist_sort LLGs are deleted
[11/26 10:21:10    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8987).
[11/26 10:21:10    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] # Resetting pin-track-align track data.
[11/26 10:21:10    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3445.8M)
[11/26 10:21:10    457s] OPERPROF: Finished checkPlace at level 1, CPU:0.069, REAL:0.071, MEM:3445.8M, EPOCH TIME: 1732634470.276336
[11/26 10:21:10    457s] #optDebug: { P: 90 W: 7195 FE: standard PE: none LDR: 1}
[11/26 10:21:10    457s]  Initial DC engine is -> aae
[11/26 10:21:10    457s]  
[11/26 10:21:10    457s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/26 10:21:10    457s]  
[11/26 10:21:10    457s]  
[11/26 10:21:10    457s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/26 10:21:10    457s]  
[11/26 10:21:10    457s] Reset EOS DB
[11/26 10:21:10    457s] Ignoring AAE DB Resetting ...
[11/26 10:21:10    457s]  Set Options for AAE Based Opt flow 
[11/26 10:21:10    457s] *** optDesign -postRoute ***
[11/26 10:21:10    457s] DRC Margin: user margin 0.0; extra margin 0
[11/26 10:21:10    457s] Setup Target Slack: user slack 0
[11/26 10:21:10    457s] Hold Target Slack: user slack 0
[11/26 10:21:10    457s] Cell dist_sort LLGs are deleted
[11/26 10:21:10    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3445.8M, EPOCH TIME: 1732634470.289061
[11/26 10:21:10    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3445.8M, EPOCH TIME: 1732634470.289501
[11/26 10:21:10    457s] Max number of tech site patterns supported in site array is 256.
[11/26 10:21:10    457s] Core basic site is coreSite
[11/26 10:21:10    457s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:21:10    457s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 10:21:10    457s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:21:10    457s] SiteArray: use 897,024 bytes
[11/26 10:21:10    457s] SiteArray: current memory after site array memory allocation 3445.8M
[11/26 10:21:10    457s] SiteArray: FP blocked sites are writable
[11/26 10:21:10    457s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3445.8M, EPOCH TIME: 1732634470.293929
[11/26 10:21:10    457s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 10:21:10    457s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3445.8M, EPOCH TIME: 1732634470.294319
[11/26 10:21:10    457s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:21:10    457s] Atter site array init, number of instance map data is 0.
[11/26 10:21:10    457s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.005, REAL:0.005, MEM:3445.8M, EPOCH TIME: 1732634470.294995
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:21:10    457s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:21:10    457s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.008, MEM:3445.8M, EPOCH TIME: 1732634470.297406
[11/26 10:21:10    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:21:10    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:21:10    457s] Deleting Lib Analyzer.
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] TimeStamp Deleting Cell Server End ...
[11/26 10:21:10    457s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:21:10    457s] Summary for sequential cells identification: 
[11/26 10:21:10    457s]   Identified SBFF number: 17
[11/26 10:21:10    457s]   Identified MBFF number: 0
[11/26 10:21:10    457s]   Identified SB Latch number: 6
[11/26 10:21:10    457s]   Identified MB Latch number: 0
[11/26 10:21:10    457s]   Not identified SBFF number: 0
[11/26 10:21:10    457s]   Not identified MBFF number: 0
[11/26 10:21:10    457s]   Not identified SB Latch number: 0
[11/26 10:21:10    457s]   Not identified MB Latch number: 0
[11/26 10:21:10    457s]   Number of sequential cells which are not FFs: 3
[11/26 10:21:10    457s]  Visiting view : default_setup_view
[11/26 10:21:10    457s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:21:10    457s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:21:10    457s]  Visiting view : default_hold_view
[11/26 10:21:10    457s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:21:10    457s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:21:10    457s] TLC MultiMap info (StdDelay):
[11/26 10:21:10    457s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:21:10    457s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:21:10    457s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:21:10    457s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:21:10    457s]  Setting StdDelay to: 4.2ps
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] TimeStamp Deleting Cell Server End ...
[11/26 10:21:10    457s] *** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.5/0:00:00.6 (1.0), totSession cpu/real = 0:07:37.2/0:09:31.0 (0.8), mem = 3445.8M
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] =============================================================================================
[11/26 10:21:10    457s]  Step TAT Report : InitOpt #1 / optDesign #6                                    23.12-s091_1
[11/26 10:21:10    457s] =============================================================================================
[11/26 10:21:10    457s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:21:10    457s] ---------------------------------------------------------------------------------------------
[11/26 10:21:10    457s] [ CellServerInit         ]      2   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.6
[11/26 10:21:10    457s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  44.9 % )     0:00:00.2 /  0:00:00.3    1.0
[11/26 10:21:10    457s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:21:10    457s] [ MetricInit             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:21:10    457s] [ CheckPlace             ]      1   0:00:00.1  (  13.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:21:10    457s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.5
[11/26 10:21:10    457s] [ MISC                   ]          0:00:00.2  (  35.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:21:10    457s] ---------------------------------------------------------------------------------------------
[11/26 10:21:10    457s]  InitOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.5    1.0
[11/26 10:21:10    457s] ---------------------------------------------------------------------------------------------
[11/26 10:21:10    457s] ** INFO : this run is activating 'postRoute' automaton
[11/26 10:21:10    457s] **INFO: flowCheckPoint #14 InitialSummary
[11/26 10:21:10    457s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d': 10608 access done (mem: 3445.816M)
[11/26 10:21:10    457s] tQuantus: Use design signature to decide re-extraction is ON
[11/26 10:21:10    457s] #Start Design Signature (0)
[11/26 10:21:10    457s] #Finish Inst Signature in MT(59936383)
[11/26 10:21:10    457s] #Finish Net Signature in MT(125720612)
[11/26 10:21:10    457s] #Finish SNet Signature in MT (182544910)
[11/26 10:21:10    457s] #Run time and memory report for RC extraction:
[11/26 10:21:10    457s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/26 10:21:10    457s] #Run Statistics for snet signature:
[11/26 10:21:10    457s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:10    457s] #   Increased memory =     0.00 (MB), total memory =  2894.27 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:10    457s] #Run Statistics for Net Final Signature:
[11/26 10:21:10    457s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:10    457s] #   Increased memory =     0.00 (MB), total memory =  2894.27 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:10    457s] #Run Statistics for Net launch:
[11/26 10:21:10    457s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:10    457s] #   Increased memory =     0.00 (MB), total memory =  2894.27 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:10    457s] #Run Statistics for Net init_dbsNet_slist:
[11/26 10:21:10    457s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:10    457s] #   Increased memory =     0.00 (MB), total memory =  2894.27 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:10    457s] #Run Statistics for net signature:
[11/26 10:21:10    457s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:10    457s] #   Increased memory =     0.00 (MB), total memory =  2894.27 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:10    457s] #Run Statistics for inst signature:
[11/26 10:21:10    457s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:10    457s] #   Increased memory =    -6.30 (MB), total memory =  2894.27 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:10    457s] tQuantus: Original signature = 182544910, new signature = 182544910
[11/26 10:21:10    457s] tQuantus: Design is clean by design signature
[11/26 10:21:10    457s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3437.816M)
[11/26 10:21:10    457s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3437.816M)
[11/26 10:21:10    457s] The design is extracted. Skipping TQuantus.
[11/26 10:21:10    457s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3437.8M, EPOCH TIME: 1732634470.369293
[11/26 10:21:10    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:21:10    457s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:21:10    457s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3437.8M, EPOCH TIME: 1732634470.374812
[11/26 10:21:10    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:21:10    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:21:10    457s] ** INFO: Initializing SI Slew Cache
[11/26 10:21:10    457s] ** INFO: Initializing Glitch Cache
[11/26 10:21:10    457s] **INFO: flowCheckPoint #15 OptimizationHold
[11/26 10:21:10    457s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3466.9M, EPOCH TIME: 1732634470.385908
[11/26 10:21:10    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:21:10    457s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:21:10    457s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.005, MEM:3466.9M, EPOCH TIME: 1732634470.391164
[11/26 10:21:10    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:21:10    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:10    457s] GigaOpt Hold Optimizer is used
[11/26 10:21:10    457s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.99 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[11/26 10:21:10    457s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3466.895M)
[11/26 10:21:10    457s] Reading RCDB with compressed RC data.
[11/26 10:21:10    457s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3484.9M)
[11/26 10:21:10    457s] End AAE Lib Interpolated Model. (MEM=3484.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] Creating Lib Analyzer ...
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:21:10    457s] Summary for sequential cells identification: 
[11/26 10:21:10    457s]   Identified SBFF number: 17
[11/26 10:21:10    457s]   Identified MBFF number: 0
[11/26 10:21:10    457s]   Identified SB Latch number: 6
[11/26 10:21:10    457s]   Identified MB Latch number: 0
[11/26 10:21:10    457s]   Not identified SBFF number: 0
[11/26 10:21:10    457s]   Not identified MBFF number: 0
[11/26 10:21:10    457s]   Not identified SB Latch number: 0
[11/26 10:21:10    457s]   Not identified MB Latch number: 0
[11/26 10:21:10    457s]   Number of sequential cells which are not FFs: 3
[11/26 10:21:10    457s]  Visiting view : default_setup_view
[11/26 10:21:10    457s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:21:10    457s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:21:10    457s]  Visiting view : default_hold_view
[11/26 10:21:10    457s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:21:10    457s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:21:10    457s] TLC MultiMap info (StdDelay):
[11/26 10:21:10    457s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:21:10    457s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:21:10    457s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:21:10    457s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:21:10    457s]  Setting StdDelay to: 4.2ps
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:21:10    457s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:21:10    457s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:21:10    457s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:21:10    457s] 
[11/26 10:21:10    457s] {RT RC_corner_25 0 2 3  0}
[11/26 10:21:10    457s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:38 mem=3492.9M
[11/26 10:21:10    457s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:38 mem=3492.9M
[11/26 10:21:10    457s] Creating Lib Analyzer, finished. 
[11/26 10:21:10    457s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:38 mem=3492.9M ***
[11/26 10:21:10    457s] *** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:07:37.5/0:09:31.4 (0.8), mem = 3492.9M
[11/26 10:21:10    457s] Saving timing graph ...
[11/26 10:21:11    458s] TG backup dir: /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/opt_timing_graph_a2YWzE
[11/26 10:21:11    458s] Disk Usage:
[11/26 10:21:11    458s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/26 10:21:11    458s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5715486720 1576321024  79% /home
[11/26 10:21:11    458s] Done save timing graph
[11/26 10:21:11    458s] Disk Usage:
[11/26 10:21:11    458s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/26 10:21:11    458s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5715490816 1576316928  79% /home
[11/26 10:21:11    458s] 
[11/26 10:21:11    458s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:21:11    458s] Deleting Lib Analyzer.
[11/26 10:21:11    458s] 
[11/26 10:21:11    458s] TimeStamp Deleting Cell Server End ...
[11/26 10:21:11    458s] Starting delay calculation for Hold views
[11/26 10:21:11    458s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/26 10:21:11    458s] AAE_INFO: resetNetProps viewIdx 1 
[11/26 10:21:11    458s] Starting SI iteration 1 using Infinite Timing Windows
[11/26 10:21:11    458s] #################################################################################
[11/26 10:21:11    458s] # Design Stage: PostRoute
[11/26 10:21:11    458s] # Design Name: dist_sort
[11/26 10:21:11    458s] # Design Mode: 90nm
[11/26 10:21:11    458s] # Analysis Mode: MMMC OCV 
[11/26 10:21:11    458s] # Parasitics Mode: SPEF/RCDB 
[11/26 10:21:11    458s] # Signoff Settings: SI On 
[11/26 10:21:11    458s] #################################################################################
[11/26 10:21:12    458s] AAE_INFO: 1 threads acquired from CTE.
[11/26 10:21:12    458s] Setting infinite Tws ...
[11/26 10:21:12    458s] First Iteration Infinite Tw... 
[11/26 10:21:12    458s] Calculate late delays in OCV mode...
[11/26 10:21:12    458s] Calculate early delays in OCV mode...
[11/26 10:21:12    458s] Topological Sorting (REAL = 0:00:00.0, MEM = 3503.7M, InitMEM = 3503.7M)
[11/26 10:21:12    458s] Start delay calculation (fullDC) (1 T). (MEM=2908.94)
[11/26 10:21:12    458s] End AAE Lib Interpolated Model. (MEM=3515.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:21:13    460s] Total number of fetched objects 10608
[11/26 10:21:13    460s] AAE_INFO-618: Total number of nets in the design is 10610,  100.0 percent of the nets selected for SI analysis
[11/26 10:21:13    460s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:21:13    460s] End delay calculation. (MEM=2922.38 CPU=0:00:01.7 REAL=0:00:01.0)
[11/26 10:21:13    460s] End delay calculation (fullDC). (MEM=2922.38 CPU=0:00:01.8 REAL=0:00:01.0)
[11/26 10:21:13    460s] Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/.AAE_Ayg4IM/.AAE_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00/waveform.data...
[11/26 10:21:13    460s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 3526.0M) ***
[11/26 10:21:14    461s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3526.0M)
[11/26 10:21:14    461s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/26 10:21:14    461s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3526.0M)
[11/26 10:21:14    461s] 
[11/26 10:21:14    461s] Executing IPO callback for view pruning ..
[11/26 10:21:14    461s] Starting SI iteration 2
[11/26 10:21:14    461s] Calculate late delays in OCV mode...
[11/26 10:21:14    461s] Calculate early delays in OCV mode...
[11/26 10:21:14    461s] Start delay calculation (fullDC) (1 T). (MEM=2883.67)
[11/26 10:21:14    461s] End AAE Lib Interpolated Model. (MEM=3447.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:21:14    461s] Glitch Analysis: View default_hold_view -- Total Number of Nets Skipped = 25. 
[11/26 10:21:14    461s] Glitch Analysis: View default_hold_view -- Total Number of Nets Analyzed = 10608. 
[11/26 10:21:14    461s] Total number of fetched objects 10608
[11/26 10:21:14    461s] AAE_INFO-618: Total number of nets in the design is 10610,  0.1 percent of the nets selected for SI analysis
[11/26 10:21:14    461s] End delay calculation. (MEM=2888.87 CPU=0:00:00.0 REAL=0:00:00.0)
[11/26 10:21:14    461s] End delay calculation (fullDC). (MEM=2888.87 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 10:21:14    461s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3381.8M) ***
[11/26 10:21:14    461s] *** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:07:42 mem=3381.8M)
[11/26 10:21:14    461s] 
[11/26 10:21:14    461s] Active hold views:
[11/26 10:21:14    461s]  default_hold_view
[11/26 10:21:14    461s]   Dominating endpoints: 0
[11/26 10:21:14    461s]   Dominating TNS: -0.000
[11/26 10:21:14    461s] 
[11/26 10:21:14    461s] Done building cte hold timing graph (fixHold) cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:07:42 mem=3455.9M ***
[11/26 10:21:15    461s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:07:42 mem=3455.9M ***
[11/26 10:21:15    461s] Restoring timing graph ...
[11/26 10:21:15    462s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[11/26 10:21:15    462s] Done restore timing graph
[11/26 10:21:15    462s] Done building cte setup timing graph (fixHold) cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:07:42 mem=3561.1M ***
[11/26 10:21:15    462s] *info: category slack lower bound [L 0.0] default
[11/26 10:21:15    462s] *info: category slack lower bound [H 0.0] reg2reg 
[11/26 10:21:15    462s] --------------------------------------------------- 
[11/26 10:21:15    462s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/26 10:21:15    462s] --------------------------------------------------- 
[11/26 10:21:15    462s]          WNS    reg2regWNS
[11/26 10:21:15    462s]     0.005 ns      0.005 ns
[11/26 10:21:15    462s] --------------------------------------------------- 
[11/26 10:21:15    462s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:21:15    462s]   Timing/DRV Snapshot: (REF)
[11/26 10:21:15    462s]      Weighted WNS: 0.000
[11/26 10:21:15    462s]       All  PG WNS: 0.000
[11/26 10:21:15    462s]       High PG WNS: 0.000
[11/26 10:21:15    462s]       All  PG TNS: 0.000
[11/26 10:21:15    462s]       High PG TNS: 0.000
[11/26 10:21:15    462s]       Low  PG TNS: 0.000
[11/26 10:21:15    462s]          Tran DRV: 1 (1)
[11/26 10:21:15    462s]           Cap DRV: 0 (0)
[11/26 10:21:15    462s]        Fanout DRV: 0 (0)
[11/26 10:21:15    462s]            Glitch: 0 (0)
[11/26 10:21:15    462s]    Category Slack: { [L, 0.005] }
[11/26 10:21:15    462s] 
[11/26 10:21:15    462s] 
[11/26 10:21:15    462s] Creating Lib Analyzer ...
[11/26 10:21:15    462s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:21:15    462s] 
[11/26 10:21:15    462s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:21:15    462s] Summary for sequential cells identification: 
[11/26 10:21:15    462s]   Identified SBFF number: 17
[11/26 10:21:15    462s]   Identified MBFF number: 0
[11/26 10:21:15    462s]   Identified SB Latch number: 6
[11/26 10:21:15    462s]   Identified MB Latch number: 0
[11/26 10:21:15    462s]   Not identified SBFF number: 0
[11/26 10:21:15    462s]   Not identified MBFF number: 0
[11/26 10:21:15    462s]   Not identified SB Latch number: 0
[11/26 10:21:15    462s]   Not identified MB Latch number: 0
[11/26 10:21:15    462s]   Number of sequential cells which are not FFs: 3
[11/26 10:21:15    462s]  Visiting view : default_setup_view
[11/26 10:21:15    462s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:21:15    462s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:21:15    462s]  Visiting view : default_hold_view
[11/26 10:21:15    462s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:21:15    462s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:21:15    462s] TLC MultiMap info (StdDelay):
[11/26 10:21:15    462s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:21:15    462s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:21:15    462s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:21:15    462s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:21:15    462s]  Setting StdDelay to: 4.2ps
[11/26 10:21:15    462s] 
[11/26 10:21:15    462s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:21:15    462s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:21:15    462s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:21:15    462s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:21:15    462s] 
[11/26 10:21:15    462s] {RT RC_corner_25 0 2 3  0}
[11/26 10:21:16    462s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:43 mem=3584.0M
[11/26 10:21:16    462s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:43 mem=3584.0M
[11/26 10:21:16    462s] Creating Lib Analyzer, finished. 
[11/26 10:21:16    462s] OPTC: m4 20.0 50.0 [ 115.0 20.0 50.0 ]
[11/26 10:21:16    462s] OPTC: view 50.0:115.0 [ 0.0500 ]
[11/26 10:21:16    462s] Setting latch borrow mode to budget during optimization.
[11/26 10:21:16    463s] 
[11/26 10:21:16    463s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:21:16    463s] Deleting Lib Analyzer.
[11/26 10:21:16    463s] 
[11/26 10:21:16    463s] TimeStamp Deleting Cell Server End ...
[11/26 10:21:16    463s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 10:21:16    463s] 
[11/26 10:21:16    463s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:21:16    463s] Summary for sequential cells identification: 
[11/26 10:21:16    463s]   Identified SBFF number: 17
[11/26 10:21:16    463s]   Identified MBFF number: 0
[11/26 10:21:16    463s]   Identified SB Latch number: 6
[11/26 10:21:16    463s]   Identified MB Latch number: 0
[11/26 10:21:16    463s]   Not identified SBFF number: 0
[11/26 10:21:16    463s]   Not identified MBFF number: 0
[11/26 10:21:16    463s]   Not identified SB Latch number: 0
[11/26 10:21:16    463s]   Not identified MB Latch number: 0
[11/26 10:21:16    463s]   Number of sequential cells which are not FFs: 3
[11/26 10:21:16    463s]  Visiting view : default_setup_view
[11/26 10:21:16    463s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:21:16    463s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:21:16    463s]  Visiting view : default_hold_view
[11/26 10:21:16    463s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:21:16    463s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:21:16    463s] TLC MultiMap info (StdDelay):
[11/26 10:21:16    463s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:21:16    463s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:21:16    463s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:21:16    463s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:21:16    463s]  Setting StdDelay to: 4.2ps
[11/26 10:21:16    463s] 
[11/26 10:21:16    463s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:21:16    463s] 
[11/26 10:21:16    463s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:21:16    463s] 
[11/26 10:21:16    463s] TimeStamp Deleting Cell Server End ...
[11/26 10:21:16    463s] 
[11/26 10:21:16    463s] Creating Lib Analyzer ...
[11/26 10:21:16    463s] 
[11/26 10:21:16    463s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 10:21:16    463s] Summary for sequential cells identification: 
[11/26 10:21:16    463s]   Identified SBFF number: 17
[11/26 10:21:16    463s]   Identified MBFF number: 0
[11/26 10:21:16    463s]   Identified SB Latch number: 6
[11/26 10:21:16    463s]   Identified MB Latch number: 0
[11/26 10:21:16    463s]   Not identified SBFF number: 0
[11/26 10:21:16    463s]   Not identified MBFF number: 0
[11/26 10:21:16    463s]   Not identified SB Latch number: 0
[11/26 10:21:16    463s]   Not identified MB Latch number: 0
[11/26 10:21:16    463s]   Number of sequential cells which are not FFs: 3
[11/26 10:21:16    463s]  Visiting view : default_setup_view
[11/26 10:21:16    463s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:21:16    463s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:21:16    463s]  Visiting view : default_hold_view
[11/26 10:21:16    463s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:21:16    463s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:21:16    463s] TLC MultiMap info (StdDelay):
[11/26 10:21:16    463s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 10:21:16    463s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 10:21:16    463s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 10:21:16    463s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 10:21:16    463s]  Setting StdDelay to: 4.2ps
[11/26 10:21:16    463s] 
[11/26 10:21:16    463s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 10:21:16    463s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 10:21:16    463s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 10:21:16    463s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 10:21:16    463s] 
[11/26 10:21:16    463s] {RT RC_corner_25 0 2 3  0}
[11/26 10:21:16    463s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:44 mem=3584.0M
[11/26 10:21:16    463s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:44 mem=3584.0M
[11/26 10:21:16    463s] Creating Lib Analyzer, finished. 
[11/26 10:21:16    463s] 
[11/26 10:21:16    463s] *Info: minBufDelay = 7.9 ps, libStdDelay = 4.2 ps, minBufSize = 14929920 (4.0)
[11/26 10:21:16    463s] *Info: worst delay setup view: default_setup_view
[11/26 10:21:16    463s] Footprint list for hold buffering (delay unit: ps)
[11/26 10:21:16    463s] =================================================================
[11/26 10:21:16    463s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[11/26 10:21:16    463s] ------------------------------------------------------------------
[11/26 10:21:16    463s] *Info:        7.9       1.00     59.52    4.0  54.19 HB1xp67_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:        9.0       1.00     26.45    5.0  18.07 BUFx2_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:       13.9       1.79     59.52    5.0  54.78 HB2xp67_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:       11.2       1.00     13.23    6.0  12.02 BUFx3_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:       33.0       1.00     66.14    6.0  55.77 HB3xp67_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:       14.3       1.00     13.23    7.0   9.12 BUFx4_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:       42.0       1.26     79.36    7.0  56.84 HB4xp67_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:       13.7       1.00     13.23    8.0   7.30 BUFx5_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:       10.4       1.00      6.61    8.0   9.05 BUFx4f_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:        9.8       1.11      6.61   10.0   6.04 BUFx6f_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:       14.8       1.00      6.61   12.0   4.58 BUFx8_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:       12.7       1.06      0.00   14.0   3.68 BUFx10_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:       14.9       1.04      0.00   16.0   3.06 BUFx12_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:       11.2       1.05     13.23   18.0   3.05 BUFx12f_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] *Info:       15.4       1.02      0.00   30.0   1.59 BUFx24_ASAP7_75t_R (A,Y)
[11/26 10:21:16    463s] =================================================================
[11/26 10:21:16    463s] Hold Timer stdDelay =  4.2ps
[11/26 10:21:16    463s]  Visiting view : default_hold_view
[11/26 10:21:16    463s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 10:21:16    463s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 10:21:16    463s] Hold Timer stdDelay =  4.2ps (default_hold_view)
[11/26 10:21:16    463s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3584.0M, EPOCH TIME: 1732634476.786633
[11/26 10:21:16    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:16    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:16    463s] 
[11/26 10:21:16    463s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:21:16    463s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:21:16    463s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3584.0M, EPOCH TIME: 1732634476.792468
[11/26 10:21:16    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:21:16    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:16    463s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:21:16    463s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view
Hold views included:
 default_hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |   N/A   |  0.005  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |   N/A   |  0.016  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (3)       |   -0.007   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.393%
------------------------------------------------------------------

[11/26 10:21:16    463s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2964.0M, totSessionCpu=0:07:44 **
[11/26 10:21:16    463s] Begin: Collecting metrics
[11/26 10:21:16    463s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.005 |   0 |       36.39 | 0:00:06  |        3520 |    1 |   0 |
 ----------------------------------------------------------------------------------- 
[11/26 10:21:17    463s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2964.0M, current mem=2964.0M)

[11/26 10:21:17    463s] End: Collecting metrics
[11/26 10:21:17    463s] *** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:06.2/0:00:06.4 (1.0), totSession cpu/real = 0:07:43.8/0:09:37.7 (0.8), mem = 3520.0M
[11/26 10:21:17    463s] 
[11/26 10:21:17    463s] =============================================================================================
[11/26 10:21:17    463s]  Step TAT Report : BuildHoldData #1 / optDesign #6                              23.12-s091_1
[11/26 10:21:17    463s] =============================================================================================
[11/26 10:21:17    463s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:21:17    463s] ---------------------------------------------------------------------------------------------
[11/26 10:21:17    463s] [ ViewPruning            ]      6   0:00:00.2  (   2.8 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 10:21:17    463s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:21:17    463s] [ MetricReport           ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:21:17    463s] [ DrvReport              ]      2   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:21:17    463s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:21:17    463s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[11/26 10:21:17    463s] [ LibAnalyzerInit        ]      2   0:00:00.5  (   7.6 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:21:17    463s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:21:17    463s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:21:17    463s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:21:17    463s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:21:17    463s] [ UpdateTimingGraph      ]      5   0:00:01.0  (  15.4 % )     0:00:03.5 /  0:00:03.5    1.0
[11/26 10:21:17    463s] [ FullDelayCalc          ]      2   0:00:02.0  (  30.8 % )     0:00:02.0 /  0:00:01.9    1.0
[11/26 10:21:17    463s] [ TimingUpdate           ]     10   0:00:01.0  (  15.4 % )     0:00:01.0 /  0:00:01.0    1.0
[11/26 10:21:17    463s] [ TimingReport           ]      2   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:21:17    463s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 10:21:17    463s] [ SaveTimingGraph        ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:21:17    463s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:21:17    463s] [ MISC                   ]          0:00:00.7  (  11.1 % )     0:00:00.7 /  0:00:00.6    0.9
[11/26 10:21:17    463s] ---------------------------------------------------------------------------------------------
[11/26 10:21:17    463s]  BuildHoldData #1 TOTAL             0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.2    1.0
[11/26 10:21:17    463s] ---------------------------------------------------------------------------------------------
[11/26 10:21:17    463s] *** HoldOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:07:43.8/0:09:37.7 (0.8), mem = 3520.0M
[11/26 10:21:17    463s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090489.28
[11/26 10:21:17    463s] #optDebug: Start CG creation (mem=3520.0M)
[11/26 10:21:17    463s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:21:17    463s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:21:17    463s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:21:17    463s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 10:21:17    463s] ToF 136.7452um
[11/26 10:21:17    464s] (cpu=0:00:00.2, mem=3570.0M)
[11/26 10:21:17    464s]  ...processing cgPrt (cpu=0:00:00.2, mem=3570.0M)
[11/26 10:21:17    464s]  ...processing cgEgp (cpu=0:00:00.2, mem=3570.0M)
[11/26 10:21:17    464s]  ...processing cgPbk (cpu=0:00:00.2, mem=3570.0M)
[11/26 10:21:17    464s]  ...processing cgNrb(cpu=0:00:00.2, mem=3570.0M)
[11/26 10:21:17    464s]  ...processing cgObs (cpu=0:00:00.2, mem=3570.0M)
[11/26 10:21:17    464s]  ...processing cgCon (cpu=0:00:00.2, mem=3570.0M)
[11/26 10:21:17    464s]  ...processing cgPdm (cpu=0:00:00.2, mem=3570.0M)
[11/26 10:21:17    464s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3570.0M)
[11/26 10:21:17    464s] 
[11/26 10:21:17    464s] Active Setup views: default_setup_view 
[11/26 10:21:17    464s] HoldSingleBuffer minRootGain=3
[11/26 10:21:17    464s] HoldSingleBuffer minRootGain=3
[11/26 10:21:17    464s] HoldSingleBuffer minRootGain=3
[11/26 10:21:17    464s] HoldSingleBuffer minRootGain=3
[11/26 10:21:17    464s] *info: Run optDesign holdfix with 1 thread.
[11/26 10:21:17    464s] Info: 1 net with fixed/cover wires excluded.
[11/26 10:21:17    464s] Info: 1 clock net  excluded from IPO operation.
[11/26 10:21:17    464s] --------------------------------------------------- 
[11/26 10:21:17    464s]    Hold Timing Summary  - Initial 
[11/26 10:21:17    464s] --------------------------------------------------- 
[11/26 10:21:17    464s]  Target slack:       0.0000 ns
[11/26 10:21:17    464s]  View: default_hold_view 
[11/26 10:21:17    464s]    WNS:       0.0161
[11/26 10:21:17    464s]    TNS:       0.0000
[11/26 10:21:17    464s]    VP :            0
[11/26 10:21:17    464s]    Worst hold path end point: out_valid_reg/D 
[11/26 10:21:17    464s] --------------------------------------------------- 
[11/26 10:21:17    464s] *** Hold timing is met. Hold fixing is not needed 
[11/26 10:21:17    464s] **INFO: total 0 insts, 0 nets marked don't touch
[11/26 10:21:17    464s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[11/26 10:21:17    464s] **INFO: total 0 insts, 0 nets unmarked don't touch
[11/26 10:21:17    464s]    Hold Timing Snapshot:
[11/26 10:21:17    464s]              All PG WNS: 0.000
[11/26 10:21:17    464s]              All PG TNS: 0.000
[11/26 10:21:17    464s] Begin: Collecting metrics
[11/26 10:21:17    464s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.005 |   0 |       36.39 | 0:00:06  |        3520 |    1 |   0 |
| hold_fixing     |       |     |             | 0:00:00  |        3597 |      |     |
 ----------------------------------------------------------------------------------- 
[11/26 10:21:17    464s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2994.7M, current mem=2994.7M)

[11/26 10:21:17    464s] End: Collecting metrics
[11/26 10:21:17    464s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090489.28
[11/26 10:21:17    464s] *** HoldOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:07:44.3/0:09:38.2 (0.8), mem = 3597.1M
[11/26 10:21:17    464s] 
[11/26 10:21:17    464s] =============================================================================================
[11/26 10:21:17    464s]  Step TAT Report : HoldOpt #1 / optDesign #6                                    23.12-s091_1
[11/26 10:21:17    464s] =============================================================================================
[11/26 10:21:17    464s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:21:17    464s] ---------------------------------------------------------------------------------------------
[11/26 10:21:17    464s] [ MetricReport           ]      1   0:00:00.1  (  21.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 10:21:17    464s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:21:17    464s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:21:17    464s] [ ChannelGraphInit       ]      1   0:00:00.2  (  46.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:21:17    464s] [ MISC                   ]          0:00:00.2  (  32.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:21:17    464s] ---------------------------------------------------------------------------------------------
[11/26 10:21:17    464s]  HoldOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:21:17    464s] ---------------------------------------------------------------------------------------------
[11/26 10:21:17    464s] Running postRoute recovery in preEcoRoute mode
[11/26 10:21:17    464s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2992.6M, totSessionCpu=0:07:44 **
[11/26 10:21:17    464s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:21:17    464s]   DRV Snapshot: (TGT)
[11/26 10:21:17    464s]          Tran DRV: 1 (1)
[11/26 10:21:17    464s]           Cap DRV: 0 (0)
[11/26 10:21:17    464s]        Fanout DRV: 0 (0)
[11/26 10:21:17    464s]            Glitch: 0 (0)
[11/26 10:21:17    464s] Checking DRV degradation...
[11/26 10:21:17    464s] 
[11/26 10:21:17    464s] Recovery Manager:
[11/26 10:21:17    464s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[11/26 10:21:17    464s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/26 10:21:17    464s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/26 10:21:17    464s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[11/26 10:21:17    464s] 
[11/26 10:21:17    464s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/26 10:21:17    464s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3539.30M, totSessionCpu=0:07:44).
[11/26 10:21:17    464s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2992.6M, totSessionCpu=0:07:44 **
[11/26 10:21:17    464s] 
[11/26 10:21:17    464s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:21:17    464s]   DRV Snapshot: (REF)
[11/26 10:21:17    464s]          Tran DRV: 1 (1)
[11/26 10:21:17    464s]           Cap DRV: 0 (0)
[11/26 10:21:17    464s]        Fanout DRV: 0 (0)
[11/26 10:21:17    464s]            Glitch: 0 (0)
[11/26 10:21:17    464s] Running refinePlace -preserveRouting true -hardFence false
[11/26 10:21:17    464s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3597.5M, EPOCH TIME: 1732634477.730914
[11/26 10:21:17    464s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3597.5M, EPOCH TIME: 1732634477.731005
[11/26 10:21:17    464s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3597.5M, EPOCH TIME: 1732634477.731040
[11/26 10:21:17    464s] Processing tracks to init pin-track alignment.
[11/26 10:21:17    464s] z: 1, totalTracks: 1
[11/26 10:21:17    464s] z: 3, totalTracks: 1
[11/26 10:21:17    464s] z: 5, totalTracks: 1
[11/26 10:21:17    464s] z: 7, totalTracks: 1
[11/26 10:21:17    464s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:21:17    464s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3597.5M, EPOCH TIME: 1732634477.735672
[11/26 10:21:17    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:17    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:17    464s] 
[11/26 10:21:17    464s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:21:17    464s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:21:17    464s] 
[11/26 10:21:17    464s]  Skipping Bad Lib Cell Checking (CMU) !
[11/26 10:21:17    464s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.006, REAL:0.006, MEM:3597.5M, EPOCH TIME: 1732634477.741326
[11/26 10:21:17    464s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3597.5M, EPOCH TIME: 1732634477.741403
[11/26 10:21:17    464s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3597.5M, EPOCH TIME: 1732634477.741514
[11/26 10:21:17    464s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3597.5MB).
[11/26 10:21:17    464s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.011, REAL:0.012, MEM:3597.5M, EPOCH TIME: 1732634477.742721
[11/26 10:21:17    464s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.011, REAL:0.012, MEM:3597.5M, EPOCH TIME: 1732634477.743023
[11/26 10:21:17    464s] TDRefine: refinePlace mode is spiral
[11/26 10:21:17    464s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090489.16
[11/26 10:21:17    464s] OPERPROF:   Starting Refine-Place at level 2, MEM:3597.5M, EPOCH TIME: 1732634477.743116
[11/26 10:21:17    464s] *** Starting refinePlace (0:07:44 mem=3597.5M) ***
[11/26 10:21:17    464s] Total net bbox length = 1.737e+05 (1.203e+05 5.346e+04) (ext = 1.432e+04)
[11/26 10:21:17    464s] 
[11/26 10:21:17    464s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:21:17    464s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:21:17    464s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3597.5M, EPOCH TIME: 1732634477.751059
[11/26 10:21:17    464s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3597.5M, EPOCH TIME: 1732634477.751323
[11/26 10:21:17    464s] Set min layer with nano route mode ( 2 )
[11/26 10:21:17    464s] Set max layer with parameter ( 3 )
[11/26 10:21:17    464s] Set min layer with nano route mode ( 2 )
[11/26 10:21:17    464s] Set max layer with parameter ( 3 )
[11/26 10:21:17    464s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3597.5M, EPOCH TIME: 1732634477.755649
[11/26 10:21:17    464s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3597.5M, EPOCH TIME: 1732634477.755892
[11/26 10:21:17    464s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3597.5M, EPOCH TIME: 1732634477.756116
[11/26 10:21:17    464s] Starting refinePlace ...
[11/26 10:21:17    464s] Set min layer with nano route mode ( 2 )
[11/26 10:21:17    464s] Set max layer with parameter ( 3 )
[11/26 10:21:17    464s] One DDP V2 for no tweak run.
[11/26 10:21:17    464s] Set min layer with nano route mode ( 2 )
[11/26 10:21:17    464s] Set max layer with parameter ( 3 )
[11/26 10:21:17    464s] DDP initSite1 nrRow 175 nrJob 175
[11/26 10:21:17    464s] DDP markSite nrRow 175 nrJob 175
[11/26 10:21:17    464s]   Spread Effort: high, post-route mode, useDDP on.
[11/26 10:21:17    464s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3597.5MB) @(0:07:45 - 0:07:45).
[11/26 10:21:17    464s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:21:17    464s] wireLenOptFixPriorityInst 7 inst fixed
[11/26 10:21:17    464s] 
[11/26 10:21:17    464s]  === Spiral for Logical I: (movable: 8112) ===
[11/26 10:21:17    464s] 
[11/26 10:21:17    464s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 10:21:17    464s] 
[11/26 10:21:17    464s]  Info: 0 filler has been deleted!
[11/26 10:21:17    464s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 10:21:17    464s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:21:17    464s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 10:21:17    464s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3581.5MB) @(0:07:45 - 0:07:45).
[11/26 10:21:17    464s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:21:17    464s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 10:21:17    464s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3581.5MB
[11/26 10:21:17    464s] Statistics of distance of Instance movement in refine placement:
[11/26 10:21:17    464s]   maximum (X+Y) =         0.00 um
[11/26 10:21:17    464s]   mean    (X+Y) =         0.00 um
[11/26 10:21:17    464s] Summary Report:
[11/26 10:21:17    464s] Instances move: 0 (out of 8112 movable)
[11/26 10:21:17    464s] Instances flipped: 0
[11/26 10:21:17    464s] Mean displacement: 0.00 um
[11/26 10:21:17    464s] Max displacement: 0.00 um 
[11/26 10:21:17    464s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 10:21:17    464s] Total instances moved : 0
[11/26 10:21:17    464s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.150, REAL:0.154, MEM:3581.5M, EPOCH TIME: 1732634477.909742
[11/26 10:21:17    464s] Total net bbox length = 1.737e+05 (1.203e+05 5.346e+04) (ext = 1.432e+04)
[11/26 10:21:17    464s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3581.5MB
[11/26 10:21:17    464s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3581.5MB) @(0:07:44 - 0:07:45).
[11/26 10:21:17    464s] *** Finished refinePlace (0:07:45 mem=3581.5M) ***
[11/26 10:21:17    464s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090489.16
[11/26 10:21:17    464s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.166, REAL:0.171, MEM:3581.5M, EPOCH TIME: 1732634477.914141
[11/26 10:21:17    464s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3581.5M, EPOCH TIME: 1732634477.914168
[11/26 10:21:17    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8987).
[11/26 10:21:17    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:17    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:17    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:17    464s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.025, REAL:0.026, MEM:3523.5M, EPOCH TIME: 1732634477.940027
[11/26 10:21:17    464s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.203, REAL:0.209, MEM:3523.5M, EPOCH TIME: 1732634477.940148
[11/26 10:21:17    464s] Latch borrow mode reset to max_borrow
[11/26 10:21:18    465s] **INFO: flowCheckPoint #16 FinalSummary
[11/26 10:21:18    465s] OPTC: user 20.0
[11/26 10:21:18    465s] Reported timing to dir ./timingReports
[11/26 10:21:18    465s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2992.6M, totSessionCpu=0:07:45 **
[11/26 10:21:18    465s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3524.5M, EPOCH TIME: 1732634478.542459
[11/26 10:21:18    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:18    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:18    465s] 
[11/26 10:21:18    465s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:21:18    465s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:21:18    465s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3524.5M, EPOCH TIME: 1732634478.548074
[11/26 10:21:18    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:21:18    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:18    465s] Saving timing graph ...
[11/26 10:21:18    465s] TG backup dir: /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/opt_timing_graph_FUhKKq
[11/26 10:21:18    465s] Disk Usage:
[11/26 10:21:18    465s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/26 10:21:18    465s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5715492864 1576314880  79% /home
[11/26 10:21:19    465s] Done save timing graph
[11/26 10:21:19    465s] Disk Usage:
[11/26 10:21:19    465s] Filesystem                                 1K-blocks       Used  Available Use% Mounted on
[11/26 10:21:19    465s] en-ec-nfs22-rhel.coecis.cornell.edu:/home 7291807744 5715495936 1576311808  79% /home
[11/26 10:21:19    465s] 
[11/26 10:21:19    465s] TimeStamp Deleting Cell Server Begin ...
[11/26 10:21:19    465s] 
[11/26 10:21:19    465s] TimeStamp Deleting Cell Server End ...
[11/26 10:21:19    466s] Starting delay calculation for Hold views
[11/26 10:21:19    466s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/26 10:21:19    466s] AAE_INFO: resetNetProps viewIdx 1 
[11/26 10:21:19    466s] Starting SI iteration 1 using Infinite Timing Windows
[11/26 10:21:19    466s] #################################################################################
[11/26 10:21:19    466s] # Design Stage: PostRoute
[11/26 10:21:19    466s] # Design Name: dist_sort
[11/26 10:21:19    466s] # Design Mode: 90nm
[11/26 10:21:19    466s] # Analysis Mode: MMMC OCV 
[11/26 10:21:19    466s] # Parasitics Mode: SPEF/RCDB 
[11/26 10:21:19    466s] # Signoff Settings: SI On 
[11/26 10:21:19    466s] #################################################################################
[11/26 10:21:19    466s] AAE_INFO: 1 threads acquired from CTE.
[11/26 10:21:19    466s] Setting infinite Tws ...
[11/26 10:21:19    466s] First Iteration Infinite Tw... 
[11/26 10:21:19    466s] Calculate late delays in OCV mode...
[11/26 10:21:19    466s] Calculate early delays in OCV mode...
[11/26 10:21:19    466s] Topological Sorting (REAL = 0:00:00.0, MEM = 3490.3M, InitMEM = 3490.3M)
[11/26 10:21:19    466s] Start delay calculation (fullDC) (1 T). (MEM=2943.99)
[11/26 10:21:19    466s] End AAE Lib Interpolated Model. (MEM=3501.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:21:21    468s] Total number of fetched objects 10608
[11/26 10:21:21    468s] AAE_INFO-618: Total number of nets in the design is 10610,  100.0 percent of the nets selected for SI analysis
[11/26 10:21:21    468s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:21:21    468s] End delay calculation. (MEM=2955.89 CPU=0:00:01.6 REAL=0:00:02.0)
[11/26 10:21:21    468s] End delay calculation (fullDC). (MEM=2955.89 CPU=0:00:01.7 REAL=0:00:02.0)
[11/26 10:21:21    468s] Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/.AAE_Ayg4IM/.AAE_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00/waveform.data...
[11/26 10:21:21    468s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 3540.1M) ***
[11/26 10:21:21    468s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3540.1M)
[11/26 10:21:21    468s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/26 10:21:21    468s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3540.1M)
[11/26 10:21:21    468s] Starting SI iteration 2
[11/26 10:21:21    468s] Calculate late delays in OCV mode...
[11/26 10:21:21    468s] Calculate early delays in OCV mode...
[11/26 10:21:21    468s] Start delay calculation (fullDC) (1 T). (MEM=2916.75)
[11/26 10:21:21    468s] End AAE Lib Interpolated Model. (MEM=3471.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:21:21    468s] Glitch Analysis: View default_hold_view -- Total Number of Nets Skipped = 25. 
[11/26 10:21:21    468s] Glitch Analysis: View default_hold_view -- Total Number of Nets Analyzed = 10608. 
[11/26 10:21:21    468s] Total number of fetched objects 10608
[11/26 10:21:21    468s] AAE_INFO-618: Total number of nets in the design is 10610,  0.1 percent of the nets selected for SI analysis
[11/26 10:21:21    468s] End delay calculation. (MEM=2922.04 CPU=0:00:00.0 REAL=0:00:00.0)
[11/26 10:21:21    468s] End delay calculation (fullDC). (MEM=2922.04 CPU=0:00:00.0 REAL=0:00:00.0)
[11/26 10:21:21    468s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3407.9M) ***
[11/26 10:21:22    468s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:07:49 mem=3407.9M)
[11/26 10:21:22    469s] Restoring timing graph ...
[11/26 10:21:22    469s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[11/26 10:21:22    469s] Done restore timing graph
[11/26 10:21:22    469s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:21:23    469s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:21:23    469s] Begin: sislew slack info
[11/26 10:21:23    469s] sislew slack range: number of sislew vio
[11/26 10:21:23    469s] sislew slack < -0.32 : 0
[11/26 10:21:23    469s] -0.32 < sislew slack < -0.28: 0
[11/26 10:21:23    469s] -0.28 < sislew slack < -0.24: 0
[11/26 10:21:23    469s] -0.24 < sislew slack < -0.2: 0
[11/26 10:21:23    469s] -0.2 < sislew slack < -0.16: 0
[11/26 10:21:23    469s] -0.16 < sislew slack < -0.12: 0
[11/26 10:21:23    469s] -0.12 < sislew slack < -0.08: 0
[11/26 10:21:23    469s] -0.08 < sislew slack < -0.04: 0
[11/26 10:21:23    469s] -0.04 < sislew slack: 1
[11/26 10:21:23    469s] End: sislew slack info
[11/26 10:21:23    469s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 
Hold views included:
 default_hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |   N/A   |  0.005  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |   N/A   |  0.016  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (3)       |   -0.007   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.393%
------------------------------------------------------------------

[11/26 10:21:23    469s] *** Final Summary (holdfix) CPU=0:00:04.6, REAL=0:00:05.0, MEM=3535.6M
[11/26 10:21:23    469s] Begin: Collecting metrics
[11/26 10:21:23    469s] **INFO: Starting Blocking QThread with 1 CPU
[11/26 10:21:23    469s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/26 10:21:23      0s] *** QThread MetricCollect [begin] (optDesign #6) : mem = 0.6M
[11/26 10:21:23      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2994.7M, current mem=2320.5M)
[11/26 10:21:23      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2334.8M, current mem=2327.9M)
[11/26 10:21:23      0s] *** QThread MetricCollect [finish] (optDesign #6) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.6M
[11/26 10:21:23      0s] 
[11/26 10:21:23      0s] =============================================================================================
[11/26 10:21:23      0s]  Step TAT Report : QThreadWorker #1 / optDesign #6                              23.12-s091_1
[11/26 10:21:23      0s] =============================================================================================
[11/26 10:21:23      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:21:23      0s] ---------------------------------------------------------------------------------------------
[11/26 10:21:23      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:21:23      0s] ---------------------------------------------------------------------------------------------
[11/26 10:21:23      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:21:23      0s] ---------------------------------------------------------------------------------------------

[11/26 10:21:23    469s]  
_______________________________________________________________________
[11/26 10:21:23    469s]  ----------------------------------------------------------------------------------- 
[11/26 10:21:23    469s] | Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
[11/26 10:21:23    469s] |                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
[11/26 10:21:23    469s] |-----------------+-------+-----+-------------+----------+-------------+------+-----|
[11/26 10:21:23    469s] | initial_summary | 0.005 |   0 |       36.39 | 0:00:06  |        3520 |    1 |   0 |
[11/26 10:21:23    469s] | hold_fixing     |       |     |             | 0:00:00  |        3597 |      |     |
[11/26 10:21:23    469s] | final_summary   | 0.005 |   0 |       36.39 | 0:00:05  |        3536 |    1 |   0 |
[11/26 10:21:23    469s]  ----------------------------------------------------------------------------------- 
[11/26 10:21:24    470s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2994.7M, current mem=2982.1M)

[11/26 10:21:24    470s] End: Collecting metrics
[11/26 10:21:24    470s] **optDesign ... cpu = 0:00:13, real = 0:00:15, mem = 2982.1M, totSessionCpu=0:07:50 **
[11/26 10:21:24    470s]  ReSet Options after AAE Based Opt flow 
[11/26 10:21:24    470s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 10:21:24    470s] *** Finished optDesign ***
[11/26 10:21:24    470s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:21:24    470s] UM:*                                                                   final
[11/26 10:21:24    470s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 10:21:24    470s] UM:*                                                                   opt_design_postroute_hold
[11/26 10:21:24    470s] Info: Summary of CRR changes:
[11/26 10:21:24    470s]       - Timing transform commits:       0
[11/26 10:21:24    470s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3535.6M)
[11/26 10:21:24    470s] Info: Destroy the CCOpt slew target map.
[11/26 10:21:24    470s] 
[11/26 10:21:24    470s] *** Summary of all messages that are not suppressed in this session:
[11/26 10:21:24    470s] Severity  ID               Count  Summary                                  
[11/26 10:21:24    470s] WARNING   IMPOPT-7315          1  max transition report needs to use SI tr...
[11/26 10:21:24    470s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[11/26 10:21:24    470s] *** Message Summary: 2 warning(s), 0 error(s)
[11/26 10:21:24    470s] 
[11/26 10:21:24    470s] clean pInstBBox. size 0
[11/26 10:21:24    470s] Cell dist_sort LLGs are deleted
[11/26 10:21:24    470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:24    470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:24    470s] Info: pop threads available for lower-level modules during optimization.
[11/26 10:21:24    470s] *** optDesign #6 [finish] () : cpu/real = 0:00:13.5/0:00:14.5 (0.9), totSession cpu/real = 0:07:50.2/0:09:44.9 (0.8), mem = 3535.6M
[11/26 10:21:24    470s] 
[11/26 10:21:24    470s] =============================================================================================
[11/26 10:21:24    470s]  Final TAT Report : optDesign #6                                                23.12-s091_1
[11/26 10:21:24    470s] =============================================================================================
[11/26 10:21:24    470s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:21:24    470s] ---------------------------------------------------------------------------------------------
[11/26 10:21:24    470s] [ InitOpt                ]      1   0:00:00.5  (   3.3 % )     0:00:00.6 /  0:00:00.5    1.0
[11/26 10:21:24    470s] [ HoldOpt                ]      1   0:00:00.4  (   2.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 10:21:24    470s] [ ViewPruning            ]     10   0:00:00.2  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 10:21:24    470s] [ BuildHoldData          ]      1   0:00:01.8  (  12.7 % )     0:00:06.4 /  0:00:06.2    1.0
[11/26 10:21:24    470s] [ OptSummaryReport       ]      2   0:00:01.2  (   8.5 % )     0:00:05.0 /  0:00:04.7    0.9
[11/26 10:21:24    470s] [ MetricReport           ]      3   0:00:00.8  (   5.4 % )     0:00:00.8 /  0:00:00.4    0.5
[11/26 10:21:24    470s] [ DrvReport              ]      5   0:00:00.8  (   5.9 % )     0:00:00.8 /  0:00:00.6    0.7
[11/26 10:21:24    470s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:21:24    470s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:21:24    470s] [ CheckPlace             ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:21:24    470s] [ RefinePlace            ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:21:24    470s] [ ExtractRC              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:21:24    470s] [ UpdateTimingGraph      ]      9   0:00:01.7  (  11.9 % )     0:00:06.9 /  0:00:06.8    1.0
[11/26 10:21:24    470s] [ FullDelayCalc          ]      4   0:00:03.8  (  26.4 % )     0:00:03.8 /  0:00:03.8    1.0
[11/26 10:21:24    470s] [ TimingUpdate           ]     16   0:00:02.0  (  13.8 % )     0:00:02.0 /  0:00:02.0    1.0
[11/26 10:21:24    470s] [ TimingReport           ]      4   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:21:24    470s] [ GenerateReports        ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 10:21:24    470s] [ MISC                   ]          0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 10:21:24    470s] ---------------------------------------------------------------------------------------------
[11/26 10:21:24    470s]  optDesign #6 TOTAL                 0:00:14.5  ( 100.0 % )     0:00:14.5 /  0:00:13.5    0.9
[11/26 10:21:24    470s] ---------------------------------------------------------------------------------------------
[11/26 10:21:24    470s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 500 -outDir timingReports/
[11/26 10:21:24    470s] *** timeDesign #3 [begin] () : totSession cpu/real = 0:07:50.2/0:09:44.9 (0.8), mem = 3535.6M
[11/26 10:21:24    470s] Info: 1 threads available for lower-level modules during optimization.
[11/26 10:21:24    470s] **WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
[11/26 10:21:24    470s]  Reset EOS DB
[11/26 10:21:24    470s] Ignoring AAE DB Resetting ...
[11/26 10:21:24    470s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d': 10608 access done (mem: 3535.609M)
[11/26 10:21:24    470s] tQuantus: Use design signature to decide re-extraction is ON
[11/26 10:21:24    470s] #Start Design Signature (0)
[11/26 10:21:24    470s] #Finish Inst Signature in MT(59936383)
[11/26 10:21:24    470s] #Finish Net Signature in MT(125720612)
[11/26 10:21:24    470s] #Finish SNet Signature in MT (182544910)
[11/26 10:21:24    470s] #Run time and memory report for RC extraction:
[11/26 10:21:24    470s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/26 10:21:24    470s] #Run Statistics for snet signature:
[11/26 10:21:24    470s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:24    470s] #   Increased memory =     0.00 (MB), total memory =  2950.39 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:24    470s] #Run Statistics for Net Final Signature:
[11/26 10:21:24    470s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:24    470s] #   Increased memory =     0.00 (MB), total memory =  2950.39 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:24    470s] #Run Statistics for Net launch:
[11/26 10:21:24    470s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:24    470s] #   Increased memory =     0.00 (MB), total memory =  2950.39 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:24    470s] #Run Statistics for Net init_dbsNet_slist:
[11/26 10:21:24    470s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:24    470s] #   Increased memory =     0.00 (MB), total memory =  2950.39 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:24    470s] #Run Statistics for net signature:
[11/26 10:21:24    470s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:24    470s] #   Increased memory =     0.00 (MB), total memory =  2950.39 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:24    470s] #Run Statistics for inst signature:
[11/26 10:21:24    470s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:24    470s] #   Increased memory =   -30.40 (MB), total memory =  2950.39 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:24    470s] tQuantus: Original signature = 182544910, new signature = 182544910
[11/26 10:21:24    470s] tQuantus: Design is clean by design signature
[11/26 10:21:24    470s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3515.609M)
[11/26 10:21:24    470s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3515.609M)
[11/26 10:21:24    470s] The design is extracted. Skipping TQuantus.
[11/26 10:21:24    470s] Cell dist_sort LLGs are deleted
[11/26 10:21:24    470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:24    470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:24    470s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3515.6M, EPOCH TIME: 1732634484.457180
[11/26 10:21:24    470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:24    470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:24    470s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3515.6M, EPOCH TIME: 1732634484.457315
[11/26 10:21:24    470s] Max number of tech site patterns supported in site array is 256.
[11/26 10:21:24    470s] Core basic site is coreSite
[11/26 10:21:24    470s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:21:24    470s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:21:24    470s] Fast DP-INIT is on for default
[11/26 10:21:24    470s] Atter site array init, number of instance map data is 0.
[11/26 10:21:24    470s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.005, MEM:3515.6M, EPOCH TIME: 1732634484.462546
[11/26 10:21:24    470s] 
[11/26 10:21:24    470s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:21:24    470s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:21:24    470s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.008, MEM:3515.6M, EPOCH TIME: 1732634484.465001
[11/26 10:21:24    470s] Cell dist_sort LLGs are deleted
[11/26 10:21:24    470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:21:24    470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:24    470s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:21:24    470s] ** INFO: Initializing SI Slew/Glitch Interface
[11/26 10:21:24    470s] Begin: sislew slack info
[11/26 10:21:24    470s] sislew slack range: number of sislew vio
[11/26 10:21:24    470s] sislew slack < -0.32 : 0
[11/26 10:21:24    470s] -0.32 < sislew slack < -0.28: 0
[11/26 10:21:24    470s] -0.28 < sislew slack < -0.24: 0
[11/26 10:21:24    470s] -0.24 < sislew slack < -0.2: 0
[11/26 10:21:24    470s] -0.2 < sislew slack < -0.16: 0
[11/26 10:21:24    470s] -0.16 < sislew slack < -0.12: 0
[11/26 10:21:24    470s] -0.12 < sislew slack < -0.08: 0
[11/26 10:21:24    470s] -0.08 < sislew slack < -0.04: 0
[11/26 10:21:24    470s] -0.04 < sislew slack: 1
[11/26 10:21:24    470s] End: sislew slack info
[11/26 10:21:25    470s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |   N/A   |  0.005  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (3)       |   -0.007   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.393%
------------------------------------------------------------------

[11/26 10:21:25    470s] Reported timing to dir timingReports/
[11/26 10:21:25    470s] Total CPU time: 0.53 sec
[11/26 10:21:25    470s] Total Real time: 1.0 sec
[11/26 10:21:25    470s] Total Memory Usage: 3532.851562 Mbytes
[11/26 10:21:25    470s] Reset AAE Options
[11/26 10:21:25    470s] Info: pop threads available for lower-level modules during optimization.
[11/26 10:21:25    470s] *** timeDesign #3 [finish] () : cpu/real = 0:00:00.5/0:00:00.8 (0.7), totSession cpu/real = 0:07:50.8/0:09:45.7 (0.8), mem = 3532.9M
[11/26 10:21:25    470s] 
[11/26 10:21:25    470s] =============================================================================================
[11/26 10:21:25    470s]  Final TAT Report : timeDesign #3                                               23.12-s091_1
[11/26 10:21:25    470s] =============================================================================================
[11/26 10:21:25    470s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:21:25    470s] ---------------------------------------------------------------------------------------------
[11/26 10:21:25    470s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:21:25    470s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.1 % )     0:00:00.6 /  0:00:00.3    0.6
[11/26 10:21:25    470s] [ DrvReport              ]      1   0:00:00.5  (  59.7 % )     0:00:00.5 /  0:00:00.2    0.5
[11/26 10:21:25    470s] [ ExtractRC              ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:21:25    470s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:21:25    470s] [ TimingUpdate           ]      2   0:00:00.2  (  19.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:21:25    470s] [ TimingReport           ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/26 10:21:25    470s] [ GenerateReports        ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.0    0.8
[11/26 10:21:25    470s] [ MISC                   ]          0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 10:21:25    470s] ---------------------------------------------------------------------------------------------
[11/26 10:21:25    470s]  timeDesign #3 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.5    0.7
[11/26 10:21:25    470s] ---------------------------------------------------------------------------------------------
[11/26 10:21:25    470s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 500 -outDir timingReports/
[11/26 10:21:25    470s] *** timeDesign #4 [begin] () : totSession cpu/real = 0:07:50.8/0:09:45.7 (0.8), mem = 3532.9M
[11/26 10:21:25    470s] Info: 1 threads available for lower-level modules during optimization.
[11/26 10:21:25    470s] **WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
[11/26 10:21:25    470s]  Reset EOS DB
[11/26 10:21:25    470s] Ignoring AAE DB Resetting ...
[11/26 10:21:25    470s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3532.852M)
[11/26 10:21:25    470s] tQuantus: Use design signature to decide re-extraction is ON
[11/26 10:21:25    470s] #Start Design Signature (0)
[11/26 10:21:25    470s] #Finish Inst Signature in MT(59936383)
[11/26 10:21:25    470s] #Finish Net Signature in MT(125720612)
[11/26 10:21:25    470s] #Finish SNet Signature in MT (182544910)
[11/26 10:21:25    470s] #Run time and memory report for RC extraction:
[11/26 10:21:25    470s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/26 10:21:25    470s] #Run Statistics for snet signature:
[11/26 10:21:25    470s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:25    470s] #   Increased memory =     0.00 (MB), total memory =  2954.20 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:25    470s] #Run Statistics for Net Final Signature:
[11/26 10:21:25    470s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:25    470s] #   Increased memory =     0.00 (MB), total memory =  2954.20 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:25    470s] #Run Statistics for Net launch:
[11/26 10:21:25    470s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:25    470s] #   Increased memory =     0.00 (MB), total memory =  2954.20 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:25    470s] #Run Statistics for Net init_dbsNet_slist:
[11/26 10:21:25    470s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:25    470s] #   Increased memory =     0.00 (MB), total memory =  2954.20 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:25    470s] #Run Statistics for net signature:
[11/26 10:21:25    470s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:25    470s] #   Increased memory =     0.00 (MB), total memory =  2954.20 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:25    470s] #Run Statistics for inst signature:
[11/26 10:21:25    470s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:25    470s] #   Increased memory =    -0.00 (MB), total memory =  2954.20 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:25    470s] tQuantus: Original signature = 182544910, new signature = 182544910
[11/26 10:21:25    470s] tQuantus: Design is clean by design signature
[11/26 10:21:25    470s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3530.852M)
[11/26 10:21:25    470s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3530.852M)
[11/26 10:21:25    470s] The design is extracted. Skipping TQuantus.
[11/26 10:21:25    470s] Cell dist_sort LLGs are deleted
[11/26 10:21:25    470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:25    470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:25    470s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3513.1M, EPOCH TIME: 1732634485.193051
[11/26 10:21:25    470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:25    470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:25    470s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3513.1M, EPOCH TIME: 1732634485.193172
[11/26 10:21:25    470s] Max number of tech site patterns supported in site array is 256.
[11/26 10:21:25    470s] Core basic site is coreSite
[11/26 10:21:25    470s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 10:21:25    470s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 10:21:25    470s] Fast DP-INIT is on for default
[11/26 10:21:25    470s] Atter site array init, number of instance map data is 0.
[11/26 10:21:25    470s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.004, MEM:3513.1M, EPOCH TIME: 1732634485.197591
[11/26 10:21:25    470s] 
[11/26 10:21:25    470s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:21:25    470s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:21:25    470s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.007, MEM:3513.1M, EPOCH TIME: 1732634485.200079
[11/26 10:21:25    470s] Cell dist_sort LLGs are deleted
[11/26 10:21:25    470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 10:21:25    470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:25    470s] Starting delay calculation for Hold views
[11/26 10:21:25    471s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/26 10:21:25    471s] AAE_INFO: resetNetProps viewIdx 1 
[11/26 10:21:25    471s] Starting SI iteration 1 using Infinite Timing Windows
[11/26 10:21:25    471s] #################################################################################
[11/26 10:21:25    471s] # Design Stage: PostRoute
[11/26 10:21:25    471s] # Design Name: dist_sort
[11/26 10:21:25    471s] # Design Mode: 90nm
[11/26 10:21:25    471s] # Analysis Mode: MMMC OCV 
[11/26 10:21:25    471s] # Parasitics Mode: SPEF/RCDB 
[11/26 10:21:25    471s] # Signoff Settings: SI On 
[11/26 10:21:25    471s] #################################################################################
[11/26 10:21:25    471s] AAE_INFO: 1 threads acquired from CTE.
[11/26 10:21:25    471s] Setting infinite Tws ...
[11/26 10:21:25    471s] First Iteration Infinite Tw... 
[11/26 10:21:25    471s] Calculate late delays in OCV mode...
[11/26 10:21:25    471s] Calculate early delays in OCV mode...
[11/26 10:21:25    471s] Topological Sorting (REAL = 0:00:00.0, MEM = 3468.7M, InitMEM = 3468.7M)
[11/26 10:21:25    471s] Start delay calculation (fullDC) (1 T). (MEM=2877.84)
[11/26 10:21:25    471s] End AAE Lib Interpolated Model. (MEM=3480.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:21:25    471s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3480.277M)
[11/26 10:21:25    471s] Reading RCDB with compressed RC data.
[11/26 10:21:25    471s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3480.3M)
[11/26 10:21:27    473s] Total number of fetched objects 10608
[11/26 10:21:27    473s] AAE_INFO-618: Total number of nets in the design is 10610,  100.0 percent of the nets selected for SI analysis
[11/26 10:21:27    473s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:21:27    473s] End delay calculation. (MEM=2890.66 CPU=0:00:01.7 REAL=0:00:02.0)
[11/26 10:21:27    473s] End delay calculation (fullDC). (MEM=2890.66 CPU=0:00:01.8 REAL=0:00:02.0)
[11/26 10:21:27    473s] Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/.AAE_Ayg4IM/.AAE_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00/waveform.data...
[11/26 10:21:27    473s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 3525.1M) ***
[11/26 10:21:27    473s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3525.1M)
[11/26 10:21:27    473s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/26 10:21:27    473s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3525.1M)
[11/26 10:21:27    473s] Starting SI iteration 2
[11/26 10:21:28    473s] Calculate late delays in OCV mode...
[11/26 10:21:28    473s] Calculate early delays in OCV mode...
[11/26 10:21:28    473s] Start delay calculation (fullDC) (1 T). (MEM=2886.32)
[11/26 10:21:28    473s] End AAE Lib Interpolated Model. (MEM=3454.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 10:21:28    473s] Glitch Analysis: View default_hold_view -- Total Number of Nets Skipped = 25. 
[11/26 10:21:28    473s] Glitch Analysis: View default_hold_view -- Total Number of Nets Analyzed = 10608. 
[11/26 10:21:28    473s] Total number of fetched objects 10608
[11/26 10:21:28    473s] AAE_INFO-618: Total number of nets in the design is 10610,  0.1 percent of the nets selected for SI analysis
[11/26 10:21:28    473s] End delay calculation. (MEM=2889.62 CPU=0:00:00.0 REAL=0:00:00.0)
[11/26 10:21:28    473s] End delay calculation (fullDC). (MEM=2889.62 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 10:21:28    473s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3390.8M) ***
[11/26 10:21:28    474s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:07:54 mem=3390.8M)
[11/26 10:21:28    474s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 default_hold_view 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |   N/A   |  0.016  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

Density: 36.393%
------------------------------------------------------------------

[11/26 10:21:28    474s] Reported timing to dir timingReports/
[11/26 10:21:28    474s] Total CPU time: 3.43 sec
[11/26 10:21:28    474s] Total Real time: 3.0 sec
[11/26 10:21:28    474s] Total Memory Usage: 3358.128906 Mbytes
[11/26 10:21:28    474s] Reset AAE Options
[11/26 10:21:28    474s] Info: pop threads available for lower-level modules during optimization.
[11/26 10:21:28    474s] *** timeDesign #4 [finish] () : cpu/real = 0:00:03.4/0:00:03.5 (1.0), totSession cpu/real = 0:07:54.2/0:09:49.2 (0.8), mem = 3358.1M
[11/26 10:21:28    474s] 
[11/26 10:21:28    474s] =============================================================================================
[11/26 10:21:28    474s]  Final TAT Report : timeDesign #4                                               23.12-s091_1
[11/26 10:21:28    474s] =============================================================================================
[11/26 10:21:28    474s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 10:21:28    474s] ---------------------------------------------------------------------------------------------
[11/26 10:21:28    474s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 10:21:28    474s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.6 % )     0:00:03.3 /  0:00:03.2    1.0
[11/26 10:21:28    474s] [ ExtractRC              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:21:28    474s] [ UpdateTimingGraph      ]      1   0:00:00.9  (  27.0 % )     0:00:03.2 /  0:00:03.2    1.0
[11/26 10:21:28    474s] [ FullDelayCalc          ]      2   0:00:02.1  (  60.4 % )     0:00:02.1 /  0:00:02.1    1.0
[11/26 10:21:28    474s] [ TimingUpdate           ]      1   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.1
[11/26 10:21:28    474s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[11/26 10:21:28    474s] [ GenerateReports        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 10:21:28    474s] [ MISC                   ]          0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 10:21:28    474s] ---------------------------------------------------------------------------------------------
[11/26 10:21:28    474s]  timeDesign #4 TOTAL                0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.4    1.0
[11/26 10:21:28    474s] ---------------------------------------------------------------------------------------------
[11/26 10:21:28    474s] <CMD> addFiller -cell {FILLER_ASAP7_75t_R FILLERxp5_ASAP7_75t_R } -prefix FILLER_
[11/26 10:21:28    474s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[11/26 10:21:28    474s] Type 'man IMPSP-5217' for more detail.
[11/26 10:21:28    474s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[11/26 10:21:28    474s] 
[11/26 10:21:28    474s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:3358.1M, EPOCH TIME: 1732634488.542480
[11/26 10:21:28    474s] INFO: No filler could be restored
[11/26 10:21:28    474s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3358.1M, EPOCH TIME: 1732634488.542627
[11/26 10:21:28    474s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3358.1M, EPOCH TIME: 1732634488.542665
[11/26 10:21:28    474s] Processing tracks to init pin-track alignment.
[11/26 10:21:28    474s] z: 1, totalTracks: 1
[11/26 10:21:28    474s] z: 3, totalTracks: 1
[11/26 10:21:28    474s] z: 5, totalTracks: 1
[11/26 10:21:28    474s] z: 7, totalTracks: 1
[11/26 10:21:28    474s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 10:21:28    474s] Cell dist_sort LLGs are deleted
[11/26 10:21:28    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:28    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:28    474s] # Building dist_sort llgBox search-tree.
[11/26 10:21:28    474s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3358.1M, EPOCH TIME: 1732634488.547244
[11/26 10:21:28    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:28    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:28    474s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3358.1M, EPOCH TIME: 1732634488.548084
[11/26 10:21:28    474s] Max number of tech site patterns supported in site array is 256.
[11/26 10:21:28    474s] Core basic site is coreSite
[11/26 10:21:28    474s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 10:21:28    474s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 10:21:28    474s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 10:21:28    474s] SiteArray: use 897,024 bytes
[11/26 10:21:28    474s] SiteArray: current memory after site array memory allocation 3358.1M
[11/26 10:21:28    474s] SiteArray: FP blocked sites are writable
[11/26 10:21:28    474s] Keep-away cache is enable on metals: 1-10
[11/26 10:21:28    474s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 10:21:28    474s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3358.1M, EPOCH TIME: 1732634488.576584
[11/26 10:21:28    474s] Process 108023 (called=51 computed=10) wires and vias for routing blockage analysis
[11/26 10:21:28    474s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.026, REAL:0.026, MEM:3358.1M, EPOCH TIME: 1732634488.602848
[11/26 10:21:28    474s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 10:21:28    474s] Atter site array init, number of instance map data is 0.
[11/26 10:21:28    474s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.054, REAL:0.056, MEM:3358.1M, EPOCH TIME: 1732634488.604245
[11/26 10:21:28    474s] 
[11/26 10:21:28    474s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 10:21:28    474s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 10:21:28    474s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.057, REAL:0.060, MEM:3358.1M, EPOCH TIME: 1732634488.607229
[11/26 10:21:28    474s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3358.1M, EPOCH TIME: 1732634488.607298
[11/26 10:21:28    474s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3358.1M, EPOCH TIME: 1732634488.607438
[11/26 10:21:28    474s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3358.1MB).
[11/26 10:21:28    474s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.062, REAL:0.066, MEM:3358.1M, EPOCH TIME: 1732634488.608430
[11/26 10:21:28    474s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.062, REAL:0.066, MEM:3358.1M, EPOCH TIME: 1732634488.608452
[11/26 10:21:28    474s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3358.1M, EPOCH TIME: 1732634488.608735
[11/26 10:21:28    474s]   Signal wire search tree: 109421 elements. (cpu=0:00:00.0, mem=0.0M)
[11/26 10:21:28    474s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.030, REAL:0.030, MEM:3358.1M, EPOCH TIME: 1732634488.638554
[11/26 10:21:28    474s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:3358.1M, EPOCH TIME: 1732634488.649551
[11/26 10:21:28    474s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:3358.1M, EPOCH TIME: 1732634488.649669
[11/26 10:21:28    474s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:3358.1M, EPOCH TIME: 1732634488.649696
[11/26 10:21:28    474s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:3358.1M, EPOCH TIME: 1732634488.649976
[11/26 10:21:28    474s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:3358.1M, EPOCH TIME: 1732634488.650185
[11/26 10:21:28    474s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:3358.1M, EPOCH TIME: 1732634488.650299
[11/26 10:21:28    474s] AddFiller init all instances time CPU:0.000, REAL:0.000
[11/26 10:21:29    475s] AddFiller main function time CPU:0.762, REAL:0.791
[11/26 10:21:29    475s] Filler instance commit time CPU:0.000, REAL:0.000
[11/26 10:21:29    475s] *INFO: Adding fillers to top-module.
[11/26 10:21:29    475s] *INFO:   Added 46212 filler insts (cell FILLER_ASAP7_75t_R / prefix FILLER_).
[11/26 10:21:29    475s] *INFO:   Added 4306 filler insts (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_).
[11/26 10:21:29    475s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.794, REAL:0.793, MEM:3350.1M, EPOCH TIME: 1732634489.443009
[11/26 10:21:29    475s] *INFO: Total 50518 filler insts added - prefix FILLER_ (CPU: 0:00:00.9).
[11/26 10:21:29    475s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.794, REAL:0.793, MEM:3350.1M, EPOCH TIME: 1732634489.443648
[11/26 10:21:29    475s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:3350.1M, EPOCH TIME: 1732634489.443675
[11/26 10:21:29    475s] For 50518 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.034, REAL:0.034, MEM:3350.1M, EPOCH TIME: 1732634489.478124
[11/26 10:21:29    475s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.829, REAL:0.829, MEM:3350.1M, EPOCH TIME: 1732634489.478196
[11/26 10:21:29    475s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.830, REAL:0.829, MEM:3350.1M, EPOCH TIME: 1732634489.478217
[11/26 10:21:29    475s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:3350.1M, EPOCH TIME: 1732634489.478456
[11/26 10:21:29    475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:59505).
[11/26 10:21:29    475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:29    475s] Cell dist_sort LLGs are deleted
[11/26 10:21:29    475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:29    475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 10:21:29    475s] # Resetting pin-track-align track data.
[11/26 10:21:29    475s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.034, REAL:0.035, MEM:3349.3M, EPOCH TIME: 1732634489.513045
[11/26 10:21:29    475s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.966, REAL:0.971, MEM:3349.3M, EPOCH TIME: 1732634489.513157
[11/26 10:21:29    475s] <CMD> verifyConnectivity -report ./dist_sort.conn.rpt
[11/26 10:21:29    475s] VERIFY_CONNECTIVITY use new engine.
[11/26 10:21:29    475s] 
[11/26 10:21:29    475s] ******** Start: VERIFY CONNECTIVITY ********
[11/26 10:21:29    475s] Start Time: Tue Nov 26 10:21:29 2024
[11/26 10:21:29    475s] 
[11/26 10:21:29    475s] Design Name: dist_sort
[11/26 10:21:29    475s] Database Units: 4000
[11/26 10:21:29    475s] Design Boundary: (0.0000, 0.0000) (200.0160, 200.0160)
[11/26 10:21:29    475s] Error Limit = 1000; Warning Limit = 50
[11/26 10:21:29    475s] Check all nets
[11/26 10:21:29    475s] **** 10:21:29 **** Processed 5000 nets.
[11/26 10:21:29    475s] **** 10:21:29 **** Processed 10000 nets.
[11/26 10:21:29    475s] 
[11/26 10:21:29    475s] Begin Summary 
[11/26 10:21:29    475s]   Found no problems or warnings.
[11/26 10:21:29    475s] End Summary
[11/26 10:21:29    475s] 
[11/26 10:21:29    475s] End Time: Tue Nov 26 10:21:29 2024
[11/26 10:21:29    475s] Time Elapsed: 0:00:00.0
[11/26 10:21:29    475s] 
[11/26 10:21:29    475s] ******** End: VERIFY CONNECTIVITY ********
[11/26 10:21:29    475s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/26 10:21:29    475s]   (CPU Time: 0:00:00.4  MEM: 0.000M)
[11/26 10:21:29    475s] 
[11/26 10:21:29    475s] <CMD> verify_drc -report ./dist_sort.geom.rpt
[11/26 10:21:29    475s] #-check_same_via_cell true               # bool, default=false, user setting
[11/26 10:21:29    475s] #-report ./dist_sort.geom.rpt            # string, default="", user setting
[11/26 10:21:29    475s]  *** Starting Verify DRC (MEM: 3349.3) ***
[11/26 10:21:29    475s] 
[11/26 10:21:29    475s]   VERIFY DRC ...... Starting Verification
[11/26 10:21:29    475s]   VERIFY DRC ...... Initializing
[11/26 10:21:29    475s]   VERIFY DRC ...... Deleting Existing Violations
[11/26 10:21:29    475s]   VERIFY DRC ...... Creating Sub-Areas
[11/26 10:21:29    475s]   VERIFY DRC ...... Using new threading
[11/26 10:21:29    475s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 50.688 50.688} 1 of 16
[11/26 10:21:30    475s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/26 10:21:30    475s]   VERIFY DRC ...... Sub-Area: {50.688 0.000 101.376 50.688} 2 of 16
[11/26 10:21:30    475s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/26 10:21:30    475s]   VERIFY DRC ...... Sub-Area: {101.376 0.000 152.064 50.688} 3 of 16
[11/26 10:21:30    475s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/26 10:21:30    475s]   VERIFY DRC ...... Sub-Area: {152.064 0.000 200.016 50.688} 4 of 16
[11/26 10:21:30    475s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/26 10:21:30    475s]   VERIFY DRC ...... Sub-Area: {0.000 50.688 50.688 101.376} 5 of 16
[11/26 10:21:30    476s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/26 10:21:30    476s]   VERIFY DRC ...... Sub-Area: {50.688 50.688 101.376 101.376} 6 of 16
[11/26 10:21:30    476s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/26 10:21:30    476s]   VERIFY DRC ...... Sub-Area: {101.376 50.688 152.064 101.376} 7 of 16
[11/26 10:21:30    476s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/26 10:21:30    476s]   VERIFY DRC ...... Sub-Area: {152.064 50.688 200.016 101.376} 8 of 16
[11/26 10:21:30    476s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/26 10:21:30    476s]   VERIFY DRC ...... Sub-Area: {0.000 101.376 50.688 152.064} 9 of 16
[11/26 10:21:30    476s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/26 10:21:30    476s]   VERIFY DRC ...... Sub-Area: {50.688 101.376 101.376 152.064} 10 of 16
[11/26 10:21:30    476s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/26 10:21:30    476s]   VERIFY DRC ...... Sub-Area: {101.376 101.376 152.064 152.064} 11 of 16
[11/26 10:21:31    476s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/26 10:21:31    476s]   VERIFY DRC ...... Sub-Area: {152.064 101.376 200.016 152.064} 12 of 16
[11/26 10:21:31    476s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/26 10:21:31    476s]   VERIFY DRC ...... Sub-Area: {0.000 152.064 50.688 200.016} 13 of 16
[11/26 10:21:31    476s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/26 10:21:31    476s]   VERIFY DRC ...... Sub-Area: {50.688 152.064 101.376 200.016} 14 of 16
[11/26 10:21:31    476s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/26 10:21:31    476s]   VERIFY DRC ...... Sub-Area: {101.376 152.064 152.064 200.016} 15 of 16
[11/26 10:21:31    477s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/26 10:21:31    477s]   VERIFY DRC ...... Sub-Area: {152.064 152.064 200.016 200.016} 16 of 16
[11/26 10:21:31    477s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/26 10:21:31    477s] 
[11/26 10:21:31    477s]   Verification Complete : 0 Viols.
[11/26 10:21:31    477s] 
[11/26 10:21:31    477s]  *** End Verify DRC (CPU TIME: 0:00:01.6  ELAPSED TIME: 0:00:02.0  MEM: 256.1M) ***
[11/26 10:21:31    477s] 
[11/26 10:21:31    477s] <CMD> saveNetlist dist_sort.apr.v
[11/26 10:21:31    477s] Writing Netlist "dist_sort.apr.v" ...
[11/26 10:21:31    477s] <CMD> saveNetlist dist_sort.apr_pg.v -includePowerGround -excludeLeafCell
[11/26 10:21:31    477s] Writing Netlist "dist_sort.apr_pg.v" ...
[11/26 10:21:31    477s] Pwr name (vdd).
[11/26 10:21:31    477s] Gnd name (vss).
[11/26 10:21:31    477s] 1 Pwr names and 1 Gnd names.
[11/26 10:21:31    477s] <CMD> saveDesign dist_sort.final.enc
[11/26 10:21:31    477s] The in-memory database contained RC information but was not saved. To save 
[11/26 10:21:31    477s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[11/26 10:21:31    477s] so it should only be saved when it is really desired.
[11/26 10:21:31    477s] #% Begin save design ... (date=11/26 10:21:31, mem=2850.5M)
[11/26 10:21:31    477s] INFO: Current data have to be saved into a temporary db: 'dist_sort.final.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.final.enc.dat' after the old db was deleted.
[11/26 10:21:31    477s] % Begin Save ccopt configuration ... (date=11/26 10:21:31, mem=2850.5M)
[11/26 10:21:31    477s] % End Save ccopt configuration ... (date=11/26 10:21:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2850.9M, current mem=2850.9M)
[11/26 10:21:31    477s] % Begin Save netlist data ... (date=11/26 10:21:31, mem=2850.9M)
[11/26 10:21:31    477s] Writing Binary DB to dist_sort.final.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/26 10:21:31    477s] % End Save netlist data ... (date=11/26 10:21:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2850.9M, current mem=2850.9M)
[11/26 10:21:31    477s] Saving symbol-table file ...
[11/26 10:21:31    477s] Saving congestion map file dist_sort.final.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/26 10:21:31    477s] % Begin Save AAE data ... (date=11/26 10:21:31, mem=2851.1M)
[11/26 10:21:31    477s] Saving AAE Data ...
[11/26 10:21:31    477s] % End Save AAE data ... (date=11/26 10:21:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2852.0M, current mem=2852.0M)
[11/26 10:21:32    477s] Saving mode setting ...
[11/26 10:21:32    477s] Saving global file ...
[11/26 10:21:32    477s] % Begin Save floorplan data ... (date=11/26 10:21:32, mem=2863.8M)
[11/26 10:21:32    477s] Saving floorplan file ...
[11/26 10:21:32    478s] % End Save floorplan data ... (date=11/26 10:21:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2863.8M, current mem=2863.8M)
[11/26 10:21:32    478s] Saving PG file dist_sort.final.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:21:32 2024)
[11/26 10:21:32    478s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3373.9M) ***
[11/26 10:21:32    478s] *info - save blackBox cells to lef file dist_sort.final.enc.dat.tmp/dist_sort.bbox.lef
[11/26 10:21:32    478s] Saving Drc markers ...
[11/26 10:21:32    478s] ... No Drc file written since there is no markers found.
[11/26 10:21:32    478s] % Begin Save placement data ... (date=11/26 10:21:32, mem=2863.8M)
[11/26 10:21:32    478s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 10:21:32    478s] Save Adaptive View Pruning View Names to Binary file
[11/26 10:21:32    478s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3376.9M) ***
[11/26 10:21:32    478s] % End Save placement data ... (date=11/26 10:21:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2863.8M, current mem=2863.8M)
[11/26 10:21:32    478s] % Begin Save routing data ... (date=11/26 10:21:32, mem=2863.8M)
[11/26 10:21:32    478s] Saving route file ...
[11/26 10:21:32    478s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3373.9M) ***
[11/26 10:21:32    478s] % End Save routing data ... (date=11/26 10:21:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2863.9M, current mem=2863.9M)
[11/26 10:21:32    478s] Saving property file dist_sort.final.enc.dat.tmp/dist_sort.prop
[11/26 10:21:32    478s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3376.9M) ***
[11/26 10:21:32    478s] #Saving pin access data to file dist_sort.final.enc.dat.tmp/dist_sort.apa ...
[11/26 10:21:32    478s] #
[11/26 10:21:32    478s] Saving preRoute extracted patterns in file 'dist_sort.final.enc.dat.tmp/dist_sort.techData.gz' ...
[11/26 10:21:32    478s] Saving preRoute extraction data in directory 'dist_sort.final.enc.dat.tmp/extraction/' ...
[11/26 10:21:32    478s] eee: Checksum of RC Grid density data=120
[11/26 10:21:33    478s] % Begin Save power constraints data ... (date=11/26 10:21:32, mem=2865.9M)
[11/26 10:21:33    478s] % End Save power constraints data ... (date=11/26 10:21:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2865.9M, current mem=2865.9M)
[11/26 10:21:33    478s] Generated self-contained design dist_sort.final.enc.dat.tmp
[11/26 10:21:33    478s] #% End save design ... (date=11/26 10:21:33, total cpu=0:00:01.3, real=0:00:02.0, peak res=2866.7M, current mem=2866.7M)
[11/26 10:21:33    478s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 10:21:33    478s] 
[11/26 10:21:33    478s] <CMD> extractRC -outfile dist_sort.cap
[11/26 10:21:33    478s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_io4jG2.rcdb.d/dist_sort.rcdb.d': 10608 access done (mem: 3399.953M)
[11/26 10:21:33    478s] tQuantus: Use design signature to decide re-extraction is ON
[11/26 10:21:33    478s] #Start Design Signature (0)
[11/26 10:21:33    478s] #Finish Inst Signature in MT(9772939)
[11/26 10:21:33    478s] #Finish Net Signature in MT(75557168)
[11/26 10:21:33    478s] #Finish SNet Signature in MT (132381466)
[11/26 10:21:33    478s] #Run time and memory report for RC extraction:
[11/26 10:21:33    478s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/26 10:21:33    478s] #Run Statistics for snet signature:
[11/26 10:21:33    478s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:33    478s] #   Increased memory =     0.00 (MB), total memory =  2858.87 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:33    478s] #Run Statistics for Net Final Signature:
[11/26 10:21:33    478s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:33    478s] #   Increased memory =     0.00 (MB), total memory =  2858.87 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:33    478s] #Run Statistics for Net launch:
[11/26 10:21:33    478s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:33    478s] #   Increased memory =     0.00 (MB), total memory =  2858.87 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:33    478s] #Run Statistics for Net init_dbsNet_slist:
[11/26 10:21:33    478s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:33    478s] #   Increased memory =     0.00 (MB), total memory =  2858.87 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:33    478s] #Run Statistics for net signature:
[11/26 10:21:33    478s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:33    478s] #   Increased memory =     0.00 (MB), total memory =  2858.87 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:33    478s] #Run Statistics for inst signature:
[11/26 10:21:33    478s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:33    478s] #   Increased memory =    -6.56 (MB), total memory =  2858.87 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:33    478s] tQuantus: Original signature = 182544910, new signature = 132381466
[11/26 10:21:33    478s] tQuantus: Design is dirty by design signature
[11/26 10:21:33    478s] tQuantus: Need to rerun tQuantus because design is dirty.
[11/26 10:21:33    478s] ### Net info: total nets: 10610
[11/26 10:21:33    478s] ### Net info: dirty nets: 0
[11/26 10:21:33    478s] ### Net info: marked as disconnected nets: 0
[11/26 10:21:33    478s] ### Net info: fully routed nets: 10608
[11/26 10:21:33    478s] ### Net info: trivial (< 2 pins) nets: 2
[11/26 10:21:33    478s] ### Net info: unrouted nets: 0
[11/26 10:21:33    478s] ### Net info: re-extraction nets: 0
[11/26 10:21:33    478s] ### Net info: ignored nets: 0
[11/26 10:21:33    478s] ### Net info: skip routing nets: 0
[11/26 10:21:34    479s] ### import design signature (119): route=1015868727 fixed_route=1015868727 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1794367516 dirty_area=0 del_dirty_area=0 cell=781068542 placement=909928194 pin_access=1020487965 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1363370530 sns=1363370530 ppa_info=9532688
[11/26 10:21:34    479s] #Extract in post route mode
[11/26 10:21:34    479s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[11/26 10:21:34    479s] #Fast data preparation for tQuantus.
[11/26 10:21:34    479s] #Start routing data preparation on Tue Nov 26 10:21:34 2024
[11/26 10:21:34    479s] #
[11/26 10:21:34    479s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:21:34    479s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:21:34    479s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[11/26 10:21:34    479s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:21:34    479s] # M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[11/26 10:21:34    479s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:21:34    479s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:21:34    479s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[11/26 10:21:34    479s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:21:34    479s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:21:34    479s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[11/26 10:21:34    479s] # Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
[11/26 10:21:34    479s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[11/26 10:21:34    479s] #Regenerating Ggrids automatically.
[11/26 10:21:34    479s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/26 10:21:34    479s] #Using automatically generated G-grids.
[11/26 10:21:34    479s] #Done routing data preparation.
[11/26 10:21:34    479s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2862.48 (MB), peak = 3045.27 (MB)
[11/26 10:21:34    479s] #Start routing data preparation on Tue Nov 26 10:21:34 2024
[11/26 10:21:34    479s] #
[11/26 10:21:34    479s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
[11/26 10:21:34    479s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[11/26 10:21:34    479s] #pin_access_rlayer=2(M2)
[11/26 10:21:34    479s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[11/26 10:21:34    479s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/26 10:21:34    479s] #enable_dpt_layer_shield=F
[11/26 10:21:34    479s] #has_line_end_grid=F
[11/26 10:21:34    479s] #Regenerating Ggrids automatically.
[11/26 10:21:34    479s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
[11/26 10:21:34    479s] #Using automatically generated G-grids.
[11/26 10:21:34    479s] #Done routing data preparation.
[11/26 10:21:34    479s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2875.66 (MB), peak = 3045.27 (MB)
[11/26 10:21:34    479s] #
[11/26 10:21:34    479s] #Start tQuantus RC extraction...
[11/26 10:21:34    479s] #Start building rc corner(s)...
[11/26 10:21:34    479s] #Number of RC Corner = 1
[11/26 10:21:34    479s] #Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[11/26 10:21:34    479s] #(i=10, n=10 4000)
[11/26 10:21:34    479s] #LISD -> M1 (1)
[11/26 10:21:34    479s] #M1 -> M2 (2)
[11/26 10:21:34    479s] #M2 -> M3 (3)
[11/26 10:21:34    479s] #M3 -> M4 (4)
[11/26 10:21:34    479s] #M4 -> M5 (5)
[11/26 10:21:34    479s] #M5 -> M6 (6)
[11/26 10:21:34    479s] #M6 -> M7 (7)
[11/26 10:21:34    479s] #M7 -> M8 (8)
[11/26 10:21:34    479s] #M8 -> M9 (9)
[11/26 10:21:34    479s] #M9 -> Pad (10)
[11/26 10:21:34    479s] #SADV-On
[11/26 10:21:34    479s] # Corner(s) : 
[11/26 10:21:34    479s] #RC_corner_25 [25.00]
[11/26 10:21:34    479s] # Corner id: 0
[11/26 10:21:34    479s] # Layout Scale: 1.000000
[11/26 10:21:34    479s] # Has Metal Fill model: yes
[11/26 10:21:34    479s] # Temperature was set
[11/26 10:21:34    479s] # Temperature : 25.000000
[11/26 10:21:34    479s] # Ref. Temp   : 25.000000
[11/26 10:21:34    479s] #SADV-Off
[11/26 10:21:34    479s] #
[11/26 10:21:34    479s] #layer[1] tech width 288 != ict width 400.0
[11/26 10:21:34    479s] #
[11/26 10:21:34    479s] #layer[1] tech spc 288 != ict spc 464.0
[11/26 10:21:34    479s] #
[11/26 10:21:34    479s] #layer[4] tech width 384 != ict width 288.0
[11/26 10:21:34    479s] #
[11/26 10:21:34    479s] #layer[4] tech spc 384 != ict spc 288.0
[11/26 10:21:34    479s] #
[11/26 10:21:34    479s] #layer[6] tech width 512 != ict width 384.0
[11/26 10:21:34    479s] #
[11/26 10:21:34    479s] #layer[6] tech spc 512 != ict spc 384.0
[11/26 10:21:34    479s] #
[11/26 10:21:34    479s] #layer[8] tech width 640 != ict width 512.0
[11/26 10:21:34    479s] #
[11/26 10:21:34    479s] #layer[8] tech spc 640 != ict spc 512.0
[11/26 10:21:34    479s] #
[11/26 10:21:34    479s] #layer[10] tech spc 32000 != ict spc 640.0
[11/26 10:21:34    479s] #total pattern=220 [10, 605]
[11/26 10:21:34    479s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/26 10:21:34    479s] #found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/26 10:21:34    479s] #found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
[11/26 10:21:34    479s] #CCE Version read = IQuantus/TQuantus 23.1.1-s122
[11/26 10:21:34    479s] #number model r/c [1,1] [10,605] read
[11/26 10:21:35    479s] #0 rcmodel(s) requires rebuild
[11/26 10:21:35    479s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2894.82 (MB), peak = 3045.27 (MB)
[11/26 10:21:35    479s] #Finish check_net_pin_list step Enter extract
[11/26 10:21:35    479s] #Start init net ripin tree building
[11/26 10:21:35    479s] #Finish init net ripin tree building
[11/26 10:21:35    479s] #Cpu time = 00:00:00
[11/26 10:21:35    479s] #Elapsed time = 00:00:00
[11/26 10:21:35    479s] #Increased memory = 0.00 (MB)
[11/26 10:21:35    479s] #Total memory = 2894.82 (MB)
[11/26 10:21:35    479s] #Peak memory = 3045.27 (MB)
[11/26 10:21:35    479s] #begin processing metal fill model file
[11/26 10:21:35    479s] #end processing metal fill model file
[11/26 10:21:35    479s] #Length limit = 200 pitches
[11/26 10:21:35    479s] #opt mode = 2
[11/26 10:21:35    479s] #Finish check_net_pin_list step Fix net pin list
[11/26 10:21:35    479s] #Start generate extraction boxes.
[11/26 10:21:35    479s] #
[11/26 10:21:35    479s] #Extract using 30 x 30 Hboxes
[11/26 10:21:35    479s] #5x5 initial hboxes
[11/26 10:21:35    479s] #Use area based hbox pruning.
[11/26 10:21:35    479s] #0/0 hboxes pruned.
[11/26 10:21:35    479s] #Complete generating extraction boxes.
[11/26 10:21:35    479s] #Start step Extraction
[11/26 10:21:35    479s] #Extract 15 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
[11/26 10:21:35    479s] #Process 0 special clock nets for rc extraction
[11/26 10:21:35    479s] #Total 10608 nets were built. 1397 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/26 10:21:36    481s] #Run Statistics for Extraction:
[11/26 10:21:36    481s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[11/26 10:21:36    481s] #   Increased memory =    42.56 (MB), total memory =  2937.39 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:36    481s] #Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d
[11/26 10:21:36    481s] #Finish registering nets and terms for rcdb.
[11/26 10:21:36    481s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2938.29 (MB), peak = 3045.27 (MB)
[11/26 10:21:36    481s] #RC Statistics: 42180 Res, 25147 Ground Cap, 754 XCap (Edge to Edge)
[11/26 10:21:36    481s] #RC V/H edge ratio: 0.73, Avg V/H Edge Length: 20020.54 (19868), Avg L-Edge Length: 14303.08 (10037)
[11/26 10:21:36    481s] #Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d.
[11/26 10:21:36    481s] #Start writing RC data.
[11/26 10:21:36    481s] #Finish writing RC data
[11/26 10:21:36    481s] #Finish writing rcdb with 52830 nodes, 42222 edges, and 2328 xcaps
[11/26 10:21:36    481s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2929.19 (MB), peak = 3045.27 (MB)
[11/26 10:21:36    481s] Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d' ...
[11/26 10:21:36    481s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d' for reading (mem: 3457.852M)
[11/26 10:21:36    481s] Reading RCDB with compressed RC data.
[11/26 10:21:36    481s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d' for content verification (mem: 3457.852M)
[11/26 10:21:36    481s] Reading RCDB with compressed RC data.
[11/26 10:21:36    481s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d': 0 access done (mem: 3457.852M)
[11/26 10:21:36    481s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d': 0 access done (mem: 3457.852M)
[11/26 10:21:36    481s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3457.852M)
[11/26 10:21:36    481s] Following multi-corner parasitics specified:
[11/26 10:21:36    481s] 	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d (rcdb)
[11/26 10:21:36    481s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d' for reading (mem: 3457.852M)
[11/26 10:21:36    481s] Reading RCDB with compressed RC data.
[11/26 10:21:36    481s] 		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d specified
[11/26 10:21:36    481s] Cell dist_sort, hinst 
[11/26 10:21:36    481s] processing rcdb (/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d) for hinst (top) of cell (dist_sort);
[11/26 10:21:36    481s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d': 0 access done (mem: 3457.852M)
[11/26 10:21:36    481s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3457.852M)
[11/26 10:21:36    481s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_DqPMUf.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3457.852M)
[11/26 10:21:36    481s] Reading RCDB with compressed RC data.
[11/26 10:21:36    481s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3457.852M)
[11/26 10:21:36    481s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_DqPMUf.rcdb.d/dist_sort.rcdb.d': 0 access done (mem: 3457.852M)
[11/26 10:21:36    481s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 3457.852M)
[11/26 10:21:36    481s] #
[11/26 10:21:36    481s] #Restore RCDB.
[11/26 10:21:36    481s] #
[11/26 10:21:36    481s] #Complete tQuantus RC extraction.
[11/26 10:21:36    481s] #Cpu time = 00:00:02
[11/26 10:21:36    481s] #Elapsed time = 00:00:03
[11/26 10:21:36    481s] #Increased memory = 53.68 (MB)
[11/26 10:21:36    481s] #Total memory = 2929.35 (MB)
[11/26 10:21:36    481s] #Peak memory = 3045.27 (MB)
[11/26 10:21:36    481s] #
[11/26 10:21:36    481s] #1397 inserted nodes are removed
[11/26 10:21:36    481s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[11/26 10:21:36    481s] ### export design design signature (121): route=1037574277 fixed_route=1037574277 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1741852350 dirty_area=0 del_dirty_area=0 cell=781068542 placement=909928194 pin_access=1020487965 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1363370530 sns=1363370530 ppa_info=9532688
[11/26 10:21:37    481s] ### import design signature (122): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1020487965 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[11/26 10:21:37    481s] #Start Design Signature (0)
[11/26 10:21:37    481s] #Finish Inst Signature in MT(9772939)
[11/26 10:21:37    481s] #Finish Net Signature in MT(75557168)
[11/26 10:21:37    481s] #Finish SNet Signature in MT (132381466)
[11/26 10:21:37    481s] #Run time and memory report for RC extraction:
[11/26 10:21:37    481s] #RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
[11/26 10:21:37    481s] #Run Statistics for snet signature:
[11/26 10:21:37    481s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:37    481s] #   Increased memory =     0.00 (MB), total memory =  2903.97 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:37    481s] #Run Statistics for Net Final Signature:
[11/26 10:21:37    481s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:37    481s] #   Increased memory =     0.00 (MB), total memory =  2903.97 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:37    481s] #Run Statistics for Net launch:
[11/26 10:21:37    481s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:37    481s] #   Increased memory =     0.00 (MB), total memory =  2903.97 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:37    481s] #Run Statistics for Net init_dbsNet_slist:
[11/26 10:21:37    481s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:37    481s] #   Increased memory =     0.00 (MB), total memory =  2903.97 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:37    481s] #Run Statistics for net signature:
[11/26 10:21:37    481s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:37    481s] #   Increased memory =     0.00 (MB), total memory =  2903.97 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:37    481s] #Run Statistics for inst signature:
[11/26 10:21:37    481s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/26 10:21:37    481s] #   Increased memory =    -0.75 (MB), total memory =  2903.97 (MB), peak memory =  3045.27 (MB)
[11/26 10:21:37    481s] <CMD> rcOut -spef dist_sort.spef
[11/26 10:21:37    481s] Opening parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_DqPMUf.rcdb.d/dist_sort.rcdb.d' for reading (mem: 3431.859M)
[11/26 10:21:37    481s] Reading RCDB with compressed RC data.
[11/26 10:21:37    481s] RC Out has the following PVT Info:
[11/26 10:21:37    481s]    RC-typical 
[11/26 10:21:37    481s] Dumping Spef file.....
[11/26 10:21:37    481s] Printing D_NET...
[11/26 10:21:37    482s] RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 3439.9M)
[11/26 10:21:37    482s] Closing parasitic data file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/dist_sort_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_DqPMUf.rcdb.d/dist_sort.rcdb.d': 10608 access done (mem: 3439.859M)
[11/26 10:21:37    482s] <CMD> streamOut dist_sort.gds -mapFile /classes/ece5746/asap7pdk/asap7PDK_e1p5/cdslib/asap7_TechLib_08/asap7_fromAPR_08b.layermap -libName dist_sort -units 4000 -mode ALL
[11/26 10:21:37    482s] Parse flat map file '/classes/ece5746/asap7pdk/asap7PDK_e1p5/cdslib/asap7_TechLib_08/asap7_fromAPR_08b.layermap'
[11/26 10:21:37    482s] Writing GDSII file ...
[11/26 10:21:37    482s] 	****** db unit per micron = 4000 ******
[11/26 10:21:37    482s] 	****** output gds2 file unit per micron = 4000 ******
[11/26 10:21:37    482s] 	****** unit scaling factor = 1 ******
[11/26 10:21:37    482s] Output for instance
[11/26 10:21:37    482s] Output for bump
[11/26 10:21:37    482s] Output for physical terminals
[11/26 10:21:37    482s] Output for logical terminals
[11/26 10:21:37    482s] Output for regular nets
[11/26 10:21:37    482s] Output for special nets and metal fills
[11/26 10:21:37    482s] Convert 0 swires and 0 svias from compressed groups
[11/26 10:21:37    482s] Output for via structure generation total number 5
[11/26 10:21:37    482s] Statistics for GDS generated (version 3)
[11/26 10:21:37    482s] ----------------------------------------
[11/26 10:21:37    482s] Stream Out Layer Mapping Information:
[11/26 10:21:37    482s] GDS Layer Number          GDS Layer Name
[11/26 10:21:37    482s] ----------------------------------------
[11/26 10:21:37    482s]     101                             COMP
[11/26 10:21:37    482s]     235                          DIEAREA
[11/26 10:21:37    482s]     95                                V9
[11/26 10:21:37    482s]     90                                M9
[11/26 10:21:37    482s]     85                                V8
[11/26 10:21:37    482s]     80                                M8
[11/26 10:21:37    482s]     75                                V7
[11/26 10:21:37    482s]     70                                M7
[11/26 10:21:37    482s]     65                                V6
[11/26 10:21:37    482s]     60                                M6
[11/26 10:21:37    482s]     30                                M3
[11/26 10:21:37    482s]     20                                M2
[11/26 10:21:37    482s]     18                                V0
[11/26 10:21:37    482s]     25                                V2
[11/26 10:21:37    482s]     50                                M5
[11/26 10:21:37    482s]     19                                M1
[11/26 10:21:37    482s]     35                                V3
[11/26 10:21:37    482s]     40                                M4
[11/26 10:21:37    482s]     21                                V1
[11/26 10:21:37    482s]     55                                V5
[11/26 10:21:37    482s]     45                                V4
[11/26 10:21:37    482s]     95                               Pad
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] Stream Out Information Processed for GDS version 3:
[11/26 10:21:37    482s] Units: 4000 DBU
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] Object                             Count
[11/26 10:21:37    482s] ----------------------------------------
[11/26 10:21:37    482s] Instances                          59505
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] Ports/Pins                           602
[11/26 10:21:37    482s]     metal layer M1                     8
[11/26 10:21:37    482s]     metal layer M2                   594
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] Nets                               52050
[11/26 10:21:37    482s]     metal layer M2                 31432
[11/26 10:21:37    482s]     metal layer M3                 20618
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s]     Via Instances                  57371
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] Special Nets                         712
[11/26 10:21:37    482s]     metal layer M1                   532
[11/26 10:21:37    482s]     metal layer M2                   180
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s]     Via Instances                    360
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] Metal Fills                            0
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s]     Via Instances                      0
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] Metal FillOPCs                         0
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s]     Via Instances                      0
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] Metal FillDRCs                         0
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s]     Via Instances                      0
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] Text                                 604
[11/26 10:21:37    482s]     metal layer M1                    10
[11/26 10:21:37    482s]     metal layer M2                   594
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] Blockages                              0
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] Custom Text                            0
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] Custom Box                             0
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] Trim Metal                             0
[11/26 10:21:37    482s] 
[11/26 10:21:37    482s] ######Streamout is finished!
[11/26 11:07:40    485s] 
[11/26 11:07:40    485s] *** Memory Usage v#1 (Current mem = 3431.859M, initial mem = 844.516M) ***
[11/26 11:07:40    485s] 
[11/26 11:07:40    485s] *** Summary of all messages that are not suppressed in this session:
[11/26 11:07:40    485s] Severity  ID               Count  Summary                                  
[11/26 11:07:40    485s] WARNING   IMPLF-45           196  Macro '%s' has no SITE statement and it ...
[11/26 11:07:40    485s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/26 11:07:40    485s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[11/26 11:07:40    485s] WARNING   IMPPTN-867           5  Found use of %s. This will continue to w...
[11/26 11:07:40    485s] WARNING   IMPEXT-3530         12  The process node is not set. Use the com...
[11/26 11:07:40    485s] WARNING   IMPSYT-21024         1  Command "setMaxRouteLayer" has become ob...
[11/26 11:07:40    485s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/26 11:07:40    485s] WARNING   IMPPP-610         2112  The power planner failed to find a match...
[11/26 11:07:40    485s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[11/26 11:07:40    485s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[11/26 11:07:40    485s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/26 11:07:40    485s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[11/26 11:07:40    485s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[11/26 11:07:40    485s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[11/26 11:07:40    485s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[11/26 11:07:40    485s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[11/26 11:07:40    485s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[11/26 11:07:40    485s] WARNING   IMPOPT-7315          5  max transition report needs to use SI tr...
[11/26 11:07:40    485s] WARNING   IMPOPT-7320          3  Glitch fixing has been disabled since gl...
[11/26 11:07:40    485s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[11/26 11:07:40    485s] WARNING   IMPCCOPT-5067    26982  Top layer net attribute %s for net %s is...
[11/26 11:07:40    485s] WARNING   IMPCCOPT-2033        1  The property %s is obsolete. The value i...
[11/26 11:07:40    485s] ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
[11/26 11:07:40    485s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[11/26 11:07:40    485s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[11/26 11:07:40    485s] WARNING   NRAG-44             12  Track pitch is too small compared with l...
[11/26 11:07:40    485s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[11/26 11:07:40    485s] WARNING   NRDB-778             3  No multicut vias which meet all area rul...
[11/26 11:07:40    485s] WARNING   NRDB-407             2  pitch for %s %s is defined too small, re...
[11/26 11:07:40    485s] WARNING   NRDB-2012            6  The ENCLOSURE statement in layer %s has ...
[11/26 11:07:40    485s] WARNING   NRDB-2040            1  Rule %s doesn't specify any vias that sa...
[11/26 11:07:40    485s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[11/26 11:07:40    485s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[11/26 11:07:40    485s] WARNING   NRIF-82              1  When route_detail_post_route_swap_via is...
[11/26 11:07:40    485s] WARNING   NRIF-90              1  Option setNanoRouteMode -route_bottom_ro...
[11/26 11:07:40    485s] WARNING   NRIF-91              3  Option setNanoRouteMode -route_top_routi...
[11/26 11:07:40    485s] WARNING   NRIF-95              2  Option setNanoRouteMode -routeTopRouting...
[11/26 11:07:40    485s] WARNING   IMPTCM-70            1  Option "%s" for command %s is obsolete a...
[11/26 11:07:40    485s] WARNING   IMPUDM-33            4  Global variable "%s" is obsolete and wil...
[11/26 11:07:40    485s] WARNING   IMPPSP-1102          3  Preferred routing layer range (%d:%d) is...
[11/26 11:07:40    485s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[11/26 11:07:40    485s] WARNING   IMPPSP-1321        108  Removed %d out of boundary tracks from l...
[11/26 11:07:40    485s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[11/26 11:07:40    485s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[11/26 11:07:40    485s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/26 11:07:40    485s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[11/26 11:07:40    485s] WARNING   TECHLIB-1277         2  The %s '%s' has been defined for %s %s '...
[11/26 11:07:40    485s] *** Message Summary: 29517 warning(s), 1 error(s)
[11/26 11:07:40    485s] 
[11/26 11:07:40    485s] --- Ending "Innovus" (totcpu=0:08:05, real=0:56:02, mem=3431.9M) ---
