// Combinational next-state (Y0) and output (z) logic
// Port order: clk, x, y[2:0], Y0, z (positional)

module TopModule (
    input        clk,
    input        x,
    input  [2:0] y,
    output reg   Y0,
    output reg   z
);

    always @(*) begin
        case (y)
            3'b000: begin Y0 = x;       z = 1'b0; end
            3'b001: begin Y0 = ~x;      z = 1'b0; end
            3'b010: begin Y0 = x;       z = 1'b0; end
            3'b011: begin Y0 = ~x;      z = 1'b1; end
            3'b100: begin Y0 = ~x;      z = 1'b1; end
            default: begin Y0 = 1'b0;   z = 1'b0; end
        endcase
    end

endmodule
