<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/stellaris_common/include/hw_sysctl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_2015687c64ef6b8d1cd1783d21d7dac8.html">stellaris_common</a></li><li class="navelem"><a class="el" href="dir_6a82660d8825f9aa73990f8c1de0929b.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_sysctl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__sysctl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// hw_sysctl.h - Macros used when accessing the system control hardware.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2005-2012 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Software License Agreement</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//   documentation and/or other materials provided with the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//   distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// This is part of revision 9453 of the Stellaris Firmware Development Package.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef STELLARIS_HW_SYSCTL_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define STELLARIS_HW_SYSCTL_H</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// The following are defines for the System Control register addresses.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5edf22a6ff060d03941c304b59f0356c">   52</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0             0x400FE000  // Device Identification 0</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae38a424f0c881dab2d160d1e0a9a6131">   53</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1             0x400FE004  // Device Identification 1</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6ba74330cbe472c8a200b7bddca6c2cd">   54</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0              0x400FE008  // Device Capabilities 0</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9f9ebf19876182aab0eccfbc50bebc2e">   55</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1              0x400FE010  // Device Capabilities 1</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adbcc304e805d6735019a5c4d4e84c23b">   56</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2              0x400FE014  // Device Capabilities 2</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8c137c0b9271b32b2337f0aba68c5eb2">   57</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3              0x400FE018  // Device Capabilities 3</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3027837bc964e879c3aff8b89679cec2">   58</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4              0x400FE01C  // Device Capabilities 4</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a61805a75c421d27d7763142a79f02ef0">   59</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5              0x400FE020  // Device Capabilities 5</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9f61ef874163b0b184c86cefbb322aca">   60</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC6              0x400FE024  // Device Capabilities 6</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9035b08b95eb5035508097ec89ce5be2">   61</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7              0x400FE028  // Device Capabilities 7</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a70dc8ddc063b350fe468f1bd4973ecaa">   62</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8              0x400FE02C  // Device Capabilities 8 ADC</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="comment">// Channels</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a76a268a55ee06d4523cde5e981e25d00">   64</a></span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL          0x400FE030  // Brown-Out Reset Control</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af024cae8227783147fc29fc749030c95">   65</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL          0x400FE034  // LDO Power Control</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af25b9e885e9590664a219f228276c44c">   66</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0            0x400FE040  // Software Reset Control 0</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab11f5c65e8d48df91f9fcc8c89c34d64">   67</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1            0x400FE044  // Software Reset Control 1</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0eb04cd5089026d6956f2e6c73a27efa">   68</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2            0x400FE048  // Software Reset Control 2</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1c81f0f10746ec3948b6f46b4d06583f">   69</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS              0x400FE050  // Raw Interrupt Status</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a846407f0f364f2507891553773c77d19">   70</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC              0x400FE054  // Interrupt Mask Control</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4f9f87f9381b3da165a82bde242d5e61">   71</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC             0x400FE058  // Masked Interrupt Status and</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab6b8c95db38367853b060f1c7fa53121">   73</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC             0x400FE05C  // Reset Cause</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">   74</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC              0x400FE060  // Run-Mode Clock Configuration</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afd79d5907c1916a809d7f7a4c840fd1e">   75</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG           0x400FE064  // XTAL to PLL Translation</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4c4d9a120e8f86cd11fcf8e2af7b3104">   76</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL        0x400FE06C  // GPIO High-Performance Bus</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6a83bd485e529b5a78559157d5569755">   78</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2             0x400FE070  // Run-Mode Clock Configuration 2</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a25e07d3c958f6bac10d5a290d57bfae8">   79</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL          0x400FE07C  // Main Oscillator Control</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2e19b6bac882e68271a4ea803b80f9b3">   80</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0            0x400FE100  // Run Mode Clock Gating Control</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                            <span class="comment">// Register 0</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3adbdd941bc7f73853af9b38c50aae72">   82</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1            0x400FE104  // Run Mode Clock Gating Control</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                            <span class="comment">// Register 1</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a420143e967c2341873fb82ca603d04e9">   84</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2            0x400FE108  // Run Mode Clock Gating Control</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                            <span class="comment">// Register 2</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9c2c27f1d77eb66e5ce65a32b41e7596">   86</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0            0x400FE110  // Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">// Register 0</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a08ee617c1ddab8fcf4d26f4bf357bee7">   88</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1            0x400FE114  // Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// Register 1</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a82648c04c19a87d8cd6e2fdadbd2d42c">   90</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2            0x400FE118  // Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                            <span class="comment">// Register 2</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac5a9ce26138db4c19d671bbc8955ef30">   92</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0            0x400FE120  // Deep Sleep Mode Clock Gating</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                            <span class="comment">// Control Register 0</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7616adbe9d2f5fa9690cf386522d3787">   94</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1            0x400FE124  // Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                            <span class="comment">// Control Register 1</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9bbca477e21da564d99173a4c0ce2513">   96</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2            0x400FE128  // Deep Sleep Mode Clock Gating</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                            <span class="comment">// Control Register 2</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a68c7187602ac287437278b7680d80ed1">   98</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG       0x400FE144  // Deep Sleep Clock Configuration</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6daeba541534e298f90efd0f35b8b5c8">   99</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP          0x400FE14C  // System Properties</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a250323d022f46409e1d0f58a3e953f8a">  100</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL         0x400FE150  // Precision Internal Oscillator</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// Calibration</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c15d5b6b55e5443da2c0b1f18a422a6">  102</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKVCLR          0x400FE150  // Clock Verification Clear</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#accae2718c49e898e670929411106fddc">  103</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT        0x400FE154  // Precision Internal Oscillator</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">// Statistics</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a41affcec0017ebbef984085af139f5c6">  105</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOARST          0x400FE160  // Allow Unregulated LDO to Reset</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                            <span class="comment">// the Part</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aafe0fae5b7bc00e01652773e2cb03d38">  107</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0         0x400FE160  // PLL Frequency 0</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a734cc69a16872dc5b0435dfc8e33ce8c">  108</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1         0x400FE164  // PLL Frequency 1</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a22dba56588d81f1db2a533a89128eb89">  109</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLSTAT          0x400FE168  // PLL Status</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac605f910c12af8ab0b65ea651a6acabe">  110</a></span>&#160;<span class="preprocessor">#define SYSCTL_I2SMCLKCFG       0x400FE170  // I2S MCLK Configuration</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab4f95e0f1f5a6afbc6001d44abd5740b">  111</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9              0x400FE190  // Device Capabilities 9 ADC</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">// Digital Comparators</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afc6f19c1586c2dca83f78a05a973bdd0">  113</a></span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT          0x400FE1A0  // Non-Volatile Memory Information</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1efbf63d9e8aff1b23bce262faef97db">  114</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWD             0x400FE300  // Watchdog Timer Peripheral</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aadcd15bb3c76427ca5cc1527fc986c15">  116</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER          0x400FE304  // Timer Peripheral Present</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3955755f8969bdb31e8a6120e3858947">  117</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO           0x400FE308  // General-Purpose Input/Output</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a894da3bc3acb2228e6885633818452b1">  119</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPDMA            0x400FE30C  // Micro Direct Memory Access</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3c4439eec911da39692e2eca91ad133e">  121</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPHIB            0x400FE314  // Hibernation Peripheral Present</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aafabd906ed5f891d6c2850ac476a8855">  122</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART           0x400FE318  // Universal Asynchronous</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                            <span class="comment">// Receiver/Transmitter Peripheral</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9d6cd0bb2d9ce4370183ccdf3a0d0f29">  125</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI            0x400FE31C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4b3c3f57adcf2c1ad7078338ba1917bf">  127</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C            0x400FE320  // Inter-Integrated Circuit</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9b4d83e2f9614143848a83cb2e98d45e">  129</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUSB            0x400FE328  // Universal Serial Bus Peripheral</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2ed5cfe445620462380d37ae203af89b">  131</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN            0x400FE334  // Controller Area Network</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a33d54fad389634e98f72b7d0c08aea27">  133</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPADC            0x400FE338  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6628dce9c865dbd404cc128cfc4118b8">  135</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPACMP           0x400FE33C  // Analog Comparator Peripheral</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae7f36b9ab7e2fd3407fc126a4de3cccb">  137</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM            0x400FE340  // Pulse Width Modulator Peripheral</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1a632d7f025208b96eb7f076792f4b69">  139</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI            0x400FE344  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaad9a67af23416896e650ada7cdcc72a">  141</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPLPC            0x400FE348  // Low Pin Count Interface</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aafa884b20a46a8315f2ae381189ff1b2">  143</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPPECI           0x400FE350  // Platform Environment Control</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                            <span class="comment">// Interface Peripheral Present</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a94f0c96c3ec9ccb2774e8c13fc63d68e">  145</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPFAN            0x400FE354  // Fan Control Peripheral Present</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abeabdb669aa33e8b4d567f04f6881739">  146</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEEPROM         0x400FE358  // EEPROM Peripheral Present</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a11ffaae252e1fcdfe3b46d4b52069f97">  147</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER         0x400FE35C  // Wide Timer Peripheral Present</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae52f07e6026cdffcfbb66c7e949254d0">  148</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWD             0x400FE500  // Watchdog Timer Software Reset</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0c76a8ca571ad439072226ae778731d2">  149</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER          0x400FE504  // Timer Software Reset</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2c0070136c26a60db90b69c8a36d55f1">  150</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO           0x400FE508  // General-Purpose Input/Output</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a85fc6d04e544c769ef810f4b20335e62">  152</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRDMA            0x400FE50C  // Micro Direct Memory Access</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abc341b62d00a679132decfb16b08abb2">  154</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRHIB            0x400FE514  // Hibernation Software Reset</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad1cc563458c06d54fd6ad1a005f5136d">  155</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART           0x400FE518  // Universal Asynchronous</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                            <span class="comment">// Receiver/Transmitter Software</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8957ae37f65450d5eeb330dbba058fbe">  158</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI            0x400FE51C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acb38bc82810ceb53602fbd9315d600bf">  160</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C            0x400FE520  // Inter-Integrated Circuit</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af6c69bc3b36566ab6b64e00bff1b2c8a">  162</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUSB            0x400FE528  // Universal Serial Bus Software</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae0cf4514b7157ff3581048b8f4f7afae">  164</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN            0x400FE534  // Controller Area Network Software</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a96f2718fb61767be5ce86c5156b4be76">  166</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRADC            0x400FE538  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9cc6e115d1a61a43e522f8ee98c8cd42">  168</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRACMP           0x400FE53C  // Analog Comparator Software Reset</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9c75e336111c2f7be84e3d946070eaf5">  169</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRPWM            0x400FE540  // Pulse Width Modulator Software</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a87306cd6fd517cdff582c1ac03317e06">  171</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRQEI            0x400FE544  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa61a0d376c7b73862a049a30b25a3b4c">  173</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRLPC            0x400FE548  // Low Pin Count Interface Software</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9dd3987f63ecf8e438313cd68b36c201">  175</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRPECI           0x400FE550  // Platform Environment Control</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                            <span class="comment">// Interface Software Reset</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a86d099bf72df6990b261a7fc790cabd8">  177</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRFAN            0x400FE554  // Fan Software Reset</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a39d9833a54e27edd54148e774f7f8140">  178</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREEPROM         0x400FE558  // EEPROM Software Reset</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4e0f2b7801661f4b53ac3318ba0558be">  179</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER         0x400FE55C  // Wide Timer Software Reset</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7fb6c282f04b8c0049a9a37b3c31ffde">  180</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD           0x400FE600  // Watchdog Timer Run Mode Clock</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac2a17a27f27095d9183b01b62f4b6595">  182</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER        0x400FE604  // Timer Run Mode Clock Gating</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8af77153922a20e34a61458fe52a01a4">  184</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO         0x400FE608  // General-Purpose Input/Output Run</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a63b94e1ee057d847a3b743d2225b30c8">  186</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCDMA          0x400FE60C  // Micro Direct Memory Access Run</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad18dd4000352df15f7747be4b2b26dd1">  188</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCHIB          0x400FE614  // Hibernation Run Mode Clock</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad6dab476e4bdc0c7a076aeb076824c7a">  190</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART         0x400FE618  // Universal Asynchronous</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                            <span class="comment">// Receiver/Transmitter Run Mode</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad9ab60781683a7d1034bc15d6580be9d">  193</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI          0x400FE61C  // Synchronous Serial Interface Run</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa89f93f8b0550662977d2042ca3763a6">  195</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C          0x400FE620  // Inter-Integrated Circuit Run</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2b4a22e34f60aa16590503bd28142e93">  197</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUSB          0x400FE628  // Universal Serial Bus Run Mode</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5887eadb4604a6652da75d2da21704fe">  199</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN          0x400FE634  // Controller Area Network Run Mode</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a370831e771886d3f1f55032fc3f68ac4">  201</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC          0x400FE638  // Analog-to-Digital Converter Run</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a939c17fa3fd86b64ff052438913e1852">  203</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCACMP         0x400FE63C  // Analog Comparator Run Mode Clock</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab690911dbceaab7546c4e29285215005">  205</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPWM          0x400FE640  // Pulse Width Modulator Run Mode</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a475582de09fc682400a2851e9487f84c">  207</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCQEI          0x400FE644  // Quadrature Encoder Interface Run</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7715c6f29c4a5e9001574b2a5a9e88f6">  209</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCLPC          0x400FE648  // Low Pin Count Interface Run Mode</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c9cbf1ffc7e0ce88798319b7823fdac">  211</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPECI         0x400FE650  // Platform Environment Control</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                            <span class="comment">// Interface Run Mode Clock Gating</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afd4bb83bc4e26487dfd5bbce0bea37d7">  214</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCFAN          0x400FE654  // Fan Run Mode Clock Gating</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adb6f19b04e5d634d7b77050c9974cd00">  216</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEEPROM       0x400FE658  // EEPROM Run Mode Clock Gating</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ace339e2ae7d3ef98917903d02f56867d">  218</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER       0x400FE65C  // Wide Timer Run Mode Clock Gating</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afececbf0e6767bb73907652f4fe917b1">  220</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD           0x400FE700  // Watchdog Timer Sleep Mode Clock</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a21e1a44ea9d264cb32e3635022a2df7e">  222</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER        0x400FE704  // Timer Sleep Mode Clock Gating</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aebf3e2e2e2282562e8a5db6e2523f4a6">  224</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO         0x400FE708  // General-Purpose Input/Output</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae538e8bc54cd976ce5fc19175077a417">  226</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCDMA          0x400FE70C  // Micro Direct Memory Access Sleep</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac5c80a3adce209fa73b22b617dc3c4ef">  228</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCHIB          0x400FE714  // Hibernation Sleep Mode Clock</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab775e111e8f836f33fe305991d248a09">  230</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART         0x400FE718  // Universal Asynchronous</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                            <span class="comment">// Receiver/Transmitter Sleep Mode</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab153bbf9505acdf02e6edb0a7c628370">  233</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI          0x400FE71C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a32248274bb68b0db5373fd906c87e1f6">  235</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C          0x400FE720  // Inter-Integrated Circuit Sleep</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6968f26f5c99c0bae49a8dc8cab49c26">  237</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUSB          0x400FE728  // Universal Serial Bus Sleep Mode</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acb97dbf5e9f92b919853903369364329">  239</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN          0x400FE734  // Controller Area Network Sleep</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa3c720bebe058ac6cc7509f01b6af037">  241</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC          0x400FE738  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a747164418de6ef193383a654d6928a21">  243</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCACMP         0x400FE73C  // Analog Comparator Sleep Mode</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acccb6cd8b29fbbbc4b992d9b0cbabdc5">  245</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPWM          0x400FE740  // Pulse Width Modulator Sleep Mode</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af0cc1ea315d6f1d229c44995d513098b">  247</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCQEI          0x400FE744  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a885a63e14f6f4dd619eef418d5dddee0">  249</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCLPC          0x400FE748  // Low Pin Count Interface Sleep</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af81ff49917e93269701ea174018e74d0">  251</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPECI         0x400FE750  // Platform Environment Control</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                            <span class="comment">// Interface Sleep Mode Clock</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7a8c99f52b9ef058ac613ae5cd65be82">  254</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCFAN          0x400FE754  // Fan Sleep Mode Clock Gating</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7276e913a291bc59d4fe4567df87374e">  256</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEEPROM       0x400FE758  // EEPROM Sleep Mode Clock Gating</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0e8aee59e053bd372ce3489621d7b2e0">  258</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER       0x400FE75C  // Wide Timer Sleep Mode Clock</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3feb68760536b91d6692fb33f852b0a6">  260</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD           0x400FE800  // Watchdog Timer Deep-Sleep Mode</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2d041d9c90f92c684c4a94c671ae6a7d">  262</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER        0x400FE804  // Timer Deep-Sleep Mode Clock</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a28485c0da92d2cfe63d28828acc9d738">  264</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO         0x400FE808  // General-Purpose Input/Output</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae95030f6b3efd410b411ac692b91b125">  267</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCDMA          0x400FE80C  // Micro Direct Memory Access</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae6881bf890b30baf274a7612f8bc6ef5">  270</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCHIB          0x400FE814  // Hibernation Deep-Sleep Mode</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7a752c2bea315fb46115e1e26ccd01a6">  272</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART         0x400FE818  // Universal Asynchronous</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                            <span class="comment">// Receiver/Transmitter Deep-Sleep</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abb9d58b230ec70a87d1cce3bb4881e34">  275</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI          0x400FE81C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0e80aa32ef1f2784611f99e0272d47f0">  278</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C          0x400FE820  // Inter-Integrated Circuit</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a40dad8c00b7c7da2edc386fb22cef20a">  281</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUSB          0x400FE828  // Universal Serial Bus Deep-Sleep</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abe1b1a21bc6e8d51d14720473baa7498">  283</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN          0x400FE834  // Controller Area Network</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5ac513e510f39d285a9450e3edb3036">  286</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC          0x400FE838  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a755efcbb2b5fbfbbec6a7b0bd0f617e0">  289</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCACMP         0x400FE83C  // Analog Comparator Deep-Sleep</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a161b9a5692a946c4e523d0e2af5e3768">  291</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPWM          0x400FE840  // Pulse Width Modulator Deep-Sleep</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a33ce68cc9b4d5d1166336e6ef3399529">  293</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCQEI          0x400FE844  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a44036a7f0e1d86098c3b4eba8106a3c4">  296</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCLPC          0x400FE848  // Low Pin Count Interface</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa3a5e3ee6378475f987f470a22e3e390">  299</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPECI         0x400FE850  // Platform Environment Control</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                                            <span class="comment">// Interface Deep-Sleep Mode Clock</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aee7477c214de54fae15886f24c606274">  302</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCFAN          0x400FE854  // Fan Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a280dc3868cf374a65e7e20d5a94d6cda">  304</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEEPROM       0x400FE858  // EEPROM Deep-Sleep Mode Clock</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6b22c80cb897cc0217e0315e7d555475">  306</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER       0x400FE85C  // Wide Timer Deep-Sleep Mode Clock</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab555079e150ba79a9892f4ff9f226808">  308</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWD             0x400FE900  // Watchdog Timer Power Control</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a94b5cc5ed0fe705eeba4c7d1563360bf">  309</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER          0x400FE904  // Timer Power Control</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a719cacaeb3d70ad70a9e8762b5855424">  310</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO           0x400FE908  // General-Purpose Input/Output</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adbf2a2ff17b3a4b69701d0390207748c">  312</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCDMA            0x400FE90C  // Micro Direct Memory Access Power</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac15a7a98a2d1f3e76566d8df6a837a66">  314</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCHIB            0x400FE914  // Hibernation Power Control</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a290e896432a2cd976e418fc6aee7f125">  315</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART           0x400FE918  // Universal Asynchronous</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                            <span class="comment">// Receiver/Transmitter Power</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acbbf39370be9cde46ac48425857efa60">  318</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI            0x400FE91C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a980b164bec23765a646c1c65b31b3214">  320</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C            0x400FE920  // Inter-Integrated Circuit Power</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa34fe7b701a6fca664747165235bca19">  322</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUSB            0x400FE928  // Universal Serial Bus Power</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a279a20599ebf0015115e302556833ed7">  324</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCCAN            0x400FE934  // Controller Area Network Power</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af0a233c096c2dc7421be6ee85259ada0">  326</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCADC            0x400FE938  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a21465722a5a1bb8ff22f282cfb8ad593">  328</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCACMP           0x400FE93C  // Analog Comparator Power Control</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a369078e851f01420b0ffaae3d6adf514">  329</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCPWM            0x400FE940  // Pulse Width Modulator Power</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a94e101080d4a7eb5b8e03329a4ab532f">  331</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCQEI            0x400FE944  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0d97362560b51ebe91693e6ee551e29c">  333</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLPC            0x400FE948  // Low Pin Count Interface Power</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5111eef08bf5381e495d61ec706aaf81">  335</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCPECI           0x400FE950  // Platform Environment Control</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                            <span class="comment">// Interface Power Control</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9c3e713a314b1e9d3017c144ed95acd3">  337</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCFAN            0x400FE954  // Fan Power Control</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0b43263581cdb9ab1a927b23071c86a3">  338</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEEPROM         0x400FE958  // EEPROM Power Control</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a431866f5c6b9c1c071783137af5d6518">  339</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER         0x400FE95C  // Wide Timer Power Control</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a900c50df903fd51991022c9cc9f7076c">  340</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWD             0x400FEA00  // Watchdog Timer Peripheral Ready</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab858a6231af82b2258787ef5cfe53732">  341</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER          0x400FEA04  // Timer Peripheral Ready</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af1bed14a3a8eed561aea3e5c84c40b9b">  342</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO           0x400FEA08  // General-Purpose Input/Output</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0837b1f4fab2e15dd731cf2d1606c498">  344</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRDMA            0x400FEA0C  // Micro Direct Memory Access</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac07b587d02a1ace8b61991a6f30842a5">  346</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRHIB            0x400FEA14  // Hibernation Peripheral Ready</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac949c8408d49d794e49ba2b16441b7f1">  347</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART           0x400FEA18  // Universal Asynchronous</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                                            <span class="comment">// Receiver/Transmitter Peripheral</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3ec3fed2ee8b70aa37db0ae2841aa8d5">  350</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI            0x400FEA1C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae4c8cb028475676d356e3ef9a07dcdc3">  352</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C            0x400FEA20  // Inter-Integrated Circuit</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae70bb6bf8e20657594f5b6373e193a55">  354</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUSB            0x400FEA28  // Universal Serial Bus Peripheral</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab48eb50560f5b6b458be977397714f49">  356</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN            0x400FEA34  // Controller Area Network</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aba3f1792eb395a0f8b38d4c961e2a59d">  358</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRADC            0x400FEA38  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa8ba78c3d6d3a656e5a138c4d5db056e">  360</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRACMP           0x400FEA3C  // Analog Comparator Peripheral</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac5755edacae296f8e5d4627e1315a057">  362</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRPWM            0x400FEA40  // Pulse Width Modulator Peripheral</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aba3ff5073c7fc9d81a5ffdbe432efd41">  364</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRQEI            0x400FEA44  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3e26def6d9aa82d9527783306890f7d8">  366</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRLPC            0x400FEA48  // Low Pin Count Interface</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6bab1111638059f069258918952b2e31">  368</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRPECI           0x400FEA50  // Platform Environment Control</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                                            <span class="comment">// Interface Peripheral Ready</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aef2b3400ec11d03c61df028df13117e6">  370</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRFAN            0x400FEA54  // Fan Peripheral Ready</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a72036e113c08ca9ae659b53783fd05ee">  371</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREEPROM         0x400FEA58  // EEPROM Peripheral Ready</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6486d5d92ea650b07334969a7ab5841f">  372</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER         0x400FEA5C  // Wide Timer Peripheral Ready</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DID0 register.</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab466336c0cd87c6913afb9f7a2878ec4">  379</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_M       0x70000000  // DID0 Version</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8757875deaa4587c7cad4e173f33bda8">  380</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_0       0x00000000  // Initial DID0 register format</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                                            <span class="comment">// definition for Stellaris(R)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                            <span class="comment">// Sandstorm-class devices</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a62328c1b77cc83d0a61c8c5f2733e097">  383</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_1       0x10000000  // Second version of the DID0</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                                            <span class="comment">// register format</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a81456ae326990b64237ef22141db4659">  385</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_M     0x00FF0000  // Device Class</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a651ffa7cad1648e5d3821bd8cc52a68b">  386</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_SANDSTORM \</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">                                0x00000000  // Sandstorm-class Device</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a41acf4c6f567aab87e0d8d807fd4bd7f">  388</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_FURY  0x00010000  // Stellaris(R) Fury-class devices</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1c35a1782e676c17debff0bceefa23b3">  389</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_DUSTDEVIL \</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">                                0x00030000  // Stellaris(R) DustDevil-class</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                                            <span class="comment">// devices</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeac1120caeb1fe43266132dfa6ab6cb1">  392</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_TEMPEST \</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">                                0x00040000  // Stellaris(R) Tempest-class</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                            <span class="comment">// microcontrollers</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aee7f1d124b02b800cbc0d6e7ffd3ad95">  395</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_BLIZZARD \</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">                                0x00050000  // Stellaris(R) Blizzard-class</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                            <span class="comment">// microcontrollers</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a60832e33435c22e1a5830ea46dcdb140">  398</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_FIRESTORM \</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">                                0x00060000  // Stellaris(R) Firestorm-class</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                                            <span class="comment">// microcontrollers</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9a94a6962fb6c0f3199f28564b9fefe6">  401</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_M       0x0000FF00  // Major Revision</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a922bcf92bc6cfad3ed08bc94e18b2b72">  402</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVA    0x00000000  // Revision A (initial device)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a77bc08fc8d5743cde824ecb95d316003">  403</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVB    0x00000100  // Revision B (first base layer</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                            <span class="comment">// revision)</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a829ce1c125c9b97aa2617ab664800fc7">  405</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVC    0x00000200  // Revision C (second base layer</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                            <span class="comment">// revision)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1acdadb2a6c5bdb077fac43df32c0d10">  407</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_M       0x000000FF  // Minor Revision</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a37493d8ad10950c13d0d587a15034329">  408</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_0       0x00000000  // Initial device, or a major</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                                            <span class="comment">// revision update</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a64a98a7ad6468fa2d577d1f7db9c1ce7">  410</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_1       0x00000001  // First metal layer change</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8b6c1995b698148675d0193b62163c55">  411</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_2       0x00000002  // Second metal layer change</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5e0ef27c34e8e23c47926e90c3247e04">  412</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_3       0x00000003  // Minor revision 3</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a05bcd3948c77ead8e0b6dd6002626fac">  413</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_4       0x00000004  // Minor revision 4</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad1a8680205bb07df20f68684fb5ba6cc">  414</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_5       0x00000005  // Minor revision 5</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DID1 register.</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac52df887e1d6c1af874cffd48b06112b">  421</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_M       0xF0000000  // DID1 Version</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3e532b36ac87f089a433e57d46f43d2f">  422</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_0       0x00000000  // Initial DID1 register format</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                                            <span class="comment">// definition, indicating a</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                                            <span class="comment">// Stellaris LM3Snnn device</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a97266442577389dd01e159e7d66e58ce">  425</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_1       0x10000000  // Second version of the DID1</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                                            <span class="comment">// register format</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa641d2046d97b71e8f4fa25935a8eab5">  427</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_M       0x0F000000  // Family</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2e1852e2e32b66f787ab8c08a8afa6fc">  428</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_STELLARIS \</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">                                0x00000000  // Stellaris family of</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                                            <span class="comment">// microcontollers, that is, all</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                                            <span class="comment">// devices with external part</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                                            <span class="comment">// numbers starting with LM3S</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af4a0bb81debc66dbcc0ac9cdb319f181">  433</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_M     0x00FF0000  // Part Number</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a32dd7c2aa4310c5de1a300a60dae9a71">  434</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_101   0x00010000  // LM3S101</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a24753c702950d62c525bf65ebf51672c">  435</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_102   0x00020000  // LM3S102</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afcb8bea4ea0c3c304d1a0bdadb135528">  436</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_300   0x00190000  // LM3S300</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab8e1924d462f9f5ffd551ec630283dd9">  437</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_301   0x00110000  // LM3S301</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae4e69a9837e75d667b41432d8648abd9">  438</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_308   0x001A0000  // LM3S308</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9756490a8b0a7b91c292e9780f0493f5">  439</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_310   0x00120000  // LM3S310</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac0c02fa641ce59e0ed7ed3b3ea985849">  440</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_315   0x00130000  // LM3S315</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a46082e808ca059b078f9fc96f4aa581a">  441</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_316   0x00140000  // LM3S316</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a93df81629f0fd8afca1435ce4f6c16a1">  442</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_317   0x00170000  // LM3S317</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad23025def71f6136e19d5eb0449e2e11">  443</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_328   0x00150000  // LM3S328</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adc7f2a3eaf6c6ba82af0e71e506a38a1">  444</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_600   0x002A0000  // LM3S600</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a627ac411efde44f62e5d847e6bc2dfa8">  445</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_601   0x00210000  // LM3S601</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2e7e540ee38c0dcfe4edfc00374662eb">  446</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_608   0x002B0000  // LM3S608</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5938e2927e92001daa9617a3721ab36">  447</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_610   0x00220000  // LM3S610</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af28e06610307c419b68fb3ee7d666c7c">  448</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_611   0x00230000  // LM3S611</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a98cfee5281840b74f342131433b7b9ee">  449</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_612   0x00240000  // LM3S612</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a07d53b656521cd83c85ff7d7bebd3739">  450</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_613   0x00250000  // LM3S613</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a535164bc3bd2a636d9ea8a729a712e1b">  451</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_615   0x00260000  // LM3S615</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9490da10e16976febeb7e0ada7a2b8f1">  452</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_617   0x00280000  // LM3S617</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8baac1ff80dbff6b2e5722dd4d5deaa6">  453</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_618   0x00290000  // LM3S618</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8a713bf6ed9d60679c4e0bac22cdbbf7">  454</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_628   0x00270000  // LM3S628</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a56225a6bf0e47b1962ace17201ce6cfb">  455</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_800   0x00380000  // LM3S800</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abde73de827b7cbfc510964b1fb319d93">  456</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_801   0x00310000  // LM3S801</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7a336b578f1f13155990273e771d1f6c">  457</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_808   0x00390000  // LM3S808</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abb61fbc72728f713f8d2b2ca480abf22">  458</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_811   0x00320000  // LM3S811</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af7625e7172cfa02038009a4e24d93314">  459</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_812   0x00330000  // LM3S812</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5390dc40f8788c8a27d05a5167734f6b">  460</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_815   0x00340000  // LM3S815</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aedd43fc82edfc9f46e2b448b27f824e5">  461</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_817   0x00360000  // LM3S817</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9f054e7f98bd40e361e629e2e55b4850">  462</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_818   0x00370000  // LM3S818</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a32d5af21f7ac3a7a50c16e9bb6eda8f2">  463</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_828   0x00350000  // LM3S828</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9d1f6ca8a015b1ccf4763357f9263bf0">  464</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1110  0x00BF0000  // LM3S1110</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0ca48d3ca5080f5eaedc7b07f70dfeac">  465</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1133  0x00C30000  // LM3S1133</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2a4eec5be2600463b99d86c025dab7fe">  466</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1138  0x00C50000  // LM3S1138</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a147e685fef4c023d9d19e91a0939d55f">  467</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1150  0x00C10000  // LM3S1150</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abb2d0a7fcf26e0a14a7d38367b585ba2">  468</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1162  0x00C40000  // LM3S1162</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a539dffbe752ec69e9031484f7292da8a">  469</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1165  0x00C20000  // LM3S1165</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a59e224e41064260332ae0e125cd9fa8d">  470</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1166  0x00EC0000  // LM3S1166</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1f18a4e24a0d11887273d2c8e1ffcb1d">  471</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1332  0x00C60000  // LM3S1332</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aca033c06beadd22be86441a8b261a01f">  472</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1435  0x00BC0000  // LM3S1435</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a362454784743e25e09209f18a87b1d31">  473</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1439  0x00BA0000  // LM3S1439</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2a413e8f3e4abf158187a3dc8eb20ab2">  474</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1512  0x00BB0000  // LM3S1512</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6628ff67ad5acbc522ddfcc04ddd5531">  475</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1538  0x00C70000  // LM3S1538</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afc6834294c9ccd811faff57a186fb20a">  476</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1601  0x00DB0000  // LM3S1601</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acb4fec847656800bd5b245d391b831e4">  477</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1607  0x00060000  // LM3S1607</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac33bab10b230cf072adcd99d2d59e54c">  478</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1608  0x00DA0000  // LM3S1608</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8dbc7df02620df6a47bd9918b2e6292e">  479</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1620  0x00C00000  // LM3S1620</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad3df70d58cb0203ea27f44ca5e567c98">  480</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1621  0x00CD0000  // LM3S1621</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae62e57313a9cab4a4710fa367cc0a529">  481</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1625  0x00030000  // LM3S1625</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ace6ac99dcf39bd3edd61841c98dc9506">  482</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1626  0x00040000  // LM3S1626</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54b74dd4fe4b71b507d4a40944962263">  483</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1627  0x00050000  // LM3S1627</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9fb97398d9fe168bb12c3087d54c192e">  484</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1635  0x00B30000  // LM3S1635</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a247c3c2a4eb702ffca771bd529b52c42">  485</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1636  0x00EB0000  // LM3S1636</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad5fc823f331c60be1dc6756d1a11e00c">  486</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1637  0x00BD0000  // LM3S1637</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1f88a41139cf88da776446d43c702642">  487</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1651  0x00B10000  // LM3S1651</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a21cd61f16b48a654b0d56ea4b98806c7">  488</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1751  0x00B90000  // LM3S1751</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9285922e7e6f1685220f9bd61330b7ce">  489</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1776  0x00100000  // LM3S1776</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa75fd1aa6c323689ada1a58e5cdb9eab">  490</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1811  0x00160000  // LM3S1811</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac1f223d7c29e2d48369cca3f8e13574a">  491</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1816  0x003D0000  // LM3S1816</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af4829206ce439e93a9fb886fcbc32008">  492</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1850  0x00B40000  // LM3S1850</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a82ea2d92fcce447e77e30217fdba4032">  493</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1911  0x00DD0000  // LM3S1911</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afefa66178df772b2fde2df052fd1b9d9">  494</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1918  0x00DC0000  // LM3S1918</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a041397013d30ed97cef44fc94c551983">  495</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1937  0x00B70000  // LM3S1937</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8201122c912353abcd7ac38a76e644ec">  496</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1958  0x00BE0000  // LM3S1958</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af48bc4148eee7493867b6a4412ce1f6d">  497</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1960  0x00B50000  // LM3S1960</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0cb118d435d01c2e40bcf5c311a33cc1">  498</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1968  0x00B80000  // LM3S1968</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7486897bf7369eb7e8154663855b0d36">  499</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1969  0x00EA0000  // LM3S1969</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a811cd9eea2f089bedacd5ffc185a7263">  500</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1B21  0x00CE0000  // LM3S1B21</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad42d49c25524b6dd125aa8a7649cc9e1">  501</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1C21  0x00CA0000  // LM3S1C21</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#accb03b28db73b98468fbf39386ddbec3">  502</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1C26  0x00CB0000  // LM3S1C26</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad25f68a7dd353d43c48e05882ac9056e">  503</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1C58  0x00980000  // LM3S1C58</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a012036364a5d3633550dc6b6b57e3fdf">  504</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1D21  0x00B00000  // LM3S1D21</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a49285e8bf99f758ecfdb7d7c218ef5d4">  505</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1D26  0x00CC0000  // LM3S1D26</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adf9f92549a91d5ec9ee57e063f01abc3">  506</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1F11  0x001D0000  // LM3S1F11</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab46a64f422133535bbf134282e2adae3">  507</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1F16  0x001B0000  // LM3S1F16</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afb4b727a7df0e09f3e85a7797de8b15f">  508</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1G21  0x00AF0000  // LM3S1G21</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa6d764d4335f75e7bb4d5509e935412f">  509</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1G58  0x00950000  // LM3S1G58</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a607126fcb0e45d6c04a3d58f1e8d7344">  510</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1H11  0x001E0000  // LM3S1H11</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9fe57cd2b271e47a2def8aad9ee65e01">  511</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1H16  0x001C0000  // LM3S1H16</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7aff4d8e80bbd80b9543abaaa74b7911">  512</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1J11  0x000F0000  // LM3S1J11</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad07b8925710921bfa7a77fe8fd9101af">  513</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1J16  0x003C0000  // LM3S1J16</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a99e598dbb46486b35a8599acd2fa3f91">  514</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1N11  0x000E0000  // LM3S1N11</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#add69f5a2815f0464f662da4f169bf432">  515</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1N16  0x003B0000  // LM3S1N16</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a304f848349bc275b8ed4d852f37c73f8">  516</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1P51  0x00B20000  // LM3S1P51</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5aa57ad5e83057c80ee6e3b7ea571d3">  517</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1R21  0x009E0000  // LM3S1R21</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa5366e7f253c403180df841e641fded0">  518</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1R26  0x00C90000  // LM3S1R26</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abafff1d86d8f333373fa782557f0f767">  519</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1W16  0x00300000  // LM3S1W16</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a08899536e60ccf56275c5aec23fdd829">  520</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_1Z16  0x002F0000  // LM3S1Z16</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a877b27f347d056b0872382bfe0e0bb2b">  521</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2016  0x00D40000  // LM3S2016</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0259ac0a8dcd3b0b861f73763423ff46">  522</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2110  0x00510000  // LM3S2110</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac683d7746b834943a9c599e41c5457e1">  523</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2139  0x00840000  // LM3S2139</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adb721602bd9bf8e64b8ae7b3414cfeaf">  524</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2276  0x00390000  // LM3S2276</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a72b12b6681a84373e1d2ef72653dadce">  525</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2410  0x00A20000  // LM3S2410</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af67a97dc7adc396a67bbb71266247290">  526</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2412  0x00590000  // LM3S2412</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac157d1a645a58bf75be4b8e9a172d668">  527</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2432  0x00560000  // LM3S2432</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac6f4ad4e98185fc57988778260772083">  528</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2533  0x005A0000  // LM3S2533</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a32208a52cf7ca01119f67e450d77ed51">  529</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2601  0x00E10000  // LM3S2601</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a240e99650c127888ddf2cc141cefccd7">  530</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2608  0x00E00000  // LM3S2608</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8c4dda30d076e8eed313b2f246adeea5">  531</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2616  0x00330000  // LM3S2616</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a401bd4eee2894772b0a0efa9852ed1fd">  532</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2620  0x00570000  // LM3S2620</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a192217a58cdc7749876cd2e95bc66f5b">  533</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2637  0x00850000  // LM3S2637</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9f5a1c29d5e634ced818b69f62c8ceb8">  534</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2651  0x00530000  // LM3S2651</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2241233f4c9e4f437f8ac5cbf4dd0bc0">  535</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2671  0x00800000  // LM3S2671</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae1f1e3f89c4c5b3327a21a826c1adf6b">  536</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2678  0x00500000  // LM3S2678</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2909751b66d2eada56844098db915b91">  537</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2730  0x00A40000  // LM3S2730</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab0ec594d052964f924e6974bf2cbc247">  538</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2739  0x00520000  // LM3S2739</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3cbae32e75113e6ea5ad6a5c04d307ff">  539</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2776  0x003A0000  // LM3S2776</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5babe01510680bec193404afe12664c7">  540</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2793  0x006D0000  // LM3S2793</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad90e43fd476fd86f27807a7c7c88c12b">  541</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2911  0x00E30000  // LM3S2911</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab2f261adb6772a37c93131668e10aeb6">  542</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2918  0x00E20000  // LM3S2918</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8c098e5edd1755522bb5813ee642a536">  543</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2919  0x00ED0000  // LM3S2919</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adfd4f8e634aee434a639b5bfaa692f44">  544</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2939  0x00540000  // LM3S2939</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6461544f4fee6aa382013f6a6f5f0888">  545</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2948  0x008F0000  // LM3S2948</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5062541b412e123aa370f0c5b6efc48a">  546</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2950  0x00580000  // LM3S2950</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0966ee3cd68971c3ec65a0ab6fad292a">  547</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2965  0x00550000  // LM3S2965</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a41159ba801533d9ee31228c85afe10d0">  548</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2B93  0x006C0000  // LM3S2B93</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a66c80e638205142af51df4af13d6f9de">  549</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2D93  0x00940000  // LM3S2D93</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad392ef8de01992ee337339431fb1b53f">  550</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_2U93  0x00930000  // LM3S2U93</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af231c52e63b340e96200fd6a6f40f2f3">  551</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_3634  0x00080000  // LM3S3634</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a069231a173b534f4f4af9ac54497988e">  552</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_3651  0x00430000  // LM3S3651</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abce0ef7ede50b327ca14bdda30a0c36f">  553</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_3654  0x00C80000  // LM3S3654</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5a2f2fc8f38e60783a4ad8e8a5aff8fd">  554</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_3739  0x00440000  // LM3S3739</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a96296a946efc6d6ef9ecd2416436d890">  555</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_3748  0x00490000  // LM3S3748</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab2f2f08d36e0921880962efa3ce97c08">  556</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_3749  0x00450000  // LM3S3749</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad4b2d8c6da895512d3133ee245fb762c">  557</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_3826  0x00420000  // LM3S3826</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5a3d3d7bb73acf47e3fd36023edd24c0">  558</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_3J26  0x00410000  // LM3S3J26</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a00990a81c289f5fd0f994cba846cefd4">  559</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_3N26  0x00400000  // LM3S3N26</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a89444d4eac87d9e32bbeb523b6524b7f">  560</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_3W26  0x003F0000  // LM3S3W26</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4df1c13a5aa16c383b3f1197c8ab40df">  561</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_3Z26  0x003E0000  // LM3S3Z26</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aef9f266649347824909c1e0a9863e835">  562</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5632  0x00810000  // LM3S5632</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4add2956c12da13f0edf117c2abb0f1b">  563</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5651  0x000C0000  // LM3S5651</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a236c98364946f042593bf897e8dbe777">  564</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5652  0x008A0000  // LM3S5652</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1f1e9cf52a1ec1200a12394ae368f758">  565</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5656  0x004D0000  // LM3S5656</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a55aefa8ff69d28fd9dd65ed746b5c4cd">  566</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5662  0x00910000  // LM3S5662</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac42fbeb6beb892b22276eb3f9e5f3af7">  567</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5732  0x00960000  // LM3S5732</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acd80200a8eaaf2d1f15b31850c9eb275">  568</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5737  0x00970000  // LM3S5737</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaa5d8c1a97252c22da772c32afbf519a">  569</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5739  0x00A00000  // LM3S5739</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8039bbb968dcd2b061bc03a748421d7c">  570</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5747  0x00990000  // LM3S5747</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abea14ffc7d4e78ef3721fe1580572bf9">  571</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5749  0x00A70000  // LM3S5749</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8a2952c828e017efc4bacdec91092837">  572</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5752  0x009A0000  // LM3S5752</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae69c5855235060096b33f4a46f77949d">  573</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5762  0x009C0000  // LM3S5762</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5b8672ed2c67d88efc14d9f0e395752">  574</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5791  0x00690000  // LM3S5791</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa995b145e38906e68d5b448f8af50f76">  575</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5951  0x000B0000  // LM3S5951</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a408f2c4c260f29c98326be2fbd23129d">  576</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5956  0x004E0000  // LM3S5956</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a851114845faec3b490cac2eff475d182">  577</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5B91  0x00680000  // LM3S5B91</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a539267fafa6ed8e0dae77b9db6c89845">  578</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5C31  0x002E0000  // LM3S5C31</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5014cc8db9660011fbdefdbd1678943c">  579</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5C36  0x002C0000  // LM3S5C36</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a75d880b7546f56e223b816736aec6518">  580</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5C51  0x005E0000  // LM3S5C51</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5a5e5b8d93a037d336447c92dff1f492">  581</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5C56  0x005B0000  // LM3S5C56</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab18ee0eef058465cad3357df9840b6da">  582</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5D51  0x005F0000  // LM3S5D51</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9583e9836a02cbc058e02c7139b1a09b">  583</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5D56  0x005C0000  // LM3S5D56</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acd2689a33ee65d589f9eababdac2866e">  584</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5D91  0x00870000  // LM3S5D91</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a45e0b41f1f32409ebf3b4ccf5541b836">  585</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5G31  0x002D0000  // LM3S5G31</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a15007200e49cd00b9aa892a61fed2b44">  586</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5G36  0x001F0000  // LM3S5G36</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0fe201fca4fe3ebde328f67368fd3aed">  587</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5G51  0x005D0000  // LM3S5G51</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac9da94b067bd54fac49f300076964bf2">  588</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5G56  0x004F0000  // LM3S5G56</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0fc9745046271272945a93dbdcb21f2c">  589</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5K31  0x00090000  // LM3S5K31</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab92884c9dcd516545bc432d3080f27c1">  590</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5K36  0x004A0000  // LM3S5K36</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2df8b03afc602414774dad0e53b0d9a4">  591</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5P31  0x000A0000  // LM3S5P31</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2e748eb81cf9676c13f170de2f31f504">  592</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5P36  0x00480000  // LM3S5P36</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8ca65af9da07b63777e67e173fc90556">  593</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5P3B  0x00B60000  // LM3S5P3B</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2183861b1dfa710c9f0605c81cb0ae63">  594</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5P51  0x000D0000  // LM3S5P51</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acb6f38b169a7d71a6c16d7c9c654b55f">  595</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5P56  0x004C0000  // LM3S5P56</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a09bacadb90454f7d86cc6da11a3cb865">  596</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5R31  0x00070000  // LM3S5R31</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adedb09335745f1b6f47f77e02e0ffbc5">  597</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5R36  0x004B0000  // LM3S5R36</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aec6e3afa64e08e45436b5d6f622fcd12">  598</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5T36  0x00470000  // LM3S5T36</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad320f01b3cd9162764d8089ce3a137f5">  599</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5U91  0x007F0000  // LM3S5U91</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a724ee953d4592d29f75865f2fd9681a4">  600</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_5Y36  0x00460000  // LM3S5Y36</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adefc508de022a26b4f826dbb46076276">  601</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6100  0x00A10000  // LM3S6100</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a106a3f931b814b4ce09e9097ecd8b576">  602</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6110  0x00740000  // LM3S6110</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abfffeb6895da0459f7756254d4953c77">  603</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6420  0x00A50000  // LM3S6420</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad0b3b0079507be2e819d7463ec3cc732">  604</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6422  0x00820000  // LM3S6422</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1fb141c0d3d479221fdb888382128774">  605</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6432  0x00750000  // LM3S6432</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aebed84b8c211a5a64bd7f56e71fabddc">  606</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6537  0x00760000  // LM3S6537</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9313ca2386ab0d528498b349ae81ac0b">  607</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6610  0x00710000  // LM3S6610</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6bea7d7cb480720711ef4982ee0a4312">  608</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6611  0x00E70000  // LM3S6611</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a171455b04930f0cdc01a405f0db927fc">  609</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6618  0x00E60000  // LM3S6618</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8f94c9b54f219a5175e53c19f5fecbaf">  610</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6633  0x00830000  // LM3S6633</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac8bfe4919497862e42fd2f07f5e8b571">  611</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6637  0x008B0000  // LM3S6637</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2f135233a7989dbb9802262adf4f1860">  612</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6730  0x00A30000  // LM3S6730</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a886ab1d08a4c6b1d4a7bd033197ff302">  613</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6753  0x00770000  // LM3S6753</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af448766a3708e7482769ce8370135c22">  614</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6816  0x00D10000  // LM3S6816</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad147735ae5e35afdbce3a4265f21f9d6">  615</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6911  0x00E90000  // LM3S6911</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a98ff3ebd70903580d31bf08fd82d05ce">  616</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6916  0x00D30000  // LM3S6916</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acc6c7d0b84a6ca3d3f23c8d1f6c21ce0">  617</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6918  0x00E80000  // LM3S6918</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0b3a99bca50139ef87049329142cbf44">  618</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6938  0x00890000  // LM3S6938</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a43058e5791e5d55970b533c0a9bdf22a">  619</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6950  0x00720000  // LM3S6950</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a22f196f1abc3f411b504a82b3b52bc60">  620</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6952  0x00780000  // LM3S6952</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae456d8e2e1096525f9cf191c4c94694f">  621</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6965  0x00730000  // LM3S6965</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aea2c9e19376e159219709f043a89b92e">  622</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6C11  0x00AA0000  // LM3S6C11</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6415e5c726c90ce4d1e4fca0b7baa865">  623</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6C65  0x00AC0000  // LM3S6C65</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4fa800f00ed3e8bfdf82130f784fde29">  624</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6G11  0x009F0000  // LM3S6G11</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa85793df6e8d05367f124e64911ac80b">  625</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_6G65  0x00AB0000  // LM3S6G65</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a25a2a29b6e9e47a6e4da33ada3e0ee7b">  626</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8530  0x00640000  // LM3S8530</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a67c851c2f7703ad1e074a99ee6183006">  627</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8538  0x008E0000  // LM3S8538</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1db2c2a0b514c0dad82396c73243b67c">  628</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8630  0x00610000  // LM3S8630</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac31bf66dc86f18ddb915bdcd8aa65ca7">  629</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8730  0x00630000  // LM3S8730</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeed5ebdc883528d4577c6ee67adb53a2">  630</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8733  0x008D0000  // LM3S8733</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a34b1b3350062bc9b7cc16105504c48a2">  631</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8738  0x00860000  // LM3S8738</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a35a1ed815a7b811ce4e68fe69f669d18">  632</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8930  0x00650000  // LM3S8930</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab4dd96ab0c8cc1bfc16c4692f939f900">  633</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8933  0x008C0000  // LM3S8933</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8fc2ab47e8906a08f9609d5075154d5c">  634</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8938  0x00880000  // LM3S8938</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8a787bade3778ea45b09e4288c0b5585">  635</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8962  0x00A60000  // LM3S8962</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8b2d3da4a63197bfb47e634b5d99705e">  636</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8970  0x00620000  // LM3S8970</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a27b5993f7d4820e3b2ee7b7b2e49b3a1">  637</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8971  0x00D70000  // LM3S8971</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac0bbd586b47a3fff8b7adbf1960ae2b2">  638</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8C62  0x00AE0000  // LM3S8C62</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a812ea39451e5c0775e6273d584642041">  639</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_8G62  0x00AD0000  // LM3S8G62</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a71d1b67c6523a35382f62fc31d308a68">  640</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9781  0x00CF0000  // LM3S9781</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a99d57c76a63fe6eeca4d86678b3716aa">  641</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9790  0x00670000  // LM3S9790</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad71087c0fe23b5f934eefc2647dc4393">  642</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9792  0x006B0000  // LM3S9792</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a014b2b6a4375c6642710f109d1bb52b7">  643</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9971  0x002D0000  // LM3S9971</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a55f127d4477ab6147e6a83397156b54b">  644</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9997  0x00200000  // LM3S9997</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afbde45829077325ea23de70be510e24a">  645</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9B81  0x00D00000  // LM3S9B81</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a68ca367bc1cc27d27e90a420011f5002">  646</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9B90  0x00660000  // LM3S9B90</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1a2b8992876c563518dc6efe90dfb892">  647</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9B92  0x006A0000  // LM3S9B92</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a565c0ef8289487bf803fcfc319ef30cb">  648</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9B95  0x006E0000  // LM3S9B95</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7ef6870d14757e9d68b00d0f5bc2dd43">  649</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9B96  0x006F0000  // LM3S9B96</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af614cf864c751cf898c558025fd5371d">  650</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9BN2  0x001D0000  // LM3S9BN2</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac4147787e0698cfb61c524d55fea9cc1">  651</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9BN5  0x001E0000  // LM3S9BN5</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab15388555484757b6beda594a569f25b">  652</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9BN6  0x001F0000  // LM3S9BN6</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3e4aca2a73ffa0d60a162f8f71ea9947">  653</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9C97  0x00700000  // LM3S9C97</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a60622da6e7f865a89dd7406a28ad0dbc">  654</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9CN5  0x007A0000  // LM3S9CN5</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a18a87255673eea7e1b10fa32fdfdf23b">  655</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9D81  0x00A90000  // LM3S9D81</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a904f6a404378f22317b9e24a93dca98b">  656</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9D90  0x007E0000  // LM3S9D90</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aea8355dc330668aa3bb3f7c814c41e2f">  657</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9D92  0x00920000  // LM3S9D92</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6281771cf38cf7bccf7e62fc5fe5b5f1">  658</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9D95  0x00C80000  // LM3S9D95</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac55a6b409a0e9f14adbcd07177d9b318">  659</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9D96  0x009D0000  // LM3S9D96</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8a17be4229e47dea47d82d09dda3e8ed">  660</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9DN5  0x007B0000  // LM3S9DN5</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aae66015fb949ac2e9ba3d94e3e3c381d">  661</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9DN6  0x007C0000  // LM3S9DN6</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeaaed47e65daaaccefb8e284802945ed">  662</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9G97  0x00600000  // LM3S9G97</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6f172c3761792305fee6bb493fef0f7f">  663</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9GN5  0x00790000  // LM3S9GN5</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af8fecbafc9dcc77262431ff2e45e95c0">  664</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9L71  0x001B0000  // LM3S9L71</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a92333d301f12885eb12d1cbcd70b4f93">  665</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9L97  0x00180000  // LM3S9L97</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a099b507b88e63e4a03e86865e2a9a4e3">  666</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9U81  0x00A80000  // LM3S9U81</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a20473bbd9e46d9c4501ab25f41952bcb">  667</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9U90  0x007D0000  // LM3S9U90</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a87fa23db6be7124ab3500bbd662ede8e">  668</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9U92  0x00900000  // LM3S9U92</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af6a9137ce695a6fa78226b22e3c4592e">  669</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9U95  0x00B70000  // LM3S9U95</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1424d086e2195a6db0094f8ecb972279">  670</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_9U96  0x009B0000  // LM3S9U96</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aacd3cf8ca96bda45b713c0edb41c1003">  671</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F110B2QR \</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">                                0x00180000  // LM4F110B2QR</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad40e0c4abe6aac4f47025fd75c246812">  673</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F110C4QR \</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">                                0x00190000  // LM4F110C4QR</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2ef2cbce0ac22f15115748ca7baa3ffc">  675</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F110E5QR \</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">                                0x00100000  // LM4F110E5QR</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6284ed1fb6e6e3bbc52e883aa923b2e2">  677</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F110H5QR \</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">                                0x00110000  // LM4F110H5QR</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adf88464dde29603d4b488fe724b36510">  679</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F111B2QR \</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">                                0x00220000  // LM4F111B2QR</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af2a2178716789599404c57f3399c6bf7">  681</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F111C4QR \</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">                                0x00230000  // LM4F111C4QR</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a73a9b53cefb896964ff83b8de1e8a156">  683</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F111E5QR \</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">                                0x00200000  // LM4F111E5QR</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af7762cff0a5e64c6fe9298ffa6f60556">  685</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F111H5QR \</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">                                0x00210000  // LM4F111H5QR</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae5a7188dd92007420d870eda601ae070">  687</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F112C4QC \</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">                                0x00360000  // LM4F112C4QC</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7f707945e2c5535ff88097564bd8af0e">  689</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F112E5QC \</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">                                0x00300000  // LM4F112E5QC</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3dfab6e641e2d6f0fd36863499a4826a">  691</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F112H5QC \</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">                                0x00310000  // LM4F112H5QC</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a492f0812842e40f18e2d740d0ca87744">  693</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F112H5QD \</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">                                0x00350000  // LM4F112H5QD</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa81b3109f6e3f128ad8ad038585531d4">  695</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F120B2QR \</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">                                0x00010000  // LM4F120B2QR</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4be1a71f720f25f6884b9786006eed5c">  697</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F120C4QR \</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">                                0x00020000  // LM4F120C4QR</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6236370c2393bf98124d97c138fe3659">  699</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F120E5QR \</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">                                0x00030000  // LM4F120E5QR</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1b43ed372ecf69d8953912009a650911">  701</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F120H5QR \</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">                                0x00040000  // LM4F120H5QR</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab22d9938178276d023cfcf577a5b9588">  703</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F121B2QR \</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">                                0x00080000  // LM4F121B2QR</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a95e1e1d4af024bd4fd42b5f5f0a237d5">  705</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F121C4QR \</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">                                0x00090000  // LM4F121C4QR</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac540496d0065d36ac88c913d5ca67ddc">  707</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F121E5QR \</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">                                0x000A0000  // LM4F121E5QR</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a600dc884bf03a2348907b4cb35b98aa7">  709</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F121H5QR \</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">                                0x000B0000  // LM4F121H5QR</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5223cc793f94e9331dea735e1c13d1d1">  711</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F122C4QC \</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">                                0x00D00000  // LM4F122C4QC</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa52afcc87061d1243b90a7e27c887b70">  713</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F122E5QC \</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">                                0x00D10000  // LM4F122E5QC</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7e6845bbe52b396a4246eadf7eded0bd">  715</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F122H5QC \</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">                                0x00D20000  // LM4F122H5QC</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1106d449a4a1f5aa80f745041abfdf38">  717</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F122H5QD \</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">                                0x00D60000  // LM4F122H5QD</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9f780225a658811c80000be200d4d546">  719</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F130C4QR \</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">                                0x00480000  // LM4F130C4QR</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9b1f9374a49b92c7462f5fd692adcdac">  721</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F130E5QR \</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">                                0x00400000  // LM4F130E5QR</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac89b0a3a40ddcc76eb6063191c603b67">  723</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F130H5QR \</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">                                0x00410000  // LM4F130H5QR</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4f137c422ac77c214acc71c6efcf171e">  725</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F131C4QR \</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">                                0x00520000  // LM4F131C4QR</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa2b41a5891fc0cefdfe7c06f22098955">  727</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F131E5QR \</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">                                0x00500000  // LM4F131E5QR</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a253bcffb0f61f778ce6b31ec25f9f579">  729</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F131H5QR \</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">                                0x00510000  // LM4F131H5QR</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abba157d6ec2f42ead265111eae1b60ae">  731</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F132C4QC \</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">                                0x00660000  // LM4F132C4QC</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a92229f2e7ac7ccc3913b72a6711a2907">  733</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F132E5QC \</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">                                0x00600000  // LM4F132E5QC</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a38d9cd13ea91c785af446e390711e361">  735</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F132H5QC \</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">                                0x00610000  // LM4F132H5QC</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0db52373f30c97a94a1aeb4344377c17">  737</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F132H5QD \</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">                                0x00650000  // LM4F132H5QD</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a23048e9d7daca24c2fc514d054bdebdf">  739</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F210E5QR \</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">                                0x00700000  // LM4F210E5QR</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2bceabe7c7221c6bd1ad28d060841c32">  741</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F210H5QR \</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">                                0x00730000  // LM4F210H5QR</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aea7dda132b8b148eaabb5db2c424bf24">  743</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F211E5QR \</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">                                0x00800000  // LM4F211E5QR</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7af07e8a1485aede4c8d4b6744d37ea9">  745</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F211H5QR \</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">                                0x00830000  // LM4F211H5QR</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3c36daf69c4bc3b4cb0613237aaa2163">  747</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F212H5BB \</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">                                0x00E90000  // LM4F212H5BB</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab49af456f51239d14075a74fbd1b6803">  749</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F212H5QC \</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">                                0x00C40000  // LM4F212H5QC</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8063d672f3f3d1f971dbe2b395ab9030">  751</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F212H5QD \</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">                                0x00C60000  // LM4F212H5QD</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae738150db9228b3bd10e86bc6ca18645">  753</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F230E5QR \</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">                                0x00A00000  // LM4F230E5QR</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a17a846cbf8084c0dc8aec125c960dea6">  755</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F230H5QR \</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">                                0x00A10000  // LM4F230H5QR</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaa7c15b7dc9dd70afabb05e377996c4b">  757</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F231E5QR \</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">                                0x00B00000  // LM4F231E5QR</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5558b32e7d36b43fc96dbf84a66aae33">  759</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F231H5QR \</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">                                0x00B10000  // LM4F231H5QR</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad9fa66f2128ded52e17dd418baba06ac">  761</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F232E5QC \</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">                                0x00C00000  // LM4F232E5QC</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a80becb0606aeec82989cab4e8d95a8a1">  763</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F232H5BB \</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">                                0x00E30000  // LM4F232H5BB</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a09d9892646a5da14992afd4f5aba6186">  765</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F232H5QC \</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">                                0x00C10000  // LM4F232H5QC</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af228672d0e0616f55626b778d58fb32b">  767</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F232H5QD \</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">                                0x00C50000  // LM4F232H5QD</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4754819d27a035bcc1e833b291f77f26">  769</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4FS1AH5BB \</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">                                0x00E50000  // LM4FS1AH5BB</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8cdd9e119d338122aac528f623f75a4c">  771</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4FS1GH5BB \</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">                                0x00EA0000  // LM4FS1GH5BB</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aef806a8cc1176a1ed72c19fec063570d">  773</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4FS99H5BB \</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">                                0x00E40000  // LM4FS99H5BB</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad4c1d1c175cbed2af05ab5f08fa7ef72">  775</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4FSXAH5BB \</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">                                0x00E00000  // LM4FSXAH5BB</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a46761c0603e0a27be94a679f78628d80">  777</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4FSXLH5BB \</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">                                0x00E10000  // LM4FSXLH5BB</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a35582f0d2a4df6194ccc26f8c271f820">  779</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_M    0x0000E000  // Package Pin Count</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0001d1a61e3f996ff8b0a51d07ad43a3">  780</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_28   0x00000000  // 28-pin package</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0b8a12102866025b0544ac814743678a">  781</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_48   0x00002000  // 48-pin package</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a31b67b9e27c3d77eef2858c2d47c10ff">  782</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_100  0x00004000  // 100-pin package</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a99c16abcd07845b518b42b227ae67a41">  783</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_64   0x00006000  // 64-pin package</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5b7b8820d26ace1ba259e669806a41b6">  784</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_144  0x00008000  // 144-pin package</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6d6eb6992442d29fa93e8a601cebf485">  785</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_157  0x0000A000  // 157-pin package</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a369d314444e620e38e419af113ad8ad3">  786</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_M      0x000000E0  // Temperature Range</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a35e6bdec374a55d78ef775b4381331a4">  787</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_C      0x00000000  // Commercial temperature range (0C</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;                                            <span class="comment">// to 70C)</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a97413308c62b66006ce9bf907f2cd13f">  789</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_I      0x00000020  // Industrial temperature range</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;                                            <span class="comment">// (-40C to 85C)</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af8f7a29630c2348a41bb4fa37478c99b">  791</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_E      0x00000040  // Extended temperature range (-40C</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                                            <span class="comment">// to 105C)</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abeb9aa9f7722e844f027aff7ddecc3c5">  793</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_M       0x00000018  // Package Type</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab126cf34cf0698a1bcd5045438b1a9fc">  794</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_SOIC    0x00000000  // SOIC package</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad375249744fbfa25f6b1514dd9505bee">  795</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_QFP     0x00000008  // LQFP package</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1883c4b05238910aebe405d2b58a3db0">  796</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_BGA     0x00000010  // BGA package</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3140476241319ba1da99d0e4d7971b61">  797</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_QFN     0x00000018  // QFN package</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad0ae95623f9e30aea72f842faf4be39e">  798</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_ROHS        0x00000004  // RoHS-Compliance</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad7e4807a32d7d941036bb0dce3b8238e">  799</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_M      0x00000003  // Qualification Status</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac6005afac3da615ffcca03df1afaf7a4">  800</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_ES     0x00000000  // Engineering Sample (unqualified)</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad9eecfc144c66f6039b0284704c8dafd">  801</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_PP     0x00000001  // Pilot Production (unqualified)</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae54d440217054f9ea8f6eb8842a4ca9f">  802</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_FQ     0x00000002  // Fully Qualified</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a209d20c05df0c0d2f3ab828c332791f8">  803</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_S     16          // Part number shift</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC0 register.</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a837e13e8ea6ded4b7c583ef4b66badbe">  810</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_M     0xFFFF0000  // SRAM Size</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae3ffb88129cc30921270000c65f6dbda">  811</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_2KB   0x00070000  // 2 KB of SRAM</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0117255a1296ddd4bc4dde5ba7871ac1">  812</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_4KB   0x000F0000  // 4 KB of SRAM</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a285e4851d6342240fb6b820b66b6bc75">  813</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_6KB   0x00170000  // 6 KB of SRAM</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a600332db5cfd16bc0d37f9f456097b01">  814</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_8KB   0x001F0000  // 8 KB of SRAM</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0c6d8c2879ec539c9c4cd7168ff33518">  815</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_12KB  0x002F0000  // 12 KB of SRAM</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a56ed51975a0a8cd81aed3f2ac25dbc3a">  816</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_16KB  0x003F0000  // 16 KB of SRAM</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adf4873fe5421d258bc926daaf4808f7f">  817</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_20KB  0x004F0000  // 20 KB of SRAM</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adb5881762b2890db6b13137e586bb304">  818</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_24KB  0x005F0000  // 24 KB of SRAM</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af60a7572a79598fafd44f108bf071d56">  819</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_32KB  0x007F0000  // 32 KB of SRAM</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af02b3e827a813b8f11635dced8845447">  820</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_48KB  0x00BF0000  // 48 KB of SRAM</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a46f2320d4ecb8c93a964c6887c532640">  821</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_64KB  0x00FF0000  // 64 KB of SRAM</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a79b47a284c6fd06e1fc2416694e6c989">  822</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_96KB  0x017F0000  // 96 KB of SRAM</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a65dc6012fca48336dc5b5eb53e28cd48">  823</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_M    0x0000FFFF  // Flash Size</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ade3750e0e61235cb7b106c8c84107c83">  824</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_8KB  0x00000003  // 8 KB of Flash</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a31dfbae11688e4571a44c96d72518e73">  825</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_16KB 0x00000007  // 16 KB of Flash</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a02dc4e97b101f6af4fba0b4a7c00bbcf">  826</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_32KB 0x0000000F  // 32 KB of Flash</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af051404c20d42e281e2d29197002243c">  827</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_64KB 0x0000001F  // 64 KB of Flash</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0592444d6b04d144c8a41f6812bd3460">  828</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_96KB 0x0000002F  // 96 KB of Flash</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9a306cd4988aa349c94463b2de2df6ff">  829</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_128K 0x0000003F  // 128 KB of Flash</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af7865fcdb7c4e44306a709caf7b83c89">  830</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_192K 0x0000005F  // 192 KB of Flash</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa5e2310f8194d9a5074654b00a74e915">  831</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_256K 0x0000007F  // 256 KB of Flash</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab471e604d90f6e7f72d500fd44113e73">  832</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_384K 0x000000BF  // 384 KB of Flash</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a617e01ff0891e1117889aa0b75310a47">  833</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_512K 0x000000FF  // 512 KB of Flash</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2c0f3eef4242d8404a9283985c31f91f">  834</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_S     16          // SRAM size shift</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adfe36ba82c073b7fe323acdf3159d543">  835</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_S    0           // Flash size shift</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC1 register.</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acdd16dda0659d4149d634292d5269bba">  842</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_WDT1         0x10000000  // Watchdog Timer1 Present</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a581b712e9820f63ed690f5cc4f94571b">  843</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_CAN2         0x04000000  // CAN Module 2 Present</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aedbab8acbd1a2aacfac0f77aabac1ba6">  844</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_CAN1         0x02000000  // CAN Module 1 Present</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad18a48aac306320c3c47cfb4138ff233">  845</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_CAN0         0x01000000  // CAN Module 0 Present</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a69db3be29abeab73c667d7f8835b14ce">  846</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_PWM1         0x00200000  // PWM Module 1 Present</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3200a3e1dd398a805fd57de7862a5ced">  847</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_PWM0         0x00100000  // PWM Module 0 Present</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a603bc602ed4d817a381b4091f2085a79">  848</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1         0x00020000  // ADC Module 1 Present</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4128fd4b791fa75d153d3289b12f5831">  849</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0         0x00010000  // ADC Module 0 Present</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aad578b1c8ff2e3253c045ba3e5b84869">  850</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_M  0x0000F000  // System Clock Divider</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a45e4ca14297dc8d60369a34f4b11fe38">  851</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_100 \</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">                                0x00001000  // Divide VCO (400MHZ) by 5 minimum</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ada9dcea531ad43b1fd05291355054024">  853</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_66 0x00002000  // Divide VCO (400MHZ) by 2*2 + 2 =</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                                            <span class="comment">// 6 minimum</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a00034b23e2a12068853df7db74eaff4d">  855</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_50 0x00003000  // Specifies a 50-MHz CPU clock</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                                            <span class="comment">// with a PLL divider of 4</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3ab2f555ce41d10906cbaa6a1baef889">  857</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_40 0x00004000  // Specifies a 40-MHz CPU clock</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                                            <span class="comment">// with a PLL divider of 5</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab2da3b5740c3a886169665c9a337790f">  859</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_25 0x00007000  // Specifies a 25-MHz clock with a</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                                            <span class="comment">// PLL divider of 8</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acd80b8dfcbb6dfbd3b8720702c3a139d">  861</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_20 0x00009000  // Specifies a 20-MHz clock with a</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                                            <span class="comment">// PLL divider of 10</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acb09df40e7bd381d0237778f75e535db">  863</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_M    0x00000C00  // Max ADC1 Speed</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a717cea3f924639749c2f1ec958dbbd23">  864</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_125K 0x00000000  // 125K samples/second</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abd5f1e020b1636b816e7197e8a0a6637">  865</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_250K 0x00000400  // 250K samples/second</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ada0957ff5bce5bf6896d2388e3763178">  866</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_500K 0x00000800  // 500K samples/second</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a864e8c489fccd60fb42fa90464afafe0">  867</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_1M   0x00000C00  // 1M samples/second</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab04a6080a5bacd7baa18bd7899408b62">  868</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_M    0x00000300  // Max ADC0 Speed</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3210d625b8e20bcd5f0272ec325ec261">  869</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_125K 0x00000000  // 125K samples/second</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afea4290340e61520d8c99e4fced86af0">  870</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_250K 0x00000100  // 250K samples/second</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad91c98007176181d0160e3ae02eaeb9a">  871</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_500K 0x00000200  // 500K samples/second</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2d6b2f26369c8992170c6d1e98786121">  872</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_1M   0x00000300  // 1M samples/second</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a50c90c1427cbd703b5b715432c45d99c">  873</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MPU          0x00000080  // MPU Present</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acd7234eb1eea001024ff2e77e2e589f7">  874</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_HIB          0x00000040  // Hibernation Module Present</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a186f5db5774307d1490d5aa142fb3c7b">  875</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_TEMP         0x00000020  // Temp Sensor Present</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aec2ec82f16368baa17e676a095de2a73">  876</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_PLL          0x00000010  // PLL Present</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab49db5993b3ff79fed981cdaea183c1c">  877</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_WDT0         0x00000008  // Watchdog Timer 0 Present</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aebf1115c9682a4751160fcbd867f1ba2">  878</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_SWO          0x00000004  // SWO Trace Port Present</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6dcedca3e212e40b4fdb63be80e4c534">  879</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_SWD          0x00000002  // SWD Present</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa72bad420dc4e6bc10a67406482ec35b">  880</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_JTAG         0x00000001  // JTAG Present</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC2 register.</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af8fda63852f7545d2dc9f367ef4b0783">  887</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_EPI0         0x40000000  // EPI Module 0 Present</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac6eea282b3cca2648efaeb47574685fd">  888</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2S0         0x10000000  // I2S Module 0 Present</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a899130a2db0d6f881a23e5c8d48da7ff">  889</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_COMP2        0x04000000  // Analog Comparator 2 Present</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeb74b2b760a0cb4166bcd798dde4d190">  890</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_COMP1        0x02000000  // Analog Comparator 1 Present</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2593a6b1eac23522d22e0b69684ecf87">  891</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_COMP0        0x01000000  // Analog Comparator 0 Present</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5d33bab27ef9e97a3684672f0daaff34">  892</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER3       0x00080000  // Timer Module 3 Present</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a159c4e599a2c89fe633c49a22fd90c7a">  893</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER2       0x00040000  // Timer Module 2 Present</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8e47a7f5804eec4aaafabb03d5d366b2">  894</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER1       0x00020000  // Timer Module 1 Present</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4987cf0e2a0152ac67acb658f1a7c41f">  895</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER0       0x00010000  // Timer Module 0 Present</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2172451b27afab118509626437170726">  896</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C1HS       0x00008000  // I2C Module 1 Speed</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a975e5ec3b7161e370da85998be53b118">  897</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C1         0x00004000  // I2C Module 1 Present</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a39056281934a32fa23b61cad545f4cb8">  898</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C0HS       0x00002000  // I2C Module 0 Speed</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac7f786b97292ad8a84b99fe6c51f1c88">  899</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C0         0x00001000  // I2C Module 0 Present</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0726bd0fbc790c85c2ae24440f0256ff">  900</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_QEI1         0x00000200  // QEI Module 1 Present</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0b4d19d141cf2b5935876e1977ef48fc">  901</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_QEI0         0x00000100  // QEI Module 0 Present</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3101fa7b100dfe7e1e87a1867ba8a55e">  902</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_SSI1         0x00000020  // SSI Module 1 Present</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afff5e96eaaf6eaec4b523d62aa8db6d9">  903</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_SSI0         0x00000010  // SSI Module 0 Present</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7703a224f7eb8cca2116fa10bd9ff39c">  904</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_UART2        0x00000004  // UART Module 2 Present</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaf6ffe48d2c2942189bcb7f7cc224859">  905</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_UART1        0x00000002  // UART Module 1 Present</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a03f22d9d7ec0e72f5e1f7205f1be8137">  906</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_UART0        0x00000001  // UART Module 0 Present</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC3 register.</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a56983c20a149aa2f69d3cd5c4a48c023">  913</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_32KHZ        0x80000000  // 32KHz Input Clock Available</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a31e0d946b3ef131a50299de84d264b58">  914</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP5         0x20000000  // CCP5 Pin Present</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2c6c684542b4e3e333c5b99ec65d6718">  915</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP4         0x10000000  // CCP4 Pin Present</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7e3c06d1c07865638b50e11fdced46f5">  916</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP3         0x08000000  // CCP3 Pin Present</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a02c6138e99177373fc6c431a50e0ec39">  917</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP2         0x04000000  // CCP2 Pin Present</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a744fcbf99e67f4b6738cbc69c58009da">  918</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP1         0x02000000  // CCP1 Pin Present</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa83aeede02673dd6da8aaacfd343fd87">  919</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP0         0x01000000  // CCP0 Pin Present</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5f452b10a8a4ce162e9c16772d101176">  920</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN7     0x00800000  // ADC Module 0 AIN7 Pin Present</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0d2b51366893e8d750624a98b56a58cd">  921</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN6     0x00400000  // ADC Module 0 AIN6 Pin Present</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a87a212531953fa3659b0f824012d9296">  922</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN5     0x00200000  // ADC Module 0 AIN5 Pin Present</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afbb59a49f06422ca04be4168d706a646">  923</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN4     0x00100000  // ADC Module 0 AIN4 Pin Present</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a27fee95be57ddc9f6eb55784898bde2b">  924</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN3     0x00080000  // ADC Module 0 AIN3 Pin Present</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1487826a4a386505dbc845a53a1b95c5">  925</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN2     0x00040000  // ADC Module 0 AIN2 Pin Present</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a55ecb1f4acd2798928493339ada3d0ec">  926</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN1     0x00020000  // ADC Module 0 AIN1 Pin Present</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8b1d649ed55dfc50d372e8fbb8010a01">  927</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN0     0x00010000  // ADC Module 0 AIN0 Pin Present</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a00379f92f1f823cde6a31d0021231f41">  928</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWMFAULT     0x00008000  // PWM Fault Pin Present</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8d90ccfaa9a010c47256348f5f3d1f30">  929</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C2O          0x00004000  // C2o Pin Present</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9de2846b35c18b35b6de84beddd2d350">  930</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C2PLUS       0x00002000  // C2+ Pin Present</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3cada86f1ec5935c0d0083ff99490818">  931</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C2MINUS      0x00001000  // C2- Pin Present</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a10c87dc6b72e5cf2c57ceeb303178dd7">  932</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C1O          0x00000800  // C1o Pin Present</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a49523bf035cee0e2cf25c42132a52f1e">  933</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C1PLUS       0x00000400  // C1+ Pin Present</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6a1a9a868e4621c1d7248a2c1ad07f25">  934</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C1MINUS      0x00000200  // C1- Pin Present</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9c4cf1e9cbe3ad92d6086d29fc13de09">  935</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C0O          0x00000100  // C0o Pin Present</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8b49c85b03f73c5f276aa6e7faa1d988">  936</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C0PLUS       0x00000080  // C0+ Pin Present</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8998bdfa4701e16d6989d31066dae3be">  937</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C0MINUS      0x00000040  // C0- Pin Present</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a309c3a6d55d78e3652438b0ca2a16994">  938</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM5         0x00000020  // PWM5 Pin Present</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a822090259e8bebb01d59029e958bd486">  939</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM4         0x00000010  // PWM4 Pin Present</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa8f922cd4cb5da2800b1ed7eae8c4d5c">  940</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM3         0x00000008  // PWM3 Pin Present</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abb61d926caac7cb9cb2e84a153941df6">  941</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM2         0x00000004  // PWM2 Pin Present</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9db92b6d6c205b59b94134d70243c6a6">  942</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM1         0x00000002  // PWM1 Pin Present</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad286af29ddd4a0fe4867279657b54cf2">  943</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM0         0x00000001  // PWM0 Pin Present</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC4 register.</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac112d8da8cf9e717adaaf2ac08dd4eb7">  950</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_ETH          0x50000000  // Ethernet present</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0648a6292027f947ed0371600843c802">  951</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_EPHY0        0x40000000  // Ethernet PHY Layer 0 Present</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7b9bfc3adc87b6b095d7c73de9765da6">  952</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_EMAC0        0x10000000  // Ethernet MAC Layer 0 Present</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aafe1b3b5458a9ee4b495a1ad3195c3ec">  953</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_E1588        0x01000000  // 1588 Capable</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a98f34bb4960ded139c717356ac95538a">  954</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_PICAL        0x00040000  // PIOSC Calibrate</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a57cdb60c297de64657b3c1e495839289">  955</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_CCP7         0x00008000  // CCP7 Pin Present</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaa55e6c6d85bd474fc284639e804b7cb">  956</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_CCP6         0x00004000  // CCP6 Pin Present</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6dda69ca04f2fa325f0619c058e8e10d">  957</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_UDMA         0x00002000  // Micro-DMA Module Present</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2ccc671c492fbbc28ae0264bdf4b7739">  958</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_ROM          0x00001000  // Internal Code ROM Present</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a609ce19a1c618e8d446417a23d194b93">  959</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOJ        0x00000100  // GPIO Port J Present</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a944c75d044a08a1d6d50456b2b695cc1">  960</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOH        0x00000080  // GPIO Port H Present</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa98949d8067b42f2e3ffa4324dd463cb">  961</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOG        0x00000040  // GPIO Port G Present</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af88786ec13f2eb401edf5b602186a112">  962</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOF        0x00000020  // GPIO Port F Present</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af6a52c79d949f8c93b1c3444af13e589">  963</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOE        0x00000010  // GPIO Port E Present</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a11f2b638f41f8d36978505c426fe3723">  964</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOD        0x00000008  // GPIO Port D Present</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aff64bd7d61e6175fff44314f92e8e0f9">  965</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOC        0x00000004  // GPIO Port C Present</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac461c85f027abd8fedfca3156ee29ed8">  966</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOB        0x00000002  // GPIO Port B Present</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a51524de64630028da03b27c2ec600370">  967</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOA        0x00000001  // GPIO Port A Present</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC5 register.</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a46fab004138e05b0c8801b803ac4b0a2">  974</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT3    0x08000000  // PWM Fault 3 Pin Present</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7b7bab107103a3846f07ffa98eeb2004">  975</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT2    0x04000000  // PWM Fault 2 Pin Present</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1e16375c91a4893dab4014be24e9457a">  976</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT1    0x02000000  // PWM Fault 1 Pin Present</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa43072f972b4f19a465c74148d8304c0">  977</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT0    0x01000000  // PWM Fault 0 Pin Present</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a25b8e024237d43f99464b2c54810a5ef">  978</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMEFLT      0x00200000  // PWM Extended Fault Active</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a04d03535236887ca398ded2a15cd8df6">  979</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMESYNC     0x00100000  // PWM Extended SYNC Active</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a839b5f77a62f18c9c24a87e3b2092017">  980</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM7         0x00000080  // PWM7 Pin Present</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad75dedbdd052e2425094108cab8d3bf3">  981</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM6         0x00000040  // PWM6 Pin Present</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0cd542d861a95e38901a659659ea3e77">  982</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM5         0x00000020  // PWM5 Pin Present</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a40b34ced4533e8190af4f33b10a68d24">  983</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM4         0x00000010  // PWM4 Pin Present</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5aa0e0fb4fce24a247be9583d15dfba0">  984</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM3         0x00000008  // PWM3 Pin Present</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3ec257698d66040b9a2186fcb08b07e9">  985</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM2         0x00000004  // PWM2 Pin Present</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad04f293bf32fddb86961a5c94ee8ad33">  986</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM1         0x00000002  // PWM1 Pin Present</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1d7d4f3b072788453ebf8eec0785a269">  987</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM0         0x00000001  // PWM0 Pin Present</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC6 register.</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1ba6d30df72557f2d02ab5b0d2029871">  994</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0PHY      0x00000010  // USB Module 0 PHY Present</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5e00490c5006b8f415f03986dacd1b95">  995</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_M       0x00000003  // USB Module 0 Present</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a223d5a1d685ee37881b4fb652feb9066">  996</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_DEV     0x00000001  // USB0 is Device Only</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a22f0d43ce725d416079d9dadc0df0a72">  997</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_HOSTDEV 0x00000002  // USB is Device or Host</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abc65b6a6ea669aba6f0aafea737db1e6">  998</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_OTG     0x00000003  // USB0 is OTG</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC7 register.</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a23b4edf39232a36f7b15b3d3cb2835ab"> 1005</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_SW           0x40000000  // Software transfer on uDMA Ch30</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af01ecb01e052adae6eba9bb4308a2cab"> 1006</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH30      0x40000000  // SW</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a59d3816a1840925dc27710364a4cdd13"> 1007</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH29      0x20000000  // I2S0_TX / CAN1_TX</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9c523cb97efa6eb10af5cfa83cfcc245"> 1008</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH28      0x10000000  // I2S0_RX / CAN1_RX</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a45ec8a2baf6de724386e99fccf7adae2"> 1009</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH27      0x08000000  // CAN1_TX / ADC1_SS3</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a061cc9c30bed50aaa28707967cb39f96"> 1010</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH26      0x04000000  // CAN1_RX / ADC1_SS2</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5761b352ef6018c1f67062fa8b898e41"> 1011</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH25      0x02000000  // SSI1_TX / ADC1_SS1</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abe831e86de1742ad1b0b9d2fe936a142"> 1012</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_SSI1_TX      0x02000000  // SSI1 TX on uDMA Ch25</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac95b4234e7f53b078c9dc2640394fa5f"> 1013</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_SSI1_RX      0x01000000  // SSI1 RX on uDMA Ch24</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acee3d8411ed646711a448a24f5ebb761"> 1014</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH24      0x01000000  // SSI1_RX / ADC1_SS0</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a668786260b6e543137e76b5e95f33893"> 1015</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_UART1_TX     0x00800000  // UART1 TX on uDMA Ch23</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a44fb80dea1fa9b6d01dec012f10b6f0a"> 1016</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH23      0x00800000  // UART1_TX / CAN2_TX</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af4d643bd5802c347115a13e7b1c8bfb4"> 1017</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH22      0x00400000  // UART1_RX / CAN2_RX</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a56d8a2c219dd9889745071cae5454ce9"> 1018</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_UART1_RX     0x00400000  // UART1 RX on uDMA Ch22</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab6fcbcce2b120494826a4b6b2174e7a2"> 1019</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH21      0x00200000  // Timer1B / EPI0_WFIFO</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afc236a40b87363dda7505c14218edfca"> 1020</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH20      0x00100000  // Timer1A / EPI0_NBRFIFO</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9e032b64ef1d53c55e7eeb10b2432d58"> 1021</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH19      0x00080000  // Timer0B / Timer1B</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa310c3cb943b2ee8715f25dd5bea5f4a"> 1022</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH18      0x00040000  // Timer0A / Timer1A</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af4ce3e5cb0e5a127a5d900084c13373d"> 1023</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH17      0x00020000  // ADC0_SS3</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a56ffbf6bfb2b04afbf67636d65fb36f0"> 1024</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH16      0x00010000  // ADC0_SS2</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a602688d79cd50b24af354734183bc91b"> 1025</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH15      0x00008000  // ADC0_SS1 / Timer2B</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a42b991e4af095d9d0dc41db50961fb9b"> 1026</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH14      0x00004000  // ADC0_SS0 / Timer2A</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9a6691af017a3345b141e770031488d0"> 1027</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH13      0x00002000  // CAN0_TX / UART2_TX</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a56185417050062cad8cd4446d09bb05a"> 1028</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH12      0x00001000  // CAN0_RX / UART2_RX</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a483cdf356077da44b88e05e1c9ab55a8"> 1029</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_SSI0_TX      0x00000800  // SSI0 TX on uDMA Ch11</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a13c52506a30327ce60cf31c0424a1c70"> 1030</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH11      0x00000800  // SSI0_TX / SSI1_TX</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a891df5c3bd55bb4b29cc292b31fc3e69"> 1031</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_SSI0_RX      0x00000400  // SSI0 RX on uDMA Ch10</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a63148f6f65c6a6919ee3d6eca1909822"> 1032</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH10      0x00000400  // SSI0_RX / SSI1_RX</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1bd3a3d438ae50df73e0240c5e390711"> 1033</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_UART0_TX     0x00000200  // UART0 TX on uDMA Ch9</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0574567fa6d407b7e65c77ea8d533b8c"> 1034</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH9       0x00000200  // UART0_TX / UART1_TX</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac27dcc56dcb7241c1827174914ba57a1"> 1035</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH8       0x00000100  // UART0_RX / UART1_RX</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acde1e279a70d1c1bf19a92bbe1737e6d"> 1036</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_UART0_RX     0x00000100  // UART0 RX on uDMA Ch8</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeffe200a934b59cc8f7247f57bfa186e"> 1037</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH7       0x00000080  // ETH_TX / Timer2B</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a49212823963c5493de1e8660e56884c1"> 1038</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH6       0x00000040  // ETH_RX / Timer2A</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1588e95a6f518edc696a537b4e7ac515"> 1039</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH5       0x00000020  // USB_EP3_TX / Timer2B</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae7e58399d5b3ca13bd8d699ecce17089"> 1040</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_USB_EP3_TX   0x00000020  // USB EP3 TX on uDMA Ch5</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a32603d99090ae49d6f5d1dd0ec0ff012"> 1041</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_USB_EP3_RX   0x00000010  // USB EP3 RX on uDMA Ch4</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af493f8a9cd8d189d76c48631cc3e3640"> 1042</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH4       0x00000010  // USB_EP3_RX / Timer2A</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa7d1b106395d8c08c1999ec4c1bee4a0"> 1043</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_USB_EP2_TX   0x00000008  // USB EP2 TX on uDMA Ch3</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a97801fb6d7a46de78a2f7d8dace37359"> 1044</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH3       0x00000008  // USB_EP2_TX / Timer3B</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a078d32ec8534a94b038cedbde1af257d"> 1045</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_USB_EP2_RX   0x00000004  // USB EP2 RX on uDMA Ch2</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae534a33fe74d7f5d2771b06446f15788"> 1046</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH2       0x00000004  // USB_EP2_RX / Timer3A</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9b535369c5014e102025a5c4132c3754"> 1047</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_USB_EP1_TX   0x00000002  // USB EP1 TX on uDMA Ch1</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a19ebd81c9f6b8ed2800bce005f14d860"> 1048</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH1       0x00000002  // USB_EP1_TX / UART2_TX</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6eea249385e6341b6ca5200d34ce28d0"> 1049</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH0       0x00000001  // USB_EP1_RX / UART2_RX</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0cebb15da179e8a9944270bc79e5573c"> 1050</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_USB_EP1_RX   0x00000001  // USB EP1 RX on uDMA Ch0</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC8 register.</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a24104af5731f4001e001fd58177e2c09"> 1057</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN15    0x80000000  // ADC Module 1 AIN15 Pin Present</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a067a1fb6f4c9ef0894a0dfe5e3225f41"> 1058</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN14    0x40000000  // ADC Module 1 AIN14 Pin Present</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab4aba362e570b1283d4e79e7e0afe496"> 1059</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN13    0x20000000  // ADC Module 1 AIN13 Pin Present</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3ebcd4e838a86094bac0b779d3ef2c01"> 1060</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN12    0x10000000  // ADC Module 1 AIN12 Pin Present</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4a576a964027898e5024c9da16da73b6"> 1061</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN11    0x08000000  // ADC Module 1 AIN11 Pin Present</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c41ae641ae696e720bf93da3a227cfc"> 1062</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN10    0x04000000  // ADC Module 1 AIN10 Pin Present</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac355c91765529e1c488f2a029a2531c2"> 1063</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN9     0x02000000  // ADC Module 1 AIN9 Pin Present</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7ec79d7d151b2839d6a8e41927e33898"> 1064</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN8     0x01000000  // ADC Module 1 AIN8 Pin Present</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8df8ee286dd2de9002706ad95cfdb5e3"> 1065</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN7     0x00800000  // ADC Module 1 AIN7 Pin Present</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6e715211cd4bcfc962d79eab3b1e4aff"> 1066</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN6     0x00400000  // ADC Module 1 AIN6 Pin Present</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a166fe8636f203b98493923f087fb94d1"> 1067</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN5     0x00200000  // ADC Module 1 AIN5 Pin Present</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a444081807ac58658f044a0d9a0dace62"> 1068</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN4     0x00100000  // ADC Module 1 AIN4 Pin Present</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afe60aa2fa0c0c74cfa64181c10e12a9c"> 1069</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN3     0x00080000  // ADC Module 1 AIN3 Pin Present</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5ea36d5783c95668d6cb559206aee1ff"> 1070</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN2     0x00040000  // ADC Module 1 AIN2 Pin Present</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a903dffe65e11d6433bbbd2ca842c2295"> 1071</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN1     0x00020000  // ADC Module 1 AIN1 Pin Present</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab50870a3c3cd6e5e03e0ed621fb05489"> 1072</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN0     0x00010000  // ADC Module 1 AIN0 Pin Present</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad23cd35830f90839660887954fd2d075"> 1073</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN15    0x00008000  // ADC Module 0 AIN15 Pin Present</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af0faacbe7a4540f57557fca7c9330f29"> 1074</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN14    0x00004000  // ADC Module 0 AIN14 Pin Present</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7209bbb2be4ce00d1c26089173ca437b"> 1075</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN13    0x00002000  // ADC Module 0 AIN13 Pin Present</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac6a3ed8c1908556cb029e9a239f62aff"> 1076</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN12    0x00001000  // ADC Module 0 AIN12 Pin Present</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0db38880273908f7dfaea6831e00e36d"> 1077</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN11    0x00000800  // ADC Module 0 AIN11 Pin Present</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeb4d51d04037d059c0aec77e6373b98a"> 1078</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN10    0x00000400  // ADC Module 0 AIN10 Pin Present</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae9de481a6fed89472365677dc84a041f"> 1079</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN9     0x00000200  // ADC Module 0 AIN9 Pin Present</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a85c0e7954c5c1486926cbac787542022"> 1080</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN8     0x00000100  // ADC Module 0 AIN8 Pin Present</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afb40f8c7229976285183f0305c3e973a"> 1081</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN7     0x00000080  // ADC Module 0 AIN7 Pin Present</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abc5dbdd2609d609363d98ba28cd98fa8"> 1082</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN6     0x00000040  // ADC Module 0 AIN6 Pin Present</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a79c90153f28ae310457dc5f64e00f8fc"> 1083</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN5     0x00000020  // ADC Module 0 AIN5 Pin Present</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a96795e47aef24eb472b0d5bd005a5ab4"> 1084</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN4     0x00000010  // ADC Module 0 AIN4 Pin Present</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a720ad3cafe173d4bd551cfff588d8ee2"> 1085</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN3     0x00000008  // ADC Module 0 AIN3 Pin Present</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae2271c2c7fafbcf6af1e6bd69cf3ee21"> 1086</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN2     0x00000004  // ADC Module 0 AIN2 Pin Present</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6ccd685633cc84600ecfe701e5b2783f"> 1087</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN1     0x00000002  // ADC Module 0 AIN1 Pin Present</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a32ffa00c9b0a3f650493102a281d56f0"> 1088</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN0     0x00000001  // ADC Module 0 AIN0 Pin Present</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PBORCTL register.</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a762e4d7590a9b74cfac56411028d40a9"> 1095</a></span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL_BORTIM_M 0x0000FFFC  // BOR Time Delay</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a17be2a80a5f12b1f3adb947808fc9a53"> 1096</a></span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL_BORIOR   0x00000002  // BOR Interrupt or Reset</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af962e20da7fc04b830dac415a34adba8"> 1097</a></span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL_BORWT    0x00000001  // BOR Wait and Check for Noise</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8b96c0bce220a029fbdb00a9b50ab667"> 1098</a></span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL_BORTIM_S 2</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_LDOPCTL register.</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad04f1c5f6a1db83cbee5b0618b7c8156"> 1105</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL_M        0x0000003F  // LDO Output Voltage</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abd2ae5b5bf3a1ecf4d02d8950ea6906b"> 1106</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL_2_50V    0x00000000  // 2.50</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a709faffb7e6fca252d20dd30e59d6a96"> 1107</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL_2_45V    0x00000001  // 2.45</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abbdd2efc2f6bc74f3d5a4a67091bb533"> 1108</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL_2_40V    0x00000002  // 2.40</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a392ff26c147764eab6e6e098803ecd85"> 1109</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL_2_35V    0x00000003  // 2.35</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a19b8263453c7b7c198f0199ed251511e"> 1110</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL_2_30V    0x00000004  // 2.30</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8481bc3e086e9e71716f3acc735e71e7"> 1111</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL_2_25V    0x00000005  // 2.25</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afa5bf12477997da77b00c5beeeb0e65e"> 1112</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL_2_75V    0x0000001B  // 2.75</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af86cccb4162cbc9519b813e15db2ed84"> 1113</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL_2_70V    0x0000001C  // 2.70</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acc3e5bdd5da5684173d86566f674aaf1"> 1114</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL_2_65V    0x0000001D  // 2.65</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a258cce0b787f53339d444467b1c6396c"> 1115</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL_2_60V    0x0000001E  // 2.60</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab6abb647f16f5852be694b14be0bbcf9"> 1116</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL_2_55V    0x0000001F  // 2.55</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR0 register.</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a10cd820ae4240d3fce498ae01c747cb6"> 1123</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_WDT1       0x10000000  // WDT1 Reset Control</span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae6e48410327f89b5c47109ec0f18ac74"> 1124</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_CAN2       0x04000000  // CAN2 Reset Control</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2905a22001154f7db1dd071ae15cd08b"> 1125</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_CAN1       0x02000000  // CAN1 Reset Control</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac871a4dfe46075da86a678e3e54f03fe"> 1126</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_CAN0       0x01000000  // CAN0 Reset Control</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a412c1a397c2d4eccccccc49fe31833ef"> 1127</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_PWM0       0x00100000  // PWM Reset Control</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab22640a4ee8eeb85056fe0b8d9548213"> 1128</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_ADC1       0x00020000  // ADC1 Reset Control</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2862106848bd10945dad33ee6d7e88b0"> 1129</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_ADC0       0x00010000  // ADC0 Reset Control</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a531ad9f740232ec8aca085d9f4c1c33f"> 1130</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_HIB        0x00000040  // HIB Reset Control</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9c6dd292b10b397bbaa450e429597232"> 1131</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_WDT0       0x00000008  // WDT0 Reset Control</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR1 register.</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8ba7ceb3b8fd0910107efc2d55c6a9de"> 1138</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_EPI0       0x40000000  // EPI0 Reset Control</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3d06bffba69261bb5fddeacd1e3309ff"> 1139</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_I2S0       0x10000000  // I2S0 Reset Control</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afcc8a70b6e84187b839a086183a0a083"> 1140</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_COMP2      0x04000000  // Analog Comp 2 Reset Control</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6a1a22da789dd5b2716ca456812ee30e"> 1141</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_COMP1      0x02000000  // Analog Comp 1 Reset Control</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac826772e7249d9a7f89e7061b745083f"> 1142</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_COMP0      0x01000000  // Analog Comp 0 Reset Control</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad04eb83dc3acd3c20107c7eee268b8c9"> 1143</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER3     0x00080000  // Timer 3 Reset Control</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5dd6be9995dcc40bad3f1e7a4da7ed1"> 1144</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER2     0x00040000  // Timer 2 Reset Control</span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8587530b0e49dd904b7c60ca5693cb8c"> 1145</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER1     0x00020000  // Timer 1 Reset Control</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afdfdec2a7b03e9f71feee365bec06237"> 1146</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER0     0x00010000  // Timer 0 Reset Control</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8279ee29cf6aff3eefd0052e0e13648b"> 1147</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_I2C1       0x00004000  // I2C1 Reset Control</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a40956c0e137010f35a2e9df970a52b13"> 1148</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_I2C0       0x00001000  // I2C0 Reset Control</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5b2501b25292b57439877cd14bf1b18"> 1149</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_QEI1       0x00000200  // QEI1 Reset Control</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4095d8eb2eee653d1c5d7dc3d4a37228"> 1150</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_QEI0       0x00000100  // QEI0 Reset Control</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a568825fbcfbf1bb000b3bf1f26bb0989"> 1151</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_SSI1       0x00000020  // SSI1 Reset Control</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a37f1808ca78ecba5224738de276b73a8"> 1152</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_SSI0       0x00000010  // SSI0 Reset Control</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8a3cf8063534bce2ff69e0aa42d60767"> 1153</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_UART2      0x00000004  // UART2 Reset Control</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54aa3ce985fa71c4637ef332d2c2ff51"> 1154</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_UART1      0x00000002  // UART1 Reset Control</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac7d77b65cf2757587db570255c9c10b0"> 1155</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_UART0      0x00000001  // UART0 Reset Control</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR2 register.</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab871d2aae6d997d2c53def4d1d87ce16"> 1162</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_EPHY0      0x40000000  // PHY0 Reset Control</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afa922dc91f1f501ccbd41c7c355b10a6"> 1163</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_EMAC0      0x10000000  // MAC0 Reset Control</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac2c3da96fbf43d8d868286de8b2b08b3"> 1164</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_USB0       0x00010000  // USB0 Reset Control</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a842c204165a0df5564b37913a92299fb"> 1165</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_UDMA       0x00002000  // Micro-DMA Reset Control</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab452e8d6d9db653b5aeaa7c1e29855a1"> 1166</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOJ      0x00000100  // Port J Reset Control</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7249414278db44cad246a9abc43abf6b"> 1167</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOH      0x00000080  // Port H Reset Control</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab11568ea5666db75b341716ea6d626fd"> 1168</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOG      0x00000040  // Port G Reset Control</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab9e6ded48a9db2e684cdc1a229ca241d"> 1169</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOF      0x00000020  // Port F Reset Control</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae4f24aec48c44ec5b917c8d918dd6418"> 1170</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOE      0x00000010  // Port E Reset Control</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9255c48736961c0922c43acf69248952"> 1171</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOD      0x00000008  // Port D Reset Control</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae3ceeed92b9ea4fb3cafb9d2c22c3ad0"> 1172</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOC      0x00000004  // Port C Reset Control</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a349d96d19c02d0edb2b1c3c2ecab21a1"> 1173</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOB      0x00000002  // Port B Reset Control</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7d4daa127c565709971e28afc0144ff6"> 1174</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOA      0x00000001  // Port A Reset Control</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RIS register.</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab0bfa3bae579b53620e5c32eeea9754c"> 1181</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_MOSCPUPRIS   0x00000100  // MOSC Power Up Raw Interrupt</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afbff7e2f4937563ef5396053afc6713a"> 1183</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_USBPLLLRIS   0x00000080  // USB PLL Lock Raw Interrupt</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab4b46aa0c168f00095a5a4994467c539"> 1185</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_PLLLRIS      0x00000040  // PLL Lock Raw Interrupt Status</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a58c52fd6453fc8d5ba716a671b1a75c9"> 1186</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_CLRIS        0x00000020  // Current Limit Raw Interrupt</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aadc92ced42ad2801a53fd078bfa135e2"> 1188</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_IOFRIS       0x00000010  // Internal Oscillator Fault Raw</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a043a18036c8a16fa3c72fc2823af8a5c"> 1190</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_MOFRIS       0x00000008  // Main Oscillator Fault Raw</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a03d4fd6cdd47a2de679aded8941f5a39"> 1192</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_LDORIS       0x00000004  // LDO Power Unregulated Raw</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8830434fff930be690343b1a506c5802"> 1194</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_BORRIS       0x00000002  // Brown-Out Reset Raw Interrupt</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3db76e1372097f138cb59d72cd44359e"> 1196</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_PLLFRIS      0x00000001  // PLL Fault Raw Interrupt Status</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_IMC register.</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0e9e13a620e765e7736850ab7679eefc"> 1203</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_MOSCPUPIM    0x00000100  // MOSC Power Up Interrupt Mask</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a18f7c58233d8b834658aa8a7588b1316"> 1204</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_USBPLLLIM    0x00000080  // USB PLL Lock Interrupt Mask</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af73977c87d091aa6159296f472745bf1"> 1205</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_PLLLIM       0x00000040  // PLL Lock Interrupt Mask</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a815a7b9aabbef1c3ae13c30685f18fe3"> 1206</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_CLIM         0x00000020  // Current Limit Interrupt Mask</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af76a7fe290661329ed6d91662bdd2afd"> 1207</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_IOFIM        0x00000010  // Internal Oscillator Fault</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54fa62dfa94ad6fe4cf33584b92b1840"> 1209</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_MOFIM        0x00000008  // Main Oscillator Fault Interrupt</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adb273d63e155284ca5858c7a2a530aab"> 1211</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_LDOIM        0x00000004  // LDO Power Unregulated Interrupt</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1e2b48e339478299a6d07294ca3979bf"> 1213</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_BORIM        0x00000002  // Brown-Out Reset Interrupt Mask</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a38bdebc4fab8763362b709f71d2e08ed"> 1214</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_PLLFIM       0x00000001  // PLL Fault Interrupt Mask</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_MISC register.</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a39b53fa64655b23d0a0fdbf9f604dd46"> 1221</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_MOSCPUPMIS  0x00000100  // MOSC Power Up Masked Interrupt</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0d75024828b61b8570be7a518d0d308a"> 1223</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_USBPLLLMIS  0x00000080  // USB PLL Lock Masked Interrupt</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a393020f45f93446f69823444302de1b4"> 1225</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_PLLLMIS     0x00000040  // PLL Lock Masked Interrupt Status</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a63fff9f64cbce26cf4343c756e30b17b"> 1226</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_CLMIS       0x00000020  // Current Limit Masked Interrupt</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a547d93f64f556a16bf350109dc578f95"> 1228</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_IOFMIS      0x00000010  // Internal Oscillator Fault Masked</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1cd11060075cd940baa520848f9092d8"> 1230</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_MOFMIS      0x00000008  // Main Oscillator Fault Masked</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3c8e0cf6b1f5995ffb4dd3288034a75e"> 1232</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_LDOMIS      0x00000004  // LDO Power Unregulated Masked</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab3ca5b7ac46ab12145d4f7f2d29cc0bd"> 1234</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_BORMIS      0x00000002  // BOR Masked Interrupt Status</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RESC register.</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a78a489a3461f0a1030166f2eb457b01a"> 1241</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_MOSCFAIL    0x00010000  // MOSC Failure Reset</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a41d73df604968785d09ead4572222e02"> 1242</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_LDO         0x00000020  // LDO Reset</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5259680ab0eede32935d6b6ee12744f6"> 1243</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDT1        0x00000020  // Watchdog Timer 1 Reset</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae8083764645fb2f1c454121a9cd6c280"> 1244</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_SW          0x00000010  // Software Reset</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae5ef0182c55f62f02947303b53f6faea"> 1245</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDT0        0x00000008  // Watchdog Timer 0 Reset</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a09aa727dc2aff547d05a0acd47b2887a"> 1246</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_BOR         0x00000004  // Brown-Out Reset</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3e84c488a026bab3831a04c55f3b7f27"> 1247</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_POR         0x00000002  // Power-On Reset</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4ac589004611f905c614ba65329f91ca"> 1248</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_EXT         0x00000001  // External Reset</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCC register.</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5590c014f49535187c545a5ab327e6a3"> 1255</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_ACG          0x08000000  // Auto Clock Gating</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a719b4628723fd5b2f675a111ef9aa851"> 1256</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_M     0x07800000  // System Clock Divisor</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a27d8006680f90650565f23207b62526f"> 1257</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_2     0x00800000  // System clock /2</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#add40f7a278931b94fffd73b5e3df65b7"> 1258</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_3     0x01000000  // System clock /3</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1aea9c150bdaa8105ec82bd5d2ca24cd"> 1259</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_4     0x01800000  // System clock /4</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac7992acee69b8d5af443e8be88436c57"> 1260</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_5     0x02000000  // System clock /5</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a630e31a1cea54f33bcd87825880fad36"> 1261</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_6     0x02800000  // System clock /6</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abbb3c6e8b4080acaf97ad33c1328038e"> 1262</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_7     0x03000000  // System clock /7</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a62394b9937fe3a3b943ba6f8797eff46"> 1263</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_8     0x03800000  // System clock /8</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa9211bc47677f376fc9028b49e9487c1"> 1264</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_9     0x04000000  // System clock /9</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa887a3470c827b1e696633a888b39f71"> 1265</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_10    0x04800000  // System clock /10</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9bff20a142b7b830018bb3c1c6a01efc"> 1266</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_11    0x05000000  // System clock /11</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae78697ed7433b3b8fa9cc7b91be540b9"> 1267</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_12    0x05800000  // System clock /12</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a43cafae5393e1b83ddcd045d07d09a04"> 1268</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_13    0x06000000  // System clock /13</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af9923ce034737247b472cfd83584f84c"> 1269</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_14    0x06800000  // System clock /14</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a076fe4ba9a387627a7bb21bf5e3f6f77"> 1270</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_15    0x07000000  // System clock /15</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a35e0680f7921c796543c9340225d248e"> 1271</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_16    0x07800000  // System clock /16</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af8fb495f4cdd46774964a5f822087001"> 1272</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_USESYSDIV    0x00400000  // Enable System Clock Divider</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a10e7f6f0d034bae2138721e90fc9dd6b"> 1273</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_USEPWMDIV    0x00100000  // Enable PWM Clock Divisor</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5d7c28dc903f334f78550806dd3f5fd"> 1274</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_M     0x000E0000  // PWM Unit Clock Divisor</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a01f48838c712ddf4b86b76682258e3bd"> 1275</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_2     0x00000000  // PWM clock /2</span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6ebed8830a1a8a604eca53cff3bc4ef8"> 1276</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_4     0x00020000  // PWM clock /4</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a129ecea0a47ab0c30f54f004b154db07"> 1277</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_8     0x00040000  // PWM clock /8</span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad4fd684b00e4409765dbd296762536d7"> 1278</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_16    0x00060000  // PWM clock /16</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a20916fc545dbab9a4ad2a8a9b16578d2"> 1279</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_32    0x00080000  // PWM clock /32</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4f38be712c8610d138b05e8e92b56520"> 1280</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_64    0x000A0000  // PWM clock /64</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a35905e3ba9779f862e9e0e6c33061158"> 1281</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWRDN        0x00002000  // PLL Power Down</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeeeceac6699bcc19e2cf4f7d1cd5767a"> 1282</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OEN          0x00001000  // PLL Output Enable</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a97ff3e281b18a61b1d23718154d69110"> 1283</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_BYPASS       0x00000800  // PLL Bypass</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5df997a8860ccb7286d15ba776d5142d"> 1284</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_M       0x000007C0  // Crystal Value</span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae6d908c2e1d03a9adf3b7474ace9acfe"> 1285</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_1MHZ    0x00000000  // 1 MHz</span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a66d7e063415578dbb2397cdd1c9b3bac"> 1286</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_1_84MHZ 0x00000040  // 1.8432 MHz</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a023a541afcc745077de488bd237547b5"> 1287</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_2MHZ    0x00000080  // 2 MHz</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aba46783ee7c9cd068a47c9aeb51e4a66"> 1288</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_2_45MHZ 0x000000C0  // 2.4576 MHz</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac2997dfbbead1ab68ec0b8e3ad24a921"> 1289</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_3_57MHZ 0x00000100  // 3.579545 MHz</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1b8b78683120349739458965533aa53b"> 1290</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_3_68MHZ 0x00000140  // 3.6864 MHz</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a44a8b4241783ac33e9996216ed3dc89b"> 1291</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_4MHZ    0x00000180  // 4 MHz</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a51d9c6ad2f8cc1cd9b00c2dc303eb7e9"> 1292</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_4_09MHZ 0x000001C0  // 4.096 MHz</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a38dccf2918ed0618eb84d682584ab39c"> 1293</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_4_91MHZ 0x00000200  // 4.9152 MHz</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afd1a443f5b1f5fb7619d158d8ce907ee"> 1294</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_5MHZ    0x00000240  // 5 MHz</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5fbd56bfc31975d5580993007d59f853"> 1295</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_5_12MHZ 0x00000280  // 5.12 MHz</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a20d5f738a48a27e368401a91d7d5dfb0"> 1296</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_6MHZ    0x000002C0  // 6 MHz</span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a207cdaad068b86b974b6d2a94155ba4d"> 1297</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_6_14MHZ 0x00000300  // 6.144 MHz</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2a4104ca2b6e4ef5bbad05d6c585f3f2"> 1298</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_7_37MHZ 0x00000340  // 7.3728 MHz</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac7f6dc891992fbb36479cb93c890b9dc"> 1299</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_8MHZ    0x00000380  // 8 MHz</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a408c5f958a17c67a996c6f865e07fa2b"> 1300</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_8_19MHZ 0x000003C0  // 8.192 MHz</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a80613faded2c042888968ed7f16fd34e"> 1301</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_10MHZ   0x00000400  // 10 MHz</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a12a3c5f4e8faaf23af0ef56f5e8c3882"> 1302</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_12MHZ   0x00000440  // 12 MHz</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a67d60d68789c681936b41ce0bd142979"> 1303</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_12_2MHZ 0x00000480  // 12.288 MHz</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeb76519bbcc9190cac9d3393271db4b8"> 1304</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_13_5MHZ 0x000004C0  // 13.56 MHz</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a85b074d18af36e8c9321f1ced4ad9bec"> 1305</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_14_3MHZ 0x00000500  // 14.31818 MHz</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa74d6bee63b8863a09520df7ed034592"> 1306</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_16MHZ   0x00000540  // 16 MHz</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2cbfecf826d684f71d1c16dc2b5b939e"> 1307</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_16_3MHZ 0x00000580  // 16.384 MHz</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6e04b22e596a310c35bcdf1ec3f845bd"> 1308</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_18MHZ   0x000005C0  // 18.0 MHz</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a644d253b4d636d03d45e856f3d3bd433"> 1309</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_20MHZ   0x00000600  // 20.0 MHz</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae2d75551109a7cc91335aa79d3333f7d"> 1310</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_24MHZ   0x00000640  // 24.0 MHz</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2f011bc79c6165c8fe69ecd5170eaf9c"> 1311</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_25MHZ   0x00000680  // 25.0 MHz</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8669c7a33b84b75f27c307446289ab35"> 1312</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PLLVER       0x00000400  // PLL Verification</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a75e7bedea67b510c86da55247b5fb2ac"> 1313</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_M     0x00000030  // Oscillator Source</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af3941f513e108623482be430f3f7b53d"> 1314</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_MAIN  0x00000000  // MOSC</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac778c87d200296b59cd6f1677e7dc933"> 1315</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_INT   0x00000010  // IOSC</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5886833e87f9efa8145163267953ca50"> 1316</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_INT4  0x00000020  // IOSC/4</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af2ddb4f47bb269217c0ecd59dfa741c8"> 1317</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_30    0x00000030  // 30 kHz</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a382878e22ea8cb1314e145d06520999e"> 1318</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_IOSCVER      0x00000008  // Internal Oscillator Verification</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;                                            <span class="comment">// Timer</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae9425e644ff8b4048404f4b2b0a4f9a6"> 1320</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_MOSCVER      0x00000004  // Main Oscillator Verification</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;                                            <span class="comment">// Timer</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aabd0bfee458c4b7f2f483ec08fa9c82d"> 1322</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_IOSCDIS      0x00000002  // Internal Oscillator Disable</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3d2bb3a1bc4e46017c5c8f25185e3ed3"> 1323</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_MOSCDIS      0x00000001  // Main Oscillator Disable</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acec4f9e17ebfb07b682d8a59693a8db3"> 1324</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_S     23</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a40afa2620f04bd46d1bc3ca6547425b8"> 1325</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_S     17          // Shift to the PWMDIV field</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae5a82624a6b3ffcfeb7559ca85920c2c"> 1326</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_S       6           // Shift to the XTAL field</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0031947d9f09207b37cdba0544f07612"> 1327</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_S     4           // Shift to the OSCSRC field</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLCFG register.</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a45b7e4c2c0796ba3ef7afaeb9f8c68e5"> 1334</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG_OD_M      0x0000C000  // PLL OD Value</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afd8781cc65716737d5b3b1a237994f70"> 1335</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG_OD_1      0x00000000  // Divide by 1</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6a205961101a6d9bfc77c6db6467dbb7"> 1336</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG_OD_2      0x00004000  // Divide by 2</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4d7359984bde6be087923acb38d008cb"> 1337</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG_OD_4      0x00008000  // Divide by 4</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa721c291310a279fc14d6bf7e3a1507d"> 1338</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG_F_M       0x00003FE0  // PLL F Value</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab17bf126a79f6dcfa9656126850b37ff"> 1339</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG_R_M       0x0000001F  // PLL R Value</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abfcaf6d88f7c767ff027094d7ef71c76"> 1340</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG_F_S       5</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af4ef22ebedae7eb94a74a5b925f8991f"> 1341</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG_R_S       0</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_GPIOHBCTL</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adbd5f1e4f6e99dbbe0c659fcb6011dc9"> 1349</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTJ  0x00000100  // Port J Advanced High-Performance</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a25493559f5191ab7e90a452be6a0d5c6"> 1351</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTH  0x00000080  // Port H Advanced High-Performance</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a621b3c71764bcb53c53110e222f7e9ff"> 1353</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTG  0x00000040  // Port G Advanced High-Performance</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0483090ce2140b5db668459ae294d12e"> 1355</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTF  0x00000020  // Port F Advanced High-Performance</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a17d2d81d71284849b077d6e446ebc06a"> 1357</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTE  0x00000010  // Port E Advanced High-Performance</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c2eda9f1a6327b6a8231658c669bda7"> 1359</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTD  0x00000008  // Port D Advanced High-Performance</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad23f76581152dc78675508920b334e52"> 1361</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTC  0x00000004  // Port C Advanced High-Performance</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a30e677036aef32db26aae7297b732baa"> 1363</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTB  0x00000002  // Port B Advanced High-Performance</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acbf33723e49cff0a0748381de5933880"> 1365</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTA  0x00000001  // Port A Advanced High-Performance</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCC2 register.</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae5f20734a9ca83207a16e5ef75318940"> 1373</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_USERCC2     0x80000000  // Use RCC2</span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa06ac42bcfd26bc1d713eba6f7acf74d"> 1374</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_DIV400      0x40000000  // Divide PLL as 400 MHz vs. 200</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;                                            <span class="comment">// MHz</span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7f848a6822999ad303f55dcec9e9066b"> 1376</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_M   0x1F800000  // System Clock Divisor 2</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1696e40979a41522329f8b13a2fcdc5a"> 1377</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_2   0x00800000  // System clock /2</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a10b4a29ac7c0a486c0d488e1fb68c676"> 1378</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_3   0x01000000  // System clock /3</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0133b78e6267359736e03262ff8e0df1"> 1379</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_4   0x01800000  // System clock /4</span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa653e15b995c4c745441ecb8ac6deff6"> 1380</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_5   0x02000000  // System clock /5</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2146200c7763cc832cac4ad1ed80b477"> 1381</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_6   0x02800000  // System clock /6</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8f01a161adaa17aa252bdaeac805b92a"> 1382</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_7   0x03000000  // System clock /7</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad3fd1508b11e51552c62dfc69c757327"> 1383</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_8   0x03800000  // System clock /8</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af13d78d9329e9dc288b2dcccca5d8bb0"> 1384</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_9   0x04000000  // System clock /9</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a97da838c5ae92e35bf3bced25b06c4ae"> 1385</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_10  0x04800000  // System clock /10</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a28d3890f45773b56f069cc8f20b83f53"> 1386</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_11  0x05000000  // System clock /11</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeada8a6fb2dee3dfc6446c7ceccc365c"> 1387</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_12  0x05800000  // System clock /12</span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af69251d11515de5a3b723d87b7f25a00"> 1388</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_13  0x06000000  // System clock /13</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aef721890ef4809f4b8d36cfb88772cfd"> 1389</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_14  0x06800000  // System clock /14</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab841b6c93eccf5dcf2b521f184655561"> 1390</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_15  0x07000000  // System clock /15</span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae2ab3bc27115651917a667d7566942e0"> 1391</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_16  0x07800000  // System clock /16</span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4bce9b742a90a67f5675dbdc65b76c24"> 1392</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_17  0x08000000  // System clock /17</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa19b6865cf8e31c6b286c70e5ffe4f98"> 1393</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_18  0x08800000  // System clock /18</span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1788e461dbf205e6d1aa42261007dae3"> 1394</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_19  0x09000000  // System clock /19</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abb17d1024006a748f96ec78b0976863f"> 1395</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_20  0x09800000  // System clock /20</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a51adce3f4be55725fb0965ceaa86cc2e"> 1396</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_21  0x0A000000  // System clock /21</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ace8865cc8e826ebaffd182e1828e6ff3"> 1397</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_22  0x0A800000  // System clock /22</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaac95af08a762605143afe0c140bce1c"> 1398</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_23  0x0B000000  // System clock /23</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aacb44d2e2b9d15ab00000cb1fea1a808"> 1399</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_24  0x0B800000  // System clock /24</span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a83ea3769706d9b8d63674ce431036334"> 1400</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_25  0x0C000000  // System clock /25</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9673a4bd63f0fe802b9f7d3c8f802a62"> 1401</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_26  0x0C800000  // System clock /26</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad600b814c8e2871f41e6dc971281f2fe"> 1402</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_27  0x0D000000  // System clock /27</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3efaa98bd94bdcd8b99a06f2f960ad57"> 1403</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_28  0x0D800000  // System clock /28</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3582a5a5778cdc4472c540709969cac9"> 1404</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_29  0x0E000000  // System clock /29</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a354bef46a834bb95e0194663175e2e31"> 1405</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_30  0x0E800000  // System clock /30</span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae46360bd48b4fd38bbc0d2d3a87a5988"> 1406</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_31  0x0F000000  // System clock /31</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#add89754bed34711115f48f69c31ded1f"> 1407</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_32  0x0F800000  // System clock /32</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0893fc8cf6a117ae801642b4f396fcdd"> 1408</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_33  0x10000000  // System clock /33</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac3c640a96b8761274cd82448f1b6e27a"> 1409</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_34  0x10800000  // System clock /34</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab44467280531044fb7fec97d09b87878"> 1410</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_35  0x11000000  // System clock /35</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a19c16ce27f409a3f0065ec942602b56b"> 1411</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_36  0x11800000  // System clock /36</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afb3ef6512fd0306b3b6be77ecf4ac886"> 1412</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_37  0x12000000  // System clock /37</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a88caecc2a25998c81ae78c0853fce442"> 1413</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_38  0x12800000  // System clock /38</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a68dafb1b954368dce671bc05823d715d"> 1414</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_39  0x13000000  // System clock /39</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7dd1f800d7c87320ab1713b5efbc61ea"> 1415</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_40  0x13800000  // System clock /40</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af9f43da1de4977d27ee74cdb571800c6"> 1416</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_41  0x14000000  // System clock /41</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaf1a5e04184bba0a686cd554c1ab7add"> 1417</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_42  0x14800000  // System clock /42</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aac0ba1c10a72179fe6d9a8e86fb2ddc1"> 1418</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_43  0x15000000  // System clock /43</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeb5141576263b6349382f5d9afde3d89"> 1419</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_44  0x15800000  // System clock /44</span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adf57da4295b9b87e205297ca415e0a36"> 1420</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_45  0x16000000  // System clock /45</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a52505f5dc4d7467b67989d8dff26a728"> 1421</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_46  0x16800000  // System clock /46</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54c0e6b16c300d8778f0631885d2265c"> 1422</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_47  0x17000000  // System clock /47</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1b75403110d4f7223a58380fa4268755"> 1423</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_48  0x17800000  // System clock /48</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad89dc2205e58a46b340cef0f7aeb2fc7"> 1424</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_49  0x18000000  // System clock /49</span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3a6fe72d7979e513615c3ba12e818581"> 1425</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_50  0x18800000  // System clock /50</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa0ff36997ecd481760c43bce10342916"> 1426</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_51  0x19000000  // System clock /51</span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a82e23d7d44012a46dba2384a36fdc512"> 1427</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_52  0x19800000  // System clock /52</span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa97efb4207a75c0a4ae4b483d65668eb"> 1428</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_53  0x1A000000  // System clock /53</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9b125db2f4f8b85e0ca3c723dbbe783a"> 1429</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_54  0x1A800000  // System clock /54</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aee394d5d80ccdca3af6e641579a119a9"> 1430</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_55  0x1B000000  // System clock /55</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad868ddb454c43b89de4ff5628340f87a"> 1431</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_56  0x1B800000  // System clock /56</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae41fa375a985a9ae7a0ac4d2ad1867c3"> 1432</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_57  0x1C000000  // System clock /57</span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a741e2636804ade438a4ef1fb6fe88335"> 1433</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_58  0x1C800000  // System clock /58</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa449e1a8c9f2c67e79eb80574bbc1815"> 1434</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_59  0x1D000000  // System clock /59</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adf0f92c24275ca69646e4949e6c95ebb"> 1435</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_60  0x1D800000  // System clock /60</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8b581b6afd7feea1c7e5cf249a661329"> 1436</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_61  0x1E000000  // System clock /61</span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad007485a227432ffee067867764942a2"> 1437</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_62  0x1E800000  // System clock /62</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a20b9fbef7aff60d8bf7d84f37363d78f"> 1438</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_63  0x1F000000  // System clock /63</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5c8db931a7b76c4b8a437a07ca746df"> 1439</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_64  0x1F800000  // System clock /64</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a22f13ac333a74a868044424d01f853b3"> 1440</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2LSB  0x00400000  // Additional LSB for SYSDIV2</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a27e58030fca66cf089e0fd0229c0db28"> 1441</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_USBPWRDN    0x00004000  // Power-Down USB PLL</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5aeb661402986a55ada899546102f7df"> 1442</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_PWRDN2      0x00002000  // Power-Down PLL 2</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a00ba5e9742453395621589a080457f63"> 1443</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_BYPASS2     0x00000800  // PLL Bypass 2</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afdb53185ed0afb41bf88b1db0366084b"> 1444</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_M   0x00000070  // Oscillator Source 2</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a34642a723febd6019770b96e0cdf33f9"> 1445</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_MO  0x00000000  // MOSC</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8dd5ce38019792e638eac02ba2fdfa03"> 1446</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_IO  0x00000010  // PIOSC</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8615d3489722b0a364795d1ba561a20b"> 1447</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_IO4 0x00000020  // PIOSC/4</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a78b0d3729fddcec07ce810fc59cb5f5c"> 1448</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_30  0x00000030  // 30 kHz</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac2ec2850da75e00a909cee2308d7879a"> 1449</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_419 0x00000060  // 4.194304 MHz</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad9a3749bef22de7ffc9a143011b0178b"> 1450</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_32  0x00000070  // 32.768 kHz</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aed06c906f00b879806419ee043f2d78c"> 1451</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_S   23</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_MOSCCTL register.</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aad290593a7a5690ac2f0515a1ef83cb8"> 1458</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_NOXTAL   0x00000004  // No Crystal Connected</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa7a5cb84236f5c8c176ed467c578dbd2"> 1459</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_MOSCIM   0x00000002  // MOSC Failure Action</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a092e760a4bc66d3544f29ff175df9366"> 1460</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_CVAL     0x00000001  // Clock Validation for MOSC</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC0 register.</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4fa825c53cc10308fdc00118c808aaaa"> 1467</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aba5c087d03fc7cb7fd8973c38ffa5928"> 1468</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_CAN2       0x04000000  // CAN2 Clock Gating Control</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af6f5ddb29a30b20af1155b9a1a3de252"> 1469</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a054565f6e713f12067a1a28679c329a5"> 1470</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1984549e63d7fca57778cafa54676797"> 1471</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aff8aded250106fc10c74bad999b10da9"> 1472</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a98e1b15bb56b59c0896a2840ecf77f74"> 1473</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abc19d0ac972e1700a6e17a1314c1887c"> 1474</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADCSPD_M   0x00000F00  // ADC Sample Speed</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a47a3246101a4a79dac143195ebcd6406"> 1475</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADCSPD125K 0x00000000  // 125K samples/second</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac59a64cb3d4bdf058df9e48c3ecabf37"> 1476</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADCSPD250K 0x00000100  // 250K samples/second</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5eeb317b606a58b13e70d79437d1d65f"> 1477</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADCSPD500K 0x00000200  // 500K samples/second</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a049a34cfd80c0106cc9accc643994298"> 1478</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADCSPD1M   0x00000300  // 1M samples/second</span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5e40813c301962e9e45ac373c0c83f6c"> 1479</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_M  0x00000C00  // ADC1 Sample Speed</span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a09bff4e86f9034da350a2f023ba9ffc3"> 1480</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_125K \</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">                                0x00000000  // 125K samples/second</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac0b3d6d0d43173ef7d4cce6ea461c6b2"> 1482</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_250K \</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">                                0x00000400  // 250K samples/second</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ada155016fa7c2bb5e6e7456519e1ce18"> 1484</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_500K \</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">                                0x00000800  // 500K samples/second</span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a945bd242ec87cdbefa4c5483f3caa46a"> 1486</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_1M 0x00000C00  // 1M samples/second</span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4733c11342c7a7a41f041473ed2c3b4c"> 1487</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_M  0x00000300  // ADC0 Sample Speed</span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a66994fb6d22ec2f42398087612ed2afe"> 1488</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_125K \</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">                                0x00000000  // 125K samples/second</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acaf34b6ffe0a073bf86249b3db8ceccd"> 1490</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_250K \</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">                                0x00000100  // 250K samples/second</span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad2341f69b5af4903560c0d0fc0e2de4e"> 1492</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_500K \</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">                                0x00000200  // 500K samples/second</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acfb87a2ca7a6b7ed068e86e0589ac9a0"> 1494</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_1M 0x00000300  // 1M samples/second</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0cb3a3cbfd6490b48e55017b41acb0a8"> 1495</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_HIB        0x00000040  // HIB Clock Gating Control</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2b86443842b3eb4d52682cc0497f269b"> 1496</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC1 register.</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4064feba9a473d0cbea53d572e89316f"> 1503</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_EPI0       0x40000000  // EPI0 Clock Gating</span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa8cb66eaafb5d41506d6fa856986f830"> 1504</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_I2S0       0x10000000  // I2S0 Clock Gating</span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac7e297d17008b6f3450e4dd949f5b756"> 1505</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating</span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a516a369bcadbdbf7b137adeefa64279b"> 1506</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a36519538cd21e61b0678f6f052fd8625"> 1507</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9133e29a061c902bc0043fe7ca1c77db"> 1508</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a345acd380b150f5fc87775276de29c76"> 1509</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a07cf1babc4fac716141b8ebe171fac2f"> 1510</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac151cde781f0cd2ffd54e94a0db1355a"> 1511</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afc18f2ed044aba52b8223ff5b8ecdb09"> 1512</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9ac0f12c064bac7f248458b23fed465f"> 1513</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae3327aecbc05c3e277580d2e0de0b2a2"> 1514</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0ebd5f79b8814794f5e80eda081a3ed4"> 1515</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0007d85059eb36d4ccad50aa11dacc5c"> 1516</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaa0e574200e7b899b6ae6bd60da59810"> 1517</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a88a7622b1f52ecabdc9fe73d023bce23"> 1518</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a980d7adb514a86ea683a954fbcbe2e4d"> 1519</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8dde884efaa1896c9deacae5c6ac2029"> 1520</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC2 register.</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a41af2dffa1420c2af8f74f8fb71f7991"> 1527</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_EPHY0      0x40000000  // PHY0 Clock Gating Control</span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5b550c92b53700a431856e969994be3d"> 1528</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_EMAC0      0x10000000  // MAC0 Clock Gating Control</span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af7dff4df47fc3d934a5d385e22f8f116"> 1529</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa2e6deb5921a2eec91dfc3c9cf5a46ae"> 1530</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af1d116d82eed7a63d7827012654c2adb"> 1531</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a369587739f623a5c33cd2c41f5e7f70d"> 1532</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOH      0x00000080  // Port H Clock Gating Control</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a860d099e184765643e642d71786f5889"> 1533</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOG      0x00000040  // Port G Clock Gating Control</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a479df5cf9ff4cff7dfc010cd7eb7eac7"> 1534</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2d88112e11386e8240b771652bc12deb"> 1535</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0bb4617e52a33f77da598a37e906fe56"> 1536</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3447f7d25ae3f5fda0467185c0e7f9be"> 1537</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acd94341ad0023fe7d3be88920c0de2b8"> 1538</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab08336a56e19af04b62a6ed19c937c32"> 1539</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC0 register.</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a87ad52f39f480c7dc1f9873c26043c4d"> 1546</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a45fa3a8204fb41783786dfd5ff05cc75"> 1547</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_CAN2       0x04000000  // CAN2 Clock Gating Control</span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a787ba7e92c0802034b2c4095fa2bddb2"> 1548</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9b4ddb156c36f679868fa07890200b01"> 1549</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeb1cdc3bdacfac85a5d3a83ba9942ef7"> 1550</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a58d8458856d71a4257b91576b821cf2e"> 1551</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aedcfb30e25b838b940a37add4adf4ac7"> 1552</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a004477619bf496c45411c1a6c91a002e"> 1553</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADCSPD_M   0x00000F00  // ADC Sample Speed</span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af79bb1e3b5f6342dcd7644d8dd1c60e4"> 1554</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADCSPD125K 0x00000000  // 125K samples/second</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6744d9d74aa70203055c9411dfd498d8"> 1555</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADCSPD250K 0x00000100  // 250K samples/second</span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a52c3e12756983aeeee836b257c79c504"> 1556</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADCSPD500K 0x00000200  // 500K samples/second</span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6037ddfd7aeadcb57c20096495e14b1c"> 1557</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADCSPD1M   0x00000300  // 1M samples/second</span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aacfe41e47fbe805377995853bc6b8dd0"> 1558</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC1SPD_M  0x00000C00  // ADC1 Sample Speed</span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afe7ed95bf7dfc6d1eaf4551aa7e436b8"> 1559</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC1SPD_125K \</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">                                0x00000000  // 125K samples/second</span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a28e5f9f368c45c43a690f2469bcf222f"> 1561</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC1SPD_250K \</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">                                0x00000400  // 250K samples/second</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7f6f24aa5f4d1b1c25511b6cfd1eda85"> 1563</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC1SPD_500K \</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">                                0x00000800  // 500K samples/second</span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a20d64c6e51173de8304ad2e8463f0ca1"> 1565</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC1SPD_1M 0x00000C00  // 1M samples/second</span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1e02a03a94115726b41e32362eb345ab"> 1566</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC0SPD_M  0x00000300  // ADC0 Sample Speed</span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a72abf39effcdaaf12884fe0a821e0ee2"> 1567</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC0SPD_125K \</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">                                0x00000000  // 125K samples/second</span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae2ce7fe760ef0827aebfbec6253feb7a"> 1569</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC0SPD_250K \</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">                                0x00000100  // 250K samples/second</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4af107c466658a4229add7f26a5c3a14"> 1571</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC0SPD_500K \</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">                                0x00000200  // 500K samples/second</span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0608b218486af3c58aa4013657885748"> 1573</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC0SPD_1M 0x00000300  // 1M samples/second</span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3d235313d17cf8b3da736e71e2882522"> 1574</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_HIB        0x00000040  // HIB Clock Gating Control</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2ea078d4757444822e2c0090975b10cd"> 1575</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC1 register.</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a81815928758f8eff37012256b4734d13"> 1582</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_EPI0       0x40000000  // EPI0 Clock Gating</span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4c69c84b2cabf60204297442b40b55d9"> 1583</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_I2S0       0x10000000  // I2S0 Clock Gating</span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1427180a9ef50f8f531f755895f03fee"> 1584</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating</span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afcb0e34050fc6869715ca73aaf3e2ca6"> 1585</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa1831e1514f4bee868ef2a2c867712e3"> 1586</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1833f84664bceef67c2a2fcfa7e0a92c"> 1587</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8baecc77f8e7f553ac887702eb91ffe7"> 1588</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a76f84ada8fe14f3cbe584ebf9c7afd91"> 1589</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a449dbbf8b57ad46035d1c825bb1bed15"> 1590</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a51d3f290a5156bf36ccb4dc7ddb8cca7"> 1591</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a03010ace78fdd719b736816f75c99460"> 1592</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a85bf854f82dbd156faf1a35b1f8a6104"> 1593</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a79bcbbca1a1ae97363795c6cabcc7695"> 1594</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a262459a3d1d3cb690ee2a5790593b7b9"> 1595</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a384a7562ced11297cd070b74e5f79c95"> 1596</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6fb1f8e476c830255640dd1a8cfd8a96"> 1597</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab2ead37d9a6768dbe2f0f51d77a26acd"> 1598</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0cd965f0c3c6dfb78c7fb4eed89929af"> 1599</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC2 register.</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a10171e7aa947b473bf003b8f5f011c7e"> 1606</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_EPHY0      0x40000000  // PHY0 Clock Gating Control</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad8a65571db760e7e2345eaf0e6934ac5"> 1607</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_EMAC0      0x10000000  // MAC0 Clock Gating Control</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a30765c3fdbdbf0dd6303ddd1b007bf04"> 1608</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4aaff188177c40155d1a6869433ff0f6"> 1609</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a13d91682aae57b4c21887b726b59bb59"> 1610</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5f2705359bae015d398673800576f0b8"> 1611</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOH      0x00000080  // Port H Clock Gating Control</span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad1715c7698aa0424df7fcdcaebf38e5b"> 1612</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOG      0x00000040  // Port G Clock Gating Control</span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4148f3dc352d37c0cc970c0146aee83c"> 1613</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4ed3a48a104d34ca80957689517c755a"> 1614</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aee46cc3964fa56e75ccbe762c375224c"> 1615</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a21040b3a61660ac3b0d7d9a6f02b0d4d"> 1616</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaf34e69dc578897dc2d8c851ef447f70"> 1617</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7283d5e1af6a050235b48ce35311c518"> 1618</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC0 register.</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0edeb229bd867179fcfc9cb346d94bb9"> 1625</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abe9275c46d191866dbc7c2fd22375e6a"> 1626</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_CAN2       0x04000000  // CAN2 Clock Gating Control</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a495b4baedc2b02f242d9529b469057f5"> 1627</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a13ac382cf734e902c0187572d4aafd07"> 1628</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae1a2de4587ec6da6abc43abe55b2b36e"> 1629</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a041a059253ec68942447932b08f0ce0c"> 1630</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54aa48944b31b3613e8099cb38a892e4"> 1631</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeb4d5a976f40af197b54ec45dec582de"> 1632</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_HIB        0x00000040  // HIB Clock Gating Control</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaa5a0278e70e2fdca90da8eeee350bcb"> 1633</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC1 register.</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5f678f6b13ae9ea590edd334154f8076"> 1640</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_EPI0       0x40000000  // EPI0 Clock Gating</span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a20dafc109b89cfaa43d58661250ab032"> 1641</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_I2S0       0x10000000  // I2S0 Clock Gating</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a08b81d98c43d6ebec54ee8007c1eff37"> 1642</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa2869772c2a8d08ead8057ac9cfa1928"> 1643</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac24c4d633b3a0d60f242d59b33c02ff0"> 1644</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8f58979f1200c7027fb20649ab03f7bf"> 1645</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1a77b61125b36c0b74ac8c9cf9bc018d"> 1646</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7ff2852ac55277332554afc94a8b299d"> 1647</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9ea3fb19368465217a9f7840607400d0"> 1648</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaeed73afd7c63d4b66337aecdd0a6af5"> 1649</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a84b1633dc62d0037d7ec6ce4c887c995"> 1650</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9cb5444c601e3b89b160eb4d37125c33"> 1651</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af94b77fbc2c8d2a26c86e267e16d5bdf"> 1652</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a054508a788b05f63170f156bc42c2e5a"> 1653</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a85c4d9cd69df8a87841cfc17c1d82c03"> 1654</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab68f59f7b86a1687904f9b11aef570a1"> 1655</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a78c3be80bbdf7ae01409e02fdf28d867"> 1656</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afeb83530d7f1db573fab2faabfe5680d"> 1657</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC2 register.</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aff5120f42764d127ed2d64fa8a7d6e42"> 1664</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_EPHY0      0x40000000  // PHY0 Clock Gating Control</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a643a3c17cda86333fec2aea5a5022f42"> 1665</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_EMAC0      0x10000000  // MAC0 Clock Gating Control</span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5b70baea79eee5466573253dcf1b50e0"> 1666</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2ddd53e563d543ded59ac8670f76738b"> 1667</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a02be788adc9b46e20e10b0b0a5642340"> 1668</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control</span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c7fbefffb83a835042be706034234e3"> 1669</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOH      0x00000080  // Port H Clock Gating Control</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9074f661ad6bec49a24aa5d365cfebb1"> 1670</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOG      0x00000040  // Port G Clock Gating Control</span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8f5577fc5dcc341a73478b7ba69256d8"> 1671</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5fb604bde52ee8c63864efffb782b9a4"> 1672</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab1c1883b097d1f7fdb178d930bc63c5d"> 1673</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a96c899698881e6446e7d8a913531d462"> 1674</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa4fdf4dc89e4eba524554f06b651f9c5"> 1675</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a32d3a2ba89d711da867ef980784a57d8"> 1676</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DSLPCLKCFG</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1b3c59ae3b3863589ef68e67c4202dac"> 1684</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_M   0x1F800000  // Divider Field Override</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1b01a23421cb9620a07ccff264a10bef"> 1685</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_1   0x00000000  // System clock /1</span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abda53377ba71dd85b98779dfa3c3d666"> 1686</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_2   0x00800000  // System clock /2</span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a71105b4c917bac63790eb87c3bf3f7ec"> 1687</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_3   0x01000000  // System clock /3</span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad1f6a618438bfcd8ad84ce8a2308dbaf"> 1688</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_4   0x01800000  // System clock /4</span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad6f5475e15b0145a6563df4b98672210"> 1689</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_5   0x02000000  // System clock /5</span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a683e5fac77d3d5fd3c329d6bcc94eb3c"> 1690</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_6   0x02800000  // System clock /6</span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeaf1671b950cb2f3501263f88b57406d"> 1691</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_7   0x03000000  // System clock /7</span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a30d9f54270acc1873bf644e6c905a1b1"> 1692</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_8   0x03800000  // System clock /8</span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa1c1f9d7013ef553caf751e9ce10d56e"> 1693</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_9   0x04000000  // System clock /9</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7b57863bd58f38b91002885f9585ed18"> 1694</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_10  0x04800000  // System clock /10</span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afcbdad1c0c4acaaa8b1ae7a139c65119"> 1695</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_11  0x05000000  // System clock /11</span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a620df82ff5bc786e23526381b700c8a3"> 1696</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_12  0x05800000  // System clock /12</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae4619a7cdb0aa64203c6cc288048dc54"> 1697</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_13  0x06000000  // System clock /13</span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a435db31fcdcabdcf3e0f68a17226c875"> 1698</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_14  0x06800000  // System clock /14</span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abfa3eb1fd1462ee305fd0d58bda836ba"> 1699</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_15  0x07000000  // System clock /15</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4e023c9b19d54f100d8dcc793f6ac0cc"> 1700</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_16  0x07800000  // System clock /16</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afc4fd820b43b095b5350cd097bae7108"> 1701</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_17  0x08000000  // System clock /17</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae316e24e9c4c6c4f4f35393a35e9f7fd"> 1702</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_18  0x08800000  // System clock /18</span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a758499701e9519a556cf412238121a61"> 1703</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_19  0x09000000  // System clock /19</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8e31e2fc21aaaf4c4501a9fbbe3dfd4b"> 1704</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_20  0x09800000  // System clock /20</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3f19e5280a2bea3ea05aa9971e0b5579"> 1705</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_21  0x0A000000  // System clock /21</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1d33264d9343a6392ee830f6fe50bf74"> 1706</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_22  0x0A800000  // System clock /22</span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0dfa8e6ff06ec78195ad57c7668410a0"> 1707</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_23  0x0B000000  // System clock /23</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3a4f24fb4c2ea246e7738825973a1a17"> 1708</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_24  0x0B800000  // System clock /24</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a03872c3f3e8574fbfbf17dbe24e09e36"> 1709</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_25  0x0C000000  // System clock /25</span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acd75215cdfa4ac8efd002abd9890a8b6"> 1710</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_26  0x0C800000  // System clock /26</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9b97648e5497b2de417290af0710b85c"> 1711</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_27  0x0D000000  // System clock /27</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a49ef93f3755a2236f51d2dd29d1e2c07"> 1712</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_28  0x0D800000  // System clock /28</span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4aa5c48ea72afba18d1f07e9efaadac1"> 1713</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_29  0x0E000000  // System clock /29</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5b105743522985b5ab467ac57ca64784"> 1714</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_30  0x0E800000  // System clock /30</span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a436f72c46f9c23b61a17dc314834ac46"> 1715</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_31  0x0F000000  // System clock /31</span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a47983164d84716d6f60b045af2bde48a"> 1716</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_32  0x0F800000  // System clock /32</span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a422fe317559ca0bf18695655c55d3be6"> 1717</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_33  0x10000000  // System clock /33</span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aba085c1bdd6fe878b6f06a0d1c660c3c"> 1718</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_34  0x10800000  // System clock /34</span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afa73560c6677353122d6dec19e9b104d"> 1719</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_35  0x11000000  // System clock /35</span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acee9fa5db6990ba3456664f877630ce9"> 1720</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_36  0x11800000  // System clock /36</span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac13f411a6ade7c276ffbaad5720c4e77"> 1721</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_37  0x12000000  // System clock /37</span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af1f395476b4000cc8d457f619da1b60c"> 1722</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_38  0x12800000  // System clock /38</span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5428858f22d62ddd503d2466e377e88"> 1723</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_39  0x13000000  // System clock /39</span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a150ca590412760b864f19d0c653f5e3d"> 1724</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_40  0x13800000  // System clock /40</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c32683903a06e3e75df1a72f8c50952"> 1725</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_41  0x14000000  // System clock /41</span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad1bff5e602a7364cb21bfc568a984c5d"> 1726</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_42  0x14800000  // System clock /42</span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2e0e0c9422f3cde70b0ce3fe2f0cc288"> 1727</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_43  0x15000000  // System clock /43</span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1e4c7c0ec35cee001b86b8b2cc606cb6"> 1728</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_44  0x15800000  // System clock /44</span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a73269e36792bd1d4806ecb3571cba18f"> 1729</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_45  0x16000000  // System clock /45</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3166cb3e89ddbb774577d692be5645a1"> 1730</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_46  0x16800000  // System clock /46</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0b290849e3895a72d65f4b45a3ca8ac4"> 1731</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_47  0x17000000  // System clock /47</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4e190706247f6f2c5c2a25ce5469ccc3"> 1732</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_48  0x17800000  // System clock /48</span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a71f482e1f4535e1e7feaec8a89356a73"> 1733</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_49  0x18000000  // System clock /49</span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8bcfeb592ba2ba4ff7fc920a6976aef6"> 1734</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_50  0x18800000  // System clock /50</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54743bc74e7c8bef454ba8e6f67e2790"> 1735</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_51  0x19000000  // System clock /51</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac1c43f3987112b20c5d00f5905601d32"> 1736</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_52  0x19800000  // System clock /52</span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6172353a851f2a73927cdb866fe14710"> 1737</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_53  0x1A000000  // System clock /53</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa13ad859bd50d58e2f2096e80daee739"> 1738</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_54  0x1A800000  // System clock /54</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4eaef1d0c0326e8e855a0ebb3b3c259a"> 1739</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_55  0x1B000000  // System clock /55</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a76ca4873d20a8311baa9bf9de00349c5"> 1740</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_56  0x1B800000  // System clock /56</span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afdfcf4c731ee09ee6c72f75ccd749dfa"> 1741</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_57  0x1C000000  // System clock /57</span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6b5f276a5932f3c672b4e09ac07daeab"> 1742</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_58  0x1C800000  // System clock /58</span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae866ea08e20b964d7590bf97dc1ee9f6"> 1743</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_59  0x1D000000  // System clock /59</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5dcccb69141e011ef524fb216c243b6c"> 1744</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_60  0x1D800000  // System clock /60</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa0c8fd015ebab0c3ab1426381413d394"> 1745</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_61  0x1E000000  // System clock /61</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a51e6eaa918242f707e497f3c7ab5c892"> 1746</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_62  0x1E800000  // System clock /62</span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ace3bc5bca8618754b506a3e37bbbb3d7"> 1747</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_63  0x1F000000  // System clock /63</span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaea57987645457e5abf50ae97c03aff4"> 1748</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_64  0x1F800000  // System clock /64</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9445639f8c69fde7b3b9ca1549829fea"> 1749</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_M   0x00000070  // Clock Source</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a47879a1e439ec6cb70e5c2cecf9a6929"> 1750</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_IGN 0x00000000  // MOSC</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0aaa16a439396f6e8353519efc2e768a"> 1751</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_IO  0x00000010  // PIOSC</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae070195b67d298f67f224248df29e62c"> 1752</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_30  0x00000030  // 30 kHz</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a04591e2b4f082dbe4761b9f481dc7492"> 1753</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_32  0x00000070  // 32.768 kHz</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a720a444612d5689f976c6ad57317a58b"> 1754</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_PIOSCPD \</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">                                0x00000002  // PIOSC Power Down Request</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4c5efa5a6246c493676f78860ae54649"> 1756</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_IOSC  0x00000001  // IOSC Clock Source</span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1600d3436ff602162d7965675f0d7d85"> 1757</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_S   23</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SYSPROP register.</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a23fe88bea7d69df255daedf476353743"> 1764</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_FPU      0x00000001  // FPU Present</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCCAL</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abe8883f93985822cf049113037a37158"> 1772</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UTEN    0x80000000  // Use User Trim Value</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4b7490f14b79ecf8591ed125410c3b91"> 1773</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_CAL     0x00000200  // Start Calibration</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5cae7d8761f0d7acde6a1a5ca285d3e5"> 1774</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UPDATE  0x00000100  // Update Trim</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a90a55644ee915ecbec011e27cd7811ba"> 1775</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_M    0x0000007F  // User Trim Value</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad8c57369d862cdcc95680f165bc2c963"> 1776</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_S    0</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_CLKVCLR register.</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af5574a83175e84d79a180ee52abb2551"> 1783</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKVCLR_VERCLR   0x00000001  // Clock Verification Clear</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCSTAT</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2af2bc00a2a44ac8a7896ebc6607239c"> 1791</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_M   0x007F0000  // Default Trim Value</span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a44ca577d83c7d3ab213c6d167b72fcfd"> 1792</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CR_M   0x00000300  // Calibration Result</span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afdf0d5f5291f6b7d90d9e07e51cd6b65"> 1793</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRNONE 0x00000000  // Calibration has not been</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;                                            <span class="comment">// attempted</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a21ba5d553e4388eca1e6f889afd5adf6"> 1795</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRPASS 0x00000100  // The last calibration operation</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;                                            <span class="comment">// completed to meet 1% accuracy</span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6d43d2bbf8113c11892d6724160f25a8"> 1797</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRFAIL 0x00000200  // The last calibration operation</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;                                            <span class="comment">// failed to meet 1% accuracy</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa992d6d3707a3b716b341b2fd94ee829"> 1799</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_M   0x0000007F  // Calibration Trim Value</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afda061fee0d481ac8a52b6cf3c7119a3"> 1800</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_S   16</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6ae7787ca4296d295cab0c8f32cffc65"> 1801</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_S   0</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_LDOARST register.</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#add1b2b98ecc79e4684118fa17c2dc0c2"> 1808</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOARST_LDOARST  0x00000001  // LDO Reset</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ0</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afef9d1e924a08a717cd2a179415f87ee"> 1816</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_M 0x000FFC00  // PLL M Fractional Value</span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a06f10c3bb3998d174a15051fed182d22"> 1817</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_M  0x000003FF  // PLL M Integer Value</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a74a0cb30677d19f64ab7e3f34b093759"> 1818</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_S 10</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a886a4cecfba3b1123f6d99a6b0312775"> 1819</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_S  0</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ1</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac0ca8ac3afaa8c388e33a8691fbf9159"> 1827</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_M     0x00001F00  // PLL Q Value</span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af2b299d2ba238cbead1ac1fdc034e01f"> 1828</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_N_M     0x0000001F  // PLL N Value</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ace8575577d0a4037333a38f97adb9f7b"> 1829</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_S     8</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab0b5adbda9a48cfb7702d281fbcbd833"> 1830</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_N_S     0</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLSTAT register.</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3b453f1ca6c5b4cb11e25d7639fb7999"> 1837</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLSTAT_LOCK     0x00000001  // PLL Lock</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_I2SMCLKCFG</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aecdeecf16727e5a42a0fe0ea789da6de"> 1845</a></span>&#160;<span class="preprocessor">#define SYSCTL_I2SMCLKCFG_RXEN  0x80000000  // RX Clock Enable</span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a73e537b34e2ca73e2a08226498159357"> 1846</a></span>&#160;<span class="preprocessor">#define SYSCTL_I2SMCLKCFG_RXI_M 0x3FF00000  // RX Clock Integer Input</span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad1d9ad89064e6c0a36895c34de3059e2"> 1847</a></span>&#160;<span class="preprocessor">#define SYSCTL_I2SMCLKCFG_RXF_M 0x000F0000  // RX Clock Fractional Input</span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5bf46f6d93bc02bb833acf7bf1e0d1c6"> 1848</a></span>&#160;<span class="preprocessor">#define SYSCTL_I2SMCLKCFG_TXEN  0x00008000  // TX Clock Enable</span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a019c6f85a6dd5745ecc054cf34a91e0c"> 1849</a></span>&#160;<span class="preprocessor">#define SYSCTL_I2SMCLKCFG_TXI_M 0x00003FF0  // TX Clock Integer Input</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6b1d2fdaf50e4bb59d5d38c397f2e1bf"> 1850</a></span>&#160;<span class="preprocessor">#define SYSCTL_I2SMCLKCFG_TXF_M 0x0000000F  // TX Clock Fractional Input</span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a04f203ff4ce2d30cf395d87010343ee3"> 1851</a></span>&#160;<span class="preprocessor">#define SYSCTL_I2SMCLKCFG_RXI_S 20</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aec48eda0596c092ec25310126b12c1e4"> 1852</a></span>&#160;<span class="preprocessor">#define SYSCTL_I2SMCLKCFG_RXF_S 16</span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a20c70cfb90f04e956f13065d9652a435"> 1853</a></span>&#160;<span class="preprocessor">#define SYSCTL_I2SMCLKCFG_TXI_S 4</span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a471e43afad1171d0cf8f9eae82350c2e"> 1854</a></span>&#160;<span class="preprocessor">#define SYSCTL_I2SMCLKCFG_TXF_S 0</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC9 register.</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa6c45596d616bd2721c28996b906d290"> 1861</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC7      0x00800000  // ADC1 DC7 Present</span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0f44f2fc728c71cc417f6a64a70d53d3"> 1862</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC6      0x00400000  // ADC1 DC6 Present</span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adee00fca5c566da1b171c3da3116fe77"> 1863</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC5      0x00200000  // ADC1 DC5 Present</span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9261ac1a4fd9dd3fe95a82c322afa566"> 1864</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC4      0x00100000  // ADC1 DC4 Present</span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aebfdf339d1afb2558429a9eb7d305d89"> 1865</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC3      0x00080000  // ADC1 DC3 Present</span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa747fda8190e8f7a46ac7c1555c6df03"> 1866</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC2      0x00040000  // ADC1 DC2 Present</span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adec2a638c88235451c735028864b8bf5"> 1867</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC1      0x00020000  // ADC1 DC1 Present</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a724ce6cea475e55af5cc272fea0824fc"> 1868</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC0      0x00010000  // ADC1 DC0 Present</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac4228717e7311ca8c039295e278db89d"> 1869</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC7      0x00000080  // ADC0 DC7 Present</span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1e14c9c2c3e88071a2006ce31bdb9a01"> 1870</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC6      0x00000040  // ADC0 DC6 Present</span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5eb527808a62b0a7cb849b068966e776"> 1871</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC5      0x00000020  // ADC0 DC5 Present</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a635c9c7cd5d31854afbb3ad777b7890c"> 1872</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC4      0x00000010  // ADC0 DC4 Present</span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a082f670ac73b4dd5d7d648ea2abc8ff7"> 1873</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC3      0x00000008  // ADC0 DC3 Present</span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6340f73054ff8466a8c247575abb1c71"> 1874</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC2      0x00000004  // ADC0 DC2 Present</span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aba48b99220beae0934a6eccc3aafb4ac"> 1875</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC1      0x00000002  // ADC0 DC1 Present</span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1f7d278ee565fe6849e0ee3433979e18"> 1876</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC0      0x00000001  // ADC0 DC0 Present</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_NVMSTAT register.</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0dbb38c3de6c7d7b9d543dbfb28d0ecf"> 1883</a></span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT_TPSW     0x00000010  // Third Party Software Present</span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8148e5b120af0a979d059d9efe1cd047"> 1884</a></span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT_FWB      0x00000001  // 32 Word Flash Write Buffer</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;                                            <span class="comment">// Active</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPWD register.</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a90b09c042aa163b6fd24130bcc219996"> 1892</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWD_P1          0x00000002  // Watchdog Timer 1 Present</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aefe18a6378bc7dbe996cfb4b141aa9f8"> 1893</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWD_P0          0x00000001  // Watchdog Timer 0 Present</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPTIMER register.</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9e616dac231d29dc5eec3809f5fac803"> 1900</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P5       0x00000020  // Timer 5 Present</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5f43b07947974e24e75ad4f02aafd55"> 1901</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P4       0x00000010  // Timer 4 Present</span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a99e9455ce0f41b27877c5b841dc1ff27"> 1902</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P3       0x00000008  // Timer 3 Present</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0a35689a7036a5c60fa236779f4b99e9"> 1903</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P2       0x00000004  // Timer 2 Present</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a34bd26cb33f16716026ff65b753e4f0f"> 1904</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P1       0x00000002  // Timer 1 Present</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3c7268bb9cc90bccc091c0694fa93c15"> 1905</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P0       0x00000001  // Timer 0 Present</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPGPIO register.</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a89a3ad1c909f8848d67afaf8e40110c4"> 1912</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P14       0x00004000  // GPIO Port Q Present</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9ae02f8727f152fb21b1b0e832a06314"> 1913</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P13       0x00002000  // GPIO Port P Present</span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeeb2464d44e406120664cd09084e71dc"> 1914</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P12       0x00001000  // GPIO Port N Present</span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6cd47b8a2dd4460cc78014e0119b40b3"> 1915</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P11       0x00000800  // GPIO Port M Present</span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac03e0a2d9fadc2adfc4b3a4e714de122"> 1916</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P10       0x00000400  // GPIO Port L Present</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aecca0653da880079821b0a473fdac7fc"> 1917</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P9        0x00000200  // GPIO Port K Present</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab906feed955485d78f466c00efbb92d5"> 1918</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P8        0x00000100  // GPIO Port J Present</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aabb534b05b6f76f494b130745a5be6d2"> 1919</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P7        0x00000080  // GPIO Port H Present</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a01c4b5398bb33769ed6f5b3e5566d4fa"> 1920</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P6        0x00000040  // GPIO Port G Present</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8993781f4955434ded871ae139871990"> 1921</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P5        0x00000020  // GPIO Port F Present</span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0ad16d6b5499f8b9d7c65ffe99094b1d"> 1922</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P4        0x00000010  // GPIO Port E Present</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a99038c4b3035c5bd0d7797a25900adf2"> 1923</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P3        0x00000008  // GPIO Port D Present</span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a50f39445396c83438145a04395c0d63a"> 1924</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P2        0x00000004  // GPIO Port C Present</span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a77a02f715385acfd57c6ccc596016d38"> 1925</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P1        0x00000002  // GPIO Port B Present</span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9fe6b0006564455c203d13fca2d55573"> 1926</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P0        0x00000001  // GPIO Port A Present</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPDMA register.</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a82acc850b9feef3b6be28dc2169f4576"> 1933</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPDMA_P0         0x00000001  // uDMA Module Present</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPHIB register.</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5762a632c4fd05deb673e4c70fd9743e"> 1940</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPHIB_P0         0x00000001  // Hibernation Module Present</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUART register.</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a271b6af30ea9957d044d30a33e3481f2"> 1947</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P7        0x00000080  // UART Module 7 Present</span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a01a73b5b0dbc73df47522ed14af940a8"> 1948</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P6        0x00000040  // UART Module 6 Present</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a72f24e220af92008979f65456e84b525"> 1949</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P5        0x00000020  // UART Module 5 Present</span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af3fcbbc4efc2e55b43f54d962163d097"> 1950</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P4        0x00000010  // UART Module 4 Present</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab950d847981f17ff1a31ed11da55d8f1"> 1951</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P3        0x00000008  // UART Module 3 Present</span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3ce52fbff9a991e371dcbbbaeadc5fbf"> 1952</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P2        0x00000004  // UART Module 2 Present</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afc625a060b5e6bab5292765c82918b0b"> 1953</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P1        0x00000002  // UART Module 1 Present</span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a36c6ebd93a3f80bfc01bfc304135d054"> 1954</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P0        0x00000001  // UART Module 0 Present</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPSSI register.</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4c706cf7ec6a7a48507b8eb9b2e534c9"> 1961</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P3         0x00000008  // SSI Module 3 Present</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0f1fdab57ad36b4ab6e36bbe3b538db1"> 1962</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P2         0x00000004  // SSI Module 2 Present</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaaa247b7358ab3079befc87229583761"> 1963</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P1         0x00000002  // SSI Module 1 Present</span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a002b0792826e7b4a3abe6e9ba3372b7a"> 1964</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P0         0x00000001  // SSI Module 0 Present</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPI2C register.</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac85a66ab0f6a20895c0d65298ba583ca"> 1971</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P5         0x00000020  // I2C Module 5 Present</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac2846ad8d11dde92f3eec1955bc2eba0"> 1972</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P4         0x00000010  // I2C Module 4 Present</span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a706f2b4a0d6cd434889d702f4a30beb9"> 1973</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P3         0x00000008  // I2C Module 3 Present</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae1eb35132ccdb6785696993d959997c6"> 1974</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P2         0x00000004  // I2C Module 2 Present</span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c225306c71e1feb872fbd1a2c17057f"> 1975</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P1         0x00000002  // I2C Module 1 Present</span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a63155942a08eaa9c6c0aa6877f01a070"> 1976</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P0         0x00000001  // I2C Module 0 Present</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUSB register.</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9218dc1aef12c45b0e05a40cc6fac1d9"> 1983</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUSB_P0         0x00000001  // USB Module Present</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPCAN register.</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6478853efae0395b5d828c6c67ffd301"> 1990</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN_P1         0x00000002  // CAN Module 1 Present</span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3d0eb05da4a7c662fca90c1de7c29cb6"> 1991</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN_P0         0x00000001  // CAN Module 0 Present</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPADC register.</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a419032dfd46e252d50565ef6702d9c9b"> 1998</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPADC_P1         0x00000002  // ADC Module 1 Present</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa015cca23323661c419b56d93aeecf6b"> 1999</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPADC_P0         0x00000001  // ADC Module 0 Present</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPACMP register.</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a15178cbab6680dc238c96e3073b0f25a"> 2006</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPACMP_P0        0x00000001  // Analog Comparator Module Present</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPPWM register.</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa8e47ff46a3dda6d146257a246c06f7d"> 2013</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM_P1         0x00000002  // PWM Module 1 Present</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a24242511c022229ec77abfda543f56e6"> 2014</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM_P0         0x00000001  // PWM Module 0 Present</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPQEI register.</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abc1d67f361308e3c40fc80cfea59357c"> 2021</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI_P1         0x00000002  // QEI Module 1 Present</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a91a9b7f28cf397efce43af92eeb0aa6e"> 2022</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI_P0         0x00000001  // QEI Module 0 Present</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPLPC register.</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab65b7d32e9f73fb63c5ebc95924f6cc5"> 2029</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPLPC_P0         0x00000001  // LPC Module Present</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPPECI register.</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afced9d95616bafbaf19bdd4018475c62"> 2036</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPPECI_P0        0x00000001  // PECI Module Present</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPFAN register.</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4a991f98a2215cd7fd27dce4c6c76871"> 2043</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPFAN_P0         0x00000001  // FAN Module Present</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEEPROM</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af99625ed05a7ab6b79ce1086407017bc"> 2051</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEEPROM_P0      0x00000001  // EEPROM Module Present</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPWTIMER</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa2627d56a92c05b147408a249850a01d"> 2059</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P5      0x00000020  // Wide Timer 5 Present</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5a49df51fbcb916318c52abb2bcdc7a4"> 2060</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P4      0x00000010  // Wide Timer 4 Present</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abb02f9690f55508d340fe47bbfadf7d3"> 2061</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P3      0x00000008  // Wide Timer 3 Present</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a55df2cd957320d0110eb281631b5a9a5"> 2062</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P2      0x00000004  // Wide Timer 2 Present</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3011cc68d5c82204d3ea49c886e05fe0"> 2063</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P1      0x00000002  // Wide Timer 1 Present</span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0ca924699d02d866874e28e9cc5cecd2"> 2064</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P0      0x00000001  // Wide Timer 0 Present</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRWD register.</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa3dd04aa703b5d1e07a3da5710720a28"> 2071</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWD_R1          0x00000002  // Watchdog Timer 1 Software Reset</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac8a95b4421eefce752f6678f7ba4bbb8"> 2072</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWD_R0          0x00000001  // Watchdog Timer 0 Software Reset</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRTIMER register.</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54640bcb92909ae51dce86f9b83dc9c6"> 2079</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R5       0x00000020  // Timer 5 Software Reset</span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a685e38eade1ebeccb318600b3ffc5d8b"> 2080</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R4       0x00000010  // Timer 4 Software Reset</span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9b9be8f7c7971aa7a9346268dcea0b8c"> 2081</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R3       0x00000008  // Timer 3 Software Reset</span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa2b40231ceb109b48d0b79e1b69f075e"> 2082</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R2       0x00000004  // Timer 2 Software Reset</span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae12b1fd5f7bf33ed93aedbe984962ad5"> 2083</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R1       0x00000002  // Timer 1 Software Reset</span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0841ae270cc96718f033c5f5669dea69"> 2084</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R0       0x00000001  // Timer 0 Software Reset</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRGPIO register.</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6528f80146a54dd1ad0ee37caf2d17d1"> 2091</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R14       0x00004000  // GPIO Port Q Software Reset</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afb4edf9b07b518a52e564e118331e172"> 2092</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R13       0x00002000  // GPIO Port P Software Reset</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1ac4252e16b39f12e87d9496d1548d41"> 2093</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R12       0x00001000  // GPIO Port N Software Reset</span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af73f46a922247d8e6a03d799c8567f65"> 2094</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R11       0x00000800  // GPIO Port M Software Reset</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a00bcda1b6632442b919c430c6d43676a"> 2095</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R10       0x00000400  // GPIO Port L Software Reset</span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1a1a7b1b2242f646b1fa8f4f525438c1"> 2096</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R9        0x00000200  // GPIO Port K Software Reset</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a88887610d28e436e182470fac881a49e"> 2097</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R8        0x00000100  // GPIO Port J Software Reset</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa9a66da710cca14d32d7e937fb60b0c4"> 2098</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R7        0x00000080  // GPIO Port H Software Reset</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c9a58f45335ba7be2156627b9f10e8d"> 2099</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R6        0x00000040  // GPIO Port G Software Reset</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad3a3a34201e16bd649eec41a1a6a3b43"> 2100</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R5        0x00000020  // GPIO Port F Software Reset</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2a0f044ebe147dc1eacc45016f42c7f5"> 2101</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R4        0x00000010  // GPIO Port E Software Reset</span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af53ab40f3a7e036fd70469437a1a1ed9"> 2102</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R3        0x00000008  // GPIO Port D Software Reset</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7394dff96862765bc7b9777050e5078a"> 2103</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R2        0x00000004  // GPIO Port C Software Reset</span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abfd6fe3948b9b881e11d02998f4d1903"> 2104</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R1        0x00000002  // GPIO Port B Software Reset</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1873e9d29714cd9c85c02efcd2f716b0"> 2105</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R0        0x00000001  // GPIO Port A Software Reset</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRDMA register.</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a045252a930f7566e017434f8a51ad4e5"> 2112</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRDMA_R0         0x00000001  // uDMA Module Software Reset</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRHIB register.</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1537dd95da67e7e5d9154687b96a5914"> 2119</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRHIB_R0         0x00000001  // Hibernation Module Software</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUART register.</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6971be9cadcc295ff90a19ac99c39509"> 2127</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R7        0x00000080  // UART Module 7 Software Reset</span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2510d14c98186edc0cbba1904cc2573d"> 2128</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R6        0x00000040  // UART Module 6 Software Reset</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac0d6ed665bc6fcc3c47eed518b145885"> 2129</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R5        0x00000020  // UART Module 5 Software Reset</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae8996d50575e1985e84fcd5818009e80"> 2130</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R4        0x00000010  // UART Module 4 Software Reset</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4ef7a4730bf2f848d0a8cd1633939e6a"> 2131</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R3        0x00000008  // UART Module 3 Software Reset</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3422e889a0bcbca6f22d3497496b126e"> 2132</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R2        0x00000004  // UART Module 2 Software Reset</span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a56ad63c0d342e3792e42b78f1e0e2a07"> 2133</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R1        0x00000002  // UART Module 1 Software Reset</span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a127f2c4060a2d2dab32a6240756d8ac4"> 2134</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R0        0x00000001  // UART Module 0 Software Reset</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRSSI register.</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0d2096b28f9ef282de1d93e3a7c4c15c"> 2141</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R3         0x00000008  // SSI Module 3 Software Reset</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae9178716b0b10416e6cf6727b01254ce"> 2142</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R2         0x00000004  // SSI Module 2 Software Reset</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a24b65f908062dccb73a31b7e89bcc735"> 2143</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R1         0x00000002  // SSI Module 1 Software Reset</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8ff0d1d6a36ad8488319e324f92c173c"> 2144</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R0         0x00000001  // SSI Module 0 Software Reset</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRI2C register.</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6f8744e6136171409a49481664100e31"> 2151</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R5         0x00000020  // I2C Module 5 Software Reset</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa752159dcd9f2841f26148459885bb16"> 2152</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R4         0x00000010  // I2C Module 4 Software Reset</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a683e87b3ea3a7a1ca0f037646f646899"> 2153</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R3         0x00000008  // I2C Module 3 Software Reset</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a453f250b6c3fe91d46fd88761a3a55ee"> 2154</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R2         0x00000004  // I2C Module 2 Software Reset</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a790be06308dbe12a56509fcfeb9a2716"> 2155</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R1         0x00000002  // I2C Module 1 Software Reset</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a359f5586bcdf1a337ee69b68668dc9ca"> 2156</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R0         0x00000001  // I2C Module 0 Software Reset</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUSB register.</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa888491f7c47c2cae8964137e440314b"> 2163</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUSB_R0         0x00000001  // USB Module Software Reset</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCAN register.</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac69f4ce578a323c045b0ee306ac632b6"> 2170</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN_R1         0x00000002  // CAN Module 1 Software Reset</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a405485ee3f12b65a70580955028f1eec"> 2171</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN_R0         0x00000001  // CAN Module 0 Software Reset</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRADC register.</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0e3132d98840d2090f1a34926750d993"> 2178</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRADC_R1         0x00000002  // ADC Module 1 Software Reset</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a143296b847f51a323be4029e9b1fa15c"> 2179</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRADC_R0         0x00000001  // ADC Module 0 Software Reset</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRACMP register.</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a522f7f72fde7b91aec236f6bfe0ce442"> 2186</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRACMP_R0        0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRPWM register.</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adfbd0167b2f8c86b62711c704556edef"> 2194</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRPWM_R1         0x00000002  // PWM Module 1 Software Reset</span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a487e6ef70cd58d4a4fd0b02c55c35d1e"> 2195</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRPWM_R0         0x00000001  // PWM Module 0 Software Reset</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRQEI register.</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a13357aa3b7781e0a032d781a5c6108cd"> 2202</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRQEI_R1         0x00000002  // QEI Module 1 Software Reset</span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a14aaf4b80b25a0cf174db076c4364950"> 2203</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRQEI_R0         0x00000001  // QEI Module 0 Software Reset</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRLPC register.</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a547452aef7ef0a499677b036d4204fed"> 2210</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRLPC_R0         0x00000001  // LPC Module Software Reset</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRPECI register.</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a838bf4fc8d58589cb0a7bbd64a6e52ed"> 2217</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRPECI_R0        0x00000001  // PECI Module Software Reset</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRFAN register.</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a48f33640916f0a0cdb88a43f759f2ee4"> 2224</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRFAN_R0         0x00000001  // FAN Module Software Reset</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SREEPROM</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5b48d1323b96f190b823ebcec75d1cb1"> 2232</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREEPROM_R0      0x00000001  // EEPROM Module Software Reset</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRWTIMER</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aba09635db40c828be2209b3a0f6bf3c2"> 2240</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R5      0x00000020  // Wide Timer 5 Software Reset</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adbd70933f905129a5a294aa1dd8e4ad4"> 2241</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R4      0x00000010  // Wide Timer 4 Software Reset</span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af95884cf3794008720f7eec1d4cd711f"> 2242</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R3      0x00000008  // Wide Timer 3 Software Reset</span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4e5589b345d7d9e3403b3f1da3ee61cc"> 2243</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R2      0x00000004  // Wide Timer 2 Software Reset</span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9f93c94135f4f0d0931c445ec4663f79"> 2244</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R1      0x00000002  // Wide Timer 1 Software Reset</span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa74959c2b1498b02e8b161aed4417d95"> 2245</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R0      0x00000001  // Wide Timer 0 Software Reset</span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCWD register.</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af45c954f954673a9338b4017b7a4b3fd"> 2252</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD_R1        0x00000002  // Watchdog Timer 1 Run Mode Clock</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4beb91be118f3c0eae2c26952d29e391"> 2254</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD_R0        0x00000001  // Watchdog Timer 0 Run Mode Clock</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCTIMER</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3ff4ff4d54cdb1c355cb1d8946e40883"> 2263</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R5     0x00000020  // Timer 5 Run Mode Clock Gating</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a33685c0ac2cf2c08f04435e0ebce75fd"> 2265</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R4     0x00000010  // Timer 4 Run Mode Clock Gating</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa6ac53391bf814941a02b5260e7aabb0"> 2267</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R3     0x00000008  // Timer 3 Run Mode Clock Gating</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adc160532a2d40c2ad4304fb93dbe6f6a"> 2269</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R2     0x00000004  // Timer 2 Run Mode Clock Gating</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac24211dfeb4de411908455af791405ce"> 2271</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R1     0x00000002  // Timer 1 Run Mode Clock Gating</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a98b42bfa03ef1fa2414d47e40c20a591"> 2273</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R0     0x00000001  // Timer 0 Run Mode Clock Gating</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCGPIO</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2ecb0098ec1ab4747a8330f6791bd4e1"> 2282</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R14     0x00004000  // GPIO Port Q Run Mode Clock</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a784dfd6a01f7f48c088375670c49166f"> 2284</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R13     0x00002000  // GPIO Port P Run Mode Clock</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a608685ff56a69ef9e3d9f0474b17d05d"> 2286</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R12     0x00001000  // GPIO Port N Run Mode Clock</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6194261b67199abb424e9228290dca8f"> 2288</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R11     0x00000800  // GPIO Port M Run Mode Clock</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac29c3a8df8e7ee9cdc0f5227f04aa7c3"> 2290</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R10     0x00000400  // GPIO Port L Run Mode Clock</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab578ddb7623fbea67f39a29d4ceae60b"> 2292</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R9      0x00000200  // GPIO Port K Run Mode Clock</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adb66684ff04d079f8501ea06fb2d7c82"> 2294</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R8      0x00000100  // GPIO Port J Run Mode Clock</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a39f6d04463744c06b4acee85b8a99698"> 2296</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R7      0x00000080  // GPIO Port H Run Mode Clock</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a32c92fd2dcec6ab8df4b6f60fc62147c"> 2298</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R6      0x00000040  // GPIO Port G Run Mode Clock</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac96189846fc7f9e0ab4d766d1d341524"> 2300</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R5      0x00000020  // GPIO Port F Run Mode Clock</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a899fc672e48c6a3a68c2cc51ea9831fb"> 2302</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R4      0x00000010  // GPIO Port E Run Mode Clock</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4ac545c8c0bac78f2b330cd3c012f2da"> 2304</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R3      0x00000008  // GPIO Port D Run Mode Clock</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a16e8f7517f80f91ad92e2268d1d8d384"> 2306</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R2      0x00000004  // GPIO Port C Run Mode Clock</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a875e6dc7b8bcbac16207cc19c7d95ad8"> 2308</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R1      0x00000002  // GPIO Port B Run Mode Clock</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a65003d1712b109407e2d650a1c6ab3e6"> 2310</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R0      0x00000001  // GPIO Port A Run Mode Clock</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCDMA register.</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af6d2549bf745e64662c7eeb0a5480efd"> 2318</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCDMA_R0       0x00000001  // uDMA Module Run Mode Clock</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCHIB register.</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a01e6b7319101919861a773e3578a773f"> 2326</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCHIB_R0       0x00000001  // Hibernation Module Run Mode</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUART</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a90a4368472cb07641ac375163e0cc123"> 2335</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R7      0x00000080  // UART Module 7 Run Mode Clock</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af912ddf5b480df0dfd20a7a312a64839"> 2337</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R6      0x00000040  // UART Module 6 Run Mode Clock</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a75989ecf1b70e6302931ff6eeac1bede"> 2339</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R5      0x00000020  // UART Module 5 Run Mode Clock</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a90748ac8b52fccc826a97090d8d7681b"> 2341</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R4      0x00000010  // UART Module 4 Run Mode Clock</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7db7d037c017b5315ca11cf52ca6d56a"> 2343</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R3      0x00000008  // UART Module 3 Run Mode Clock</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a831cb22657775fff2d524bdd5df91dc6"> 2345</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R2      0x00000004  // UART Module 2 Run Mode Clock</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4a6a5880539eeb3726216c8b859271db"> 2347</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R1      0x00000002  // UART Module 1 Run Mode Clock</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4d5bfff1a6e89bc20f826139993b29b8"> 2349</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R0      0x00000001  // UART Module 0 Run Mode Clock</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCSSI register.</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad916e87ddebcbd4d8ed1a90da9658d0b"> 2357</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R3       0x00000008  // SSI Module 3 Run Mode Clock</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6935d80e5ee36b6977bc3b10254f8fa5"> 2359</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R2       0x00000004  // SSI Module 2 Run Mode Clock</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa59e1282c5464cf587b31f7f76df8e85"> 2361</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R1       0x00000002  // SSI Module 1 Run Mode Clock</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a41a9d651a6e2bd813dea8209635940f4"> 2363</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R0       0x00000001  // SSI Module 0 Run Mode Clock</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCI2C register.</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7b25a4f8dfb0e973ef79be04928b7d2a"> 2371</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R5       0x00000020  // I2C Module 5 Run Mode Clock</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3a12e24dc844f2e04d5c36eecf620a98"> 2373</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R4       0x00000010  // I2C Module 4 Run Mode Clock</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac37449202bece22f2ed8a3458363aada"> 2375</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R3       0x00000008  // I2C Module 3 Run Mode Clock</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a140df084ea227151ec2a72fbad8cf773"> 2377</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R2       0x00000004  // I2C Module 2 Run Mode Clock</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad7e8db6eb8e46841272053c240333fee"> 2379</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R1       0x00000002  // I2C Module 1 Run Mode Clock</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a077ea80060b030f6e782904cc506048a"> 2381</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R0       0x00000001  // I2C Module 0 Run Mode Clock</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUSB register.</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af3f234af2baeac62849ff1a643808fc1"> 2389</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUSB_R0       0x00000001  // USB Module Run Mode Clock Gating</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCCAN register.</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2c9a0ce5feca110ca2b785c5b807e4ab"> 2397</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN_R1       0x00000002  // CAN Module 1 Run Mode Clock</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5fc2162f5116d57e1c2555e92ac4ae33"> 2399</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN_R0       0x00000001  // CAN Module 0 Run Mode Clock</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCADC register.</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af618cab706639095ed65f63de2690715"> 2407</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC_R1       0x00000002  // ADC Module 1 Run Mode Clock</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a508ed489544302effc8e52f66ae0097f"> 2409</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC_R0       0x00000001  // ADC Module 0 Run Mode Clock</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCACMP</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a022ff8b2da9f8e93d1c53e89a32663c0"> 2418</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCACMP_R0      0x00000001  // Analog Comparator Module 0 Run</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCPWM register.</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a761d4bc9953b25e6dc314e158144a137"> 2426</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPWM_R1       0x00000002  // PWM Module 1 Run Mode Clock</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54369eed427614307aa913cb1e391cfc"> 2428</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPWM_R0       0x00000001  // PWM Module 0 Run Mode Clock</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCQEI register.</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a98f290abdeb190717833125f55f6f539"> 2436</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCQEI_R1       0x00000002  // QEI Module 1 Run Mode Clock</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5a22ebbcc1273f64031aaab67dc1d5f0"> 2438</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCQEI_R0       0x00000001  // QEI Module 0 Run Mode Clock</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCLPC register.</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9cb6e435df28bf6efd23c62318973dac"> 2446</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCLPC_R0       0x00000001  // LPC Module Run Mode Clock Gating</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCPECI</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0ab804894ddf9c1c997ec6f4e4d5fe25"> 2455</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPECI_R0      0x00000001  // PECI Module Run Mode Clock</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCFAN register.</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6210c9256f38f4d5433b08ad874cead7"> 2463</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCFAN_R0       0x00000001  // FAN Module Run Mode Clock Gating</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEEPROM</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9baa3eb78dff190b0de50a398b2a5eab"> 2472</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEEPROM_R0    0x00000001  // EEPROM Module Run Mode Clock</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCWTIMER</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a38a45aade21687ecb2e26afd32299826"> 2481</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R5    0x00000020  // Wide Timer 5 Run Mode Clock</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af1ce0d8b3e3f801cd6f276516092359f"> 2483</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R4    0x00000010  // Wide Timer 4 Run Mode Clock</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae85172e14cdef539d5b6e06b64abbf74"> 2485</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R3    0x00000008  // Wide Timer 3 Run Mode Clock</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac1b49fa624732a5bbf9059d9c3287d3c"> 2487</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R2    0x00000004  // Wide Timer 2 Run Mode Clock</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9f5c7de46458d7c903b80f922700330d"> 2489</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R1    0x00000002  // Wide Timer 1 Run Mode Clock</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3b3fc04c4d5f01af1385bbe7cc8db399"> 2491</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R0    0x00000001  // Wide Timer 0 Run Mode Clock</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCWD register.</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a846c042fc27af1e8fb2d0319f8f7f1df"> 2499</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD_S1        0x00000002  // Watchdog Timer 1 Sleep Mode</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8504fbf0d9c788176292e39e3253e4b8"> 2501</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD_S0        0x00000001  // Watchdog Timer 0 Sleep Mode</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCTIMER</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9564f13b68f71ce9013bf6129074f487"> 2510</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S5     0x00000020  // Timer 5 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a676e3a050d590c21b09d78497568ab2a"> 2512</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S4     0x00000010  // Timer 4 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3d7326b0da8c00601566cf5ba4f76487"> 2514</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S3     0x00000008  // Timer 3 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a87444304d2dbfd3b6eb7b9b8fb4d30cf"> 2516</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S2     0x00000004  // Timer 2 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0cbf08498771bd834c3d1906e126228e"> 2518</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S1     0x00000002  // Timer 1 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a839b5b61b0ccee4e2fdadca9e8734e61"> 2520</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S0     0x00000001  // Timer 0 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCGPIO</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1fc94c909812795a10153727f5cd536a"> 2529</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S14     0x00004000  // GPIO Port Q Sleep Mode Clock</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6cf83fe63ffde5816d2d28974c1a53c8"> 2531</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S13     0x00002000  // GPIO Port P Sleep Mode Clock</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5808cfe82970f032227d3dbfc5867953"> 2533</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S12     0x00001000  // GPIO Port N Sleep Mode Clock</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c85d47c19d6d54324c299801f8e6634"> 2535</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S11     0x00000800  // GPIO Port M Sleep Mode Clock</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab91069ce4c22f7d587d5027221078aa2"> 2537</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S10     0x00000400  // GPIO Port L Sleep Mode Clock</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3db76a79ae24597dae62c4eab2550361"> 2539</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S9      0x00000200  // GPIO Port K Sleep Mode Clock</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab8414f8ee20265a6b9efa7e95dcb9143"> 2541</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S8      0x00000100  // GPIO Port J Sleep Mode Clock</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a752789f39e013be9da3d2e3b039149d1"> 2543</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S7      0x00000080  // GPIO Port H Sleep Mode Clock</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a241c7401af7a7c8751f7af9d5ed0796a"> 2545</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S6      0x00000040  // GPIO Port G Sleep Mode Clock</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a608f4b5d598fec21f90170d7cd4a0e41"> 2547</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S5      0x00000020  // GPIO Port F Sleep Mode Clock</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1f9afe6318c56bed84f65d412fff2396"> 2549</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S4      0x00000010  // GPIO Port E Sleep Mode Clock</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a582a78bb6cc435cb536e7c040d64daf4"> 2551</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S3      0x00000008  // GPIO Port D Sleep Mode Clock</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acf12bf006076747846cb2fa28e6f1916"> 2553</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S2      0x00000004  // GPIO Port C Sleep Mode Clock</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeb34268c8dee7253fcd22094cf6df54a"> 2555</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S1      0x00000002  // GPIO Port B Sleep Mode Clock</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac0c8e78a023f7c7352117dbdcbaba587"> 2557</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S0      0x00000001  // GPIO Port A Sleep Mode Clock</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCDMA register.</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acf4f73fff411342fb13bf3d6f8c59965"> 2565</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCDMA_S0       0x00000001  // uDMA Module Sleep Mode Clock</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCHIB register.</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac30a6775fe5765e4e63d62c8bb39e31b"> 2573</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCHIB_S0       0x00000001  // Hibernation Module Sleep Mode</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUART</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a939ac9f7f9a595e476a09e00f8c23677"> 2582</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S7      0x00000080  // UART Module 7 Sleep Mode Clock</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0a52edd3d0ba38f8e955907d7250bac1"> 2584</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S6      0x00000040  // UART Module 6 Sleep Mode Clock</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adc871831bdbb74cc533be98731a04bb2"> 2586</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S5      0x00000020  // UART Module 5 Sleep Mode Clock</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a23d26004794ba663acdb551d31f3e796"> 2588</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S4      0x00000010  // UART Module 4 Sleep Mode Clock</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a653f02c9d7f800db5aeb57abedafe6f0"> 2590</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S3      0x00000008  // UART Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0e30fb37f43b571e009a42b4630ddb5e"> 2592</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S2      0x00000004  // UART Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac608c1a73b730a49f0a5102f561cfa23"> 2594</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S1      0x00000002  // UART Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abbead6a8eaeed5d985483c336b1586f8"> 2596</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S0      0x00000001  // UART Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCSSI register.</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a49b5311b93725e07f77741220e795112"> 2604</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S3       0x00000008  // SSI Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7928ee05d8e94ca641e33edeac4bfe20"> 2606</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S2       0x00000004  // SSI Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9419840fba6f61f542e04d2fbee72166"> 2608</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S1       0x00000002  // SSI Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aee2257e4dc778556d26130ae05e02fb5"> 2610</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S0       0x00000001  // SSI Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCI2C register.</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0c796496150d274dabb75ba5f71d6c44"> 2618</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S5       0x00000020  // I2C Module 5 Sleep Mode Clock</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1b0bc4c31c6dbb09af2c4f0cd4fcc9cc"> 2620</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S4       0x00000010  // I2C Module 4 Sleep Mode Clock</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6afbb3132fd210d38d512c47f3bc59d5"> 2622</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S3       0x00000008  // I2C Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0d6c0282872bf7b41fc9510f480dc84e"> 2624</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S2       0x00000004  // I2C Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab28c82102880b8074cbb191e66b83ad1"> 2626</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S1       0x00000002  // I2C Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a88c66b30c56733a8d2a52ea08bd8722c"> 2628</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S0       0x00000001  // I2C Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUSB register.</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1212eacbe210908ad4ae99b74af88fa1"> 2636</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUSB_S0       0x00000001  // USB Module Sleep Mode Clock</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCCAN register.</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2c5c7fe7e32362b7efa456fb87d825b7"> 2644</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN_S1       0x00000002  // CAN Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0bc41056ea02ad29af5f9f5fc8bf066b"> 2646</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN_S0       0x00000001  // CAN Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCADC register.</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abbd56f149e57b1947ee97e02a287bc89"> 2654</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC_S1       0x00000002  // ADC Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acee558b69e2ef263863acabffc81ce41"> 2656</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC_S0       0x00000001  // ADC Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCACMP</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a88755e8a7cea63d79d53b71e8e1bbe3a"> 2665</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCACMP_S0      0x00000001  // Analog Comparator Module 0 Sleep</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCPWM register.</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2d5f5cea97d988d22de06b8804ac0127"> 2673</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPWM_S1       0x00000002  // PWM Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0bf0302d78098f77011ebb709b7a2ee8"> 2675</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPWM_S0       0x00000001  // PWM Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCQEI register.</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5156519c3eca4b994904121c03ee299c"> 2683</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCQEI_S1       0x00000002  // QEI Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9785760546bcc6489d1800a99116d7b4"> 2685</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCQEI_S0       0x00000001  // QEI Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCLPC register.</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a24891674e3ff916e5139fb5d5874150f"> 2693</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCLPC_S0       0x00000001  // LPC Module Sleep Mode Clock</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCPECI</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a53abcbf5465283ac30f379091a334d57"> 2702</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPECI_S0      0x00000001  // PECI Module Sleep Mode Clock</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCFAN register.</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5df1a559c67e04ae18b3e05c01d4f9a1"> 2710</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCFAN_S0       0x00000001  // FAN Module Sleep Mode Clock</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEEPROM</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0ef2f648ca355845fe83e1255174eade"> 2719</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEEPROM_S0    0x00000001  // EEPROM Module Sleep Mode Clock</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCWTIMER</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a29da0138986088ba29a308b5b5c9bce5"> 2728</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S5    0x00000020  // Wide Timer 5 Sleep Mode Clock</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8f4e7bda34a8d932815f52d68b61b99b"> 2730</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S4    0x00000010  // Wide Timer 4 Sleep Mode Clock</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad6a158f92e0e7316ea026791c79ca5cc"> 2732</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S3    0x00000008  // Wide Timer 3 Sleep Mode Clock</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a28e703f84d49cf83300383024d6831ed"> 2734</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S2    0x00000004  // Wide Timer 2 Sleep Mode Clock</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a41b857050236acc9b84648b31f7be2cb"> 2736</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S1    0x00000002  // Wide Timer 1 Sleep Mode Clock</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a59c6d3b6995d60bff1e239ab5445a5d5"> 2738</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S0    0x00000001  // Wide Timer 0 Sleep Mode Clock</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCWD register.</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9462d89fc55686630304ff9971aa63b7"> 2746</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD_D1        0x00000002  // Watchdog Timer 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ada093a01446a0a8c24582340aa825dd7"> 2748</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD_D0        0x00000001  // Watchdog Timer 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCTIMER</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9e646f57bcc40a547844b41d2054b8ba"> 2757</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D5     0x00000020  // Timer 5 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8ab524038fe5c8055de7ecb590a696a3"> 2759</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D4     0x00000010  // Timer 4 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a07776f0cb69c550e0ef98bbc7dbc56af"> 2761</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D3     0x00000008  // Timer 3 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8d4cf939ae372891e931841e5cc82a42"> 2763</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D2     0x00000004  // Timer 2 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9c64a279b5902717ec5d2a9ae8bbb6a4"> 2765</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D1     0x00000002  // Timer 1 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9602cf95c0ce8eacba68259d80e60803"> 2767</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D0     0x00000001  // Timer 0 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCGPIO</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a009ef6ce7706043a4c80e261b4ce2835"> 2776</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D14     0x00004000  // GPIO Port Q Deep-Sleep Mode</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4426cdda32f73fcbec2218d78f1b970a"> 2778</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D13     0x00002000  // GPIO Port P Deep-Sleep Mode</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab9a3123fc1eec82dae37e46fcaa6c907"> 2780</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D12     0x00001000  // GPIO Port N Deep-Sleep Mode</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9659e98e4725ec4be51743e997f98100"> 2782</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D11     0x00000800  // GPIO Port M Deep-Sleep Mode</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae20c035e951d9b7afe9cbbdde71983b0"> 2784</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D10     0x00000400  // GPIO Port L Deep-Sleep Mode</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af420815c0728a1f06b8577b45ad77726"> 2786</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D9      0x00000200  // GPIO Port K Deep-Sleep Mode</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae3cd779bd12882eb91a44a391f93aef8"> 2788</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D8      0x00000100  // GPIO Port J Deep-Sleep Mode</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae420615de50a2e67f66830d3efa2bec5"> 2790</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D7      0x00000080  // GPIO Port H Deep-Sleep Mode</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0c89f29825a0cbb7468766754875b489"> 2792</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D6      0x00000040  // GPIO Port G Deep-Sleep Mode</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0f50f5ea84892961a26183e8e9aaa558"> 2794</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D5      0x00000020  // GPIO Port F Deep-Sleep Mode</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8ab19a7ccb3d867530bee9585f8a65a5"> 2796</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D4      0x00000010  // GPIO Port E Deep-Sleep Mode</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3e2ee8c3b8a82ef9fc23eb55054b2664"> 2798</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D3      0x00000008  // GPIO Port D Deep-Sleep Mode</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa03ca96fce9aed9247e0c9e483942de7"> 2800</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D2      0x00000004  // GPIO Port C Deep-Sleep Mode</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0bb8d7c14a9ab714ce5b2c55ed23d56b"> 2802</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D1      0x00000002  // GPIO Port B Deep-Sleep Mode</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a12b38a614035cf8f0a80064a5184503f"> 2804</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D0      0x00000001  // GPIO Port A Deep-Sleep Mode</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCDMA register.</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a03fd79ee2bb060012156f1f7bd225d61"> 2812</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCDMA_D0       0x00000001  // uDMA Module Deep-Sleep Mode</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCHIB register.</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acf610a98b82671e5298d81e38c8982ef"> 2820</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCHIB_D0       0x00000001  // Hibernation Module Deep-Sleep</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUART</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a70abb1e896294ccd4866e2aee1439902"> 2829</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D7      0x00000080  // UART Module 7 Deep-Sleep Mode</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2642b09d42a671ebb47b31830b7e39f0"> 2831</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D6      0x00000040  // UART Module 6 Deep-Sleep Mode</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a72e7f6297498240891e32c5cb02fe59c"> 2833</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D5      0x00000020  // UART Module 5 Deep-Sleep Mode</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a62238a40266e88e18d141085193fefa8"> 2835</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D4      0x00000010  // UART Module 4 Deep-Sleep Mode</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae10400f7f66a69c78a037455a86c89b2"> 2837</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D3      0x00000008  // UART Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a73ef022e1da1ebce7b167733dc7a2e86"> 2839</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D2      0x00000004  // UART Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3582b5103a16a42d15c81236480bf34c"> 2841</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D1      0x00000002  // UART Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac1e21d497a8d3c27e5449216ded7db28"> 2843</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D0      0x00000001  // UART Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCSSI register.</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6b18a3f2086264477a01dd15519409e4"> 2851</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D3       0x00000008  // SSI Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8beced131340a4bd62ad1366250748cd"> 2853</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D2       0x00000004  // SSI Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a16f91f946d0c18a98e21e1776153c4cf"> 2855</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D1       0x00000002  // SSI Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2679e5c354c7e817fb54ee5c25e3da06"> 2857</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D0       0x00000001  // SSI Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCI2C register.</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2dfed96e7f6316b312a3cb0fdaf829a2"> 2865</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D5       0x00000020  // I2C Module 5 Deep-Sleep Mode</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a080a0c258fce5c1e5ccce212133ac2cc"> 2867</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D4       0x00000010  // I2C Module 4 Deep-Sleep Mode</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a355a1b85216dbad690038f2fc8dfae14"> 2869</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D3       0x00000008  // I2C Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abb909b5956a06608e91ea37ac3f0983f"> 2871</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D2       0x00000004  // I2C Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#affaa622801fb0db3762b6e2f8fe18057"> 2873</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D1       0x00000002  // I2C Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a575b8d89a62b8a98943d48d377970ec2"> 2875</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D0       0x00000001  // I2C Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUSB register.</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae028e8bb721de814010f152a50917875"> 2883</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUSB_D0       0x00000001  // USB Module Deep-Sleep Mode Clock</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCCAN register.</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa1866d012a7acc74b5661e855b379b9e"> 2891</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN_D1       0x00000002  // CAN Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aacc31215d4e324f962654734aed062d2"> 2893</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN_D0       0x00000001  // CAN Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCADC register.</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a67f48cc481df61812ac3bf9b4a6a1b58"> 2901</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC_D1       0x00000002  // ADC Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a60931269822763ed894deedc2ff98291"> 2903</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC_D0       0x00000001  // ADC Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCACMP</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a672d7f370bbc3be6f8b7ab04fb266aae"> 2912</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCACMP_D0      0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCPWM register.</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a093cad617ffad37d11a5c2da5adc102f"> 2921</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPWM_D1       0x00000002  // PWM Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aec280dcc23285d629767fe4bdbe26086"> 2923</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPWM_D0       0x00000001  // PWM Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCQEI register.</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a12db22b5801d549dbf4a61e6b2917579"> 2931</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCQEI_D1       0x00000002  // QEI Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a88a2a80ec314dbc31a3d86356c6564e7"> 2933</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCQEI_D0       0x00000001  // QEI Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCLPC register.</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1a0609b1178f1ec79f0685d054b75298"> 2941</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCLPC_D0       0x00000001  // LPC Module Deep-Sleep Mode Clock</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCPECI</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adbd824f003e5529648cf8c8b5fe70ddc"> 2950</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPECI_D0      0x00000001  // PECI Module Deep-Sleep Mode</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCFAN register.</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab6c99dbd045d633cb296543768396f3a"> 2958</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCFAN_D0       0x00000001  // FAN Module Deep-Sleep Mode Clock</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEEPROM</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54e3745aec262e752816071fc7ef8858"> 2967</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEEPROM_D0    0x00000001  // EEPROM Module Deep-Sleep Mode</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCWTIMER</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6244fdee93f555f862c77ca7f4c8e58e"> 2976</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D5    0x00000020  // Wide Timer 5 Deep-Sleep Mode</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a18425e024748a7e1253b4d00ee1431b8"> 2978</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D4    0x00000010  // Wide Timer 4 Deep-Sleep Mode</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c076cc23370b9e9540f15807872f8d3"> 2980</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D3    0x00000008  // Wide Timer 3 Deep-Sleep Mode</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aea38dc840e31e46425d24b2928cd6e30"> 2982</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D2    0x00000004  // Wide Timer 2 Deep-Sleep Mode</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2a621b01d7b3bebc5504046fab9fb060"> 2984</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D1    0x00000002  // Wide Timer 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae6d00b59bfad3fb296f42123de495dac"> 2986</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D0    0x00000001  // Wide Timer 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCWD register.</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9f52cf42702d7340c819174553a1312f"> 2994</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWD_P1          0x00000002  // Watchdog Timer 1 Power Control</span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4717bc50282d22426d2e1508a4466447"> 2995</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWD_P0          0x00000001  // Watchdog Timer 0 Power Control</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCTIMER register.</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a99ec42283968ef41a57e1b8ccff3df65"> 3002</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P5       0x00000020  // Timer 5 Power Control</span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa3581554d652b3f61c0c435d69d12ab6"> 3003</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P4       0x00000010  // Timer 4 Power Control</span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1d94876327854feb037ac20db4195d3a"> 3004</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P3       0x00000008  // Timer 3 Power Control</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a377bce03fa5ae489ab1a81d5cbc35f1b"> 3005</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P2       0x00000004  // Timer 2 Power Control</span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a752e3a286f48e87722086ba1587b9298"> 3006</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P1       0x00000002  // Timer 1 Power Control</span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad01ccb3080785ebe3a79df66d71e42bf"> 3007</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P0       0x00000001  // Timer 0 Power Control</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCGPIO register.</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1686f57f32be277e393b375dd6a0501c"> 3014</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P14       0x00004000  // GPIO Port Q Power Control</span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7b069fac0baed81ebb27c177d97e16b5"> 3015</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P13       0x00002000  // GPIO Port P Power Control</span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a72dd0820e2e857a499265b6771d27387"> 3016</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P12       0x00001000  // GPIO Port N Power Control</span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad0d9d4d8be1f1201e0ac9489d00c920e"> 3017</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P11       0x00000800  // GPIO Port M Power Control</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a19411798793c164e5ed2975746d8d989"> 3018</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P10       0x00000400  // GPIO Port L Power Control</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae79a369d9495911a71004f26ad0764b7"> 3019</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P9        0x00000200  // GPIO Port K Power Control</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7e107a6c8368cf3e5ef579a5085cd7a9"> 3020</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P8        0x00000100  // GPIO Port J Power Control</span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a43166d785e2d66ba9a533bc4716cd664"> 3021</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P7        0x00000080  // GPIO Port H Power Control</span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a38c34db456a7a9cb7795e3e566d44cce"> 3022</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P6        0x00000040  // GPIO Port G Power Control</span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a030d1346b8fe160650a1b626721e8263"> 3023</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P5        0x00000020  // GPIO Port F Power Control</span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a70eebd2226cd73125b3c83cc1d98dcc7"> 3024</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P4        0x00000010  // GPIO Port E Power Control</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4bf0ce70619518888e7ca73422b335fd"> 3025</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P3        0x00000008  // GPIO Port D Power Control</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a38632d6a0913edb74eeab64e14294c08"> 3026</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P2        0x00000004  // GPIO Port C Power Control</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a16477f6cae295460c0255141784a39fe"> 3027</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P1        0x00000002  // GPIO Port B Power Control</span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aed8679f01a1eb69e3715ac7b54023650"> 3028</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P0        0x00000001  // GPIO Port A Power Control</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCDMA register.</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab87a4a902367413a4dd0f5140a13b56e"> 3035</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCDMA_P0         0x00000001  // uDMA Module Power Control</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCHIB register.</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab2d2839343675e9762f122cfbd08b758"> 3042</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCHIB_P0         0x00000001  // Hibernation Module Power Control</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCUART register.</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0bce469ab2d88b8cf400cd1f195d8deb"> 3049</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P7        0x00000080  // UART Module 7 Power Control</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a57c5d7a3ff583b18674f1a4f144e1168"> 3050</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P6        0x00000040  // UART Module 6 Power Control</span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4954280685345680e22cce9055f89725"> 3051</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P5        0x00000020  // UART Module 5 Power Control</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a52db149a8f2dcc43b5f4ec422bdc5302"> 3052</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P4        0x00000010  // UART Module 4 Power Control</span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8b8e561c537dac04e22c75df36bdba2e"> 3053</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P3        0x00000008  // UART Module 3 Power Control</span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad79128ecdb0a0509bd3bffbf079bea4e"> 3054</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P2        0x00000004  // UART Module 2 Power Control</span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaaab26d8ac882d27ae15d37cc68e0ae6"> 3055</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P1        0x00000002  // UART Module 1 Power Control</span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8e29fe764093025891ff503b36552073"> 3056</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P0        0x00000001  // UART Module 0 Power Control</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCSSI register.</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af9eee434bd512ca40156ee7db82a16b7"> 3063</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P3         0x00000008  // SSI Module 3 Power Control</span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac452ee9d9d40af5e84380fd79cea205a"> 3064</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P2         0x00000004  // SSI Module 2 Power Control</span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2a4441be8a95dd2bd0b5b92f6580173e"> 3065</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P1         0x00000002  // SSI Module 1 Power Control</span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afc6767e1fd8d8b013293dab912674d80"> 3066</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P0         0x00000001  // SSI Module 0 Power Control</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCI2C register.</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae90ec37a6b3f5acb11bcfea5d10befec"> 3073</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P5         0x00000020  // I2C Module 5 Power Control</span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af213ef51f8131df5951568b7b280e47a"> 3074</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P4         0x00000010  // I2C Module 4 Power Control</span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6e3a7fd8841d040a8a454d9672c78eba"> 3075</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P3         0x00000008  // I2C Module 3 Power Control</span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6bb1e3d3e8ae92427ed9cf1f89420f56"> 3076</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P2         0x00000004  // I2C Module 2 Power Control</span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6d67687113f33ecdb630e6914a2d8305"> 3077</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P1         0x00000002  // I2C Module 1 Power Control</span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af091a6ba29caccd28d1fdca0899c8806"> 3078</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P0         0x00000001  // I2C Module 0 Power Control</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCUSB register.</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a60fd7a6d7011178ccf893ed6d220285e"> 3085</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUSB_P0         0x00000001  // USB Module Power Control</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCCAN register.</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab2948b3c7fcc2a3a18d25b5cbca83b48"> 3092</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCCAN_P1         0x00000002  // CAN Module 1 Power Control</span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a282414a2c607b20c74ad5d0bdf3b5381"> 3093</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCCAN_P0         0x00000001  // CAN Module 0 Power Control</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCADC register.</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adc0de4fad3161f79665319abfa36948f"> 3100</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCADC_P1         0x00000002  // ADC Module 1 Power Control</span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aabfcf9756ec06c3920974ab5a5355ff2"> 3101</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCADC_P0         0x00000001  // ADC Module 0 Power Control</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCACMP register.</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7416deac6e0013e95182f2dcf6ce8c9d"> 3108</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCACMP_P0        0x00000001  // Analog Comparator Module 0 Power</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCPWM register.</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a13fea644952edb61d8b69b17ebc21437"> 3116</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCPWM_P1         0x00000002  // PWM Module 1 Power Control</span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a799ebfea35587aeebc181bddd64e6278"> 3117</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCPWM_P0         0x00000001  // PWM Module 0 Power Control</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCQEI register.</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a36e83bb66118691d714c916940e85319"> 3124</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCQEI_P1         0x00000002  // QEI Module 1 Power Control</span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9e3c9d3ae894909f5329863a3610e7c1"> 3125</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCQEI_P0         0x00000001  // QEI Module 0 Power Control</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCLPC register.</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0f843c9fdfe0a28e3e43a1be9f5fe2ac"> 3132</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLPC_P0         0x00000001  // LPC Module Power Control</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCPECI register.</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#add37a709c72a0f4697fe59d4d0a7f9d3"> 3139</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCPECI_P0        0x00000001  // PECI Module Power Control</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCFAN register.</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aef3ee57139f0fb08a2170209440bcfb7"> 3146</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCFAN_P0         0x00000001  // FAN Module Power Control</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCEEPROM</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a230b3c56eae7af419420c3136b85a6bd"> 3154</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEEPROM_P0      0x00000001  // EEPROM Module Power Control</span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCWTIMER</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5fc625a52162e0e02da06d0894d7bf5"> 3162</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER_P5      0x00000020  // Wide Timer 5 Power Control</span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abf858f525c508d475ea928d2baf8523a"> 3163</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER_P4      0x00000010  // Wide Timer 4 Power Control</span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae93ad2e4034261d0acec2cac4775522a"> 3164</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER_P3      0x00000008  // Wide Timer 3 Power Control</span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a92f11192d2495e7944252ecb9faadf37"> 3165</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER_P2      0x00000004  // Wide Timer 2 Power Control</span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afa9b0c9953fc440522df9a2c0fefdd6a"> 3166</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER_P1      0x00000002  // Wide Timer 1 Power Control</span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a610d275a2686428c291bd1d17b3e0bb5"> 3167</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER_P0      0x00000001  // Wide Timer 0 Power Control</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRWD register.</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a35e40ea6861e8b56b1cf070ed167faf5"> 3174</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWD_R1          0x00000002  // Watchdog Timer 1 Peripheral</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a709c123c8c17823fa6af84d59f899bd7"> 3176</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWD_R0          0x00000001  // Watchdog Timer 0 Peripheral</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRTIMER register.</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afd283cdb9a0db503a0a5494fc89cedb3"> 3184</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R5       0x00000020  // Timer 5 Peripheral Ready</span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1c6ff3743c8b72ba02f43e697cb934a8"> 3185</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R4       0x00000010  // Timer 4 Peripheral Ready</span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa544258133df772b36404afafc8f23e4"> 3186</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R3       0x00000008  // Timer 3 Peripheral Ready</span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1d070138e0a0dc8adfe95bb0901d10dd"> 3187</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R2       0x00000004  // Timer 2 Peripheral Ready</span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7f9208ad0aa58957d292dfd971c7ca03"> 3188</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R1       0x00000002  // Timer 1 Peripheral Ready</span></div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afd9c401e5c31de4f2b7d413c28c75bea"> 3189</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R0       0x00000001  // Timer 0 Peripheral Ready</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRGPIO register.</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#affc57991e012f57ae2c63ca4b78313c9"> 3196</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R14       0x00004000  // GPIO Port Q Peripheral Ready</span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a87fbeacc0422a74b98c9536a8f82d907"> 3197</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R13       0x00002000  // GPIO Port P Peripheral Ready</span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af167e1bb0834d4b261e564180244d59c"> 3198</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R12       0x00001000  // GPIO Port N Peripheral Ready</span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7039366448060c203b266ff3732f764b"> 3199</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R11       0x00000800  // GPIO Port M Peripheral Ready</span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3b094fbdb679e264f1e090624b769af5"> 3200</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R10       0x00000400  // GPIO Port L Peripheral Ready</span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a611dbcea981d6a14acf9e3a2f3a520ab"> 3201</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R9        0x00000200  // GPIO Port K Peripheral Ready</span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae8265180bdc53506592b3ba8001d8505"> 3202</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R8        0x00000100  // GPIO Port J Peripheral Ready</span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adf3620981e64b29ef092c121de863b86"> 3203</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R7        0x00000080  // GPIO Port H Peripheral Ready</span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a55c17daee1947d6235eee2434de8984c"> 3204</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R6        0x00000040  // GPIO Port G Peripheral Ready</span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab1c7f1915262120245a0f9a026e6725b"> 3205</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R5        0x00000020  // GPIO Port F Peripheral Ready</span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8f9a5234261b7fc5709c6333331e45f9"> 3206</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R4        0x00000010  // GPIO Port E Peripheral Ready</span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abce71cd51d2b3d70e8a6f11926d11292"> 3207</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R3        0x00000008  // GPIO Port D Peripheral Ready</span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1442c5cbea0d79ac7cc649efb8cc0ab6"> 3208</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R2        0x00000004  // GPIO Port C Peripheral Ready</span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5351c84c64f9f2428938aea813b630e6"> 3209</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R1        0x00000002  // GPIO Port B Peripheral Ready</span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa9b37a30d98229c7de44b5a7d188a255"> 3210</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R0        0x00000001  // GPIO Port A Peripheral Ready</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRDMA register.</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1ce8a136fc1115f06fa1bb7d111baed1"> 3217</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRDMA_R0         0x00000001  // uDMA Module Peripheral Ready</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRHIB register.</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a894461eb0350f12e6347e1ace24e7f4c"> 3224</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRHIB_R0         0x00000001  // Hibernation Module Peripheral</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUART register.</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a30460df5c239e22413a654302b59e1bd"> 3232</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R7        0x00000080  // UART Module 7 Peripheral Ready</span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1ae44a45c7cffe616f5a9f51bb9fac31"> 3233</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R6        0x00000040  // UART Module 6 Peripheral Ready</span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a351d3240e136e3984c1ca18c707c3f42"> 3234</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R5        0x00000020  // UART Module 5 Peripheral Ready</span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ace47b724101dcf7199020011da52bb3c"> 3235</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R4        0x00000010  // UART Module 4 Peripheral Ready</span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a492ccae3a143354c859f47dee3c1a3e1"> 3236</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R3        0x00000008  // UART Module 3 Peripheral Ready</span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7447b7ad545125020e773a790f15a3c3"> 3237</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R2        0x00000004  // UART Module 2 Peripheral Ready</span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5ae46e204de51df12edad9f89aaa848e"> 3238</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R1        0x00000002  // UART Module 1 Peripheral Ready</span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a04ce682749f7b99c7d98fd42b82fc1ce"> 3239</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R0        0x00000001  // UART Module 0 Peripheral Ready</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRSSI register.</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac2bc062c64e25efec7334be6af08f26a"> 3246</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R3         0x00000008  // SSI Module 3 Peripheral Ready</span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a06fa50a3a9d867611f9d5724a656c841"> 3247</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R2         0x00000004  // SSI Module 2 Peripheral Ready</span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac187c1260317b8268d051e5c0ee27720"> 3248</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R1         0x00000002  // SSI Module 1 Peripheral Ready</span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac113b030e88347e38d180c3d39b886b4"> 3249</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R0         0x00000001  // SSI Module 0 Peripheral Ready</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRI2C register.</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8a2c5444ca345cb06e24ce2a4e7eaa5f"> 3256</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R5         0x00000020  // I2C Module 5 Peripheral Ready</span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7c36dab0cdfb4cedb06b5f613d7380be"> 3257</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R4         0x00000010  // I2C Module 4 Peripheral Ready</span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a532384d2a00a3fe2174e804df2bc3b74"> 3258</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R3         0x00000008  // I2C Module 3 Peripheral Ready</span></div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0e9c95e1b4a3cf4e151324cb2547e6f6"> 3259</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R2         0x00000004  // I2C Module 2 Peripheral Ready</span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7ba8b6b1d3b73409196238a8f92b6a5a"> 3260</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R1         0x00000002  // I2C Module 1 Peripheral Ready</span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a01cb79308eb4c4f1165b75e9845404fb"> 3261</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R0         0x00000001  // I2C Module 0 Peripheral Ready</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUSB register.</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afdbbb1d7b19933669b41b651d9c0395a"> 3268</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUSB_R0         0x00000001  // USB Module Peripheral Ready</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRCAN register.</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a180253d4d4f3e499dd66d8a03dff83a2"> 3275</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN_R1         0x00000002  // CAN Module 1 Peripheral Ready</span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3a365e7442b9489bd0cc5e877c3d2dac"> 3276</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN_R0         0x00000001  // CAN Module 0 Peripheral Ready</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRADC register.</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa34ea4b910805d6602149f7d0a4c3c10"> 3283</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRADC_R1         0x00000002  // ADC Module 1 Peripheral Ready</span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7ae875c9ef26decd56b7d0efa0d28151"> 3284</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRADC_R0         0x00000001  // ADC Module 0 Peripheral Ready</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRACMP register.</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a26f957f825c3e4cce5c15f247cfb09f7"> 3291</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRACMP_R0        0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRPWM register.</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a66d0a677dc20553f21764f5e8d3f5168"> 3299</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRPWM_R1         0x00000002  // PWM Module 1 Peripheral Ready</span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a677a67e7d77d4b135567f152fab6c14b"> 3300</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRPWM_R0         0x00000001  // PWM Module 0 Peripheral Ready</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRQEI register.</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2b71625df897d745a41c8e5642441e75"> 3307</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRQEI_R1         0x00000002  // QEI Module 1 Peripheral Ready</span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aab8218892c6d4f83d2419aad1287313c"> 3308</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRQEI_R0         0x00000001  // QEI Module 0 Peripheral Ready</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRLPC register.</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae7668833409ef7ab3ae63d1150c15985"> 3315</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRLPC_R0         0x00000001  // LPC Module Peripheral Ready</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRPECI register.</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7eb94c9cf90489a0d88d4b2862f5be6a"> 3322</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRPECI_R0        0x00000001  // PECI Module Peripheral Ready</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRFAN register.</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3492adc03e60b24a6870d4c58599d5cc"> 3329</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRFAN_R0         0x00000001  // FAN Module Peripheral Ready</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PREEPROM</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa027cac7e8e93ad722b576e0821450b2"> 3337</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREEPROM_R0      0x00000001  // EEPROM Module Peripheral Ready</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRWTIMER</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa04336199d1595f8d13b0a5c150b955e"> 3345</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R5      0x00000020  // Wide Timer 5 Peripheral Ready</span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a67b9baa2f6b9175110bd463a992a06a3"> 3346</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R4      0x00000010  // Wide Timer 4 Peripheral Ready</span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a86967926cb6326373a92ad184d8e2780"> 3347</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R3      0x00000008  // Wide Timer 3 Peripheral Ready</span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a29d15cedb70415d6812d21d03223bb8f"> 3348</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R2      0x00000004  // Wide Timer 2 Peripheral Ready</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab18c84e65b0cc649595ecaef4c18fb4f"> 3349</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R1      0x00000002  // Wide Timer 1 Peripheral Ready</span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afd667fbbd78a09580ed7a6adb7c97a6b"> 3350</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R0      0x00000001  // Wide Timer 0 Peripheral Ready</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment">// The following definitions are deprecated.</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">#ifndef DEPRECATED</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment">// The following are deprecated defines for the System Control register</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">// addresses.</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa75936ab526c222464e64b8dd67a0015"> 3365</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHSCTL        0x400FE06C  // GPIO High-Speed Control</span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8b7d102f3ef1b8e72c1dc4e59bcebb73"> 3366</a></span>&#160;<span class="preprocessor">#define SYSCTL_USER0            0x400FE1E0  // NV User Register 0</span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a593619b259753a70e282431b039567a3"> 3367</a></span>&#160;<span class="preprocessor">#define SYSCTL_USER1            0x400FE1E4  // NV User Register 1</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_DID0</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a16fab30229e50e97c454779527ff21fb"> 3375</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_MASK    0x70000000  // DID0 version mask</span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af8bb02a59247d7b08c480087ab2e1480"> 3376</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_MASK  0x00FF0000  // Device Class</span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac785d37195907bd93e0ff6142545dd6c"> 3377</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_MASK    0x0000FF00  // Major revision mask</span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a17b065dbf6c88ad705abbfb1676fc621"> 3378</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_A       0x00000000  // Major revision A</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a567bdc4041fd25e517ae4bfefe56cac0"> 3379</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_B       0x00000100  // Major revision B</span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9d4cd1996709fedcc36ad2c26c551571"> 3380</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_C       0x00000200  // Major revision C</span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0cb1d9f94ce6656a9bb42125297dacfb"> 3381</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_MASK    0x000000FF  // Minor revision mask</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_DID1</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adf0fa38d20bea1cf67cc0afda5a1f633"> 3389</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_MASK    0xF0000000  // Register version mask</span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a66b84de779d7b3dbdb4554b4f9dd60b0"> 3390</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_MASK    0x0F000000  // Family mask</span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab8e17acf74d1e3963456cb6153e26c14"> 3391</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_S       0x00000000  // Stellaris family</span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a76d5c69c65f3ca5afa723a12d79fdb66"> 3392</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_MASK  0x00FF0000  // Part number mask</span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad7fd34fd9b4f86c9ef0834c2ff8eb2ac"> 3393</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_MASK 0x0000E000  // Pin count</span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aefcdc20b79db7ea39dca801de7d05bcc"> 3394</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_MASK   0x000000E0  // Temperature range mask</span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9c8296b6274230daca4a92527594e967"> 3395</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_MASK    0x00000018  // Package mask</span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7c284ee431789ac706f8d537537d7f56"> 3396</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_48QFP   0x00000008  // QFP package</span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a29a41f5c7cec39ba357c62b73e2aa3cd"> 3397</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_MASK   0x00000003  // Qualification status mask</span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af3aad9686306e285675ff36d8b0d26d4"> 3398</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_28SOIC  0x00000000  // SOIC package</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a978bd7f5cbc3822b310002e635648d4a"> 3399</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_SHIFT 16</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_DC0</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa08a1badc600a798b12734748baac0d3"> 3407</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_MASK  0xFFFF0000  // SRAM size mask</span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7077538c4924b760547326e7a365242f"> 3408</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_MASK 0x0000FFFF  // Flash size mask</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_DC1</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a162a7820de6932392f477cd80c2e5b70"> 3416</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_PWM          0x00100000  // PWM Module Present</span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6f1b72cb00d2133edd52d088e162e2f9"> 3417</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC          0x00010000  // ADC Module Present</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a016e33827cb62fe26dc1d02648adbd98"> 3418</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_SYSDIV_MASK  0x0000F000  // Minimum system divider mask</span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2733c80ebaddcac93fa60837cfabbb50"> 3419</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADCSPD_MASK  0x00000F00  // ADC speed mask</span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afdc50a5b99818efcd0b6e42c8ecb141c"> 3420</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADCSPD_M     0x00000F00  // Max ADC Speed</span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae670f28f99257b60e8d14919d383afb0"> 3421</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADCSPD_125K  0x00000000  // 125Ksps ADC</span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a72e641c2940fc5a9a9787f263b9c5bbd"> 3422</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADCSPD_250K  0x00000100  // 250K samples/second</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a97628a2a9ed59fed921762962661e32f"> 3423</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADCSPD_500K  0x00000200  // 500K samples/second</span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1405d0af7f1229fa047272ad3dbb6ba0"> 3424</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADCSPD_1M    0x00000300  // 1M samples/second</span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a279efcace8d857521e88b59c2c8827c1"> 3425</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_WDOG         0x00000008  // Watchdog present</span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abf8b39925135ce36d00c3c35d4d7ef2c"> 3426</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_WDT          0x00000008  // Watchdog Timer Present</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_DC2</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2263b850d0067afe55ec8805923fb343"> 3434</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C          0x00001000  // I2C present</span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a572dea7af2fbe21c059c550a55140e39"> 3435</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_QEI          0x00000100  // QEI present</span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6608baa667120d6246453dcd6236ee9b"> 3436</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_SSI          0x00000010  // SSI present</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_DC3</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a346feb5c41208ce42986181a9f50c3ef"> 3444</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC7         0x00800000  // ADC7 Pin Present</span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5c6407d902299e63abd9e2002db7f1f3"> 3445</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC6         0x00400000  // ADC6 Pin Present</span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa9bb2e29a01ad1869c9c426d036d845e"> 3446</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC5         0x00200000  // ADC5 Pin Present</span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a35ade9f1c57d9278042b3403fd599078"> 3447</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC4         0x00100000  // ADC4 Pin Present</span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a40eb1d5b2eb00035e53ef56d5e9f76a7"> 3448</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC3         0x00080000  // ADC3 Pin Present</span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#accfcf8e4867464a8b5e31414be7737cc"> 3449</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC2         0x00040000  // ADC2 Pin Present</span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a784a662b55616150a10a21eebfd2c682"> 3450</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC1         0x00020000  // ADC1 Pin Present</span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad6ff0585d2b780feae9a73c6b7357932"> 3451</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0         0x00010000  // ADC0 Pin Present</span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2356ed74901f6157cdebc5498eb21e32"> 3452</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_MC_FAULT0    0x00008000  // MC0 fault pin present</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="comment">// SYSCTL_PBORCTL register.</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaf30460c832f57a937bf929bddb8e617"> 3460</a></span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL_BOR_MASK 0x0000FFFC  // BOR wait timer</span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a52d52b8ffb4bc4f4d7522dd9334e7bc2"> 3461</a></span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL_BOR_SH   2</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">// SYSCTL_LDOPCTL register.</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a67628e61f9253d01dde34b5324cd6c7f"> 3469</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOPCTL_MASK     0x0000003F  // Voltage adjust mask</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_SRCR0</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aab4499fcb5954ada5db83fc115bf66b1"> 3477</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_PWM        0x00100000  // PWM Reset Control</span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abc9953f2c5765f2d0d889b65c851e4fd"> 3478</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_ADC        0x00010000  // ADC0 Reset Control</span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a03e90b33e3d273e091b770596a8bfaa9"> 3479</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_WDT        0x00000008  // WDT Reset Control</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_RESC</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a464fcfd9686260671aa06c046260f557"> 3487</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDOG        0x00000008  // Watchdog reset</span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a410a807fac3a3a5c41270df5e1b13d4e"> 3488</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDT         0x00000008  // Watchdog Timer Reset</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;</div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_RCC</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5ba712f7625b543eb4888ded74a4a869"> 3496</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_MASK  0x07800000  // System clock divider</span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af762fb0fdc57a69ecd09f332867727ae"> 3497</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_USE_SYSDIV   0x00400000  // Use sytem clock divider</span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acf07022d9fbd35d43ddd457353a20037"> 3498</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_USE_PWMDIV   0x00100000  // Use PWM clock divider</span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5e15a75863a2b288387662de01f59e84"> 3499</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_MASK  0x000E0000  // PWM clock divider</span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abc35f528875fed4fdb108b714b2b919b"> 3500</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OE           0x00001000  // PLL output enable</span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a88b8a69693df8ad1772e7c13a35086a6"> 3501</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_3_68MHz 0x00000140  // Using a 3.6864 MHz crystal</span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6f3dc5492a3c41e64c692bbdff569819"> 3502</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_4MHz    0x00000180  // Using a 4 MHz crystal</span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1e3c5cee1ded72a0214bf73697b6cea2"> 3503</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_MASK    0x000003C0  // Crystal attached to main osc</span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adaba83b7fd53775cb6545334f638afb3"> 3504</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_MASK  0x00000030  // Oscillator input select</span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0aa63e7935f30f040b80c3ee080b376b"> 3505</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_SHIFT 23          // Shift to the SYSDIV field</span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad6243e875b5d782d30f8742c7f40d3b3"> 3506</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_SHIFT 17          // Shift to the PWMDIV field</span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5a81e2c1370bfa2076a070d63d7920d5"> 3507</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_SHIFT   6           // Shift to the XTAL field</span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a08736da85da8cc5967aff774c70230b7"> 3508</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_SHIFT 4           // Shift to the OSCSRC field</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_PLLCFG</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0752e9e6778df033c09dd43b1416b28f"> 3516</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG_OD_MASK   0x0000C000  // Output divider</span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a726a6a0462d6343dfc1d435a7926c8e5"> 3517</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG_F_MASK    0x00003FE0  // PLL multiplier</span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9b6fd9d89b22a3860173059051e09031"> 3518</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG_R_MASK    0x0000001F  // Input predivider</span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7c43f4fce83db6f9d5ff3777eccfbfea"> 3519</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG_F_SHIFT   5</span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa49f94229df39312f5ad25b09c7e1169"> 3520</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLCFG_R_SHIFT   0</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment">// SYSCTL_GPIOHSCTL register.</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac04339613a33b8ecf9d34600df326884"> 3528</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHSCTL_PORTA  0x00000001  // Port A High-Speed</span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ade7877f0637de9144c8608f1b762843d"> 3529</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHSCTL_PORTB  0x00000002  // Port B High-Speed</span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aee58e3c40ce33859bb34e4a214e62c37"> 3530</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHSCTL_PORTC  0x00000004  // Port C High-Speed</span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1770b7693a45c19f58175e7e2eef42f5"> 3531</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHSCTL_PORTD  0x00000008  // Port D High-Speed</span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9685b138d066d3ce50197bde43321cbf"> 3532</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHSCTL_PORTE  0x00000010  // Port E High-Speed</span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2f9da0c017682facb7aa4e5769c3b946"> 3533</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHSCTL_PORTF  0x00000020  // Port F High-Speed</span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adf239e978a15f9d757297d71b357ee1e"> 3534</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHSCTL_PORTG  0x00000040  // Port G High-Speed</span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6f8d9330bf821a7cd6a72ff56504e746"> 3535</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHSCTL_PORTH  0x00000080  // Port H High-Speed</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;</div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_RCC2</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a507571539b72015c6be1910cf5e4a752"> 3543</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_USEFRACT    0x40000000  // Use fractional divider</span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa4f27eda6fa3734b3fb3df4e44d948af"> 3544</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_MSK 0x1F800000  // System clock divider</span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae6be8536ebc3e7768828d93a7e8c63b9"> 3545</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_FRACT       0x00400000  // Fractional divide</span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a82dec438ce340dd83389482cbbb07a1e"> 3546</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_MSK 0x00000070  // Oscillator input select</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_RCGC0</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6d9e9f3883e0f2026f8d11a04745bfb9"> 3554</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_PWM        0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6b2a4a985d2746b7d57a5414f56ab06a"> 3555</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC        0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afaae308b14ad35519ded7f439fe08936"> 3556</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_WDT        0x00000008  // WDT Clock Gating Control</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_SCGC0</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1d4e2b15be42d600f40e4901b27044ea"> 3564</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_PWM        0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5a93853d4716c997cbedf081e969c808"> 3565</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC        0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1358c889ade9ee60ad0d6bb3efbc2fa1"> 3566</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_WDT        0x00000008  // WDT Clock Gating Control</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_DCGC0</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a87bcfc370f6c2a1979a5a6819bafca5d"> 3574</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_PWM        0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a604222afd0f55151988c9572a4db13d5"> 3575</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_ADC        0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a503ae7b5d6925438d6ae230bfc11a8fd"> 3576</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_WDT        0x00000008  // WDT Clock Gating Control</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment">// SYSCTL_DSLPCLKCFG register.</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a777c6e17c31a209469a632b144f26b94"> 3584</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_MSK 0x1F800000  // Deep sleep system clock override</span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adf0495b5e709891d657784d8bc4ab2ad"> 3585</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_MSK 0x00000070  // Deep sleep oscillator override</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="comment">// SYSCTL_CLKVCLR register.</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5d9931f57f4660af559082012ff35d2"> 3593</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKVCLR_CLR      0x00000001  // Clear clock verification fault</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment">// SYSCTL_LDOARST register.</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4228b5ef0b597ca5e98222cc65e107f3"> 3601</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOARST_ARST     0x00000001  // Allow LDO to reset device</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_SRCR0,</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="comment">// SYSCTL_RCGC0, SYSCTL_SCGC0, and SYSCTL_DCGC0 registers.</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7d4f924aa4df8fdf42340ffef96b3a08"> 3609</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET0_CAN2        0x04000000  // CAN 2 module</span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7ac1429b975767bc42d7386e49351d49"> 3610</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET0_CAN1        0x02000000  // CAN 1 module</span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad7006db23e0395f34e78d006ffacf011"> 3611</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET0_CAN0        0x01000000  // CAN 0 module</span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9f4862becc5bc80f11b63bfbc4665c75"> 3612</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET0_PWM         0x00100000  // PWM module</span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3956b0d55a1d90e57b238454e2004c81"> 3613</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET0_ADC         0x00010000  // ADC module</span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4efa6f6c6cccf07a4717efa53c5f8848"> 3614</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET0_ADCSPD_MASK 0x00000F00  // ADC speed mask</span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a08d0560f5ec20b63a005c9e87526f4c9"> 3615</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET0_ADCSPD_125K 0x00000000  // 125Ksps ADC</span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0b9018c103fe80f4c5da99778a86b01a"> 3616</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET0_ADCSPD_250K 0x00000100  // 250Ksps ADC</span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac4ef96e0239139eac30353b996b8280e"> 3617</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET0_ADCSPD_500K 0x00000200  // 500Ksps ADC</span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adea9af32b394181a8c0b277105a50507"> 3618</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET0_ADCSPD_1M   0x00000300  // 1Msps ADC</span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afca72cec349fb5fb53609c39089ebeb8"> 3619</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET0_HIB         0x00000040  // Hibernation module</span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aab9b99101ee2817c91dba3bf75ccc712"> 3620</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET0_WDOG        0x00000008  // Watchdog module</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_SRCR1,</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="comment">// SYSCTL_RCGC1, SYSCTL_SCGC1, and SYSCTL_DCGC1 registers.</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8a946f2b2c97b292e0ad151b66c62943"> 3628</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_COMP2       0x04000000  // Analog comparator module 2</span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae1258a9760abdf4d24debcd059901cf4"> 3629</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_COMP1       0x02000000  // Analog comparator module 1</span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad0a7d439d29d84d15c8af8c1c94997a0"> 3630</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_COMP0       0x01000000  // Analog comparator module 0</span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a21aa3b8bc39151b473caf89b492442fb"> 3631</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_TIMER3      0x00080000  // Timer module 3</span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ace6b698800bd7105a7fc52a1b0d789bd"> 3632</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_TIMER2      0x00040000  // Timer module 2</span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7527bbcf2cd3da04f4aaa9a4ddefb395"> 3633</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_TIMER1      0x00020000  // Timer module 1</span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac12e5beced57f590616fcc6b0fd114ad"> 3634</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_TIMER0      0x00010000  // Timer module 0</span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3094f74519fa1732417b962e8120ac87"> 3635</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_I2C1        0x00002000  // I2C module 1</span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2c9e81c5a9b945c7f472afb437b40134"> 3636</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_I2C0        0x00001000  // I2C module 0</span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a63c0eb24374f8e3c9b1c524df9241b22"> 3637</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_I2C         0x00001000  // I2C module</span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acf3463198ca9fad2545f367eda774540"> 3638</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_QEI1        0x00000200  // QEI module 1</span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aec7db3c9feeba97d17b0c744768c7bd2"> 3639</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_QEI         0x00000100  // QEI module</span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afed9379a93d2d4a650d41a9fbad8c0bf"> 3640</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_QEI0        0x00000100  // QEI module 0</span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aee555bbbd7defd962839c7b6c97e679e"> 3641</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_SSI1        0x00000020  // SSI module 1</span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a296b63cd73291c818a09701f51ca4a9d"> 3642</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_SSI0        0x00000010  // SSI module 0</span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5e02a2b458e1482c64bcf549e8c6364f"> 3643</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_SSI         0x00000010  // SSI module</span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abad573158c49d084bf7a67c1a3fb2ef0"> 3644</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_UART2       0x00000004  // UART module 2</span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a04418b9a81f2e1b1b171ad787c91a8cf"> 3645</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_UART1       0x00000002  // UART module 1</span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4c082ebb0124e47ac61ae691a676ffb9"> 3646</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET1_UART0       0x00000001  // UART module 0</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_SRCR2,</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="comment">// SYSCTL_RCGC2, SYSCTL_SCGC2, and SYSCTL_DCGC2 registers.</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af6e9a24616086faedc39a6c9bfb3d449"> 3654</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET2_ETH         0x50000000  // ETH module</span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9d4cce420c8ccce5c68331bbaaf55f99"> 3655</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET2_GPIOH       0x00000080  // GPIO H module</span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a84b8400b25ac73b183a60734563c504a"> 3656</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET2_GPIOG       0x00000040  // GPIO G module</span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a43792fa26bfa10aef9aabdd04cef1323"> 3657</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET2_GPIOF       0x00000020  // GPIO F module</span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afdf46d9c1487ad67abb384b507896c37"> 3658</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET2_GPIOE       0x00000010  // GPIO E module</span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8ef704585796a05bde13bf891a9641de"> 3659</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET2_GPIOD       0x00000008  // GPIO D module</span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a160797d0b0bfd7ebd49852b1b87309c4"> 3660</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET2_GPIOC       0x00000004  // GPIO C module</span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a68f91cbddfe0a61b978018f4f1e0aab6"> 3661</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET2_GPIOB       0x00000002  // GPIO B module</span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a368049af3dd8a48ce99125c2dc6fe561"> 3662</a></span>&#160;<span class="preprocessor">#define SYSCTL_SET2_GPIOA       0x00000001  // GIPO A module</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_RIS,</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="comment">// SYSCTL_IMC, and SYSCTL_IMS registers.</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4e5f38506932ca823269d31c0465bc43"> 3670</a></span>&#160;<span class="preprocessor">#define SYSCTL_INT_PLL_LOCK     0x00000040  // PLL lock interrupt</span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a37e2965dda75baeca34227b940012e5e"> 3671</a></span>&#160;<span class="preprocessor">#define SYSCTL_INT_CUR_LIMIT    0x00000020  // Current limit interrupt</span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac0bb5477c8e14fdcdf576210840ee088"> 3672</a></span>&#160;<span class="preprocessor">#define SYSCTL_INT_IOSC_FAIL    0x00000010  // Internal oscillator failure int</span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5abfe8652860b875037eeb0f6f5bde98"> 3673</a></span>&#160;<span class="preprocessor">#define SYSCTL_INT_MOSC_FAIL    0x00000008  // Main oscillator failure int</span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa565fba96e615a039634db17a817ef06"> 3674</a></span>&#160;<span class="preprocessor">#define SYSCTL_INT_POR          0x00000004  // Power on reset interrupt</span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae37cf17b6704cd7f245ab63d77270e93"> 3675</a></span>&#160;<span class="preprocessor">#define SYSCTL_INT_BOR          0x00000002  // Brown out interrupt</span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a42972e7a549098619f0f015b34d5801c"> 3676</a></span>&#160;<span class="preprocessor">#define SYSCTL_INT_PLL_FAIL     0x00000001  // PLL failure interrupt</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;</div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;}</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STELLARIS_HW_SYSCTL_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
