#ifndef NVIC_CUSTOM_H
#define NVIC_CUSTOM_H
#ifndef DRIVER_PORT_H_
#define DRIVER_PORT_H_

// Toàn bộ nội dung driver_port.h ở đây

#endif /* DRIVER_PORT_H_ */

#include "S32K144.h"
#include <stdint.h>


/* ----------------------------------------------------------------------------
   -- NVIC Register Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NVIC_Register_Access_Layer
 * @{
 */

/** EWM - Register Layout Typedef */
typedef struct
{
	__IO uint32_t ISER[8U]; 	/*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
		uint32_t RESERVED0[24U];
	__IO uint32_t ICER[8U];		/*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
		uint32_t RESERVED1[24U];
	__IO uint32_t ISPR[8U];     /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
		uint32_t RESERVED2[24U];
	__IO uint32_t ICPR[8U];     /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
		uint32_t RESERVED3[24U];
	__I  uint32_t IABR[8U];    	/*!< Offset: 0x200 (R/ )  Interrupt Active bit Register */
		uint32_t RESERVED4[56U];
	__IO uint8_t  IP[240U];     /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
		uint32_t RESERVED5[644U];
	__O  uint32_t STIR;         /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
} NVIC_Type;

#define NVIC_BASE (0xE000E100UL)

#define NVIC ((NVIC_Type *) NVIC_BASE)

void NVIC_EnableIRQ(IRQn_Type IRQn);
void NVIC_DisableIRQ(IRQn_Type IRQn);
void NVIC_SetPriority(IRQn_Type IRQn, uint8_t priority);

#endif
