5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd generate8.vcd -o generate8.cdd -v generate8.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" generate8.v 1 26 1
2 1 9 d0011 1 3d 121002 0 0 1 2 2 $u0
1 A 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
4 1 0 0
3 1 main.$u1 "main.$u1" generate8.v 0 24 1
3 0 foo "main.f" generate8.v 30 34 1
1 a 32 830004 1 0 0 0 1 1 102
3 1 main.$u0 "main.$u0" generate8.v 0 13 1
2 2 10 130016 1 0 20004 0 0 1 4 0
2 3 10 d000f 0 1 400 0 0 f.a
2 4 10 d0016 1 37 11006 2 3
2 5 11 e000f 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 6 11 d000f 2 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 12 130016 1 0 20008 0 0 1 4 1
2 8 12 d000f 0 1 400 0 0 f.a
2 9 12 d0016 1 37 a 7 8
4 9 0 0
4 6 9 0
4 4 6 6
