
f3rc_r1_ashimawari.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008208  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  080083e8  080083e8  000093e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008778  08008778  0000a114  2**0
                  CONTENTS
  4 .ARM          00000008  08008778  08008778  00009778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008780  08008780  0000a114  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008780  08008780  00009780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008784  08008784  00009784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000114  20000000  08008788  0000a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  20000114  0800889c  0000a114  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f8  0800889c  0000a4f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a114  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015acb  00000000  00000000  0000a144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027a9  00000000  00000000  0001fc0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d8  00000000  00000000  000223b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eb0  00000000  00000000  00023690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027c78  00000000  00000000  00024540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001517f  00000000  00000000  0004c1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001033e7  00000000  00000000  00061337  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016471e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d70  00000000  00000000  00164764  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0016a4d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000114 	.word	0x20000114
 80001fc:	00000000 	.word	0x00000000
 8000200:	080083d0 	.word	0x080083d0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000118 	.word	0x20000118
 800021c:	080083d0 	.word	0x080083d0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_uldivmod>:
 8000c5c:	b953      	cbnz	r3, 8000c74 <__aeabi_uldivmod+0x18>
 8000c5e:	b94a      	cbnz	r2, 8000c74 <__aeabi_uldivmod+0x18>
 8000c60:	2900      	cmp	r1, #0
 8000c62:	bf08      	it	eq
 8000c64:	2800      	cmpeq	r0, #0
 8000c66:	bf1c      	itt	ne
 8000c68:	f04f 31ff 	movne.w	r1, #4294967295
 8000c6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c70:	f000 b96a 	b.w	8000f48 <__aeabi_idiv0>
 8000c74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c7c:	f000 f806 	bl	8000c8c <__udivmoddi4>
 8000c80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c88:	b004      	add	sp, #16
 8000c8a:	4770      	bx	lr

08000c8c <__udivmoddi4>:
 8000c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c90:	9d08      	ldr	r5, [sp, #32]
 8000c92:	460c      	mov	r4, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14e      	bne.n	8000d36 <__udivmoddi4+0xaa>
 8000c98:	4694      	mov	ip, r2
 8000c9a:	458c      	cmp	ip, r1
 8000c9c:	4686      	mov	lr, r0
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	d962      	bls.n	8000d6a <__udivmoddi4+0xde>
 8000ca4:	b14a      	cbz	r2, 8000cba <__udivmoddi4+0x2e>
 8000ca6:	f1c2 0320 	rsb	r3, r2, #32
 8000caa:	4091      	lsls	r1, r2
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb4:	4319      	orrs	r1, r3
 8000cb6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cbe:	fa1f f68c 	uxth.w	r6, ip
 8000cc2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cc6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cca:	fb07 1114 	mls	r1, r7, r4, r1
 8000cce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cd2:	fb04 f106 	mul.w	r1, r4, r6
 8000cd6:	4299      	cmp	r1, r3
 8000cd8:	d90a      	bls.n	8000cf0 <__udivmoddi4+0x64>
 8000cda:	eb1c 0303 	adds.w	r3, ip, r3
 8000cde:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ce2:	f080 8112 	bcs.w	8000f0a <__udivmoddi4+0x27e>
 8000ce6:	4299      	cmp	r1, r3
 8000ce8:	f240 810f 	bls.w	8000f0a <__udivmoddi4+0x27e>
 8000cec:	3c02      	subs	r4, #2
 8000cee:	4463      	add	r3, ip
 8000cf0:	1a59      	subs	r1, r3, r1
 8000cf2:	fa1f f38e 	uxth.w	r3, lr
 8000cf6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cfa:	fb07 1110 	mls	r1, r7, r0, r1
 8000cfe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d02:	fb00 f606 	mul.w	r6, r0, r6
 8000d06:	429e      	cmp	r6, r3
 8000d08:	d90a      	bls.n	8000d20 <__udivmoddi4+0x94>
 8000d0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d12:	f080 80fc 	bcs.w	8000f0e <__udivmoddi4+0x282>
 8000d16:	429e      	cmp	r6, r3
 8000d18:	f240 80f9 	bls.w	8000f0e <__udivmoddi4+0x282>
 8000d1c:	4463      	add	r3, ip
 8000d1e:	3802      	subs	r0, #2
 8000d20:	1b9b      	subs	r3, r3, r6
 8000d22:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d26:	2100      	movs	r1, #0
 8000d28:	b11d      	cbz	r5, 8000d32 <__udivmoddi4+0xa6>
 8000d2a:	40d3      	lsrs	r3, r2
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	e9c5 3200 	strd	r3, r2, [r5]
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	428b      	cmp	r3, r1
 8000d38:	d905      	bls.n	8000d46 <__udivmoddi4+0xba>
 8000d3a:	b10d      	cbz	r5, 8000d40 <__udivmoddi4+0xb4>
 8000d3c:	e9c5 0100 	strd	r0, r1, [r5]
 8000d40:	2100      	movs	r1, #0
 8000d42:	4608      	mov	r0, r1
 8000d44:	e7f5      	b.n	8000d32 <__udivmoddi4+0xa6>
 8000d46:	fab3 f183 	clz	r1, r3
 8000d4a:	2900      	cmp	r1, #0
 8000d4c:	d146      	bne.n	8000ddc <__udivmoddi4+0x150>
 8000d4e:	42a3      	cmp	r3, r4
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0xcc>
 8000d52:	4290      	cmp	r0, r2
 8000d54:	f0c0 80f0 	bcc.w	8000f38 <__udivmoddi4+0x2ac>
 8000d58:	1a86      	subs	r6, r0, r2
 8000d5a:	eb64 0303 	sbc.w	r3, r4, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	2d00      	cmp	r5, #0
 8000d62:	d0e6      	beq.n	8000d32 <__udivmoddi4+0xa6>
 8000d64:	e9c5 6300 	strd	r6, r3, [r5]
 8000d68:	e7e3      	b.n	8000d32 <__udivmoddi4+0xa6>
 8000d6a:	2a00      	cmp	r2, #0
 8000d6c:	f040 8090 	bne.w	8000e90 <__udivmoddi4+0x204>
 8000d70:	eba1 040c 	sub.w	r4, r1, ip
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	fa1f f78c 	uxth.w	r7, ip
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d82:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d86:	fb08 4416 	mls	r4, r8, r6, r4
 8000d8a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d8e:	fb07 f006 	mul.w	r0, r7, r6
 8000d92:	4298      	cmp	r0, r3
 8000d94:	d908      	bls.n	8000da8 <__udivmoddi4+0x11c>
 8000d96:	eb1c 0303 	adds.w	r3, ip, r3
 8000d9a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d9e:	d202      	bcs.n	8000da6 <__udivmoddi4+0x11a>
 8000da0:	4298      	cmp	r0, r3
 8000da2:	f200 80cd 	bhi.w	8000f40 <__udivmoddi4+0x2b4>
 8000da6:	4626      	mov	r6, r4
 8000da8:	1a1c      	subs	r4, r3, r0
 8000daa:	fa1f f38e 	uxth.w	r3, lr
 8000dae:	fbb4 f0f8 	udiv	r0, r4, r8
 8000db2:	fb08 4410 	mls	r4, r8, r0, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb00 f707 	mul.w	r7, r0, r7
 8000dbe:	429f      	cmp	r7, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x148>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x146>
 8000dcc:	429f      	cmp	r7, r3
 8000dce:	f200 80b0 	bhi.w	8000f32 <__udivmoddi4+0x2a6>
 8000dd2:	4620      	mov	r0, r4
 8000dd4:	1bdb      	subs	r3, r3, r7
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0x9c>
 8000ddc:	f1c1 0620 	rsb	r6, r1, #32
 8000de0:	408b      	lsls	r3, r1
 8000de2:	fa22 f706 	lsr.w	r7, r2, r6
 8000de6:	431f      	orrs	r7, r3
 8000de8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dec:	fa04 f301 	lsl.w	r3, r4, r1
 8000df0:	ea43 030c 	orr.w	r3, r3, ip
 8000df4:	40f4      	lsrs	r4, r6
 8000df6:	fa00 f801 	lsl.w	r8, r0, r1
 8000dfa:	0c38      	lsrs	r0, r7, #16
 8000dfc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e00:	fbb4 fef0 	udiv	lr, r4, r0
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	fb00 441e 	mls	r4, r0, lr, r4
 8000e0c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e10:	fb0e f90c 	mul.w	r9, lr, ip
 8000e14:	45a1      	cmp	r9, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	d90a      	bls.n	8000e32 <__udivmoddi4+0x1a6>
 8000e1c:	193c      	adds	r4, r7, r4
 8000e1e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e22:	f080 8084 	bcs.w	8000f2e <__udivmoddi4+0x2a2>
 8000e26:	45a1      	cmp	r9, r4
 8000e28:	f240 8081 	bls.w	8000f2e <__udivmoddi4+0x2a2>
 8000e2c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e30:	443c      	add	r4, r7
 8000e32:	eba4 0409 	sub.w	r4, r4, r9
 8000e36:	fa1f f983 	uxth.w	r9, r3
 8000e3a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e3e:	fb00 4413 	mls	r4, r0, r3, r4
 8000e42:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e46:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e4a:	45a4      	cmp	ip, r4
 8000e4c:	d907      	bls.n	8000e5e <__udivmoddi4+0x1d2>
 8000e4e:	193c      	adds	r4, r7, r4
 8000e50:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e54:	d267      	bcs.n	8000f26 <__udivmoddi4+0x29a>
 8000e56:	45a4      	cmp	ip, r4
 8000e58:	d965      	bls.n	8000f26 <__udivmoddi4+0x29a>
 8000e5a:	3b02      	subs	r3, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e62:	fba0 9302 	umull	r9, r3, r0, r2
 8000e66:	eba4 040c 	sub.w	r4, r4, ip
 8000e6a:	429c      	cmp	r4, r3
 8000e6c:	46ce      	mov	lr, r9
 8000e6e:	469c      	mov	ip, r3
 8000e70:	d351      	bcc.n	8000f16 <__udivmoddi4+0x28a>
 8000e72:	d04e      	beq.n	8000f12 <__udivmoddi4+0x286>
 8000e74:	b155      	cbz	r5, 8000e8c <__udivmoddi4+0x200>
 8000e76:	ebb8 030e 	subs.w	r3, r8, lr
 8000e7a:	eb64 040c 	sbc.w	r4, r4, ip
 8000e7e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e82:	40cb      	lsrs	r3, r1
 8000e84:	431e      	orrs	r6, r3
 8000e86:	40cc      	lsrs	r4, r1
 8000e88:	e9c5 6400 	strd	r6, r4, [r5]
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	e750      	b.n	8000d32 <__udivmoddi4+0xa6>
 8000e90:	f1c2 0320 	rsb	r3, r2, #32
 8000e94:	fa20 f103 	lsr.w	r1, r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa24 f303 	lsr.w	r3, r4, r3
 8000ea0:	4094      	lsls	r4, r2
 8000ea2:	430c      	orrs	r4, r1
 8000ea4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ea8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000eac:	fa1f f78c 	uxth.w	r7, ip
 8000eb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb4:	fb08 3110 	mls	r1, r8, r0, r3
 8000eb8:	0c23      	lsrs	r3, r4, #16
 8000eba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ebe:	fb00 f107 	mul.w	r1, r0, r7
 8000ec2:	4299      	cmp	r1, r3
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x24c>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 36ff 	add.w	r6, r0, #4294967295
 8000ece:	d22c      	bcs.n	8000f2a <__udivmoddi4+0x29e>
 8000ed0:	4299      	cmp	r1, r3
 8000ed2:	d92a      	bls.n	8000f2a <__udivmoddi4+0x29e>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1a5b      	subs	r3, r3, r1
 8000eda:	b2a4      	uxth	r4, r4
 8000edc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ee0:	fb08 3311 	mls	r3, r8, r1, r3
 8000ee4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ee8:	fb01 f307 	mul.w	r3, r1, r7
 8000eec:	42a3      	cmp	r3, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x276>
 8000ef0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef4:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ef8:	d213      	bcs.n	8000f22 <__udivmoddi4+0x296>
 8000efa:	42a3      	cmp	r3, r4
 8000efc:	d911      	bls.n	8000f22 <__udivmoddi4+0x296>
 8000efe:	3902      	subs	r1, #2
 8000f00:	4464      	add	r4, ip
 8000f02:	1ae4      	subs	r4, r4, r3
 8000f04:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f08:	e739      	b.n	8000d7e <__udivmoddi4+0xf2>
 8000f0a:	4604      	mov	r4, r0
 8000f0c:	e6f0      	b.n	8000cf0 <__udivmoddi4+0x64>
 8000f0e:	4608      	mov	r0, r1
 8000f10:	e706      	b.n	8000d20 <__udivmoddi4+0x94>
 8000f12:	45c8      	cmp	r8, r9
 8000f14:	d2ae      	bcs.n	8000e74 <__udivmoddi4+0x1e8>
 8000f16:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f1a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f1e:	3801      	subs	r0, #1
 8000f20:	e7a8      	b.n	8000e74 <__udivmoddi4+0x1e8>
 8000f22:	4631      	mov	r1, r6
 8000f24:	e7ed      	b.n	8000f02 <__udivmoddi4+0x276>
 8000f26:	4603      	mov	r3, r0
 8000f28:	e799      	b.n	8000e5e <__udivmoddi4+0x1d2>
 8000f2a:	4630      	mov	r0, r6
 8000f2c:	e7d4      	b.n	8000ed8 <__udivmoddi4+0x24c>
 8000f2e:	46d6      	mov	lr, sl
 8000f30:	e77f      	b.n	8000e32 <__udivmoddi4+0x1a6>
 8000f32:	4463      	add	r3, ip
 8000f34:	3802      	subs	r0, #2
 8000f36:	e74d      	b.n	8000dd4 <__udivmoddi4+0x148>
 8000f38:	4606      	mov	r6, r0
 8000f3a:	4623      	mov	r3, r4
 8000f3c:	4608      	mov	r0, r1
 8000f3e:	e70f      	b.n	8000d60 <__udivmoddi4+0xd4>
 8000f40:	3e02      	subs	r6, #2
 8000f42:	4463      	add	r3, ip
 8000f44:	e730      	b.n	8000da8 <__udivmoddi4+0x11c>
 8000f46:	bf00      	nop

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <HAL_FDCAN_RxFifo0Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs){
 8000f4c:	b590      	push	{r4, r7, lr}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
	if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	f003 0301 	and.w	r3, r3, #1
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d05e      	beq.n	800101e <HAL_FDCAN_RxFifo0Callback+0xd2>

	        /* Retrieve Rx messages from RX FIFO0 */
		if (HAL_FDCAN_GetRxMessage(&hfdcan3, FDCAN_RX_FIFO0, &RxHeader_motor, RxData_motor) != HAL_OK) {
 8000f60:	4b31      	ldr	r3, [pc, #196]	@ (8001028 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000f62:	4a32      	ldr	r2, [pc, #200]	@ (800102c <HAL_FDCAN_RxFifo0Callback+0xe0>)
 8000f64:	2140      	movs	r1, #64	@ 0x40
 8000f66:	4832      	ldr	r0, [pc, #200]	@ (8001030 <HAL_FDCAN_RxFifo0Callback+0xe4>)
 8000f68:	f002 f862 	bl	8003030 <HAL_FDCAN_GetRxMessage>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d004      	beq.n	8000f7c <HAL_FDCAN_RxFifo0Callback+0x30>
			printf("fdcan_getrxmessage_motor is error\r\n");
 8000f72:	4830      	ldr	r0, [pc, #192]	@ (8001034 <HAL_FDCAN_RxFifo0Callback+0xe8>)
 8000f74:	f005 fa7e 	bl	8006474 <puts>
			Error_Handler();
 8000f78:	f001 f9bc 	bl	80022f4 <Error_Handler>
		}
		for (int i=0; i<=3;i++){
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	e04a      	b.n	8001018 <HAL_FDCAN_RxFifo0Callback+0xcc>
			if (RxHeader_motor.Identifier == (robomas[i].CANID)) {
 8000f82:	4b2a      	ldr	r3, [pc, #168]	@ (800102c <HAL_FDCAN_RxFifo0Callback+0xe0>)
 8000f84:	6819      	ldr	r1, [r3, #0]
 8000f86:	482c      	ldr	r0, [pc, #176]	@ (8001038 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000f88:	68fa      	ldr	r2, [r7, #12]
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	4413      	add	r3, r2
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	4403      	add	r3, r0
 8000f94:	881b      	ldrh	r3, [r3, #0]
 8000f96:	4299      	cmp	r1, r3
 8000f98:	d13b      	bne.n	8001012 <HAL_FDCAN_RxFifo0Callback+0xc6>
				robomas[i].angle = (int16_t)((RxData_motor[0] << 8) | RxData_motor[1]);
 8000f9a:	4b23      	ldr	r3, [pc, #140]	@ (8001028 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	021b      	lsls	r3, r3, #8
 8000fa0:	b21a      	sxth	r2, r3
 8000fa2:	4b21      	ldr	r3, [pc, #132]	@ (8001028 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000fa4:	785b      	ldrb	r3, [r3, #1]
 8000fa6:	b21b      	sxth	r3, r3
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	b21b      	sxth	r3, r3
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff fad9 	bl	8000564 <__aeabi_i2d>
 8000fb2:	4c21      	ldr	r4, [pc, #132]	@ (8001038 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000fb4:	68fa      	ldr	r2, [r7, #12]
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	4413      	add	r3, r2
 8000fbc:	00db      	lsls	r3, r3, #3
 8000fbe:	4423      	add	r3, r4
 8000fc0:	3310      	adds	r3, #16
 8000fc2:	e9c3 0100 	strd	r0, r1, [r3]
				robomas[i].actVel = (int16_t)((RxData_motor[2] << 8) | RxData_motor[3]);
 8000fc6:	4b18      	ldr	r3, [pc, #96]	@ (8001028 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000fc8:	789b      	ldrb	r3, [r3, #2]
 8000fca:	021b      	lsls	r3, r3, #8
 8000fcc:	b21a      	sxth	r2, r3
 8000fce:	4b16      	ldr	r3, [pc, #88]	@ (8001028 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000fd0:	78db      	ldrb	r3, [r3, #3]
 8000fd2:	b21b      	sxth	r3, r3
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	b218      	sxth	r0, r3
 8000fd8:	4917      	ldr	r1, [pc, #92]	@ (8001038 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000fda:	68fa      	ldr	r2, [r7, #12]
 8000fdc:	4613      	mov	r3, r2
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	4413      	add	r3, r2
 8000fe2:	00db      	lsls	r3, r3, #3
 8000fe4:	440b      	add	r3, r1
 8000fe6:	3306      	adds	r3, #6
 8000fe8:	4602      	mov	r2, r0
 8000fea:	801a      	strh	r2, [r3, #0]
				robomas[i].actCurrent = (int16_t)((RxData_motor[4] << 8) | RxData_motor[5]);
 8000fec:	4b0e      	ldr	r3, [pc, #56]	@ (8001028 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000fee:	791b      	ldrb	r3, [r3, #4]
 8000ff0:	021b      	lsls	r3, r3, #8
 8000ff2:	b21a      	sxth	r2, r3
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8001028 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000ff6:	795b      	ldrb	r3, [r3, #5]
 8000ff8:	b21b      	sxth	r3, r3
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	b218      	sxth	r0, r3
 8000ffe:	490e      	ldr	r1, [pc, #56]	@ (8001038 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8001000:	68fa      	ldr	r2, [r7, #12]
 8001002:	4613      	mov	r3, r2
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	4413      	add	r3, r2
 8001008:	00db      	lsls	r3, r3, #3
 800100a:	440b      	add	r3, r1
 800100c:	3318      	adds	r3, #24
 800100e:	4602      	mov	r2, r0
 8001010:	801a      	strh	r2, [r3, #0]
		for (int i=0; i<=3;i++){
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	3301      	adds	r3, #1
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	2b03      	cmp	r3, #3
 800101c:	ddb1      	ble.n	8000f82 <HAL_FDCAN_RxFifo0Callback+0x36>
			}
		}

	}

}
 800101e:	bf00      	nop
 8001020:	3714      	adds	r7, #20
 8001022:	46bd      	mov	sp, r7
 8001024:	bd90      	pop	{r4, r7, pc}
 8001026:	bf00      	nop
 8001028:	20000380 	.word	0x20000380
 800102c:	20000348 	.word	0x20000348
 8001030:	20000194 	.word	0x20000194
 8001034:	080083e8 	.word	0x080083e8
 8001038:	20000000 	.word	0x20000000

0800103c <HAL_FDCAN_RxFifo1Callback>:

void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs){
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
	if ((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != RESET) {
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	f003 0308 	and.w	r3, r3, #8
 800104c:	2b00      	cmp	r3, #0
 800104e:	d04a      	beq.n	80010e6 <HAL_FDCAN_RxFifo1Callback+0xaa>

	        /* Retrieve Rx messages from RX FIFO0 */

		if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO1, &RxHeader, RxData) != HAL_OK) {
 8001050:	4b27      	ldr	r3, [pc, #156]	@ (80010f0 <HAL_FDCAN_RxFifo1Callback+0xb4>)
 8001052:	4a28      	ldr	r2, [pc, #160]	@ (80010f4 <HAL_FDCAN_RxFifo1Callback+0xb8>)
 8001054:	2141      	movs	r1, #65	@ 0x41
 8001056:	4828      	ldr	r0, [pc, #160]	@ (80010f8 <HAL_FDCAN_RxFifo1Callback+0xbc>)
 8001058:	f001 ffea 	bl	8003030 <HAL_FDCAN_GetRxMessage>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d004      	beq.n	800106c <HAL_FDCAN_RxFifo1Callback+0x30>
			printf("fdcan_getrxmessage is error\r\n");
 8001062:	4826      	ldr	r0, [pc, #152]	@ (80010fc <HAL_FDCAN_RxFifo1Callback+0xc0>)
 8001064:	f005 fa06 	bl	8006474 <puts>
			Error_Handler();
 8001068:	f001 f944 	bl	80022f4 <Error_Handler>
		}

		if (RxHeader.Identifier == 0x300) {
 800106c:	4b21      	ldr	r3, [pc, #132]	@ (80010f4 <HAL_FDCAN_RxFifo1Callback+0xb8>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001074:	d127      	bne.n	80010c6 <HAL_FDCAN_RxFifo1Callback+0x8a>
			vel_x = (int8_t)RxData[0];
 8001076:	4b1e      	ldr	r3, [pc, #120]	@ (80010f0 <HAL_FDCAN_RxFifo1Callback+0xb4>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	b25b      	sxtb	r3, r3
 800107c:	461a      	mov	r2, r3
 800107e:	4b20      	ldr	r3, [pc, #128]	@ (8001100 <HAL_FDCAN_RxFifo1Callback+0xc4>)
 8001080:	801a      	strh	r2, [r3, #0]
			vel_y = (int8_t)RxData[1];
 8001082:	4b1b      	ldr	r3, [pc, #108]	@ (80010f0 <HAL_FDCAN_RxFifo1Callback+0xb4>)
 8001084:	785b      	ldrb	r3, [r3, #1]
 8001086:	b25b      	sxtb	r3, r3
 8001088:	461a      	mov	r2, r3
 800108a:	4b1e      	ldr	r3, [pc, #120]	@ (8001104 <HAL_FDCAN_RxFifo1Callback+0xc8>)
 800108c:	801a      	strh	r2, [r3, #0]
			omega_c = (uint8_t)RxData[5] - (uint8_t)RxData[4];
 800108e:	4b18      	ldr	r3, [pc, #96]	@ (80010f0 <HAL_FDCAN_RxFifo1Callback+0xb4>)
 8001090:	795b      	ldrb	r3, [r3, #5]
 8001092:	461a      	mov	r2, r3
 8001094:	4b16      	ldr	r3, [pc, #88]	@ (80010f0 <HAL_FDCAN_RxFifo1Callback+0xb4>)
 8001096:	791b      	ldrb	r3, [r3, #4]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	b29b      	uxth	r3, r3
 800109c:	b21a      	sxth	r2, r3
 800109e:	4b1a      	ldr	r3, [pc, #104]	@ (8001108 <HAL_FDCAN_RxFifo1Callback+0xcc>)
 80010a0:	801a      	strh	r2, [r3, #0]
			if ((RxData[7] & 0x2) == 0x2){
 80010a2:	4b13      	ldr	r3, [pc, #76]	@ (80010f0 <HAL_FDCAN_RxFifo1Callback+0xb4>)
 80010a4:	79db      	ldrb	r3, [r3, #7]
 80010a6:	f003 0302 	and.w	r3, r3, #2
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d002      	beq.n	80010b4 <HAL_FDCAN_RxFifo1Callback+0x78>
				is_R1 = true;
 80010ae:	4b17      	ldr	r3, [pc, #92]	@ (800110c <HAL_FDCAN_RxFifo1Callback+0xd0>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	701a      	strb	r2, [r3, #0]
			}
			if ((RxData[7] & 0x1) == 0x1){
 80010b4:	4b0e      	ldr	r3, [pc, #56]	@ (80010f0 <HAL_FDCAN_RxFifo1Callback+0xb4>)
 80010b6:	79db      	ldrb	r3, [r3, #7]
 80010b8:	f003 0301 	and.w	r3, r3, #1
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d002      	beq.n	80010c6 <HAL_FDCAN_RxFifo1Callback+0x8a>
				is_L1 = true;
 80010c0:	4b13      	ldr	r3, [pc, #76]	@ (8001110 <HAL_FDCAN_RxFifo1Callback+0xd4>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	701a      	strb	r2, [r3, #0]
			}
		}
		if (RxHeader.Identifier == 0x301) {
 80010c6:	4b0b      	ldr	r3, [pc, #44]	@ (80010f4 <HAL_FDCAN_RxFifo1Callback+0xb8>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f240 3201 	movw	r2, #769	@ 0x301
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d109      	bne.n	80010e6 <HAL_FDCAN_RxFifo1Callback+0xaa>
			if ((int8_t)RxData[1] == 1) {
 80010d2:	4b07      	ldr	r3, [pc, #28]	@ (80010f0 <HAL_FDCAN_RxFifo1Callback+0xb4>)
 80010d4:	785b      	ldrb	r3, [r3, #1]
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d105      	bne.n	80010e6 <HAL_FDCAN_RxFifo1Callback+0xaa>
				vel_x = 0;
 80010da:	4b09      	ldr	r3, [pc, #36]	@ (8001100 <HAL_FDCAN_RxFifo1Callback+0xc4>)
 80010dc:	2200      	movs	r2, #0
 80010de:	801a      	strh	r2, [r3, #0]
				vel_y = 0;
 80010e0:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <HAL_FDCAN_RxFifo1Callback+0xc8>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	801a      	strh	r2, [r3, #0]
			}
		}

	}
}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000370 	.word	0x20000370
 80010f4:	200002fc 	.word	0x200002fc
 80010f8:	20000130 	.word	0x20000130
 80010fc:	0800840c 	.word	0x0800840c
 8001100:	20000388 	.word	0x20000388
 8001104:	2000038a 	.word	0x2000038a
 8001108:	2000038c 	.word	0x2000038c
 800110c:	2000039c 	.word	0x2000039c
 8001110:	2000039d 	.word	0x2000039d

08001114 <FDCAN_RxTxSettings>:

void FDCAN_RxTxSettings(void){
 8001114:	b580      	push	{r7, lr}
 8001116:	b088      	sub	sp, #32
 8001118:	af02      	add	r7, sp, #8
	FDCAN_FilterTypeDef FDCAN_Filter_settings;
	FDCAN_Filter_settings.IdType = FDCAN_STANDARD_ID;
 800111a:	2300      	movs	r3, #0
 800111c:	603b      	str	r3, [r7, #0]
	FDCAN_Filter_settings.FilterIndex = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	607b      	str	r3, [r7, #4]
	FDCAN_Filter_settings.FilterType = FDCAN_FILTER_RANGE;
 8001122:	2300      	movs	r3, #0
 8001124:	60bb      	str	r3, [r7, #8]
	FDCAN_Filter_settings.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 8001126:	2302      	movs	r3, #2
 8001128:	60fb      	str	r3, [r7, #12]
	FDCAN_Filter_settings.FilterID1 = 0x200;
 800112a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800112e:	613b      	str	r3, [r7, #16]
	FDCAN_Filter_settings.FilterID2 = 0x310;
 8001130:	f44f 7344 	mov.w	r3, #784	@ 0x310
 8001134:	617b      	str	r3, [r7, #20]

	TxHeader.Identifier = 0x000;
 8001136:	4b2b      	ldr	r3, [pc, #172]	@ (80011e4 <FDCAN_RxTxSettings+0xd0>)
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
	TxHeader.IdType = FDCAN_STANDARD_ID;
 800113c:	4b29      	ldr	r3, [pc, #164]	@ (80011e4 <FDCAN_RxTxSettings+0xd0>)
 800113e:	2200      	movs	r2, #0
 8001140:	605a      	str	r2, [r3, #4]
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8001142:	4b28      	ldr	r3, [pc, #160]	@ (80011e4 <FDCAN_RxTxSettings+0xd0>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
	TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001148:	4b26      	ldr	r3, [pc, #152]	@ (80011e4 <FDCAN_RxTxSettings+0xd0>)
 800114a:	2208      	movs	r2, #8
 800114c:	60da      	str	r2, [r3, #12]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800114e:	4b25      	ldr	r3, [pc, #148]	@ (80011e4 <FDCAN_RxTxSettings+0xd0>)
 8001150:	2200      	movs	r2, #0
 8001152:	611a      	str	r2, [r3, #16]
	TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8001154:	4b23      	ldr	r3, [pc, #140]	@ (80011e4 <FDCAN_RxTxSettings+0xd0>)
 8001156:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800115a:	615a      	str	r2, [r3, #20]
	TxHeader.FDFormat = FDCAN_FD_CAN;
 800115c:	4b21      	ldr	r3, [pc, #132]	@ (80011e4 <FDCAN_RxTxSettings+0xd0>)
 800115e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001162:	619a      	str	r2, [r3, #24]
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001164:	4b1f      	ldr	r3, [pc, #124]	@ (80011e4 <FDCAN_RxTxSettings+0xd0>)
 8001166:	2200      	movs	r2, #0
 8001168:	61da      	str	r2, [r3, #28]
	TxHeader.MessageMarker = 0;
 800116a:	4b1e      	ldr	r3, [pc, #120]	@ (80011e4 <FDCAN_RxTxSettings+0xd0>)
 800116c:	2200      	movs	r2, #0
 800116e:	621a      	str	r2, [r3, #32]


	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &FDCAN_Filter_settings) != HAL_OK){
 8001170:	463b      	mov	r3, r7
 8001172:	4619      	mov	r1, r3
 8001174:	481c      	ldr	r0, [pc, #112]	@ (80011e8 <FDCAN_RxTxSettings+0xd4>)
 8001176:	f001 fe63 	bl	8002e40 <HAL_FDCAN_ConfigFilter>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d004      	beq.n	800118a <FDCAN_RxTxSettings+0x76>
		printf("fdcan_configfilter is error\r\n");
 8001180:	481a      	ldr	r0, [pc, #104]	@ (80011ec <FDCAN_RxTxSettings+0xd8>)
 8001182:	f005 f977 	bl	8006474 <puts>
		Error_Handler();
 8001186:	f001 f8b5 	bl	80022f4 <Error_Handler>
	}

	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_FILTER_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK){
 800118a:	2300      	movs	r3, #0
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	2300      	movs	r3, #0
 8001190:	2203      	movs	r2, #3
 8001192:	2102      	movs	r1, #2
 8001194:	4814      	ldr	r0, [pc, #80]	@ (80011e8 <FDCAN_RxTxSettings+0xd4>)
 8001196:	f001 fead 	bl	8002ef4 <HAL_FDCAN_ConfigGlobalFilter>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d004      	beq.n	80011aa <FDCAN_RxTxSettings+0x96>
		printf("fdcan_configglobalfilter is error\r\n");
 80011a0:	4813      	ldr	r0, [pc, #76]	@ (80011f0 <FDCAN_RxTxSettings+0xdc>)
 80011a2:	f005 f967 	bl	8006474 <puts>
		Error_Handler();
 80011a6:	f001 f8a5 	bl	80022f4 <Error_Handler>
	}

	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 80011aa:	480f      	ldr	r0, [pc, #60]	@ (80011e8 <FDCAN_RxTxSettings+0xd4>)
 80011ac:	f001 fed3 	bl	8002f56 <HAL_FDCAN_Start>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d004      	beq.n	80011c0 <FDCAN_RxTxSettings+0xac>
		printf("fdcan_start is error\r\n");
 80011b6:	480f      	ldr	r0, [pc, #60]	@ (80011f4 <FDCAN_RxTxSettings+0xe0>)
 80011b8:	f005 f95c 	bl	8006474 <puts>
		Error_Handler();
 80011bc:	f001 f89a 	bl	80022f4 <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK){
 80011c0:	2200      	movs	r2, #0
 80011c2:	2108      	movs	r1, #8
 80011c4:	4808      	ldr	r0, [pc, #32]	@ (80011e8 <FDCAN_RxTxSettings+0xd4>)
 80011c6:	f002 f83b 	bl	8003240 <HAL_FDCAN_ActivateNotification>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d004      	beq.n	80011da <FDCAN_RxTxSettings+0xc6>
		printf("fdcan_activatenotification is error\r\n");
 80011d0:	4809      	ldr	r0, [pc, #36]	@ (80011f8 <FDCAN_RxTxSettings+0xe4>)
 80011d2:	f005 f94f 	bl	8006474 <puts>
		Error_Handler();
 80011d6:	f001 f88d 	bl	80022f4 <Error_Handler>
	}
}
 80011da:	bf00      	nop
 80011dc:	3718      	adds	r7, #24
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200002d8 	.word	0x200002d8
 80011e8:	20000130 	.word	0x20000130
 80011ec:	0800842c 	.word	0x0800842c
 80011f0:	0800844c 	.word	0x0800844c
 80011f4:	08008470 	.word	0x08008470
 80011f8:	08008488 	.word	0x08008488

080011fc <FDCAN_motor_RxTxSettings>:

void FDCAN_motor_RxTxSettings(void) {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b088      	sub	sp, #32
 8001200:	af02      	add	r7, sp, #8
	FDCAN_FilterTypeDef FDCAN_Filter_settings_motor;
	FDCAN_Filter_settings_motor.IdType = FDCAN_STANDARD_ID;
 8001202:	2300      	movs	r3, #0
 8001204:	603b      	str	r3, [r7, #0]
	FDCAN_Filter_settings_motor.FilterIndex = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	607b      	str	r3, [r7, #4]
	FDCAN_Filter_settings_motor.FilterType = FDCAN_FILTER_RANGE;
 800120a:	2300      	movs	r3, #0
 800120c:	60bb      	str	r3, [r7, #8]
	FDCAN_Filter_settings_motor.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800120e:	2301      	movs	r3, #1
 8001210:	60fb      	str	r3, [r7, #12]
	FDCAN_Filter_settings_motor.FilterID1 = 0x200;
 8001212:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001216:	613b      	str	r3, [r7, #16]
	FDCAN_Filter_settings_motor.FilterID2 = 0x210;
 8001218:	f44f 7304 	mov.w	r3, #528	@ 0x210
 800121c:	617b      	str	r3, [r7, #20]

	TxHeader_motor.Identifier = 0x200;
 800121e:	4b2a      	ldr	r3, [pc, #168]	@ (80012c8 <FDCAN_motor_RxTxSettings+0xcc>)
 8001220:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001224:	601a      	str	r2, [r3, #0]
	TxHeader_motor.IdType = FDCAN_STANDARD_ID;
 8001226:	4b28      	ldr	r3, [pc, #160]	@ (80012c8 <FDCAN_motor_RxTxSettings+0xcc>)
 8001228:	2200      	movs	r2, #0
 800122a:	605a      	str	r2, [r3, #4]
	TxHeader_motor.TxFrameType = FDCAN_DATA_FRAME;
 800122c:	4b26      	ldr	r3, [pc, #152]	@ (80012c8 <FDCAN_motor_RxTxSettings+0xcc>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
	TxHeader_motor.DataLength = FDCAN_DLC_BYTES_8;
 8001232:	4b25      	ldr	r3, [pc, #148]	@ (80012c8 <FDCAN_motor_RxTxSettings+0xcc>)
 8001234:	2208      	movs	r2, #8
 8001236:	60da      	str	r2, [r3, #12]
	TxHeader_motor.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001238:	4b23      	ldr	r3, [pc, #140]	@ (80012c8 <FDCAN_motor_RxTxSettings+0xcc>)
 800123a:	2200      	movs	r2, #0
 800123c:	611a      	str	r2, [r3, #16]
	TxHeader_motor.BitRateSwitch = FDCAN_BRS_OFF;
 800123e:	4b22      	ldr	r3, [pc, #136]	@ (80012c8 <FDCAN_motor_RxTxSettings+0xcc>)
 8001240:	2200      	movs	r2, #0
 8001242:	615a      	str	r2, [r3, #20]
	TxHeader_motor.FDFormat = FDCAN_CLASSIC_CAN;
 8001244:	4b20      	ldr	r3, [pc, #128]	@ (80012c8 <FDCAN_motor_RxTxSettings+0xcc>)
 8001246:	2200      	movs	r2, #0
 8001248:	619a      	str	r2, [r3, #24]
	TxHeader_motor.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800124a:	4b1f      	ldr	r3, [pc, #124]	@ (80012c8 <FDCAN_motor_RxTxSettings+0xcc>)
 800124c:	2200      	movs	r2, #0
 800124e:	61da      	str	r2, [r3, #28]
	TxHeader_motor.MessageMarker = 0;
 8001250:	4b1d      	ldr	r3, [pc, #116]	@ (80012c8 <FDCAN_motor_RxTxSettings+0xcc>)
 8001252:	2200      	movs	r2, #0
 8001254:	621a      	str	r2, [r3, #32]

	if (HAL_FDCAN_ConfigFilter(&hfdcan3, &FDCAN_Filter_settings_motor) != HAL_OK){
 8001256:	463b      	mov	r3, r7
 8001258:	4619      	mov	r1, r3
 800125a:	481c      	ldr	r0, [pc, #112]	@ (80012cc <FDCAN_motor_RxTxSettings+0xd0>)
 800125c:	f001 fdf0 	bl	8002e40 <HAL_FDCAN_ConfigFilter>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d004      	beq.n	8001270 <FDCAN_motor_RxTxSettings+0x74>
		printf("fdcan_configfilter is error\r\n");
 8001266:	481a      	ldr	r0, [pc, #104]	@ (80012d0 <FDCAN_motor_RxTxSettings+0xd4>)
 8001268:	f005 f904 	bl	8006474 <puts>
		Error_Handler();
 800126c:	f001 f842 	bl	80022f4 <Error_Handler>
	}

	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan3, FDCAN_REJECT, FDCAN_FILTER_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE)){
 8001270:	2300      	movs	r3, #0
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	2300      	movs	r3, #0
 8001276:	2203      	movs	r2, #3
 8001278:	2102      	movs	r1, #2
 800127a:	4814      	ldr	r0, [pc, #80]	@ (80012cc <FDCAN_motor_RxTxSettings+0xd0>)
 800127c:	f001 fe3a 	bl	8002ef4 <HAL_FDCAN_ConfigGlobalFilter>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d004      	beq.n	8001290 <FDCAN_motor_RxTxSettings+0x94>
		printf("fdcan_configglobalfilter is error\r\n");
 8001286:	4813      	ldr	r0, [pc, #76]	@ (80012d4 <FDCAN_motor_RxTxSettings+0xd8>)
 8001288:	f005 f8f4 	bl	8006474 <puts>
		Error_Handler();
 800128c:	f001 f832 	bl	80022f4 <Error_Handler>
	}

	if (HAL_FDCAN_Start(&hfdcan3) != HAL_OK) {
 8001290:	480e      	ldr	r0, [pc, #56]	@ (80012cc <FDCAN_motor_RxTxSettings+0xd0>)
 8001292:	f001 fe60 	bl	8002f56 <HAL_FDCAN_Start>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d004      	beq.n	80012a6 <FDCAN_motor_RxTxSettings+0xaa>
		printf("fdcan_start is error\r\n");
 800129c:	480e      	ldr	r0, [pc, #56]	@ (80012d8 <FDCAN_motor_RxTxSettings+0xdc>)
 800129e:	f005 f8e9 	bl	8006474 <puts>
		Error_Handler();
 80012a2:	f001 f827 	bl	80022f4 <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK){
 80012a6:	2200      	movs	r2, #0
 80012a8:	2101      	movs	r1, #1
 80012aa:	4808      	ldr	r0, [pc, #32]	@ (80012cc <FDCAN_motor_RxTxSettings+0xd0>)
 80012ac:	f001 ffc8 	bl	8003240 <HAL_FDCAN_ActivateNotification>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d004      	beq.n	80012c0 <FDCAN_motor_RxTxSettings+0xc4>
		printf("fdcan_activatenotification is error\r\n");
 80012b6:	4809      	ldr	r0, [pc, #36]	@ (80012dc <FDCAN_motor_RxTxSettings+0xe0>)
 80012b8:	f005 f8dc 	bl	8006474 <puts>
		Error_Handler();
 80012bc:	f001 f81a 	bl	80022f4 <Error_Handler>
	}
}
 80012c0:	bf00      	nop
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000324 	.word	0x20000324
 80012cc:	20000194 	.word	0x20000194
 80012d0:	0800842c 	.word	0x0800842c
 80012d4:	0800844c 	.word	0x0800844c
 80012d8:	08008470 	.word	0x08008470
 80012dc:	08008488 	.word	0x08008488

080012e0 <omni_calc>:

void omni_calc(float theta,float vx,float vy,float omega,float *w0,float *w1,float *w2,float *w3){
 80012e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012e4:	ed2d 8b02 	vpush	{d8}
 80012e8:	b09c      	sub	sp, #112	@ 0x70
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 80012f0:	edc7 0a08 	vstr	s1, [r7, #32]
 80012f4:	ed87 1a07 	vstr	s2, [r7, #28]
 80012f8:	edc7 1a06 	vstr	s3, [r7, #24]
 80012fc:	6178      	str	r0, [r7, #20]
 80012fe:	6139      	str	r1, [r7, #16]
 8001300:	60fa      	str	r2, [r7, #12]
 8001302:	60bb      	str	r3, [r7, #8]

	float v[3] = {vx, vy, omega};
 8001304:	6a3b      	ldr	r3, [r7, #32]
 8001306:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001308:	69fb      	ldr	r3, [r7, #28]
 800130a:	663b      	str	r3, [r7, #96]	@ 0x60
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	667b      	str	r3, [r7, #100]	@ 0x64
	float sint = sin(theta);
 8001310:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001312:	f7ff f939 	bl	8000588 <__aeabi_f2d>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	ec43 2b10 	vmov	d0, r2, r3
 800131e:	f006 f827 	bl	8007370 <sin>
 8001322:	ec53 2b10 	vmov	r2, r3, d0
 8001326:	4610      	mov	r0, r2
 8001328:	4619      	mov	r1, r3
 800132a:	f7ff fc47 	bl	8000bbc <__aeabi_d2f>
 800132e:	4603      	mov	r3, r0
 8001330:	66fb      	str	r3, [r7, #108]	@ 0x6c
	float cost = cos(theta);
 8001332:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001334:	f7ff f928 	bl	8000588 <__aeabi_f2d>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	ec43 2b10 	vmov	d0, r2, r3
 8001340:	f005 ffc2 	bl	80072c8 <cos>
 8001344:	ec53 2b10 	vmov	r2, r3, d0
 8001348:	4610      	mov	r0, r2
 800134a:	4619      	mov	r1, r3
 800134c:	f7ff fc36 	bl	8000bbc <__aeabi_d2f>
 8001350:	4603      	mov	r3, r0
 8001352:	66bb      	str	r3, [r7, #104]	@ 0x68

	float arr[4][3] =
	{{-cos(a0)*sint-sin(a0)*cost, cos(a0)*cost-sin(a0)*sint, R},
 8001354:	4bdd      	ldr	r3, [pc, #884]	@ (80016cc <omni_calc+0x3ec>)
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff f916 	bl	8000588 <__aeabi_f2d>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	ec43 2b10 	vmov	d0, r2, r3
 8001364:	f005 ffb0 	bl	80072c8 <cos>
 8001368:	ec53 2b10 	vmov	r2, r3, d0
 800136c:	4614      	mov	r4, r2
 800136e:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001372:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001374:	f7ff f908 	bl	8000588 <__aeabi_f2d>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	4620      	mov	r0, r4
 800137e:	4629      	mov	r1, r5
 8001380:	f7ff f95a 	bl	8000638 <__aeabi_dmul>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	4614      	mov	r4, r2
 800138a:	461d      	mov	r5, r3
 800138c:	4bcf      	ldr	r3, [pc, #828]	@ (80016cc <omni_calc+0x3ec>)
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff f8fa 	bl	8000588 <__aeabi_f2d>
 8001394:	4602      	mov	r2, r0
 8001396:	460b      	mov	r3, r1
 8001398:	ec43 2b10 	vmov	d0, r2, r3
 800139c:	f005 ffe8 	bl	8007370 <sin>
 80013a0:	eeb0 8a40 	vmov.f32	s16, s0
 80013a4:	eef0 8a60 	vmov.f32	s17, s1
 80013a8:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80013aa:	f7ff f8ed 	bl	8000588 <__aeabi_f2d>
 80013ae:	4602      	mov	r2, r0
 80013b0:	460b      	mov	r3, r1
 80013b2:	ec51 0b18 	vmov	r0, r1, d8
 80013b6:	f7ff f93f 	bl	8000638 <__aeabi_dmul>
 80013ba:	4602      	mov	r2, r0
 80013bc:	460b      	mov	r3, r1
 80013be:	4620      	mov	r0, r4
 80013c0:	4629      	mov	r1, r5
 80013c2:	f7fe ff81 	bl	80002c8 <__aeabi_dsub>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	4610      	mov	r0, r2
 80013cc:	4619      	mov	r1, r3
 80013ce:	f7ff fbf5 	bl	8000bbc <__aeabi_d2f>
 80013d2:	4603      	mov	r3, r0
	float arr[4][3] =
 80013d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{{-cos(a0)*sint-sin(a0)*cost, cos(a0)*cost-sin(a0)*sint, R},
 80013d6:	4bbd      	ldr	r3, [pc, #756]	@ (80016cc <omni_calc+0x3ec>)
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff f8d5 	bl	8000588 <__aeabi_f2d>
 80013de:	4602      	mov	r2, r0
 80013e0:	460b      	mov	r3, r1
 80013e2:	ec43 2b10 	vmov	d0, r2, r3
 80013e6:	f005 ff6f 	bl	80072c8 <cos>
 80013ea:	ec55 4b10 	vmov	r4, r5, d0
 80013ee:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80013f0:	f7ff f8ca 	bl	8000588 <__aeabi_f2d>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	4620      	mov	r0, r4
 80013fa:	4629      	mov	r1, r5
 80013fc:	f7ff f91c 	bl	8000638 <__aeabi_dmul>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	4614      	mov	r4, r2
 8001406:	461d      	mov	r5, r3
 8001408:	4bb0      	ldr	r3, [pc, #704]	@ (80016cc <omni_calc+0x3ec>)
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff f8bc 	bl	8000588 <__aeabi_f2d>
 8001410:	4602      	mov	r2, r0
 8001412:	460b      	mov	r3, r1
 8001414:	ec43 2b10 	vmov	d0, r2, r3
 8001418:	f005 ffaa 	bl	8007370 <sin>
 800141c:	eeb0 8a40 	vmov.f32	s16, s0
 8001420:	eef0 8a60 	vmov.f32	s17, s1
 8001424:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001426:	f7ff f8af 	bl	8000588 <__aeabi_f2d>
 800142a:	4602      	mov	r2, r0
 800142c:	460b      	mov	r3, r1
 800142e:	ec51 0b18 	vmov	r0, r1, d8
 8001432:	f7ff f901 	bl	8000638 <__aeabi_dmul>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	4620      	mov	r0, r4
 800143c:	4629      	mov	r1, r5
 800143e:	f7fe ff43 	bl	80002c8 <__aeabi_dsub>
 8001442:	4602      	mov	r2, r0
 8001444:	460b      	mov	r3, r1
 8001446:	4610      	mov	r0, r2
 8001448:	4619      	mov	r1, r3
 800144a:	f7ff fbb7 	bl	8000bbc <__aeabi_d2f>
 800144e:	4603      	mov	r3, r0
	float arr[4][3] =
 8001450:	633b      	str	r3, [r7, #48]	@ 0x30
 8001452:	4b9f      	ldr	r3, [pc, #636]	@ (80016d0 <omni_calc+0x3f0>)
 8001454:	637b      	str	r3, [r7, #52]	@ 0x34
	{-cos(a1)*sint-sin(a1)*cost, cos(a1)*cost-sin(a1)*sint, R},
 8001456:	4b9f      	ldr	r3, [pc, #636]	@ (80016d4 <omni_calc+0x3f4>)
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff f895 	bl	8000588 <__aeabi_f2d>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	ec43 2b10 	vmov	d0, r2, r3
 8001466:	f005 ff2f 	bl	80072c8 <cos>
 800146a:	ec53 2b10 	vmov	r2, r3, d0
 800146e:	603a      	str	r2, [r7, #0]
 8001470:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001478:	f7ff f886 	bl	8000588 <__aeabi_f2d>
 800147c:	4602      	mov	r2, r0
 800147e:	460b      	mov	r3, r1
 8001480:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001484:	f7ff f8d8 	bl	8000638 <__aeabi_dmul>
 8001488:	4602      	mov	r2, r0
 800148a:	460b      	mov	r3, r1
 800148c:	4614      	mov	r4, r2
 800148e:	461d      	mov	r5, r3
 8001490:	4b90      	ldr	r3, [pc, #576]	@ (80016d4 <omni_calc+0x3f4>)
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff f878 	bl	8000588 <__aeabi_f2d>
 8001498:	4602      	mov	r2, r0
 800149a:	460b      	mov	r3, r1
 800149c:	ec43 2b10 	vmov	d0, r2, r3
 80014a0:	f005 ff66 	bl	8007370 <sin>
 80014a4:	eeb0 8a40 	vmov.f32	s16, s0
 80014a8:	eef0 8a60 	vmov.f32	s17, s1
 80014ac:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80014ae:	f7ff f86b 	bl	8000588 <__aeabi_f2d>
 80014b2:	4602      	mov	r2, r0
 80014b4:	460b      	mov	r3, r1
 80014b6:	ec51 0b18 	vmov	r0, r1, d8
 80014ba:	f7ff f8bd 	bl	8000638 <__aeabi_dmul>
 80014be:	4602      	mov	r2, r0
 80014c0:	460b      	mov	r3, r1
 80014c2:	4620      	mov	r0, r4
 80014c4:	4629      	mov	r1, r5
 80014c6:	f7fe feff 	bl	80002c8 <__aeabi_dsub>
 80014ca:	4602      	mov	r2, r0
 80014cc:	460b      	mov	r3, r1
 80014ce:	4610      	mov	r0, r2
 80014d0:	4619      	mov	r1, r3
 80014d2:	f7ff fb73 	bl	8000bbc <__aeabi_d2f>
 80014d6:	4603      	mov	r3, r0
	float arr[4][3] =
 80014d8:	63bb      	str	r3, [r7, #56]	@ 0x38
	{-cos(a1)*sint-sin(a1)*cost, cos(a1)*cost-sin(a1)*sint, R},
 80014da:	4b7e      	ldr	r3, [pc, #504]	@ (80016d4 <omni_calc+0x3f4>)
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff f853 	bl	8000588 <__aeabi_f2d>
 80014e2:	4602      	mov	r2, r0
 80014e4:	460b      	mov	r3, r1
 80014e6:	ec43 2b10 	vmov	d0, r2, r3
 80014ea:	f005 feed 	bl	80072c8 <cos>
 80014ee:	ec55 4b10 	vmov	r4, r5, d0
 80014f2:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80014f4:	f7ff f848 	bl	8000588 <__aeabi_f2d>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4620      	mov	r0, r4
 80014fe:	4629      	mov	r1, r5
 8001500:	f7ff f89a 	bl	8000638 <__aeabi_dmul>
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	4614      	mov	r4, r2
 800150a:	461d      	mov	r5, r3
 800150c:	4b71      	ldr	r3, [pc, #452]	@ (80016d4 <omni_calc+0x3f4>)
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff f83a 	bl	8000588 <__aeabi_f2d>
 8001514:	4602      	mov	r2, r0
 8001516:	460b      	mov	r3, r1
 8001518:	ec43 2b10 	vmov	d0, r2, r3
 800151c:	f005 ff28 	bl	8007370 <sin>
 8001520:	eeb0 8a40 	vmov.f32	s16, s0
 8001524:	eef0 8a60 	vmov.f32	s17, s1
 8001528:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800152a:	f7ff f82d 	bl	8000588 <__aeabi_f2d>
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	ec51 0b18 	vmov	r0, r1, d8
 8001536:	f7ff f87f 	bl	8000638 <__aeabi_dmul>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4620      	mov	r0, r4
 8001540:	4629      	mov	r1, r5
 8001542:	f7fe fec1 	bl	80002c8 <__aeabi_dsub>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4610      	mov	r0, r2
 800154c:	4619      	mov	r1, r3
 800154e:	f7ff fb35 	bl	8000bbc <__aeabi_d2f>
 8001552:	4603      	mov	r3, r0
	float arr[4][3] =
 8001554:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001556:	4b5e      	ldr	r3, [pc, #376]	@ (80016d0 <omni_calc+0x3f0>)
 8001558:	643b      	str	r3, [r7, #64]	@ 0x40
	{-cos(a2)*sint-sin(a2)*cost, cos(a2)*cost-sin(a2)*sint, R},
 800155a:	4b5f      	ldr	r3, [pc, #380]	@ (80016d8 <omni_calc+0x3f8>)
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff f813 	bl	8000588 <__aeabi_f2d>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	ec43 2b10 	vmov	d0, r2, r3
 800156a:	f005 fead 	bl	80072c8 <cos>
 800156e:	ec53 2b10 	vmov	r2, r3, d0
 8001572:	4692      	mov	sl, r2
 8001574:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 8001578:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800157a:	f7ff f805 	bl	8000588 <__aeabi_f2d>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	4650      	mov	r0, sl
 8001584:	4659      	mov	r1, fp
 8001586:	f7ff f857 	bl	8000638 <__aeabi_dmul>
 800158a:	4602      	mov	r2, r0
 800158c:	460b      	mov	r3, r1
 800158e:	4614      	mov	r4, r2
 8001590:	461d      	mov	r5, r3
 8001592:	4b51      	ldr	r3, [pc, #324]	@ (80016d8 <omni_calc+0x3f8>)
 8001594:	4618      	mov	r0, r3
 8001596:	f7fe fff7 	bl	8000588 <__aeabi_f2d>
 800159a:	4602      	mov	r2, r0
 800159c:	460b      	mov	r3, r1
 800159e:	ec43 2b10 	vmov	d0, r2, r3
 80015a2:	f005 fee5 	bl	8007370 <sin>
 80015a6:	ec5b ab10 	vmov	sl, fp, d0
 80015aa:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80015ac:	f7fe ffec 	bl	8000588 <__aeabi_f2d>
 80015b0:	4602      	mov	r2, r0
 80015b2:	460b      	mov	r3, r1
 80015b4:	4650      	mov	r0, sl
 80015b6:	4659      	mov	r1, fp
 80015b8:	f7ff f83e 	bl	8000638 <__aeabi_dmul>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4620      	mov	r0, r4
 80015c2:	4629      	mov	r1, r5
 80015c4:	f7fe fe80 	bl	80002c8 <__aeabi_dsub>
 80015c8:	4602      	mov	r2, r0
 80015ca:	460b      	mov	r3, r1
 80015cc:	4610      	mov	r0, r2
 80015ce:	4619      	mov	r1, r3
 80015d0:	f7ff faf4 	bl	8000bbc <__aeabi_d2f>
 80015d4:	4603      	mov	r3, r0
	float arr[4][3] =
 80015d6:	647b      	str	r3, [r7, #68]	@ 0x44
	{-cos(a2)*sint-sin(a2)*cost, cos(a2)*cost-sin(a2)*sint, R},
 80015d8:	4b3f      	ldr	r3, [pc, #252]	@ (80016d8 <omni_calc+0x3f8>)
 80015da:	4618      	mov	r0, r3
 80015dc:	f7fe ffd4 	bl	8000588 <__aeabi_f2d>
 80015e0:	4602      	mov	r2, r0
 80015e2:	460b      	mov	r3, r1
 80015e4:	ec43 2b10 	vmov	d0, r2, r3
 80015e8:	f005 fe6e 	bl	80072c8 <cos>
 80015ec:	ec55 4b10 	vmov	r4, r5, d0
 80015f0:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80015f2:	f7fe ffc9 	bl	8000588 <__aeabi_f2d>
 80015f6:	4602      	mov	r2, r0
 80015f8:	460b      	mov	r3, r1
 80015fa:	4620      	mov	r0, r4
 80015fc:	4629      	mov	r1, r5
 80015fe:	f7ff f81b 	bl	8000638 <__aeabi_dmul>
 8001602:	4602      	mov	r2, r0
 8001604:	460b      	mov	r3, r1
 8001606:	4614      	mov	r4, r2
 8001608:	461d      	mov	r5, r3
 800160a:	4b33      	ldr	r3, [pc, #204]	@ (80016d8 <omni_calc+0x3f8>)
 800160c:	4618      	mov	r0, r3
 800160e:	f7fe ffbb 	bl	8000588 <__aeabi_f2d>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	ec43 2b10 	vmov	d0, r2, r3
 800161a:	f005 fea9 	bl	8007370 <sin>
 800161e:	ec5b ab10 	vmov	sl, fp, d0
 8001622:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001624:	f7fe ffb0 	bl	8000588 <__aeabi_f2d>
 8001628:	4602      	mov	r2, r0
 800162a:	460b      	mov	r3, r1
 800162c:	4650      	mov	r0, sl
 800162e:	4659      	mov	r1, fp
 8001630:	f7ff f802 	bl	8000638 <__aeabi_dmul>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	4620      	mov	r0, r4
 800163a:	4629      	mov	r1, r5
 800163c:	f7fe fe44 	bl	80002c8 <__aeabi_dsub>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	4610      	mov	r0, r2
 8001646:	4619      	mov	r1, r3
 8001648:	f7ff fab8 	bl	8000bbc <__aeabi_d2f>
 800164c:	4603      	mov	r3, r0
	float arr[4][3] =
 800164e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001650:	4b1f      	ldr	r3, [pc, #124]	@ (80016d0 <omni_calc+0x3f0>)
 8001652:	64fb      	str	r3, [r7, #76]	@ 0x4c
	{-cos(a3)*sint-sin(a3)*cost, cos(a3)*cost-sin(a3)*sint, R}};
 8001654:	4b21      	ldr	r3, [pc, #132]	@ (80016dc <omni_calc+0x3fc>)
 8001656:	4618      	mov	r0, r3
 8001658:	f7fe ff96 	bl	8000588 <__aeabi_f2d>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	ec43 2b10 	vmov	d0, r2, r3
 8001664:	f005 fe30 	bl	80072c8 <cos>
 8001668:	ec53 2b10 	vmov	r2, r3, d0
 800166c:	4690      	mov	r8, r2
 800166e:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8001672:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001674:	f7fe ff88 	bl	8000588 <__aeabi_f2d>
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	4640      	mov	r0, r8
 800167e:	4649      	mov	r1, r9
 8001680:	f7fe ffda 	bl	8000638 <__aeabi_dmul>
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	4614      	mov	r4, r2
 800168a:	461d      	mov	r5, r3
 800168c:	4b13      	ldr	r3, [pc, #76]	@ (80016dc <omni_calc+0x3fc>)
 800168e:	4618      	mov	r0, r3
 8001690:	f7fe ff7a 	bl	8000588 <__aeabi_f2d>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	ec43 2b10 	vmov	d0, r2, r3
 800169c:	f005 fe68 	bl	8007370 <sin>
 80016a0:	ec59 8b10 	vmov	r8, r9, d0
 80016a4:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80016a6:	f7fe ff6f 	bl	8000588 <__aeabi_f2d>
 80016aa:	4602      	mov	r2, r0
 80016ac:	460b      	mov	r3, r1
 80016ae:	4640      	mov	r0, r8
 80016b0:	4649      	mov	r1, r9
 80016b2:	f7fe ffc1 	bl	8000638 <__aeabi_dmul>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	4620      	mov	r0, r4
 80016bc:	4629      	mov	r1, r5
 80016be:	f7fe fe03 	bl	80002c8 <__aeabi_dsub>
 80016c2:	4602      	mov	r2, r0
 80016c4:	460b      	mov	r3, r1
 80016c6:	4610      	mov	r0, r2
 80016c8:	4619      	mov	r1, r3
 80016ca:	e009      	b.n	80016e0 <omni_calc+0x400>
 80016cc:	3f490e56 	.word	0x3f490e56
 80016d0:	3e4ccccd 	.word	0x3e4ccccd
 80016d4:	4016cac1 	.word	0x4016cac1
 80016d8:	407b51ec 	.word	0x407b51ec
 80016dc:	40afec8b 	.word	0x40afec8b
 80016e0:	f7ff fa6c 	bl	8000bbc <__aeabi_d2f>
 80016e4:	4603      	mov	r3, r0
	float arr[4][3] =
 80016e6:	653b      	str	r3, [r7, #80]	@ 0x50
	{-cos(a3)*sint-sin(a3)*cost, cos(a3)*cost-sin(a3)*sint, R}};
 80016e8:	4b5c      	ldr	r3, [pc, #368]	@ (800185c <omni_calc+0x57c>)
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7fe ff4c 	bl	8000588 <__aeabi_f2d>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	ec43 2b10 	vmov	d0, r2, r3
 80016f8:	f005 fde6 	bl	80072c8 <cos>
 80016fc:	ec55 4b10 	vmov	r4, r5, d0
 8001700:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8001702:	f7fe ff41 	bl	8000588 <__aeabi_f2d>
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	4620      	mov	r0, r4
 800170c:	4629      	mov	r1, r5
 800170e:	f7fe ff93 	bl	8000638 <__aeabi_dmul>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4614      	mov	r4, r2
 8001718:	461d      	mov	r5, r3
 800171a:	4b50      	ldr	r3, [pc, #320]	@ (800185c <omni_calc+0x57c>)
 800171c:	4618      	mov	r0, r3
 800171e:	f7fe ff33 	bl	8000588 <__aeabi_f2d>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	ec43 2b10 	vmov	d0, r2, r3
 800172a:	f005 fe21 	bl	8007370 <sin>
 800172e:	ec59 8b10 	vmov	r8, r9, d0
 8001732:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001734:	f7fe ff28 	bl	8000588 <__aeabi_f2d>
 8001738:	4602      	mov	r2, r0
 800173a:	460b      	mov	r3, r1
 800173c:	4640      	mov	r0, r8
 800173e:	4649      	mov	r1, r9
 8001740:	f7fe ff7a 	bl	8000638 <__aeabi_dmul>
 8001744:	4602      	mov	r2, r0
 8001746:	460b      	mov	r3, r1
 8001748:	4620      	mov	r0, r4
 800174a:	4629      	mov	r1, r5
 800174c:	f7fe fdbc 	bl	80002c8 <__aeabi_dsub>
 8001750:	4602      	mov	r2, r0
 8001752:	460b      	mov	r3, r1
 8001754:	4610      	mov	r0, r2
 8001756:	4619      	mov	r1, r3
 8001758:	f7ff fa30 	bl	8000bbc <__aeabi_d2f>
 800175c:	4603      	mov	r3, r0
	float arr[4][3] =
 800175e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001760:	4b3f      	ldr	r3, [pc, #252]	@ (8001860 <omni_calc+0x580>)
 8001762:	65bb      	str	r3, [r7, #88]	@ 0x58

	*w0 = (arr[0][0] * v[0] + arr[0][1] * v[1] + arr[0][2] * v[2]) / r;
 8001764:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001768:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800176c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001770:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8001774:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001778:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800177c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001780:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8001784:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001788:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800178c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001790:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8001864 <omni_calc+0x584>
 8001794:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	edc3 7a00 	vstr	s15, [r3]
	*w1 = (arr[1][0] * v[0] + arr[1][1] * v[1] + arr[1][2] * v[2]) / r;
 800179e:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80017a2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80017a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017aa:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80017ae:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80017b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017ba:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80017be:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80017c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017ca:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001864 <omni_calc+0x584>
 80017ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	edc3 7a00 	vstr	s15, [r3]
	*w2 = (arr[2][0] * v[0] + arr[2][1] * v[1] + arr[2][2] * v[2]) / r;
 80017d8:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80017dc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80017e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017e4:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 80017e8:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80017ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017f4:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 80017f8:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80017fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001800:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001804:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001864 <omni_calc+0x584>
 8001808:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	edc3 7a00 	vstr	s15, [r3]
	*w3 = (arr[3][0] * v[0] + arr[3][1] * v[1] + arr[3][2] * v[2]) / r;
 8001812:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001816:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800181a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800181e:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8001822:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001826:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800182a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800182e:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001832:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001836:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800183a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800183e:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001864 <omni_calc+0x584>
 8001842:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	edc3 7a00 	vstr	s15, [r3]
}
 800184c:	bf00      	nop
 800184e:	3770      	adds	r7, #112	@ 0x70
 8001850:	46bd      	mov	sp, r7
 8001852:	ecbd 8b02 	vpop	{d8}
 8001856:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800185a:	bf00      	nop
 800185c:	40afec8b 	.word	0x40afec8b
 8001860:	3e4ccccd 	.word	0x3e4ccccd
 8001864:	3cf5c28f 	.word	0x3cf5c28f

08001868 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001868:	b5b0      	push	{r4, r5, r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
	if(htim == &htim6){
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a9f      	ldr	r2, [pc, #636]	@ (8001af0 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001874:	4293      	cmp	r3, r2
 8001876:	f040 8317 	bne.w	8001ea8 <HAL_TIM_PeriodElapsedCallback+0x640>
		if (vel_x < 10 && vel_x > -10){
 800187a:	4b9e      	ldr	r3, [pc, #632]	@ (8001af4 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	b21b      	sxth	r3, r3
 8001880:	2b09      	cmp	r3, #9
 8001882:	dc08      	bgt.n	8001896 <HAL_TIM_PeriodElapsedCallback+0x2e>
 8001884:	4b9b      	ldr	r3, [pc, #620]	@ (8001af4 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	b21b      	sxth	r3, r3
 800188a:	f113 0f09 	cmn.w	r3, #9
 800188e:	db02      	blt.n	8001896 <HAL_TIM_PeriodElapsedCallback+0x2e>
			vel_x = 0;
 8001890:	4b98      	ldr	r3, [pc, #608]	@ (8001af4 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001892:	2200      	movs	r2, #0
 8001894:	801a      	strh	r2, [r3, #0]
		}
		if (vel_y < 10 && vel_y > -10){
 8001896:	4b98      	ldr	r3, [pc, #608]	@ (8001af8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001898:	881b      	ldrh	r3, [r3, #0]
 800189a:	b21b      	sxth	r3, r3
 800189c:	2b09      	cmp	r3, #9
 800189e:	dc08      	bgt.n	80018b2 <HAL_TIM_PeriodElapsedCallback+0x4a>
 80018a0:	4b95      	ldr	r3, [pc, #596]	@ (8001af8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80018a2:	881b      	ldrh	r3, [r3, #0]
 80018a4:	b21b      	sxth	r3, r3
 80018a6:	f113 0f09 	cmn.w	r3, #9
 80018aa:	db02      	blt.n	80018b2 <HAL_TIM_PeriodElapsedCallback+0x4a>
			vel_y = 0;
 80018ac:	4b92      	ldr	r3, [pc, #584]	@ (8001af8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	801a      	strh	r2, [r3, #0]
		}
		vx = vel_x*0.01;
 80018b2:	4b90      	ldr	r3, [pc, #576]	@ (8001af4 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80018b4:	881b      	ldrh	r3, [r3, #0]
 80018b6:	b21b      	sxth	r3, r3
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7fe fe53 	bl	8000564 <__aeabi_i2d>
 80018be:	a388      	add	r3, pc, #544	@ (adr r3, 8001ae0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80018c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c4:	f7fe feb8 	bl	8000638 <__aeabi_dmul>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	4610      	mov	r0, r2
 80018ce:	4619      	mov	r1, r3
 80018d0:	f7ff f974 	bl	8000bbc <__aeabi_d2f>
 80018d4:	4603      	mov	r3, r0
 80018d6:	4a89      	ldr	r2, [pc, #548]	@ (8001afc <HAL_TIM_PeriodElapsedCallback+0x294>)
 80018d8:	6013      	str	r3, [r2, #0]
		vy = vel_y*0.01;
 80018da:	4b87      	ldr	r3, [pc, #540]	@ (8001af8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	b21b      	sxth	r3, r3
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7fe fe3f 	bl	8000564 <__aeabi_i2d>
 80018e6:	a37e      	add	r3, pc, #504	@ (adr r3, 8001ae0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80018e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ec:	f7fe fea4 	bl	8000638 <__aeabi_dmul>
 80018f0:	4602      	mov	r2, r0
 80018f2:	460b      	mov	r3, r1
 80018f4:	4610      	mov	r0, r2
 80018f6:	4619      	mov	r1, r3
 80018f8:	f7ff f960 	bl	8000bbc <__aeabi_d2f>
 80018fc:	4603      	mov	r3, r0
 80018fe:	4a80      	ldr	r2, [pc, #512]	@ (8001b00 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001900:	6013      	str	r3, [r2, #0]
		omega = omega_c/100;
 8001902:	4b80      	ldr	r3, [pc, #512]	@ (8001b04 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001904:	881b      	ldrh	r3, [r3, #0]
 8001906:	b21b      	sxth	r3, r3
 8001908:	4a7f      	ldr	r2, [pc, #508]	@ (8001b08 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800190a:	fb82 1203 	smull	r1, r2, r2, r3
 800190e:	1152      	asrs	r2, r2, #5
 8001910:	17db      	asrs	r3, r3, #31
 8001912:	1ad3      	subs	r3, r2, r3
 8001914:	b21b      	sxth	r3, r3
 8001916:	ee07 3a90 	vmov	s15, r3
 800191a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800191e:	4b7b      	ldr	r3, [pc, #492]	@ (8001b0c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001920:	edc3 7a00 	vstr	s15, [r3]
		omni_calc(0 ,vx, vy, omega, &robomas[R_F-1].w, &robomas[L_F-1].w, &robomas[L_B-1].w, &robomas[R_B-1].w);
 8001924:	4b75      	ldr	r3, [pc, #468]	@ (8001afc <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001926:	edd3 7a00 	vldr	s15, [r3]
 800192a:	4b75      	ldr	r3, [pc, #468]	@ (8001b00 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800192c:	ed93 7a00 	vldr	s14, [r3]
 8001930:	4b76      	ldr	r3, [pc, #472]	@ (8001b0c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001932:	edd3 6a00 	vldr	s13, [r3]
 8001936:	4b76      	ldr	r3, [pc, #472]	@ (8001b10 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001938:	4a76      	ldr	r2, [pc, #472]	@ (8001b14 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800193a:	4977      	ldr	r1, [pc, #476]	@ (8001b18 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800193c:	4877      	ldr	r0, [pc, #476]	@ (8001b1c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800193e:	eef0 1a66 	vmov.f32	s3, s13
 8001942:	eeb0 1a47 	vmov.f32	s2, s14
 8001946:	eef0 0a67 	vmov.f32	s1, s15
 800194a:	ed9f 0a75 	vldr	s0, [pc, #468]	@ 8001b20 <HAL_TIM_PeriodElapsedCallback+0x2b8>
 800194e:	f7ff fcc7 	bl	80012e0 <omni_calc>
		robomas[R_F-1].trgVel = (int)(-1*robomas[R_F-1].w*36*60/(2*PI));
 8001952:	4b74      	ldr	r3, [pc, #464]	@ (8001b24 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001954:	edd3 7a27 	vldr	s15, [r3, #156]	@ 0x9c
 8001958:	eef1 7a67 	vneg.f32	s15, s15
 800195c:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8001b28 <HAL_TIM_PeriodElapsedCallback+0x2c0>
 8001960:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001964:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8001b2c <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001968:	ee67 7a87 	vmul.f32	s15, s15, s14
 800196c:	ee17 0a90 	vmov	r0, s15
 8001970:	f7fe fe0a 	bl	8000588 <__aeabi_f2d>
 8001974:	a35c      	add	r3, pc, #368	@ (adr r3, 8001ae8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197a:	f7fe ff87 	bl	800088c <__aeabi_ddiv>
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	4610      	mov	r0, r2
 8001984:	4619      	mov	r1, r3
 8001986:	f7ff f8f1 	bl	8000b6c <__aeabi_d2iz>
 800198a:	4603      	mov	r3, r0
 800198c:	b21a      	sxth	r2, r3
 800198e:	4b65      	ldr	r3, [pc, #404]	@ (8001b24 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001990:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
		robomas[R_B-1].trgVel = (int)(-1*robomas[R_B-1].w*36*60/(2*PI));
 8001994:	4b63      	ldr	r3, [pc, #396]	@ (8001b24 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001996:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800199a:	eef1 7a67 	vneg.f32	s15, s15
 800199e:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8001b28 <HAL_TIM_PeriodElapsedCallback+0x2c0>
 80019a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019a6:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8001b2c <HAL_TIM_PeriodElapsedCallback+0x2c4>
 80019aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ae:	ee17 0a90 	vmov	r0, s15
 80019b2:	f7fe fde9 	bl	8000588 <__aeabi_f2d>
 80019b6:	a34c      	add	r3, pc, #304	@ (adr r3, 8001ae8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80019b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019bc:	f7fe ff66 	bl	800088c <__aeabi_ddiv>
 80019c0:	4602      	mov	r2, r0
 80019c2:	460b      	mov	r3, r1
 80019c4:	4610      	mov	r0, r2
 80019c6:	4619      	mov	r1, r3
 80019c8:	f7ff f8d0 	bl	8000b6c <__aeabi_d2iz>
 80019cc:	4603      	mov	r3, r0
 80019ce:	b21a      	sxth	r2, r3
 80019d0:	4b54      	ldr	r3, [pc, #336]	@ (8001b24 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80019d2:	809a      	strh	r2, [r3, #4]
		robomas[L_F-1].trgVel =  (int)(-1*robomas[L_F-1].w*36*60/(2*PI));
 80019d4:	4b53      	ldr	r3, [pc, #332]	@ (8001b24 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80019d6:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 80019da:	eef1 7a67 	vneg.f32	s15, s15
 80019de:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001b28 <HAL_TIM_PeriodElapsedCallback+0x2c0>
 80019e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019e6:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8001b2c <HAL_TIM_PeriodElapsedCallback+0x2c4>
 80019ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ee:	ee17 0a90 	vmov	r0, s15
 80019f2:	f7fe fdc9 	bl	8000588 <__aeabi_f2d>
 80019f6:	a33c      	add	r3, pc, #240	@ (adr r3, 8001ae8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80019f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019fc:	f7fe ff46 	bl	800088c <__aeabi_ddiv>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	4610      	mov	r0, r2
 8001a06:	4619      	mov	r1, r3
 8001a08:	f7ff f8b0 	bl	8000b6c <__aeabi_d2iz>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	b21a      	sxth	r2, r3
 8001a10:	4b44      	ldr	r3, [pc, #272]	@ (8001b24 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001a12:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
		robomas[L_B-1].trgVel = (int)(-1*robomas[L_B-1].w*36*60/(2*PI));
 8001a16:	4b43      	ldr	r3, [pc, #268]	@ (8001b24 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001a18:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001a1c:	eef1 7a67 	vneg.f32	s15, s15
 8001a20:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001b28 <HAL_TIM_PeriodElapsedCallback+0x2c0>
 8001a24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a28:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001b2c <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001a2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a30:	ee17 0a90 	vmov	r0, s15
 8001a34:	f7fe fda8 	bl	8000588 <__aeabi_f2d>
 8001a38:	a32b      	add	r3, pc, #172	@ (adr r3, 8001ae8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a3e:	f7fe ff25 	bl	800088c <__aeabi_ddiv>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	4610      	mov	r0, r2
 8001a48:	4619      	mov	r1, r3
 8001a4a:	f7ff f88f 	bl	8000b6c <__aeabi_d2iz>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	b21a      	sxth	r2, r3
 8001a52:	4b34      	ldr	r3, [pc, #208]	@ (8001b24 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001a54:	859a      	strh	r2, [r3, #44]	@ 0x2c

		for (int i=0; i<=3; i++){
 8001a56:	2300      	movs	r3, #0
 8001a58:	617b      	str	r3, [r7, #20]
 8001a5a:	e214      	b.n	8001e86 <HAL_TIM_PeriodElapsedCallback+0x61e>
			robomas[i].hensa = robomas[i].trgVel - robomas[i].actVel;
 8001a5c:	4931      	ldr	r1, [pc, #196]	@ (8001b24 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001a5e:	697a      	ldr	r2, [r7, #20]
 8001a60:	4613      	mov	r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	4413      	add	r3, r2
 8001a66:	00db      	lsls	r3, r3, #3
 8001a68:	440b      	add	r3, r1
 8001a6a:	3304      	adds	r3, #4
 8001a6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a70:	4618      	mov	r0, r3
 8001a72:	492c      	ldr	r1, [pc, #176]	@ (8001b24 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001a74:	697a      	ldr	r2, [r7, #20]
 8001a76:	4613      	mov	r3, r2
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	4413      	add	r3, r2
 8001a7c:	00db      	lsls	r3, r3, #3
 8001a7e:	440b      	add	r3, r1
 8001a80:	3306      	adds	r3, #6
 8001a82:	881b      	ldrh	r3, [r3, #0]
 8001a84:	b21b      	sxth	r3, r3
 8001a86:	1ac3      	subs	r3, r0, r3
 8001a88:	ee07 3a90 	vmov	s15, r3
 8001a8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a90:	4924      	ldr	r1, [pc, #144]	@ (8001b24 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001a92:	697a      	ldr	r2, [r7, #20]
 8001a94:	4613      	mov	r3, r2
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	4413      	add	r3, r2
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	440b      	add	r3, r1
 8001a9e:	331c      	adds	r3, #28
 8001aa0:	edc3 7a00 	vstr	s15, [r3]
			if (robomas[i].hensa >= 1000) robomas[i].hensa = 1000;
 8001aa4:	491f      	ldr	r1, [pc, #124]	@ (8001b24 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001aa6:	697a      	ldr	r2, [r7, #20]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	4413      	add	r3, r2
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	440b      	add	r3, r1
 8001ab2:	331c      	adds	r3, #28
 8001ab4:	edd3 7a00 	vldr	s15, [r3]
 8001ab8:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001b30 <HAL_TIM_PeriodElapsedCallback+0x2c8>
 8001abc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac4:	db38      	blt.n	8001b38 <HAL_TIM_PeriodElapsedCallback+0x2d0>
 8001ac6:	4917      	ldr	r1, [pc, #92]	@ (8001b24 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001ac8:	697a      	ldr	r2, [r7, #20]
 8001aca:	4613      	mov	r3, r2
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	4413      	add	r3, r2
 8001ad0:	00db      	lsls	r3, r3, #3
 8001ad2:	440b      	add	r3, r1
 8001ad4:	331c      	adds	r3, #28
 8001ad6:	4a17      	ldr	r2, [pc, #92]	@ (8001b34 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	e048      	b.n	8001b6e <HAL_TIM_PeriodElapsedCallback+0x306>
 8001adc:	f3af 8000 	nop.w
 8001ae0:	47ae147b 	.word	0x47ae147b
 8001ae4:	3f847ae1 	.word	0x3f847ae1
 8001ae8:	c083126f 	.word	0xc083126f
 8001aec:	401921ca 	.word	0x401921ca
 8001af0:	200001f8 	.word	0x200001f8
 8001af4:	20000388 	.word	0x20000388
 8001af8:	2000038a 	.word	0x2000038a
 8001afc:	20000390 	.word	0x20000390
 8001b00:	20000394 	.word	0x20000394
 8001b04:	2000038c 	.word	0x2000038c
 8001b08:	51eb851f 	.word	0x51eb851f
 8001b0c:	20000398 	.word	0x20000398
 8001b10:	20000024 	.word	0x20000024
 8001b14:	2000004c 	.word	0x2000004c
 8001b18:	20000074 	.word	0x20000074
 8001b1c:	2000009c 	.word	0x2000009c
 8001b20:	00000000 	.word	0x00000000
 8001b24:	20000000 	.word	0x20000000
 8001b28:	42100000 	.word	0x42100000
 8001b2c:	42700000 	.word	0x42700000
 8001b30:	447a0000 	.word	0x447a0000
 8001b34:	447a0000 	.word	0x447a0000
			else if (robomas[i].hensa <= -1000) robomas[i].hensa = -1000;
 8001b38:	499b      	ldr	r1, [pc, #620]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001b3a:	697a      	ldr	r2, [r7, #20]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	4413      	add	r3, r2
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	440b      	add	r3, r1
 8001b46:	331c      	adds	r3, #28
 8001b48:	edd3 7a00 	vldr	s15, [r3]
 8001b4c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8001dac <HAL_TIM_PeriodElapsedCallback+0x544>
 8001b50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b58:	d809      	bhi.n	8001b6e <HAL_TIM_PeriodElapsedCallback+0x306>
 8001b5a:	4993      	ldr	r1, [pc, #588]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001b5c:	697a      	ldr	r2, [r7, #20]
 8001b5e:	4613      	mov	r3, r2
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	4413      	add	r3, r2
 8001b64:	00db      	lsls	r3, r3, #3
 8001b66:	440b      	add	r3, r1
 8001b68:	331c      	adds	r3, #28
 8001b6a:	4a91      	ldr	r2, [pc, #580]	@ (8001db0 <HAL_TIM_PeriodElapsedCallback+0x548>)
 8001b6c:	601a      	str	r2, [r3, #0]
			float d = (robomas[i].actVel - robomas[i].p_actVel) / 0.001;
 8001b6e:	498e      	ldr	r1, [pc, #568]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	4613      	mov	r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	4413      	add	r3, r2
 8001b78:	00db      	lsls	r3, r3, #3
 8001b7a:	440b      	add	r3, r1
 8001b7c:	3306      	adds	r3, #6
 8001b7e:	881b      	ldrh	r3, [r3, #0]
 8001b80:	b21b      	sxth	r3, r3
 8001b82:	4618      	mov	r0, r3
 8001b84:	4988      	ldr	r1, [pc, #544]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001b86:	697a      	ldr	r2, [r7, #20]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	4413      	add	r3, r2
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	440b      	add	r3, r1
 8001b92:	3308      	adds	r3, #8
 8001b94:	881b      	ldrh	r3, [r3, #0]
 8001b96:	b21b      	sxth	r3, r3
 8001b98:	1ac3      	subs	r3, r0, r3
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7fe fce2 	bl	8000564 <__aeabi_i2d>
 8001ba0:	a37d      	add	r3, pc, #500	@ (adr r3, 8001d98 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8001ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba6:	f7fe fe71 	bl	800088c <__aeabi_ddiv>
 8001baa:	4602      	mov	r2, r0
 8001bac:	460b      	mov	r3, r1
 8001bae:	4610      	mov	r0, r2
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f7ff f803 	bl	8000bbc <__aeabi_d2f>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	613b      	str	r3, [r7, #16]
			robomas[i].ind += robomas[i].hensa*0.1;
 8001bba:	497b      	ldr	r1, [pc, #492]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001bbc:	697a      	ldr	r2, [r7, #20]
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	4413      	add	r3, r2
 8001bc4:	00db      	lsls	r3, r3, #3
 8001bc6:	440b      	add	r3, r1
 8001bc8:	3320      	adds	r3, #32
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7fe fcdb 	bl	8000588 <__aeabi_f2d>
 8001bd2:	4604      	mov	r4, r0
 8001bd4:	460d      	mov	r5, r1
 8001bd6:	4974      	ldr	r1, [pc, #464]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001bd8:	697a      	ldr	r2, [r7, #20]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	440b      	add	r3, r1
 8001be4:	331c      	adds	r3, #28
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7fe fccd 	bl	8000588 <__aeabi_f2d>
 8001bee:	a36c      	add	r3, pc, #432	@ (adr r3, 8001da0 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8001bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf4:	f7fe fd20 	bl	8000638 <__aeabi_dmul>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	4620      	mov	r0, r4
 8001bfe:	4629      	mov	r1, r5
 8001c00:	f7fe fb64 	bl	80002cc <__adddf3>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	4610      	mov	r0, r2
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f7fe ffd6 	bl	8000bbc <__aeabi_d2f>
 8001c10:	4601      	mov	r1, r0
 8001c12:	4865      	ldr	r0, [pc, #404]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001c14:	697a      	ldr	r2, [r7, #20]
 8001c16:	4613      	mov	r3, r2
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	4413      	add	r3, r2
 8001c1c:	00db      	lsls	r3, r3, #3
 8001c1e:	4403      	add	r3, r0
 8001c20:	3320      	adds	r3, #32
 8001c22:	6019      	str	r1, [r3, #0]
			if (d >= 30000) d = 30000;
 8001c24:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c28:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8001db4 <HAL_TIM_PeriodElapsedCallback+0x54c>
 8001c2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c34:	db02      	blt.n	8001c3c <HAL_TIM_PeriodElapsedCallback+0x3d4>
 8001c36:	4b60      	ldr	r3, [pc, #384]	@ (8001db8 <HAL_TIM_PeriodElapsedCallback+0x550>)
 8001c38:	613b      	str	r3, [r7, #16]
 8001c3a:	e00a      	b.n	8001c52 <HAL_TIM_PeriodElapsedCallback+0x3ea>
			else if (d <= -30000) d = -30000;
 8001c3c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c40:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8001dbc <HAL_TIM_PeriodElapsedCallback+0x554>
 8001c44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c4c:	d801      	bhi.n	8001c52 <HAL_TIM_PeriodElapsedCallback+0x3ea>
 8001c4e:	4b5c      	ldr	r3, [pc, #368]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0x558>)
 8001c50:	613b      	str	r3, [r7, #16]
			if (robomas[i].ind >= 10000) robomas[i].ind = 10000;
 8001c52:	4955      	ldr	r1, [pc, #340]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001c54:	697a      	ldr	r2, [r7, #20]
 8001c56:	4613      	mov	r3, r2
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	4413      	add	r3, r2
 8001c5c:	00db      	lsls	r3, r3, #3
 8001c5e:	440b      	add	r3, r1
 8001c60:	3320      	adds	r3, #32
 8001c62:	edd3 7a00 	vldr	s15, [r3]
 8001c66:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8001dc4 <HAL_TIM_PeriodElapsedCallback+0x55c>
 8001c6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c72:	db0a      	blt.n	8001c8a <HAL_TIM_PeriodElapsedCallback+0x422>
 8001c74:	494c      	ldr	r1, [pc, #304]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	4413      	add	r3, r2
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	440b      	add	r3, r1
 8001c82:	3320      	adds	r3, #32
 8001c84:	4a50      	ldr	r2, [pc, #320]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	e01a      	b.n	8001cc0 <HAL_TIM_PeriodElapsedCallback+0x458>
			else if (robomas[i].ind <= -10000) robomas[i].ind = -10000;
 8001c8a:	4947      	ldr	r1, [pc, #284]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001c8c:	697a      	ldr	r2, [r7, #20]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4413      	add	r3, r2
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	440b      	add	r3, r1
 8001c98:	3320      	adds	r3, #32
 8001c9a:	edd3 7a00 	vldr	s15, [r3]
 8001c9e:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001dcc <HAL_TIM_PeriodElapsedCallback+0x564>
 8001ca2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001caa:	d809      	bhi.n	8001cc0 <HAL_TIM_PeriodElapsedCallback+0x458>
 8001cac:	493e      	ldr	r1, [pc, #248]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001cae:	697a      	ldr	r2, [r7, #20]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	4413      	add	r3, r2
 8001cb6:	00db      	lsls	r3, r3, #3
 8001cb8:	440b      	add	r3, r1
 8001cba:	3320      	adds	r3, #32
 8001cbc:	4a44      	ldr	r2, [pc, #272]	@ (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x568>)
 8001cbe:	601a      	str	r2, [r3, #0]


			float t = k_p*robomas[i].hensa;
 8001cc0:	4939      	ldr	r1, [pc, #228]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001cc2:	697a      	ldr	r2, [r7, #20]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4413      	add	r3, r2
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	440b      	add	r3, r1
 8001cce:	331c      	adds	r3, #28
 8001cd0:	ed93 7a00 	vldr	s14, [r3]
 8001cd4:	4b3f      	ldr	r3, [pc, #252]	@ (8001dd4 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 8001cd6:	edd3 7a00 	vldr	s15, [r3]
 8001cda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cde:	edc7 7a03 	vstr	s15, [r7, #12]
			if (t>=10000) t = 10000;
 8001ce2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ce6:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8001dc4 <HAL_TIM_PeriodElapsedCallback+0x55c>
 8001cea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf2:	db02      	blt.n	8001cfa <HAL_TIM_PeriodElapsedCallback+0x492>
 8001cf4:	4b34      	ldr	r3, [pc, #208]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	e00a      	b.n	8001d10 <HAL_TIM_PeriodElapsedCallback+0x4a8>
			else if (t<=-10000) t = -10000;
 8001cfa:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cfe:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001dcc <HAL_TIM_PeriodElapsedCallback+0x564>
 8001d02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0a:	d801      	bhi.n	8001d10 <HAL_TIM_PeriodElapsedCallback+0x4a8>
 8001d0c:	4b30      	ldr	r3, [pc, #192]	@ (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x568>)
 8001d0e:	60fb      	str	r3, [r7, #12]
			robomas[i].cu = (int16_t)(t+k_i*robomas[i].ind+k_d*d);
 8001d10:	4925      	ldr	r1, [pc, #148]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001d12:	697a      	ldr	r2, [r7, #20]
 8001d14:	4613      	mov	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	440b      	add	r3, r1
 8001d1e:	3320      	adds	r3, #32
 8001d20:	ed93 7a00 	vldr	s14, [r3]
 8001d24:	4b2c      	ldr	r3, [pc, #176]	@ (8001dd8 <HAL_TIM_PeriodElapsedCallback+0x570>)
 8001d26:	edd3 7a00 	vldr	s15, [r3]
 8001d2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d36:	4b29      	ldr	r3, [pc, #164]	@ (8001ddc <HAL_TIM_PeriodElapsedCallback+0x574>)
 8001d38:	edd3 6a00 	vldr	s13, [r3]
 8001d3c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d4c:	ee17 3a90 	vmov	r3, s15
 8001d50:	b218      	sxth	r0, r3
 8001d52:	4915      	ldr	r1, [pc, #84]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001d54:	697a      	ldr	r2, [r7, #20]
 8001d56:	4613      	mov	r3, r2
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	4413      	add	r3, r2
 8001d5c:	00db      	lsls	r3, r3, #3
 8001d5e:	440b      	add	r3, r1
 8001d60:	330a      	adds	r3, #10
 8001d62:	4602      	mov	r2, r0
 8001d64:	801a      	strh	r2, [r3, #0]
			if (robomas[i].cu <= -10000) robomas[i].cu = -10000;
 8001d66:	4910      	ldr	r1, [pc, #64]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001d68:	697a      	ldr	r2, [r7, #20]
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	4413      	add	r3, r2
 8001d70:	00db      	lsls	r3, r3, #3
 8001d72:	440b      	add	r3, r1
 8001d74:	330a      	adds	r3, #10
 8001d76:	881b      	ldrh	r3, [r3, #0]
 8001d78:	b21b      	sxth	r3, r3
 8001d7a:	4a19      	ldr	r2, [pc, #100]	@ (8001de0 <HAL_TIM_PeriodElapsedCallback+0x578>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	da31      	bge.n	8001de4 <HAL_TIM_PeriodElapsedCallback+0x57c>
 8001d80:	4909      	ldr	r1, [pc, #36]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001d82:	697a      	ldr	r2, [r7, #20]
 8001d84:	4613      	mov	r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4413      	add	r3, r2
 8001d8a:	00db      	lsls	r3, r3, #3
 8001d8c:	440b      	add	r3, r1
 8001d8e:	330a      	adds	r3, #10
 8001d90:	f64d 02f0 	movw	r2, #55536	@ 0xd8f0
 8001d94:	801a      	strh	r2, [r3, #0]
 8001d96:	e03e      	b.n	8001e16 <HAL_TIM_PeriodElapsedCallback+0x5ae>
 8001d98:	d2f1a9fc 	.word	0xd2f1a9fc
 8001d9c:	3f50624d 	.word	0x3f50624d
 8001da0:	9999999a 	.word	0x9999999a
 8001da4:	3fb99999 	.word	0x3fb99999
 8001da8:	20000000 	.word	0x20000000
 8001dac:	c47a0000 	.word	0xc47a0000
 8001db0:	c47a0000 	.word	0xc47a0000
 8001db4:	46ea6000 	.word	0x46ea6000
 8001db8:	46ea6000 	.word	0x46ea6000
 8001dbc:	c6ea6000 	.word	0xc6ea6000
 8001dc0:	c6ea6000 	.word	0xc6ea6000
 8001dc4:	461c4000 	.word	0x461c4000
 8001dc8:	461c4000 	.word	0x461c4000
 8001dcc:	c61c4000 	.word	0xc61c4000
 8001dd0:	c61c4000 	.word	0xc61c4000
 8001dd4:	200000a0 	.word	0x200000a0
 8001dd8:	200000a4 	.word	0x200000a4
 8001ddc:	200000a8 	.word	0x200000a8
 8001de0:	ffffd8f1 	.word	0xffffd8f1
			else if (robomas[i].cu >= 10000) robomas[i].cu = 10000;
 8001de4:	4932      	ldr	r1, [pc, #200]	@ (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8001de6:	697a      	ldr	r2, [r7, #20]
 8001de8:	4613      	mov	r3, r2
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	4413      	add	r3, r2
 8001dee:	00db      	lsls	r3, r3, #3
 8001df0:	440b      	add	r3, r1
 8001df2:	330a      	adds	r3, #10
 8001df4:	881b      	ldrh	r3, [r3, #0]
 8001df6:	b21b      	sxth	r3, r3
 8001df8:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	dd0a      	ble.n	8001e16 <HAL_TIM_PeriodElapsedCallback+0x5ae>
 8001e00:	492b      	ldr	r1, [pc, #172]	@ (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8001e02:	697a      	ldr	r2, [r7, #20]
 8001e04:	4613      	mov	r3, r2
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	4413      	add	r3, r2
 8001e0a:	00db      	lsls	r3, r3, #3
 8001e0c:	440b      	add	r3, r1
 8001e0e:	330a      	adds	r3, #10
 8001e10:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001e14:	801a      	strh	r2, [r3, #0]


			TxData_motor[i*2] = (robomas[i].cu) >> 8;
 8001e16:	4926      	ldr	r1, [pc, #152]	@ (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8001e18:	697a      	ldr	r2, [r7, #20]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	4413      	add	r3, r2
 8001e20:	00db      	lsls	r3, r3, #3
 8001e22:	440b      	add	r3, r1
 8001e24:	330a      	adds	r3, #10
 8001e26:	881b      	ldrh	r3, [r3, #0]
 8001e28:	b21b      	sxth	r3, r3
 8001e2a:	121b      	asrs	r3, r3, #8
 8001e2c:	b21a      	sxth	r2, r3
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	b2d1      	uxtb	r1, r2
 8001e34:	4a1f      	ldr	r2, [pc, #124]	@ (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8001e36:	54d1      	strb	r1, [r2, r3]
			TxData_motor[i*2+1] = (uint8_t)((robomas[i].cu) & 0xff);
 8001e38:	491d      	ldr	r1, [pc, #116]	@ (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8001e3a:	697a      	ldr	r2, [r7, #20]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	4413      	add	r3, r2
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	440b      	add	r3, r1
 8001e46:	330a      	adds	r3, #10
 8001e48:	881b      	ldrh	r3, [r3, #0]
 8001e4a:	b21a      	sxth	r2, r3
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	3301      	adds	r3, #1
 8001e52:	b2d1      	uxtb	r1, r2
 8001e54:	4a17      	ldr	r2, [pc, #92]	@ (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8001e56:	54d1      	strb	r1, [r2, r3]
			robomas[i].p_actVel = robomas[i].actVel;
 8001e58:	4915      	ldr	r1, [pc, #84]	@ (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8001e5a:	697a      	ldr	r2, [r7, #20]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	00db      	lsls	r3, r3, #3
 8001e64:	440b      	add	r3, r1
 8001e66:	3306      	adds	r3, #6
 8001e68:	881b      	ldrh	r3, [r3, #0]
 8001e6a:	b218      	sxth	r0, r3
 8001e6c:	4910      	ldr	r1, [pc, #64]	@ (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8001e6e:	697a      	ldr	r2, [r7, #20]
 8001e70:	4613      	mov	r3, r2
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	4413      	add	r3, r2
 8001e76:	00db      	lsls	r3, r3, #3
 8001e78:	440b      	add	r3, r1
 8001e7a:	3308      	adds	r3, #8
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	801a      	strh	r2, [r3, #0]
		for (int i=0; i<=3; i++){
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	3301      	adds	r3, #1
 8001e84:	617b      	str	r3, [r7, #20]
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	2b03      	cmp	r3, #3
 8001e8a:	f77f ade7 	ble.w	8001a5c <HAL_TIM_PeriodElapsedCallback+0x1f4>
		}
		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan3, &TxHeader_motor, TxData_motor) != HAL_OK){
 8001e8e:	4a09      	ldr	r2, [pc, #36]	@ (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8001e90:	4909      	ldr	r1, [pc, #36]	@ (8001eb8 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8001e92:	480a      	ldr	r0, [pc, #40]	@ (8001ebc <HAL_TIM_PeriodElapsedCallback+0x654>)
 8001e94:	f001 f887 	bl	8002fa6 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d004      	beq.n	8001ea8 <HAL_TIM_PeriodElapsedCallback+0x640>
			printf("addmassage is error\r\n");
 8001e9e:	4808      	ldr	r0, [pc, #32]	@ (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x658>)
 8001ea0:	f004 fae8 	bl	8006474 <puts>
			Error_Handler();
 8001ea4:	f000 fa26 	bl	80022f4 <Error_Handler>
		}
	}
}
 8001ea8:	bf00      	nop
 8001eaa:	3718      	adds	r7, #24
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bdb0      	pop	{r4, r5, r7, pc}
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	20000378 	.word	0x20000378
 8001eb8:	20000324 	.word	0x20000324
 8001ebc:	20000194 	.word	0x20000194
 8001ec0:	080084b0 	.word	0x080084b0

08001ec4 <_write>:

int _write(int file, char *ptr, int len)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	60b9      	str	r1, [r7, #8]
 8001ece:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	230a      	movs	r3, #10
 8001ed6:	68b9      	ldr	r1, [r7, #8]
 8001ed8:	4803      	ldr	r0, [pc, #12]	@ (8001ee8 <_write+0x24>)
 8001eda:	f003 faf5 	bl	80054c8 <HAL_UART_Transmit>
    return len;
 8001ede:	687b      	ldr	r3, [r7, #4]
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3710      	adds	r7, #16
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	20000244 	.word	0x20000244

08001eec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	setbuf(stdout, NULL);
 8001ef2:	4b25      	ldr	r3, [pc, #148]	@ (8001f88 <main+0x9c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	2100      	movs	r1, #0
 8001efa:	4618      	mov	r0, r3
 8001efc:	f004 fac2 	bl	8006484 <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f00:	f000 fca1 	bl	8002846 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f04:	f000 f85a 	bl	8001fbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f08:	f000 f9b6 	bl	8002278 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8001f0c:	f000 f8a2 	bl	8002054 <MX_FDCAN1_Init>
  MX_FDCAN3_Init();
 8001f10:	f000 f8e8 	bl	80020e4 <MX_FDCAN3_Init>
  MX_USART2_UART_Init();
 8001f14:	f000 f964 	bl	80021e0 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8001f18:	f000 f92c 	bl	8002174 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  printf("start\r\n");
 8001f1c:	481b      	ldr	r0, [pc, #108]	@ (8001f8c <main+0xa0>)
 8001f1e:	f004 faa9 	bl	8006474 <puts>
  FDCAN_motor_RxTxSettings();
 8001f22:	f7ff f96b 	bl	80011fc <FDCAN_motor_RxTxSettings>
  printf("can_motor_start\r\n");
 8001f26:	481a      	ldr	r0, [pc, #104]	@ (8001f90 <main+0xa4>)
 8001f28:	f004 faa4 	bl	8006474 <puts>
  FDCAN_RxTxSettings();
 8001f2c:	f7ff f8f2 	bl	8001114 <FDCAN_RxTxSettings>
  printf("can_main_start\r\n");
 8001f30:	4818      	ldr	r0, [pc, #96]	@ (8001f94 <main+0xa8>)
 8001f32:	f004 fa9f 	bl	8006474 <puts>
  vx = 0;
 8001f36:	4b18      	ldr	r3, [pc, #96]	@ (8001f98 <main+0xac>)
 8001f38:	f04f 0200 	mov.w	r2, #0
 8001f3c:	601a      	str	r2, [r3, #0]
  vy = 0;
 8001f3e:	4b17      	ldr	r3, [pc, #92]	@ (8001f9c <main+0xb0>)
 8001f40:	f04f 0200 	mov.w	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
  omega = 0;
 8001f46:	4b16      	ldr	r3, [pc, #88]	@ (8001fa0 <main+0xb4>)
 8001f48:	f04f 0200 	mov.w	r2, #0
 8001f4c:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim6);
 8001f4e:	4815      	ldr	r0, [pc, #84]	@ (8001fa4 <main+0xb8>)
 8001f50:	f002 feea 	bl	8004d28 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  printf("act:%d,(%d,%d), omega:%d\r\n", robomas[0].actVel, vel_x, vel_y, omega_c);
 8001f54:	4b14      	ldr	r3, [pc, #80]	@ (8001fa8 <main+0xbc>)
 8001f56:	88db      	ldrh	r3, [r3, #6]
 8001f58:	b21b      	sxth	r3, r3
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4b13      	ldr	r3, [pc, #76]	@ (8001fac <main+0xc0>)
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	b21b      	sxth	r3, r3
 8001f62:	461a      	mov	r2, r3
 8001f64:	4b12      	ldr	r3, [pc, #72]	@ (8001fb0 <main+0xc4>)
 8001f66:	881b      	ldrh	r3, [r3, #0]
 8001f68:	b21b      	sxth	r3, r3
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	4b11      	ldr	r3, [pc, #68]	@ (8001fb4 <main+0xc8>)
 8001f6e:	881b      	ldrh	r3, [r3, #0]
 8001f70:	b21b      	sxth	r3, r3
 8001f72:	9300      	str	r3, [sp, #0]
 8001f74:	4603      	mov	r3, r0
 8001f76:	4810      	ldr	r0, [pc, #64]	@ (8001fb8 <main+0xcc>)
 8001f78:	f004 fa14 	bl	80063a4 <iprintf>
	  HAL_Delay(1);
 8001f7c:	2001      	movs	r0, #1
 8001f7e:	f000 fcd3 	bl	8002928 <HAL_Delay>
	  printf("act:%d,(%d,%d), omega:%d\r\n", robomas[0].actVel, vel_x, vel_y, omega_c);
 8001f82:	bf00      	nop
 8001f84:	e7e6      	b.n	8001f54 <main+0x68>
 8001f86:	bf00      	nop
 8001f88:	200000c4 	.word	0x200000c4
 8001f8c:	080084c8 	.word	0x080084c8
 8001f90:	080084d0 	.word	0x080084d0
 8001f94:	080084e4 	.word	0x080084e4
 8001f98:	20000390 	.word	0x20000390
 8001f9c:	20000394 	.word	0x20000394
 8001fa0:	20000398 	.word	0x20000398
 8001fa4:	200001f8 	.word	0x200001f8
 8001fa8:	20000000 	.word	0x20000000
 8001fac:	20000388 	.word	0x20000388
 8001fb0:	2000038a 	.word	0x2000038a
 8001fb4:	2000038c 	.word	0x2000038c
 8001fb8:	080084f4 	.word	0x080084f4

08001fbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b094      	sub	sp, #80	@ 0x50
 8001fc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fc2:	f107 0318 	add.w	r3, r7, #24
 8001fc6:	2238      	movs	r2, #56	@ 0x38
 8001fc8:	2100      	movs	r1, #0
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f004 fbee 	bl	80067ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fd0:	1d3b      	adds	r3, r7, #4
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]
 8001fd8:	609a      	str	r2, [r3, #8]
 8001fda:	60da      	str	r2, [r3, #12]
 8001fdc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fde:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001fe2:	f001 fe19 	bl	8003c18 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fee:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ff0:	2340      	movs	r3, #64	@ 0x40
 8001ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002000:	230a      	movs	r3, #10
 8002002:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002004:	2302      	movs	r3, #2
 8002006:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002008:	2302      	movs	r3, #2
 800200a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800200c:	2302      	movs	r3, #2
 800200e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002010:	f107 0318 	add.w	r3, r7, #24
 8002014:	4618      	mov	r0, r3
 8002016:	f001 feb3 	bl	8003d80 <HAL_RCC_OscConfig>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002020:	f000 f968 	bl	80022f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002024:	230f      	movs	r3, #15
 8002026:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002028:	2303      	movs	r3, #3
 800202a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800202c:	2300      	movs	r3, #0
 800202e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002030:	2300      	movs	r3, #0
 8002032:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002034:	2300      	movs	r3, #0
 8002036:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002038:	1d3b      	adds	r3, r7, #4
 800203a:	2102      	movs	r1, #2
 800203c:	4618      	mov	r0, r3
 800203e:	f002 f9b1 	bl	80043a4 <HAL_RCC_ClockConfig>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002048:	f000 f954 	bl	80022f4 <Error_Handler>
  }
}
 800204c:	bf00      	nop
 800204e:	3750      	adds	r7, #80	@ 0x50
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002058:	4b20      	ldr	r3, [pc, #128]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 800205a:	4a21      	ldr	r2, [pc, #132]	@ (80020e0 <MX_FDCAN1_Init+0x8c>)
 800205c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800205e:	4b1f      	ldr	r3, [pc, #124]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 8002060:	2200      	movs	r2, #0
 8002062:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8002064:	4b1d      	ldr	r3, [pc, #116]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 8002066:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800206a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800206c:	4b1b      	ldr	r3, [pc, #108]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 800206e:	2200      	movs	r2, #0
 8002070:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002072:	4b1a      	ldr	r3, [pc, #104]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 8002074:	2200      	movs	r2, #0
 8002076:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002078:	4b18      	ldr	r3, [pc, #96]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 800207a:	2200      	movs	r2, #0
 800207c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800207e:	4b17      	ldr	r3, [pc, #92]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 8002080:	2200      	movs	r2, #0
 8002082:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 8002084:	4b15      	ldr	r3, [pc, #84]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 8002086:	2204      	movs	r2, #4
 8002088:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800208a:	4b14      	ldr	r3, [pc, #80]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 800208c:	2201      	movs	r2, #1
 800208e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 15;
 8002090:	4b12      	ldr	r3, [pc, #72]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 8002092:	220f      	movs	r2, #15
 8002094:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 4;
 8002096:	4b11      	ldr	r3, [pc, #68]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 8002098:	2204      	movs	r2, #4
 800209a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 800209c:	4b0f      	ldr	r3, [pc, #60]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 800209e:	2202      	movs	r2, #2
 80020a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80020a2:	4b0e      	ldr	r3, [pc, #56]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 80020a4:	2201      	movs	r2, #1
 80020a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 15;
 80020a8:	4b0c      	ldr	r3, [pc, #48]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 80020aa:	220f      	movs	r2, #15
 80020ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 80020ae:	4b0b      	ldr	r3, [pc, #44]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 80020b0:	2204      	movs	r2, #4
 80020b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80020b4:	4b09      	ldr	r3, [pc, #36]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 80020b6:	2201      	movs	r2, #1
 80020b8:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80020ba:	4b08      	ldr	r3, [pc, #32]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 80020bc:	2200      	movs	r2, #0
 80020be:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80020c0:	4b06      	ldr	r3, [pc, #24]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80020c6:	4805      	ldr	r0, [pc, #20]	@ (80020dc <MX_FDCAN1_Init+0x88>)
 80020c8:	f000 fd60 	bl	8002b8c <HAL_FDCAN_Init>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80020d2:	f000 f90f 	bl	80022f4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80020d6:	bf00      	nop
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000130 	.word	0x20000130
 80020e0:	40006400 	.word	0x40006400

080020e4 <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 80020e8:	4b20      	ldr	r3, [pc, #128]	@ (800216c <MX_FDCAN3_Init+0x88>)
 80020ea:	4a21      	ldr	r2, [pc, #132]	@ (8002170 <MX_FDCAN3_Init+0x8c>)
 80020ec:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80020ee:	4b1f      	ldr	r3, [pc, #124]	@ (800216c <MX_FDCAN3_Init+0x88>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	605a      	str	r2, [r3, #4]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80020f4:	4b1d      	ldr	r3, [pc, #116]	@ (800216c <MX_FDCAN3_Init+0x88>)
 80020f6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80020fa:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 80020fc:	4b1b      	ldr	r3, [pc, #108]	@ (800216c <MX_FDCAN3_Init+0x88>)
 80020fe:	2200      	movs	r2, #0
 8002100:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 8002102:	4b1a      	ldr	r3, [pc, #104]	@ (800216c <MX_FDCAN3_Init+0x88>)
 8002104:	2200      	movs	r2, #0
 8002106:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8002108:	4b18      	ldr	r3, [pc, #96]	@ (800216c <MX_FDCAN3_Init+0x88>)
 800210a:	2200      	movs	r2, #0
 800210c:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 800210e:	4b17      	ldr	r3, [pc, #92]	@ (800216c <MX_FDCAN3_Init+0x88>)
 8002110:	2200      	movs	r2, #0
 8002112:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 4;
 8002114:	4b15      	ldr	r3, [pc, #84]	@ (800216c <MX_FDCAN3_Init+0x88>)
 8002116:	2204      	movs	r2, #4
 8002118:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 800211a:	4b14      	ldr	r3, [pc, #80]	@ (800216c <MX_FDCAN3_Init+0x88>)
 800211c:	2201      	movs	r2, #1
 800211e:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 15;
 8002120:	4b12      	ldr	r3, [pc, #72]	@ (800216c <MX_FDCAN3_Init+0x88>)
 8002122:	220f      	movs	r2, #15
 8002124:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 4;
 8002126:	4b11      	ldr	r3, [pc, #68]	@ (800216c <MX_FDCAN3_Init+0x88>)
 8002128:	2204      	movs	r2, #4
 800212a:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 2;
 800212c:	4b0f      	ldr	r3, [pc, #60]	@ (800216c <MX_FDCAN3_Init+0x88>)
 800212e:	2202      	movs	r2, #2
 8002130:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 8002132:	4b0e      	ldr	r3, [pc, #56]	@ (800216c <MX_FDCAN3_Init+0x88>)
 8002134:	2201      	movs	r2, #1
 8002136:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 15;
 8002138:	4b0c      	ldr	r3, [pc, #48]	@ (800216c <MX_FDCAN3_Init+0x88>)
 800213a:	220f      	movs	r2, #15
 800213c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 4;
 800213e:	4b0b      	ldr	r3, [pc, #44]	@ (800216c <MX_FDCAN3_Init+0x88>)
 8002140:	2204      	movs	r2, #4
 8002142:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.StdFiltersNbr = 1;
 8002144:	4b09      	ldr	r3, [pc, #36]	@ (800216c <MX_FDCAN3_Init+0x88>)
 8002146:	2201      	movs	r2, #1
 8002148:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.ExtFiltersNbr = 0;
 800214a:	4b08      	ldr	r3, [pc, #32]	@ (800216c <MX_FDCAN3_Init+0x88>)
 800214c:	2200      	movs	r2, #0
 800214e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002150:	4b06      	ldr	r3, [pc, #24]	@ (800216c <MX_FDCAN3_Init+0x88>)
 8002152:	2200      	movs	r2, #0
 8002154:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8002156:	4805      	ldr	r0, [pc, #20]	@ (800216c <MX_FDCAN3_Init+0x88>)
 8002158:	f000 fd18 	bl	8002b8c <HAL_FDCAN_Init>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <MX_FDCAN3_Init+0x82>
  {
    Error_Handler();
 8002162:	f000 f8c7 	bl	80022f4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000194 	.word	0x20000194
 8002170:	40006c00 	.word	0x40006c00

08002174 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800217a:	1d3b      	adds	r3, r7, #4
 800217c:	2200      	movs	r2, #0
 800217e:	601a      	str	r2, [r3, #0]
 8002180:	605a      	str	r2, [r3, #4]
 8002182:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002184:	4b14      	ldr	r3, [pc, #80]	@ (80021d8 <MX_TIM6_Init+0x64>)
 8002186:	4a15      	ldr	r2, [pc, #84]	@ (80021dc <MX_TIM6_Init+0x68>)
 8002188:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9;
 800218a:	4b13      	ldr	r3, [pc, #76]	@ (80021d8 <MX_TIM6_Init+0x64>)
 800218c:	2209      	movs	r2, #9
 800218e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002190:	4b11      	ldr	r3, [pc, #68]	@ (80021d8 <MX_TIM6_Init+0x64>)
 8002192:	2200      	movs	r2, #0
 8002194:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8002196:	4b10      	ldr	r3, [pc, #64]	@ (80021d8 <MX_TIM6_Init+0x64>)
 8002198:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800219c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800219e:	4b0e      	ldr	r3, [pc, #56]	@ (80021d8 <MX_TIM6_Init+0x64>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80021a4:	480c      	ldr	r0, [pc, #48]	@ (80021d8 <MX_TIM6_Init+0x64>)
 80021a6:	f002 fd67 	bl	8004c78 <HAL_TIM_Base_Init>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80021b0:	f000 f8a0 	bl	80022f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021b4:	2300      	movs	r3, #0
 80021b6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021b8:	2300      	movs	r3, #0
 80021ba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80021bc:	1d3b      	adds	r3, r7, #4
 80021be:	4619      	mov	r1, r3
 80021c0:	4805      	ldr	r0, [pc, #20]	@ (80021d8 <MX_TIM6_Init+0x64>)
 80021c2:	f003 f855 	bl	8005270 <HAL_TIMEx_MasterConfigSynchronization>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80021cc:	f000 f892 	bl	80022f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80021d0:	bf00      	nop
 80021d2:	3710      	adds	r7, #16
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	200001f8 	.word	0x200001f8
 80021dc:	40001000 	.word	0x40001000

080021e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021e4:	4b22      	ldr	r3, [pc, #136]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 80021e6:	4a23      	ldr	r2, [pc, #140]	@ (8002274 <MX_USART2_UART_Init+0x94>)
 80021e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80021ea:	4b21      	ldr	r3, [pc, #132]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 80021ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 8002200:	2200      	movs	r2, #0
 8002202:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002204:	4b1a      	ldr	r3, [pc, #104]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 8002206:	220c      	movs	r2, #12
 8002208:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800220a:	4b19      	ldr	r3, [pc, #100]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 800220c:	2200      	movs	r2, #0
 800220e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002210:	4b17      	ldr	r3, [pc, #92]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 8002212:	2200      	movs	r2, #0
 8002214:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002216:	4b16      	ldr	r3, [pc, #88]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 8002218:	2200      	movs	r2, #0
 800221a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800221c:	4b14      	ldr	r3, [pc, #80]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 800221e:	2200      	movs	r2, #0
 8002220:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002222:	4b13      	ldr	r3, [pc, #76]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 8002224:	2200      	movs	r2, #0
 8002226:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002228:	4811      	ldr	r0, [pc, #68]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 800222a:	f003 f8fd 	bl	8005428 <HAL_UART_Init>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002234:	f000 f85e 	bl	80022f4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002238:	2100      	movs	r1, #0
 800223a:	480d      	ldr	r0, [pc, #52]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 800223c:	f003 ff26 	bl	800608c <HAL_UARTEx_SetTxFifoThreshold>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002246:	f000 f855 	bl	80022f4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800224a:	2100      	movs	r1, #0
 800224c:	4808      	ldr	r0, [pc, #32]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 800224e:	f003 ff5b 	bl	8006108 <HAL_UARTEx_SetRxFifoThreshold>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002258:	f000 f84c 	bl	80022f4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800225c:	4804      	ldr	r0, [pc, #16]	@ (8002270 <MX_USART2_UART_Init+0x90>)
 800225e:	f003 fedc 	bl	800601a <HAL_UARTEx_DisableFifoMode>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002268:	f000 f844 	bl	80022f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800226c:	bf00      	nop
 800226e:	bd80      	pop	{r7, pc}
 8002270:	20000244 	.word	0x20000244
 8002274:	40004400 	.word	0x40004400

08002278 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b088      	sub	sp, #32
 800227c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800227e:	f107 030c 	add.w	r3, r7, #12
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	605a      	str	r2, [r3, #4]
 8002288:	609a      	str	r2, [r3, #8]
 800228a:	60da      	str	r2, [r3, #12]
 800228c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800228e:	4b17      	ldr	r3, [pc, #92]	@ (80022ec <MX_GPIO_Init+0x74>)
 8002290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002292:	4a16      	ldr	r2, [pc, #88]	@ (80022ec <MX_GPIO_Init+0x74>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800229a:	4b14      	ldr	r3, [pc, #80]	@ (80022ec <MX_GPIO_Init+0x74>)
 800229c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	60bb      	str	r3, [r7, #8]
 80022a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022a6:	4b11      	ldr	r3, [pc, #68]	@ (80022ec <MX_GPIO_Init+0x74>)
 80022a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022aa:	4a10      	ldr	r2, [pc, #64]	@ (80022ec <MX_GPIO_Init+0x74>)
 80022ac:	f043 0308 	orr.w	r3, r3, #8
 80022b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022b2:	4b0e      	ldr	r3, [pc, #56]	@ (80022ec <MX_GPIO_Init+0x74>)
 80022b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b6:	f003 0308 	and.w	r3, r3, #8
 80022ba:	607b      	str	r3, [r7, #4]
 80022bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Boad_LED_GPIO_Port, Boad_LED_Pin, GPIO_PIN_RESET);
 80022be:	2200      	movs	r2, #0
 80022c0:	2104      	movs	r1, #4
 80022c2:	480b      	ldr	r0, [pc, #44]	@ (80022f0 <MX_GPIO_Init+0x78>)
 80022c4:	f001 fc90 	bl	8003be8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Boad_LED_Pin */
  GPIO_InitStruct.Pin = Boad_LED_Pin;
 80022c8:	2304      	movs	r3, #4
 80022ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022cc:	2301      	movs	r3, #1
 80022ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d0:	2300      	movs	r3, #0
 80022d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d4:	2300      	movs	r3, #0
 80022d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Boad_LED_GPIO_Port, &GPIO_InitStruct);
 80022d8:	f107 030c 	add.w	r3, r7, #12
 80022dc:	4619      	mov	r1, r3
 80022de:	4804      	ldr	r0, [pc, #16]	@ (80022f0 <MX_GPIO_Init+0x78>)
 80022e0:	f001 fb00 	bl	80038e4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80022e4:	bf00      	nop
 80022e6:	3720      	adds	r7, #32
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40021000 	.word	0x40021000
 80022f0:	48000c00 	.word	0x48000c00

080022f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022f8:	b672      	cpsid	i
}
 80022fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  printf("Error\r\n");
 80022fc:	4804      	ldr	r0, [pc, #16]	@ (8002310 <Error_Handler+0x1c>)
 80022fe:	f004 f8b9 	bl	8006474 <puts>
  HAL_GPIO_WritePin(Boad_LED_GPIO_Port, Boad_LED_Pin, GPIO_PIN_SET);
 8002302:	2201      	movs	r2, #1
 8002304:	2104      	movs	r1, #4
 8002306:	4803      	ldr	r0, [pc, #12]	@ (8002314 <Error_Handler+0x20>)
 8002308:	f001 fc6e 	bl	8003be8 <HAL_GPIO_WritePin>
  while (1)
 800230c:	bf00      	nop
 800230e:	e7fd      	b.n	800230c <Error_Handler+0x18>
 8002310:	08008510 	.word	0x08008510
 8002314:	48000c00 	.word	0x48000c00

08002318 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800231e:	4b0f      	ldr	r3, [pc, #60]	@ (800235c <HAL_MspInit+0x44>)
 8002320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002322:	4a0e      	ldr	r2, [pc, #56]	@ (800235c <HAL_MspInit+0x44>)
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	6613      	str	r3, [r2, #96]	@ 0x60
 800232a:	4b0c      	ldr	r3, [pc, #48]	@ (800235c <HAL_MspInit+0x44>)
 800232c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	607b      	str	r3, [r7, #4]
 8002334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002336:	4b09      	ldr	r3, [pc, #36]	@ (800235c <HAL_MspInit+0x44>)
 8002338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800233a:	4a08      	ldr	r2, [pc, #32]	@ (800235c <HAL_MspInit+0x44>)
 800233c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002340:	6593      	str	r3, [r2, #88]	@ 0x58
 8002342:	4b06      	ldr	r3, [pc, #24]	@ (800235c <HAL_MspInit+0x44>)
 8002344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800234a:	603b      	str	r3, [r7, #0]
 800234c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800234e:	f001 fd07 	bl	8003d60 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40021000 	.word	0x40021000

08002360 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b0a0      	sub	sp, #128	@ 0x80
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002368:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
 8002376:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002378:	f107 0318 	add.w	r3, r7, #24
 800237c:	2254      	movs	r2, #84	@ 0x54
 800237e:	2100      	movs	r1, #0
 8002380:	4618      	mov	r0, r3
 8002382:	f004 fa13 	bl	80067ac <memset>
  if(hfdcan->Instance==FDCAN1)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a59      	ldr	r2, [pc, #356]	@ (80024f0 <HAL_FDCAN_MspInit+0x190>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d153      	bne.n	8002438 <HAL_FDCAN_MspInit+0xd8>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002390:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002394:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8002396:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800239a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800239c:	f107 0318 	add.w	r3, r7, #24
 80023a0:	4618      	mov	r0, r3
 80023a2:	f002 fa1b 	bl	80047dc <HAL_RCCEx_PeriphCLKConfig>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80023ac:	f7ff ffa2 	bl	80022f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80023b0:	4b50      	ldr	r3, [pc, #320]	@ (80024f4 <HAL_FDCAN_MspInit+0x194>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	3301      	adds	r3, #1
 80023b6:	4a4f      	ldr	r2, [pc, #316]	@ (80024f4 <HAL_FDCAN_MspInit+0x194>)
 80023b8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80023ba:	4b4e      	ldr	r3, [pc, #312]	@ (80024f4 <HAL_FDCAN_MspInit+0x194>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d10b      	bne.n	80023da <HAL_FDCAN_MspInit+0x7a>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80023c2:	4b4d      	ldr	r3, [pc, #308]	@ (80024f8 <HAL_FDCAN_MspInit+0x198>)
 80023c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c6:	4a4c      	ldr	r2, [pc, #304]	@ (80024f8 <HAL_FDCAN_MspInit+0x198>)
 80023c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80023cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80023ce:	4b4a      	ldr	r3, [pc, #296]	@ (80024f8 <HAL_FDCAN_MspInit+0x198>)
 80023d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023d6:	617b      	str	r3, [r7, #20]
 80023d8:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023da:	4b47      	ldr	r3, [pc, #284]	@ (80024f8 <HAL_FDCAN_MspInit+0x198>)
 80023dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023de:	4a46      	ldr	r2, [pc, #280]	@ (80024f8 <HAL_FDCAN_MspInit+0x198>)
 80023e0:	f043 0301 	orr.w	r3, r3, #1
 80023e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023e6:	4b44      	ldr	r3, [pc, #272]	@ (80024f8 <HAL_FDCAN_MspInit+0x198>)
 80023e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	613b      	str	r3, [r7, #16]
 80023f0:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80023f2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80023f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f8:	2302      	movs	r3, #2
 80023fa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002400:	2300      	movs	r3, #0
 8002402:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002404:	2309      	movs	r3, #9
 8002406:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002408:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800240c:	4619      	mov	r1, r3
 800240e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002412:	f001 fa67 	bl	80038e4 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8002416:	2200      	movs	r2, #0
 8002418:	2100      	movs	r1, #0
 800241a:	2015      	movs	r0, #21
 800241c:	f000 fb81 	bl	8002b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002420:	2015      	movs	r0, #21
 8002422:	f000 fb98 	bl	8002b56 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8002426:	2200      	movs	r2, #0
 8002428:	2100      	movs	r1, #0
 800242a:	2016      	movs	r0, #22
 800242c:	f000 fb79 	bl	8002b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8002430:	2016      	movs	r0, #22
 8002432:	f000 fb90 	bl	8002b56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 8002436:	e057      	b.n	80024e8 <HAL_FDCAN_MspInit+0x188>
  else if(hfdcan->Instance==FDCAN3)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a2f      	ldr	r2, [pc, #188]	@ (80024fc <HAL_FDCAN_MspInit+0x19c>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d152      	bne.n	80024e8 <HAL_FDCAN_MspInit+0x188>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002442:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002446:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8002448:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800244c:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800244e:	f107 0318 	add.w	r3, r7, #24
 8002452:	4618      	mov	r0, r3
 8002454:	f002 f9c2 	bl	80047dc <HAL_RCCEx_PeriphCLKConfig>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <HAL_FDCAN_MspInit+0x102>
      Error_Handler();
 800245e:	f7ff ff49 	bl	80022f4 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002462:	4b24      	ldr	r3, [pc, #144]	@ (80024f4 <HAL_FDCAN_MspInit+0x194>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	3301      	adds	r3, #1
 8002468:	4a22      	ldr	r2, [pc, #136]	@ (80024f4 <HAL_FDCAN_MspInit+0x194>)
 800246a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800246c:	4b21      	ldr	r3, [pc, #132]	@ (80024f4 <HAL_FDCAN_MspInit+0x194>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d10b      	bne.n	800248c <HAL_FDCAN_MspInit+0x12c>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002474:	4b20      	ldr	r3, [pc, #128]	@ (80024f8 <HAL_FDCAN_MspInit+0x198>)
 8002476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002478:	4a1f      	ldr	r2, [pc, #124]	@ (80024f8 <HAL_FDCAN_MspInit+0x198>)
 800247a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800247e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002480:	4b1d      	ldr	r3, [pc, #116]	@ (80024f8 <HAL_FDCAN_MspInit+0x198>)
 8002482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002484:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800248c:	4b1a      	ldr	r3, [pc, #104]	@ (80024f8 <HAL_FDCAN_MspInit+0x198>)
 800248e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002490:	4a19      	ldr	r2, [pc, #100]	@ (80024f8 <HAL_FDCAN_MspInit+0x198>)
 8002492:	f043 0301 	orr.w	r3, r3, #1
 8002496:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002498:	4b17      	ldr	r3, [pc, #92]	@ (80024f8 <HAL_FDCAN_MspInit+0x198>)
 800249a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	60bb      	str	r3, [r7, #8]
 80024a2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 80024a4:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 80024a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024aa:	2302      	movs	r3, #2
 80024ac:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ae:	2300      	movs	r3, #0
 80024b0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b2:	2300      	movs	r3, #0
 80024b4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF11_FDCAN3;
 80024b6:	230b      	movs	r3, #11
 80024b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ba:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80024be:	4619      	mov	r1, r3
 80024c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024c4:	f001 fa0e 	bl	80038e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 0, 0);
 80024c8:	2200      	movs	r2, #0
 80024ca:	2100      	movs	r1, #0
 80024cc:	2058      	movs	r0, #88	@ 0x58
 80024ce:	f000 fb28 	bl	8002b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 80024d2:	2058      	movs	r0, #88	@ 0x58
 80024d4:	f000 fb3f 	bl	8002b56 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN3_IT1_IRQn, 0, 0);
 80024d8:	2200      	movs	r2, #0
 80024da:	2100      	movs	r1, #0
 80024dc:	2059      	movs	r0, #89	@ 0x59
 80024de:	f000 fb20 	bl	8002b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
 80024e2:	2059      	movs	r0, #89	@ 0x59
 80024e4:	f000 fb37 	bl	8002b56 <HAL_NVIC_EnableIRQ>
}
 80024e8:	bf00      	nop
 80024ea:	3780      	adds	r7, #128	@ 0x80
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40006400 	.word	0x40006400
 80024f4:	200003a0 	.word	0x200003a0
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40006c00 	.word	0x40006c00

08002500 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0d      	ldr	r2, [pc, #52]	@ (8002544 <HAL_TIM_Base_MspInit+0x44>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d113      	bne.n	800253a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002512:	4b0d      	ldr	r3, [pc, #52]	@ (8002548 <HAL_TIM_Base_MspInit+0x48>)
 8002514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002516:	4a0c      	ldr	r2, [pc, #48]	@ (8002548 <HAL_TIM_Base_MspInit+0x48>)
 8002518:	f043 0310 	orr.w	r3, r3, #16
 800251c:	6593      	str	r3, [r2, #88]	@ 0x58
 800251e:	4b0a      	ldr	r3, [pc, #40]	@ (8002548 <HAL_TIM_Base_MspInit+0x48>)
 8002520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002522:	f003 0310 	and.w	r3, r3, #16
 8002526:	60fb      	str	r3, [r7, #12]
 8002528:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800252a:	2200      	movs	r2, #0
 800252c:	2100      	movs	r1, #0
 800252e:	2036      	movs	r0, #54	@ 0x36
 8002530:	f000 faf7 	bl	8002b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002534:	2036      	movs	r0, #54	@ 0x36
 8002536:	f000 fb0e 	bl	8002b56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800253a:	bf00      	nop
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40001000 	.word	0x40001000
 8002548:	40021000 	.word	0x40021000

0800254c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b09e      	sub	sp, #120	@ 0x78
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002554:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	605a      	str	r2, [r3, #4]
 800255e:	609a      	str	r2, [r3, #8]
 8002560:	60da      	str	r2, [r3, #12]
 8002562:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002564:	f107 0310 	add.w	r3, r7, #16
 8002568:	2254      	movs	r2, #84	@ 0x54
 800256a:	2100      	movs	r1, #0
 800256c:	4618      	mov	r0, r3
 800256e:	f004 f91d 	bl	80067ac <memset>
  if(huart->Instance==USART2)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a1f      	ldr	r2, [pc, #124]	@ (80025f4 <HAL_UART_MspInit+0xa8>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d136      	bne.n	80025ea <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800257c:	2302      	movs	r3, #2
 800257e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002580:	2300      	movs	r3, #0
 8002582:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002584:	f107 0310 	add.w	r3, r7, #16
 8002588:	4618      	mov	r0, r3
 800258a:	f002 f927 	bl	80047dc <HAL_RCCEx_PeriphCLKConfig>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002594:	f7ff feae 	bl	80022f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002598:	4b17      	ldr	r3, [pc, #92]	@ (80025f8 <HAL_UART_MspInit+0xac>)
 800259a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800259c:	4a16      	ldr	r2, [pc, #88]	@ (80025f8 <HAL_UART_MspInit+0xac>)
 800259e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80025a4:	4b14      	ldr	r3, [pc, #80]	@ (80025f8 <HAL_UART_MspInit+0xac>)
 80025a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ac:	60fb      	str	r3, [r7, #12]
 80025ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025b0:	4b11      	ldr	r3, [pc, #68]	@ (80025f8 <HAL_UART_MspInit+0xac>)
 80025b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025b4:	4a10      	ldr	r2, [pc, #64]	@ (80025f8 <HAL_UART_MspInit+0xac>)
 80025b6:	f043 0301 	orr.w	r3, r3, #1
 80025ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025bc:	4b0e      	ldr	r3, [pc, #56]	@ (80025f8 <HAL_UART_MspInit+0xac>)
 80025be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025c0:	f003 0301 	and.w	r3, r3, #1
 80025c4:	60bb      	str	r3, [r7, #8]
 80025c6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80025c8:	230c      	movs	r3, #12
 80025ca:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025cc:	2302      	movs	r3, #2
 80025ce:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d0:	2300      	movs	r3, #0
 80025d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d4:	2300      	movs	r3, #0
 80025d6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025d8:	2307      	movs	r3, #7
 80025da:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025dc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80025e0:	4619      	mov	r1, r3
 80025e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025e6:	f001 f97d 	bl	80038e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80025ea:	bf00      	nop
 80025ec:	3778      	adds	r7, #120	@ 0x78
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	40004400 	.word	0x40004400
 80025f8:	40021000 	.word	0x40021000

080025fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002600:	bf00      	nop
 8002602:	e7fd      	b.n	8002600 <NMI_Handler+0x4>

08002604 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002608:	bf00      	nop
 800260a:	e7fd      	b.n	8002608 <HardFault_Handler+0x4>

0800260c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002610:	bf00      	nop
 8002612:	e7fd      	b.n	8002610 <MemManage_Handler+0x4>

08002614 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002618:	bf00      	nop
 800261a:	e7fd      	b.n	8002618 <BusFault_Handler+0x4>

0800261c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002620:	bf00      	nop
 8002622:	e7fd      	b.n	8002620 <UsageFault_Handler+0x4>

08002624 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002628:	bf00      	nop
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002632:	b480      	push	{r7}
 8002634:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002636:	bf00      	nop
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002644:	bf00      	nop
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr

0800264e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002652:	f000 f94b 	bl	80028ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
	...

0800265c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002660:	4802      	ldr	r0, [pc, #8]	@ (800266c <FDCAN1_IT0_IRQHandler+0x10>)
 8002662:	f000 fed3 	bl	800340c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002666:	bf00      	nop
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	20000130 	.word	0x20000130

08002670 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002674:	4802      	ldr	r0, [pc, #8]	@ (8002680 <FDCAN1_IT1_IRQHandler+0x10>)
 8002676:	f000 fec9 	bl	800340c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20000130 	.word	0x20000130

08002684 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002688:	4802      	ldr	r0, [pc, #8]	@ (8002694 <TIM6_DAC_IRQHandler+0x10>)
 800268a:	f002 fbc5 	bl	8004e18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	200001f8 	.word	0x200001f8

08002698 <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 800269c:	4802      	ldr	r0, [pc, #8]	@ (80026a8 <FDCAN3_IT0_IRQHandler+0x10>)
 800269e:	f000 feb5 	bl	800340c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20000194 	.word	0x20000194

080026ac <FDCAN3_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 1.
  */
void FDCAN3_IT1_IRQHandler(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */

  /* USER CODE END FDCAN3_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 80026b0:	4802      	ldr	r0, [pc, #8]	@ (80026bc <FDCAN3_IT1_IRQHandler+0x10>)
 80026b2:	f000 feab 	bl	800340c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */

  /* USER CODE END FDCAN3_IT1_IRQn 1 */
}
 80026b6:	bf00      	nop
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20000194 	.word	0x20000194

080026c0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026cc:	2300      	movs	r3, #0
 80026ce:	617b      	str	r3, [r7, #20]
 80026d0:	e00a      	b.n	80026e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026d2:	f3af 8000 	nop.w
 80026d6:	4601      	mov	r1, r0
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	1c5a      	adds	r2, r3, #1
 80026dc:	60ba      	str	r2, [r7, #8]
 80026de:	b2ca      	uxtb	r2, r1
 80026e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	3301      	adds	r3, #1
 80026e6:	617b      	str	r3, [r7, #20]
 80026e8:	697a      	ldr	r2, [r7, #20]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	dbf0      	blt.n	80026d2 <_read+0x12>
  }

  return len;
 80026f0:	687b      	ldr	r3, [r7, #4]
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3718      	adds	r7, #24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <_close>:
  }
  return len;
}

int _close(int file)
{
 80026fa:	b480      	push	{r7}
 80026fc:	b083      	sub	sp, #12
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002702:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002706:	4618      	mov	r0, r3
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002712:	b480      	push	{r7}
 8002714:	b083      	sub	sp, #12
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
 800271a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002722:	605a      	str	r2, [r3, #4]
  return 0;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr

08002732 <_isatty>:

int _isatty(int file)
{
 8002732:	b480      	push	{r7}
 8002734:	b083      	sub	sp, #12
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800273a:	2301      	movs	r3, #1
}
 800273c:	4618      	mov	r0, r3
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3714      	adds	r7, #20
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
	...

08002764 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b086      	sub	sp, #24
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800276c:	4a14      	ldr	r2, [pc, #80]	@ (80027c0 <_sbrk+0x5c>)
 800276e:	4b15      	ldr	r3, [pc, #84]	@ (80027c4 <_sbrk+0x60>)
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002778:	4b13      	ldr	r3, [pc, #76]	@ (80027c8 <_sbrk+0x64>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d102      	bne.n	8002786 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002780:	4b11      	ldr	r3, [pc, #68]	@ (80027c8 <_sbrk+0x64>)
 8002782:	4a12      	ldr	r2, [pc, #72]	@ (80027cc <_sbrk+0x68>)
 8002784:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002786:	4b10      	ldr	r3, [pc, #64]	@ (80027c8 <_sbrk+0x64>)
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4413      	add	r3, r2
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	429a      	cmp	r2, r3
 8002792:	d207      	bcs.n	80027a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002794:	f004 f858 	bl	8006848 <__errno>
 8002798:	4603      	mov	r3, r0
 800279a:	220c      	movs	r2, #12
 800279c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800279e:	f04f 33ff 	mov.w	r3, #4294967295
 80027a2:	e009      	b.n	80027b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027a4:	4b08      	ldr	r3, [pc, #32]	@ (80027c8 <_sbrk+0x64>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027aa:	4b07      	ldr	r3, [pc, #28]	@ (80027c8 <_sbrk+0x64>)
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4413      	add	r3, r2
 80027b2:	4a05      	ldr	r2, [pc, #20]	@ (80027c8 <_sbrk+0x64>)
 80027b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027b6:	68fb      	ldr	r3, [r7, #12]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3718      	adds	r7, #24
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	20020000 	.word	0x20020000
 80027c4:	00000400 	.word	0x00000400
 80027c8:	200003a4 	.word	0x200003a4
 80027cc:	200004f8 	.word	0x200004f8

080027d0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80027d4:	4b06      	ldr	r3, [pc, #24]	@ (80027f0 <SystemInit+0x20>)
 80027d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027da:	4a05      	ldr	r2, [pc, #20]	@ (80027f0 <SystemInit+0x20>)
 80027dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027e4:	bf00      	nop
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	e000ed00 	.word	0xe000ed00

080027f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80027f4:	480d      	ldr	r0, [pc, #52]	@ (800282c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80027f6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027f8:	f7ff ffea 	bl	80027d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027fc:	480c      	ldr	r0, [pc, #48]	@ (8002830 <LoopForever+0x6>)
  ldr r1, =_edata
 80027fe:	490d      	ldr	r1, [pc, #52]	@ (8002834 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002800:	4a0d      	ldr	r2, [pc, #52]	@ (8002838 <LoopForever+0xe>)
  movs r3, #0
 8002802:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002804:	e002      	b.n	800280c <LoopCopyDataInit>

08002806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800280a:	3304      	adds	r3, #4

0800280c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800280c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800280e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002810:	d3f9      	bcc.n	8002806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002812:	4a0a      	ldr	r2, [pc, #40]	@ (800283c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002814:	4c0a      	ldr	r4, [pc, #40]	@ (8002840 <LoopForever+0x16>)
  movs r3, #0
 8002816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002818:	e001      	b.n	800281e <LoopFillZerobss>

0800281a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800281a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800281c:	3204      	adds	r2, #4

0800281e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800281e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002820:	d3fb      	bcc.n	800281a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002822:	f004 f817 	bl	8006854 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002826:	f7ff fb61 	bl	8001eec <main>

0800282a <LoopForever>:

LoopForever:
    b LoopForever
 800282a:	e7fe      	b.n	800282a <LoopForever>
  ldr   r0, =_estack
 800282c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002834:	20000114 	.word	0x20000114
  ldr r2, =_sidata
 8002838:	08008788 	.word	0x08008788
  ldr r2, =_sbss
 800283c:	20000114 	.word	0x20000114
  ldr r4, =_ebss
 8002840:	200004f8 	.word	0x200004f8

08002844 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002844:	e7fe      	b.n	8002844 <ADC1_2_IRQHandler>

08002846 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b082      	sub	sp, #8
 800284a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800284c:	2300      	movs	r3, #0
 800284e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002850:	2003      	movs	r0, #3
 8002852:	f000 f95b 	bl	8002b0c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002856:	200f      	movs	r0, #15
 8002858:	f000 f80e 	bl	8002878 <HAL_InitTick>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d002      	beq.n	8002868 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	71fb      	strb	r3, [r7, #7]
 8002866:	e001      	b.n	800286c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002868:	f7ff fd56 	bl	8002318 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800286c:	79fb      	ldrb	r3, [r7, #7]

}
 800286e:	4618      	mov	r0, r3
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
	...

08002878 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002880:	2300      	movs	r3, #0
 8002882:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002884:	4b16      	ldr	r3, [pc, #88]	@ (80028e0 <HAL_InitTick+0x68>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d022      	beq.n	80028d2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800288c:	4b15      	ldr	r3, [pc, #84]	@ (80028e4 <HAL_InitTick+0x6c>)
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	4b13      	ldr	r3, [pc, #76]	@ (80028e0 <HAL_InitTick+0x68>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002898:	fbb1 f3f3 	udiv	r3, r1, r3
 800289c:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a0:	4618      	mov	r0, r3
 80028a2:	f000 f966 	bl	8002b72 <HAL_SYSTICK_Config>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d10f      	bne.n	80028cc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b0f      	cmp	r3, #15
 80028b0:	d809      	bhi.n	80028c6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028b2:	2200      	movs	r2, #0
 80028b4:	6879      	ldr	r1, [r7, #4]
 80028b6:	f04f 30ff 	mov.w	r0, #4294967295
 80028ba:	f000 f932 	bl	8002b22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80028be:	4a0a      	ldr	r2, [pc, #40]	@ (80028e8 <HAL_InitTick+0x70>)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6013      	str	r3, [r2, #0]
 80028c4:	e007      	b.n	80028d6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	73fb      	strb	r3, [r7, #15]
 80028ca:	e004      	b.n	80028d6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	73fb      	strb	r3, [r7, #15]
 80028d0:	e001      	b.n	80028d6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	200000b4 	.word	0x200000b4
 80028e4:	200000ac 	.word	0x200000ac
 80028e8:	200000b0 	.word	0x200000b0

080028ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028f0:	4b05      	ldr	r3, [pc, #20]	@ (8002908 <HAL_IncTick+0x1c>)
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	4b05      	ldr	r3, [pc, #20]	@ (800290c <HAL_IncTick+0x20>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4413      	add	r3, r2
 80028fa:	4a03      	ldr	r2, [pc, #12]	@ (8002908 <HAL_IncTick+0x1c>)
 80028fc:	6013      	str	r3, [r2, #0]
}
 80028fe:	bf00      	nop
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr
 8002908:	200003a8 	.word	0x200003a8
 800290c:	200000b4 	.word	0x200000b4

08002910 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  return uwTick;
 8002914:	4b03      	ldr	r3, [pc, #12]	@ (8002924 <HAL_GetTick+0x14>)
 8002916:	681b      	ldr	r3, [r3, #0]
}
 8002918:	4618      	mov	r0, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	200003a8 	.word	0x200003a8

08002928 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002930:	f7ff ffee 	bl	8002910 <HAL_GetTick>
 8002934:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002940:	d004      	beq.n	800294c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002942:	4b09      	ldr	r3, [pc, #36]	@ (8002968 <HAL_Delay+0x40>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68fa      	ldr	r2, [r7, #12]
 8002948:	4413      	add	r3, r2
 800294a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800294c:	bf00      	nop
 800294e:	f7ff ffdf 	bl	8002910 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	429a      	cmp	r2, r3
 800295c:	d8f7      	bhi.n	800294e <HAL_Delay+0x26>
  {
  }
}
 800295e:	bf00      	nop
 8002960:	bf00      	nop
 8002962:	3710      	adds	r7, #16
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	200000b4 	.word	0x200000b4

0800296c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800297c:	4b0c      	ldr	r3, [pc, #48]	@ (80029b0 <__NVIC_SetPriorityGrouping+0x44>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002988:	4013      	ands	r3, r2
 800298a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002994:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002998:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800299c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800299e:	4a04      	ldr	r2, [pc, #16]	@ (80029b0 <__NVIC_SetPriorityGrouping+0x44>)
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	60d3      	str	r3, [r2, #12]
}
 80029a4:	bf00      	nop
 80029a6:	3714      	adds	r7, #20
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr
 80029b0:	e000ed00 	.word	0xe000ed00

080029b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029b8:	4b04      	ldr	r3, [pc, #16]	@ (80029cc <__NVIC_GetPriorityGrouping+0x18>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	0a1b      	lsrs	r3, r3, #8
 80029be:	f003 0307 	and.w	r3, r3, #7
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr
 80029cc:	e000ed00 	.word	0xe000ed00

080029d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	db0b      	blt.n	80029fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	f003 021f 	and.w	r2, r3, #31
 80029e8:	4907      	ldr	r1, [pc, #28]	@ (8002a08 <__NVIC_EnableIRQ+0x38>)
 80029ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ee:	095b      	lsrs	r3, r3, #5
 80029f0:	2001      	movs	r0, #1
 80029f2:	fa00 f202 	lsl.w	r2, r0, r2
 80029f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	e000e100 	.word	0xe000e100

08002a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	4603      	mov	r3, r0
 8002a14:	6039      	str	r1, [r7, #0]
 8002a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	db0a      	blt.n	8002a36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	490c      	ldr	r1, [pc, #48]	@ (8002a58 <__NVIC_SetPriority+0x4c>)
 8002a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2a:	0112      	lsls	r2, r2, #4
 8002a2c:	b2d2      	uxtb	r2, r2
 8002a2e:	440b      	add	r3, r1
 8002a30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a34:	e00a      	b.n	8002a4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	4908      	ldr	r1, [pc, #32]	@ (8002a5c <__NVIC_SetPriority+0x50>)
 8002a3c:	79fb      	ldrb	r3, [r7, #7]
 8002a3e:	f003 030f 	and.w	r3, r3, #15
 8002a42:	3b04      	subs	r3, #4
 8002a44:	0112      	lsls	r2, r2, #4
 8002a46:	b2d2      	uxtb	r2, r2
 8002a48:	440b      	add	r3, r1
 8002a4a:	761a      	strb	r2, [r3, #24]
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr
 8002a58:	e000e100 	.word	0xe000e100
 8002a5c:	e000ed00 	.word	0xe000ed00

08002a60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b089      	sub	sp, #36	@ 0x24
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	60f8      	str	r0, [r7, #12]
 8002a68:	60b9      	str	r1, [r7, #8]
 8002a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f003 0307 	and.w	r3, r3, #7
 8002a72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	f1c3 0307 	rsb	r3, r3, #7
 8002a7a:	2b04      	cmp	r3, #4
 8002a7c:	bf28      	it	cs
 8002a7e:	2304      	movcs	r3, #4
 8002a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	3304      	adds	r3, #4
 8002a86:	2b06      	cmp	r3, #6
 8002a88:	d902      	bls.n	8002a90 <NVIC_EncodePriority+0x30>
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	3b03      	subs	r3, #3
 8002a8e:	e000      	b.n	8002a92 <NVIC_EncodePriority+0x32>
 8002a90:	2300      	movs	r3, #0
 8002a92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a94:	f04f 32ff 	mov.w	r2, #4294967295
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9e:	43da      	mvns	r2, r3
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	401a      	ands	r2, r3
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab2:	43d9      	mvns	r1, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ab8:	4313      	orrs	r3, r2
         );
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3724      	adds	r7, #36	@ 0x24
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
	...

08002ac8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ad8:	d301      	bcc.n	8002ade <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ada:	2301      	movs	r3, #1
 8002adc:	e00f      	b.n	8002afe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ade:	4a0a      	ldr	r2, [pc, #40]	@ (8002b08 <SysTick_Config+0x40>)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ae6:	210f      	movs	r1, #15
 8002ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8002aec:	f7ff ff8e 	bl	8002a0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002af0:	4b05      	ldr	r3, [pc, #20]	@ (8002b08 <SysTick_Config+0x40>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002af6:	4b04      	ldr	r3, [pc, #16]	@ (8002b08 <SysTick_Config+0x40>)
 8002af8:	2207      	movs	r2, #7
 8002afa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	e000e010 	.word	0xe000e010

08002b0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f7ff ff29 	bl	800296c <__NVIC_SetPriorityGrouping>
}
 8002b1a:	bf00      	nop
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b086      	sub	sp, #24
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	4603      	mov	r3, r0
 8002b2a:	60b9      	str	r1, [r7, #8]
 8002b2c:	607a      	str	r2, [r7, #4]
 8002b2e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b30:	f7ff ff40 	bl	80029b4 <__NVIC_GetPriorityGrouping>
 8002b34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	68b9      	ldr	r1, [r7, #8]
 8002b3a:	6978      	ldr	r0, [r7, #20]
 8002b3c:	f7ff ff90 	bl	8002a60 <NVIC_EncodePriority>
 8002b40:	4602      	mov	r2, r0
 8002b42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b46:	4611      	mov	r1, r2
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff ff5f 	bl	8002a0c <__NVIC_SetPriority>
}
 8002b4e:	bf00      	nop
 8002b50:	3718      	adds	r7, #24
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b082      	sub	sp, #8
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff ff33 	bl	80029d0 <__NVIC_EnableIRQ>
}
 8002b6a:	bf00      	nop
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7ff ffa4 	bl	8002ac8 <SysTick_Config>
 8002b80:	4603      	mov	r3, r0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
	...

08002b8c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e147      	b.n	8002e2e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d106      	bne.n	8002bb8 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f7ff fbd4 	bl	8002360 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	699a      	ldr	r2, [r3, #24]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f022 0210 	bic.w	r2, r2, #16
 8002bc6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bc8:	f7ff fea2 	bl	8002910 <HAL_GetTick>
 8002bcc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002bce:	e012      	b.n	8002bf6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002bd0:	f7ff fe9e 	bl	8002910 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b0a      	cmp	r3, #10
 8002bdc:	d90b      	bls.n	8002bf6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002be2:	f043 0201 	orr.w	r2, r3, #1
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2203      	movs	r2, #3
 8002bee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e11b      	b.n	8002e2e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	699b      	ldr	r3, [r3, #24]
 8002bfc:	f003 0308 	and.w	r3, r3, #8
 8002c00:	2b08      	cmp	r3, #8
 8002c02:	d0e5      	beq.n	8002bd0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	699a      	ldr	r2, [r3, #24]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f042 0201 	orr.w	r2, r2, #1
 8002c12:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c14:	f7ff fe7c 	bl	8002910 <HAL_GetTick>
 8002c18:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002c1a:	e012      	b.n	8002c42 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002c1c:	f7ff fe78 	bl	8002910 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b0a      	cmp	r3, #10
 8002c28:	d90b      	bls.n	8002c42 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c2e:	f043 0201 	orr.w	r2, r3, #1
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2203      	movs	r2, #3
 8002c3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e0f5      	b.n	8002e2e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	f003 0301 	and.w	r3, r3, #1
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d0e5      	beq.n	8002c1c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	699a      	ldr	r2, [r3, #24]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f042 0202 	orr.w	r2, r2, #2
 8002c5e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a74      	ldr	r2, [pc, #464]	@ (8002e38 <HAL_FDCAN_Init+0x2ac>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d103      	bne.n	8002c72 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8002c6a:	4a74      	ldr	r2, [pc, #464]	@ (8002e3c <HAL_FDCAN_Init+0x2b0>)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	7c1b      	ldrb	r3, [r3, #16]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d108      	bne.n	8002c8c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	699a      	ldr	r2, [r3, #24]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c88:	619a      	str	r2, [r3, #24]
 8002c8a:	e007      	b.n	8002c9c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	699a      	ldr	r2, [r3, #24]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c9a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	7c5b      	ldrb	r3, [r3, #17]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d108      	bne.n	8002cb6 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	699a      	ldr	r2, [r3, #24]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002cb2:	619a      	str	r2, [r3, #24]
 8002cb4:	e007      	b.n	8002cc6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	699a      	ldr	r2, [r3, #24]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002cc4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	7c9b      	ldrb	r3, [r3, #18]
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d108      	bne.n	8002ce0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	699a      	ldr	r2, [r3, #24]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002cdc:	619a      	str	r2, [r3, #24]
 8002cde:	e007      	b.n	8002cf0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	699a      	ldr	r2, [r3, #24]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002cee:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	689a      	ldr	r2, [r3, #8]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	430a      	orrs	r2, r1
 8002d04:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	699a      	ldr	r2, [r3, #24]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002d14:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	691a      	ldr	r2, [r3, #16]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f022 0210 	bic.w	r2, r2, #16
 8002d24:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d108      	bne.n	8002d40 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	699a      	ldr	r2, [r3, #24]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f042 0204 	orr.w	r2, r2, #4
 8002d3c:	619a      	str	r2, [r3, #24]
 8002d3e:	e02c      	b.n	8002d9a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d028      	beq.n	8002d9a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d01c      	beq.n	8002d8a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	699a      	ldr	r2, [r3, #24]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002d5e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	691a      	ldr	r2, [r3, #16]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f042 0210 	orr.w	r2, r2, #16
 8002d6e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	2b03      	cmp	r3, #3
 8002d76:	d110      	bne.n	8002d9a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	699a      	ldr	r2, [r3, #24]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f042 0220 	orr.w	r2, r2, #32
 8002d86:	619a      	str	r2, [r3, #24]
 8002d88:	e007      	b.n	8002d9a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	699a      	ldr	r2, [r3, #24]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f042 0220 	orr.w	r2, r2, #32
 8002d98:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	699b      	ldr	r3, [r3, #24]
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	69db      	ldr	r3, [r3, #28]
 8002da6:	3b01      	subs	r3, #1
 8002da8:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002daa:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a1b      	ldr	r3, [r3, #32]
 8002db0:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002db2:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	695b      	ldr	r3, [r3, #20]
 8002dba:	3b01      	subs	r3, #1
 8002dbc:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002dc2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002dc4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002dce:	d115      	bne.n	8002dfc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002dde:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de4:	3b01      	subs	r3, #1
 8002de6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002de8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df0:	3b01      	subs	r3, #1
 8002df2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002df8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002dfa:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f000 fc7e 	bl	8003714 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	40006400 	.word	0x40006400
 8002e3c:	40006500 	.word	0x40006500

08002e40 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b087      	sub	sp, #28
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002e50:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002e52:	7dfb      	ldrb	r3, [r7, #23]
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d002      	beq.n	8002e5e <HAL_FDCAN_ConfigFilter+0x1e>
 8002e58:	7dfb      	ldrb	r3, [r7, #23]
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d13d      	bne.n	8002eda <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d119      	bne.n	8002e9a <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002e72:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	691b      	ldr	r3, [r3, #16]
 8002e78:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8002e7a:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002e80:	4313      	orrs	r3, r2
 8002e82:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	4413      	add	r3, r2
 8002e90:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	693a      	ldr	r2, [r7, #16]
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	e01d      	b.n	8002ed6 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	68db      	ldr	r3, [r3, #12]
 8002e9e:	075a      	lsls	r2, r3, #29
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	079a      	lsls	r2, r3, #30
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	00db      	lsls	r3, r3, #3
 8002ec0:	4413      	add	r3, r2
 8002ec2:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	693a      	ldr	r2, [r7, #16]
 8002ec8:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	3304      	adds	r3, #4
 8002ece:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	68fa      	ldr	r2, [r7, #12]
 8002ed4:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	e006      	b.n	8002ee8 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ede:	f043 0202 	orr.w	r2, r3, #2
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
  }
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	371c      	adds	r7, #28
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr

08002ef4 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]
 8002f00:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d116      	bne.n	8002f3c <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f16:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	011a      	lsls	r2, r3, #4
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	431a      	orrs	r2, r3
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	431a      	orrs	r2, r3
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	431a      	orrs	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	e006      	b.n	8002f4a <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f40:	f043 0204 	orr.w	r2, r3, #4
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
  }
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3714      	adds	r7, #20
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr

08002f56 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8002f56:	b480      	push	{r7}
 8002f58:	b083      	sub	sp, #12
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d110      	bne.n	8002f8c <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	699a      	ldr	r2, [r3, #24]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f022 0201 	bic.w	r2, r2, #1
 8002f80:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	e006      	b.n	8002f9a <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f90:	f043 0204 	orr.w	r2, r3, #4
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
  }
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr

08002fa6 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b086      	sub	sp, #24
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	60f8      	str	r0, [r7, #12]
 8002fae:	60b9      	str	r1, [r7, #8]
 8002fb0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d12c      	bne.n	8003018 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002fc6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d007      	beq.n	8002fde <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fd2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e023      	b.n	8003026 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002fe6:	0c1b      	lsrs	r3, r3, #16
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	68b9      	ldr	r1, [r7, #8]
 8002ff4:	68f8      	ldr	r0, [r7, #12]
 8002ff6:	f000 fbf9 	bl	80037ec <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2101      	movs	r1, #1
 8003000:	697a      	ldr	r2, [r7, #20]
 8003002:	fa01 f202 	lsl.w	r2, r1, r2
 8003006:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800300a:	2201      	movs	r2, #1
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	409a      	lsls	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8003014:	2300      	movs	r3, #0
 8003016:	e006      	b.n	8003026 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800301c:	f043 0208 	orr.w	r2, r3, #8
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
  }
}
 8003026:	4618      	mov	r0, r3
 8003028:	3718      	adds	r7, #24
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
	...

08003030 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003030:	b480      	push	{r7}
 8003032:	b08b      	sub	sp, #44	@ 0x2c
 8003034:	af00      	add	r7, sp, #0
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	607a      	str	r2, [r7, #4]
 800303c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800303e:	2300      	movs	r3, #0
 8003040:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003048:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800304a:	7efb      	ldrb	r3, [r7, #27]
 800304c:	2b02      	cmp	r3, #2
 800304e:	f040 80e8 	bne.w	8003222 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2b40      	cmp	r3, #64	@ 0x40
 8003056:	d137      	bne.n	80030c8 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003060:	f003 030f 	and.w	r3, r3, #15
 8003064:	2b00      	cmp	r3, #0
 8003066:	d107      	bne.n	8003078 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800306c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e0db      	b.n	8003230 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003080:	0e1b      	lsrs	r3, r3, #24
 8003082:	f003 0301 	and.w	r3, r3, #1
 8003086:	2b01      	cmp	r3, #1
 8003088:	d10a      	bne.n	80030a0 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003092:	0a5b      	lsrs	r3, r3, #9
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	2b01      	cmp	r3, #1
 800309a:	d101      	bne.n	80030a0 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800309c:	2301      	movs	r3, #1
 800309e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030a8:	0a1b      	lsrs	r3, r3, #8
 80030aa:	f003 0303 	and.w	r3, r3, #3
 80030ae:	69fa      	ldr	r2, [r7, #28]
 80030b0:	4413      	add	r3, r2
 80030b2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80030b8:	69fa      	ldr	r2, [r7, #28]
 80030ba:	4613      	mov	r3, r2
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	4413      	add	r3, r2
 80030c0:	00db      	lsls	r3, r3, #3
 80030c2:	440b      	add	r3, r1
 80030c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80030c6:	e036      	b.n	8003136 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030d0:	f003 030f 	and.w	r3, r3, #15
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d107      	bne.n	80030e8 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e0a3      	b.n	8003230 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030f0:	0e1b      	lsrs	r3, r3, #24
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d10a      	bne.n	8003110 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003102:	0a1b      	lsrs	r3, r3, #8
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b01      	cmp	r3, #1
 800310a:	d101      	bne.n	8003110 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800310c:	2301      	movs	r3, #1
 800310e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003118:	0a1b      	lsrs	r3, r3, #8
 800311a:	f003 0303 	and.w	r3, r3, #3
 800311e:	69fa      	ldr	r2, [r7, #28]
 8003120:	4413      	add	r3, r2
 8003122:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003128:	69fa      	ldr	r2, [r7, #28]
 800312a:	4613      	mov	r3, r2
 800312c:	00db      	lsls	r3, r3, #3
 800312e:	4413      	add	r3, r2
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	440b      	add	r3, r1
 8003134:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8003136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d107      	bne.n	800315a <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800314a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	0c9b      	lsrs	r3, r3, #18
 8003150:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	601a      	str	r2, [r3, #0]
 8003158:	e005      	b.n	8003166 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800315a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8003166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8003172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800317e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003180:	3304      	adds	r3, #4
 8003182:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8003184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	b29a      	uxth	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800318e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	0c1b      	lsrs	r3, r3, #16
 8003194:	f003 020f 	and.w	r2, r3, #15
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800319c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80031a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80031b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	0e1b      	lsrs	r3, r3, #24
 80031ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80031c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	0fda      	lsrs	r2, r3, #31
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80031cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ce:	3304      	adds	r3, #4
 80031d0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80031d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d4:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80031d6:	2300      	movs	r3, #0
 80031d8:	623b      	str	r3, [r7, #32]
 80031da:	e00a      	b.n	80031f2 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	6a3b      	ldr	r3, [r7, #32]
 80031e0:	441a      	add	r2, r3
 80031e2:	6839      	ldr	r1, [r7, #0]
 80031e4:	6a3b      	ldr	r3, [r7, #32]
 80031e6:	440b      	add	r3, r1
 80031e8:	7812      	ldrb	r2, [r2, #0]
 80031ea:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80031ec:	6a3b      	ldr	r3, [r7, #32]
 80031ee:	3301      	adds	r3, #1
 80031f0:	623b      	str	r3, [r7, #32]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	4a11      	ldr	r2, [pc, #68]	@ (800323c <HAL_FDCAN_GetRxMessage+0x20c>)
 80031f8:	5cd3      	ldrb	r3, [r2, r3]
 80031fa:	461a      	mov	r2, r3
 80031fc:	6a3b      	ldr	r3, [r7, #32]
 80031fe:	4293      	cmp	r3, r2
 8003200:	d3ec      	bcc.n	80031dc <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	2b40      	cmp	r3, #64	@ 0x40
 8003206:	d105      	bne.n	8003214 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	69fa      	ldr	r2, [r7, #28]
 800320e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8003212:	e004      	b.n	800321e <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	69fa      	ldr	r2, [r7, #28]
 800321a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800321e:	2300      	movs	r3, #0
 8003220:	e006      	b.n	8003230 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003226:	f043 0208 	orr.w	r2, r3, #8
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
  }
}
 8003230:	4618      	mov	r0, r3
 8003232:	372c      	adds	r7, #44	@ 0x2c
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr
 800323c:	08008530 	.word	0x08008530

08003240 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8003240:	b480      	push	{r7}
 8003242:	b087      	sub	sp, #28
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003252:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003254:	7dfb      	ldrb	r3, [r7, #23]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d003      	beq.n	8003262 <HAL_FDCAN_ActivateNotification+0x22>
 800325a:	7dfb      	ldrb	r3, [r7, #23]
 800325c:	2b02      	cmp	r3, #2
 800325e:	f040 80c8 	bne.w	80033f2 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003268:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	f003 0307 	and.w	r3, r3, #7
 8003270:	2b00      	cmp	r3, #0
 8003272:	d004      	beq.n	800327e <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d03b      	beq.n	80032f6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003284:	2b00      	cmp	r3, #0
 8003286:	d004      	beq.n	8003292 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d031      	beq.n	80032f6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003298:	2b00      	cmp	r3, #0
 800329a:	d004      	beq.n	80032a6 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	f003 0304 	and.w	r3, r3, #4
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d027      	beq.n	80032f6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d004      	beq.n	80032ba <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	f003 0308 	and.w	r3, r3, #8
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d01d      	beq.n	80032f6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d004      	beq.n	80032ce <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	f003 0310 	and.w	r3, r3, #16
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d013      	beq.n	80032f6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d004      	beq.n	80032e2 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	f003 0320 	and.w	r3, r3, #32
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d009      	beq.n	80032f6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00c      	beq.n	8003306 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d107      	bne.n	8003306 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f042 0201 	orr.w	r2, r2, #1
 8003304:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	2b00      	cmp	r3, #0
 800330e:	d004      	beq.n	800331a <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	2b00      	cmp	r3, #0
 8003318:	d13b      	bne.n	8003392 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003320:	2b00      	cmp	r3, #0
 8003322:	d004      	beq.n	800332e <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d131      	bne.n	8003392 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003334:	2b00      	cmp	r3, #0
 8003336:	d004      	beq.n	8003342 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	f003 0304 	and.w	r3, r3, #4
 800333e:	2b00      	cmp	r3, #0
 8003340:	d127      	bne.n	8003392 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003348:	2b00      	cmp	r3, #0
 800334a:	d004      	beq.n	8003356 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	f003 0308 	and.w	r3, r3, #8
 8003352:	2b00      	cmp	r3, #0
 8003354:	d11d      	bne.n	8003392 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800335c:	2b00      	cmp	r3, #0
 800335e:	d004      	beq.n	800336a <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	f003 0310 	and.w	r3, r3, #16
 8003366:	2b00      	cmp	r3, #0
 8003368:	d113      	bne.n	8003392 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003370:	2b00      	cmp	r3, #0
 8003372:	d004      	beq.n	800337e <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	f003 0320 	and.w	r3, r3, #32
 800337a:	2b00      	cmp	r3, #0
 800337c:	d109      	bne.n	8003392 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003384:	2b00      	cmp	r3, #0
 8003386:	d00c      	beq.n	80033a2 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800338e:	2b00      	cmp	r3, #0
 8003390:	d007      	beq.n	80033a2 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f042 0202 	orr.w	r2, r2, #2
 80033a0:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d009      	beq.n	80033c0 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	430a      	orrs	r2, r1
 80033bc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d009      	beq.n	80033de <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	430a      	orrs	r2, r1
 80033da:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80033ee:	2300      	movs	r3, #0
 80033f0:	e006      	b.n	8003400 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033f6:	f043 0202 	orr.w	r2, r3, #2
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
  }
}
 8003400:	4618      	mov	r0, r3
 8003402:	371c      	adds	r7, #28
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b08c      	sub	sp, #48	@ 0x30
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800341a:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800341e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003426:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003428:	4013      	ands	r3, r2
 800342a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003432:	f003 0307 	and.w	r3, r3, #7
 8003436:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800343e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003440:	4013      	ands	r3, r2
 8003442:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800344a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800344e:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003456:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003458:	4013      	ands	r3, r2
 800345a:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003462:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8003466:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800346e:	6a3a      	ldr	r2, [r7, #32]
 8003470:	4013      	ands	r3, r2
 8003472:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800347a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800347e:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003486:	69fa      	ldr	r2, [r7, #28]
 8003488:	4013      	ands	r3, r2
 800348a:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003492:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800349a:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00b      	beq.n	80034be <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d006      	beq.n	80034be <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2240      	movs	r2, #64	@ 0x40
 80034b6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 f90b 	bl	80036d4 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d019      	beq.n	80034fc <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d014      	beq.n	80034fc <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80034da:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	4013      	ands	r3, r2
 80034e8:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80034f2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80034f4:	6939      	ldr	r1, [r7, #16]
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f000 f8cd 	bl	8003696 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80034fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d007      	beq.n	8003512 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003508:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800350a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 f8a2 	bl	8003656 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8003512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003514:	2b00      	cmp	r3, #0
 8003516:	d007      	beq.n	8003528 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800351e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8003520:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f7fd fd12 	bl	8000f4c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8003528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352a:	2b00      	cmp	r3, #0
 800352c:	d007      	beq.n	800353e <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003534:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8003536:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f7fd fd7f 	bl	800103c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00c      	beq.n	8003562 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800354e:	2b00      	cmp	r3, #0
 8003550:	d007      	beq.n	8003562 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800355a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f000 f885 	bl	800366c <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003568:	2b00      	cmp	r3, #0
 800356a:	d018      	beq.n	800359e <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003572:	2b00      	cmp	r3, #0
 8003574:	d013      	beq.n	800359e <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800357e:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	4013      	ands	r3, r2
 800358c:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2280      	movs	r2, #128	@ 0x80
 8003594:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8003596:	68f9      	ldr	r1, [r7, #12]
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 f871 	bl	8003680 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00c      	beq.n	80035c2 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d007      	beq.n	80035c2 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035ba:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f000 f875 	bl	80036ac <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00c      	beq.n	80035e6 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d007      	beq.n	80035e6 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80035de:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 f86d 	bl	80036c0 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d00f      	beq.n	8003610 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80035f0:	69bb      	ldr	r3, [r7, #24]
 80035f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00a      	beq.n	8003610 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003602:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003608:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d007      	beq.n	8003626 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	69fa      	ldr	r2, [r7, #28]
 800361c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800361e:	69f9      	ldr	r1, [r7, #28]
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f000 f86b 	bl	80036fc <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8003626:	6a3b      	ldr	r3, [r7, #32]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d009      	beq.n	8003640 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	6a3a      	ldr	r2, [r7, #32]
 8003632:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003638:	6a3b      	ldr	r3, [r7, #32]
 800363a:	431a      	orrs	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003644:	2b00      	cmp	r3, #0
 8003646:	d002      	beq.n	800364e <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f000 f84d 	bl	80036e8 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800364e:	bf00      	nop
 8003650:	3730      	adds	r7, #48	@ 0x30
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8003656:	b480      	push	{r7}
 8003658:	b083      	sub	sp, #12
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
 800365e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800368a:	bf00      	nop
 800368c:	370c      	adds	r7, #12
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003696:	b480      	push	{r7}
 8003698:	b083      	sub	sp, #12
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
 800369e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80036c8:	bf00      	nop
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80036dc:	bf00      	nop
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8003706:	bf00      	nop
 8003708:	370c      	adds	r7, #12
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
	...

08003714 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800371c:	4b30      	ldr	r3, [pc, #192]	@ (80037e0 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800371e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a2f      	ldr	r2, [pc, #188]	@ (80037e4 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d103      	bne.n	8003732 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8003730:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a2c      	ldr	r2, [pc, #176]	@ (80037e8 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d103      	bne.n	8003744 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8003742:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	68ba      	ldr	r2, [r7, #8]
 8003748:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003752:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800375a:	041a      	lsls	r2, r3, #16
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	430a      	orrs	r2, r1
 8003762:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003778:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003780:	061a      	lsls	r2, r3, #24
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	60fb      	str	r3, [r7, #12]
 80037b8:	e005      	b.n	80037c6 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2200      	movs	r2, #0
 80037be:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	3304      	adds	r3, #4
 80037c4:	60fb      	str	r3, [r7, #12]
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d3f3      	bcc.n	80037ba <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 80037d2:	bf00      	nop
 80037d4:	bf00      	nop
 80037d6:	3714      	adds	r7, #20
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr
 80037e0:	4000a400 	.word	0x4000a400
 80037e4:	40006800 	.word	0x40006800
 80037e8:	40006c00 	.word	0x40006c00

080037ec <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b089      	sub	sp, #36	@ 0x24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	607a      	str	r2, [r7, #4]
 80037f8:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d10a      	bne.n	8003818 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800380a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003812:	4313      	orrs	r3, r2
 8003814:	61fb      	str	r3, [r7, #28]
 8003816:	e00a      	b.n	800382e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003820:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8003826:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003828:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800382c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	6a1b      	ldr	r3, [r3, #32]
 8003832:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003838:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800383e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8003844:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800384c:	4313      	orrs	r3, r2
 800384e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003854:	683a      	ldr	r2, [r7, #0]
 8003856:	4613      	mov	r3, r2
 8003858:	00db      	lsls	r3, r3, #3
 800385a:	4413      	add	r3, r2
 800385c:	00db      	lsls	r3, r3, #3
 800385e:	440b      	add	r3, r1
 8003860:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	69fa      	ldr	r2, [r7, #28]
 8003866:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	3304      	adds	r3, #4
 800386c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	3304      	adds	r3, #4
 8003878:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800387a:	2300      	movs	r3, #0
 800387c:	617b      	str	r3, [r7, #20]
 800387e:	e020      	b.n	80038c2 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	3303      	adds	r3, #3
 8003884:	687a      	ldr	r2, [r7, #4]
 8003886:	4413      	add	r3, r2
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	3302      	adds	r3, #2
 8003890:	6879      	ldr	r1, [r7, #4]
 8003892:	440b      	add	r3, r1
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003898:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	3301      	adds	r3, #1
 800389e:	6879      	ldr	r1, [r7, #4]
 80038a0:	440b      	add	r3, r1
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80038a6:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80038a8:	6879      	ldr	r1, [r7, #4]
 80038aa:	697a      	ldr	r2, [r7, #20]
 80038ac:	440a      	add	r2, r1
 80038ae:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80038b0:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	3304      	adds	r3, #4
 80038ba:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	3304      	adds	r3, #4
 80038c0:	617b      	str	r3, [r7, #20]
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	4a06      	ldr	r2, [pc, #24]	@ (80038e0 <FDCAN_CopyMessageToRAM+0xf4>)
 80038c8:	5cd3      	ldrb	r3, [r2, r3]
 80038ca:	461a      	mov	r2, r3
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d3d6      	bcc.n	8003880 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 80038d2:	bf00      	nop
 80038d4:	bf00      	nop
 80038d6:	3724      	adds	r7, #36	@ 0x24
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr
 80038e0:	08008530 	.word	0x08008530

080038e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b087      	sub	sp, #28
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80038f2:	e15a      	b.n	8003baa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	2101      	movs	r1, #1
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003900:	4013      	ands	r3, r2
 8003902:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2b00      	cmp	r3, #0
 8003908:	f000 814c 	beq.w	8003ba4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f003 0303 	and.w	r3, r3, #3
 8003914:	2b01      	cmp	r3, #1
 8003916:	d005      	beq.n	8003924 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003920:	2b02      	cmp	r3, #2
 8003922:	d130      	bne.n	8003986 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	2203      	movs	r2, #3
 8003930:	fa02 f303 	lsl.w	r3, r2, r3
 8003934:	43db      	mvns	r3, r3
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	4013      	ands	r3, r2
 800393a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	68da      	ldr	r2, [r3, #12]
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	4313      	orrs	r3, r2
 800394c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	693a      	ldr	r2, [r7, #16]
 8003952:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800395a:	2201      	movs	r2, #1
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	fa02 f303 	lsl.w	r3, r2, r3
 8003962:	43db      	mvns	r3, r3
 8003964:	693a      	ldr	r2, [r7, #16]
 8003966:	4013      	ands	r3, r2
 8003968:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	091b      	lsrs	r3, r3, #4
 8003970:	f003 0201 	and.w	r2, r3, #1
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	fa02 f303 	lsl.w	r3, r2, r3
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	4313      	orrs	r3, r2
 800397e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f003 0303 	and.w	r3, r3, #3
 800398e:	2b03      	cmp	r3, #3
 8003990:	d017      	beq.n	80039c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	2203      	movs	r2, #3
 800399e:	fa02 f303 	lsl.w	r3, r2, r3
 80039a2:	43db      	mvns	r3, r3
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	4013      	ands	r3, r2
 80039a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	fa02 f303 	lsl.w	r3, r2, r3
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f003 0303 	and.w	r3, r3, #3
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d123      	bne.n	8003a16 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	08da      	lsrs	r2, r3, #3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	3208      	adds	r2, #8
 80039d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	f003 0307 	and.w	r3, r3, #7
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	220f      	movs	r2, #15
 80039e6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ea:	43db      	mvns	r3, r3
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	4013      	ands	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	691a      	ldr	r2, [r3, #16]
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	f003 0307 	and.w	r3, r3, #7
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	693a      	ldr	r2, [r7, #16]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	08da      	lsrs	r2, r3, #3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	3208      	adds	r2, #8
 8003a10:	6939      	ldr	r1, [r7, #16]
 8003a12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	005b      	lsls	r3, r3, #1
 8003a20:	2203      	movs	r2, #3
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	43db      	mvns	r3, r3
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f003 0203 	and.w	r2, r3, #3
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	005b      	lsls	r3, r3, #1
 8003a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f000 80a6 	beq.w	8003ba4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a58:	4b5b      	ldr	r3, [pc, #364]	@ (8003bc8 <HAL_GPIO_Init+0x2e4>)
 8003a5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a5c:	4a5a      	ldr	r2, [pc, #360]	@ (8003bc8 <HAL_GPIO_Init+0x2e4>)
 8003a5e:	f043 0301 	orr.w	r3, r3, #1
 8003a62:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a64:	4b58      	ldr	r3, [pc, #352]	@ (8003bc8 <HAL_GPIO_Init+0x2e4>)
 8003a66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a68:	f003 0301 	and.w	r3, r3, #1
 8003a6c:	60bb      	str	r3, [r7, #8]
 8003a6e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a70:	4a56      	ldr	r2, [pc, #344]	@ (8003bcc <HAL_GPIO_Init+0x2e8>)
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	089b      	lsrs	r3, r3, #2
 8003a76:	3302      	adds	r3, #2
 8003a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	f003 0303 	and.w	r3, r3, #3
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	220f      	movs	r2, #15
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	43db      	mvns	r3, r3
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	4013      	ands	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003a9a:	d01f      	beq.n	8003adc <HAL_GPIO_Init+0x1f8>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a4c      	ldr	r2, [pc, #304]	@ (8003bd0 <HAL_GPIO_Init+0x2ec>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d019      	beq.n	8003ad8 <HAL_GPIO_Init+0x1f4>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a4b      	ldr	r2, [pc, #300]	@ (8003bd4 <HAL_GPIO_Init+0x2f0>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d013      	beq.n	8003ad4 <HAL_GPIO_Init+0x1f0>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	4a4a      	ldr	r2, [pc, #296]	@ (8003bd8 <HAL_GPIO_Init+0x2f4>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d00d      	beq.n	8003ad0 <HAL_GPIO_Init+0x1ec>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4a49      	ldr	r2, [pc, #292]	@ (8003bdc <HAL_GPIO_Init+0x2f8>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d007      	beq.n	8003acc <HAL_GPIO_Init+0x1e8>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4a48      	ldr	r2, [pc, #288]	@ (8003be0 <HAL_GPIO_Init+0x2fc>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d101      	bne.n	8003ac8 <HAL_GPIO_Init+0x1e4>
 8003ac4:	2305      	movs	r3, #5
 8003ac6:	e00a      	b.n	8003ade <HAL_GPIO_Init+0x1fa>
 8003ac8:	2306      	movs	r3, #6
 8003aca:	e008      	b.n	8003ade <HAL_GPIO_Init+0x1fa>
 8003acc:	2304      	movs	r3, #4
 8003ace:	e006      	b.n	8003ade <HAL_GPIO_Init+0x1fa>
 8003ad0:	2303      	movs	r3, #3
 8003ad2:	e004      	b.n	8003ade <HAL_GPIO_Init+0x1fa>
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	e002      	b.n	8003ade <HAL_GPIO_Init+0x1fa>
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e000      	b.n	8003ade <HAL_GPIO_Init+0x1fa>
 8003adc:	2300      	movs	r3, #0
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	f002 0203 	and.w	r2, r2, #3
 8003ae4:	0092      	lsls	r2, r2, #2
 8003ae6:	4093      	lsls	r3, r2
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003aee:	4937      	ldr	r1, [pc, #220]	@ (8003bcc <HAL_GPIO_Init+0x2e8>)
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	089b      	lsrs	r3, r3, #2
 8003af4:	3302      	adds	r3, #2
 8003af6:	693a      	ldr	r2, [r7, #16]
 8003af8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003afc:	4b39      	ldr	r3, [pc, #228]	@ (8003be4 <HAL_GPIO_Init+0x300>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	43db      	mvns	r3, r3
 8003b06:	693a      	ldr	r2, [r7, #16]
 8003b08:	4013      	ands	r3, r2
 8003b0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d003      	beq.n	8003b20 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003b20:	4a30      	ldr	r2, [pc, #192]	@ (8003be4 <HAL_GPIO_Init+0x300>)
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003b26:	4b2f      	ldr	r3, [pc, #188]	@ (8003be4 <HAL_GPIO_Init+0x300>)
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	43db      	mvns	r3, r3
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	4013      	ands	r3, r2
 8003b34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d003      	beq.n	8003b4a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003b42:	693a      	ldr	r2, [r7, #16]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b4a:	4a26      	ldr	r2, [pc, #152]	@ (8003be4 <HAL_GPIO_Init+0x300>)
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003b50:	4b24      	ldr	r3, [pc, #144]	@ (8003be4 <HAL_GPIO_Init+0x300>)
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	693a      	ldr	r2, [r7, #16]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d003      	beq.n	8003b74 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b74:	4a1b      	ldr	r2, [pc, #108]	@ (8003be4 <HAL_GPIO_Init+0x300>)
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8003be4 <HAL_GPIO_Init+0x300>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	43db      	mvns	r3, r3
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	4013      	ands	r3, r2
 8003b88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003b96:	693a      	ldr	r2, [r7, #16]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b9e:	4a11      	ldr	r2, [pc, #68]	@ (8003be4 <HAL_GPIO_Init+0x300>)
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	fa22 f303 	lsr.w	r3, r2, r3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f47f ae9d 	bne.w	80038f4 <HAL_GPIO_Init+0x10>
  }
}
 8003bba:	bf00      	nop
 8003bbc:	bf00      	nop
 8003bbe:	371c      	adds	r7, #28
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr
 8003bc8:	40021000 	.word	0x40021000
 8003bcc:	40010000 	.word	0x40010000
 8003bd0:	48000400 	.word	0x48000400
 8003bd4:	48000800 	.word	0x48000800
 8003bd8:	48000c00 	.word	0x48000c00
 8003bdc:	48001000 	.word	0x48001000
 8003be0:	48001400 	.word	0x48001400
 8003be4:	40010400 	.word	0x40010400

08003be8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	807b      	strh	r3, [r7, #2]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bf8:	787b      	ldrb	r3, [r7, #1]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d003      	beq.n	8003c06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bfe:	887a      	ldrh	r2, [r7, #2]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c04:	e002      	b.n	8003c0c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c06:	887a      	ldrh	r2, [r7, #2]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b085      	sub	sp, #20
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d141      	bne.n	8003caa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c26:	4b4b      	ldr	r3, [pc, #300]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c32:	d131      	bne.n	8003c98 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c34:	4b47      	ldr	r3, [pc, #284]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c3a:	4a46      	ldr	r2, [pc, #280]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c44:	4b43      	ldr	r3, [pc, #268]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c4c:	4a41      	ldr	r2, [pc, #260]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c52:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c54:	4b40      	ldr	r3, [pc, #256]	@ (8003d58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2232      	movs	r2, #50	@ 0x32
 8003c5a:	fb02 f303 	mul.w	r3, r2, r3
 8003c5e:	4a3f      	ldr	r2, [pc, #252]	@ (8003d5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c60:	fba2 2303 	umull	r2, r3, r2, r3
 8003c64:	0c9b      	lsrs	r3, r3, #18
 8003c66:	3301      	adds	r3, #1
 8003c68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c6a:	e002      	b.n	8003c72 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c72:	4b38      	ldr	r3, [pc, #224]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c74:	695b      	ldr	r3, [r3, #20]
 8003c76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c7e:	d102      	bne.n	8003c86 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1f2      	bne.n	8003c6c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c86:	4b33      	ldr	r3, [pc, #204]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c88:	695b      	ldr	r3, [r3, #20]
 8003c8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c92:	d158      	bne.n	8003d46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e057      	b.n	8003d48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c98:	4b2e      	ldr	r3, [pc, #184]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c9e:	4a2d      	ldr	r2, [pc, #180]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ca0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ca4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003ca8:	e04d      	b.n	8003d46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cb0:	d141      	bne.n	8003d36 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003cb2:	4b28      	ldr	r3, [pc, #160]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cbe:	d131      	bne.n	8003d24 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003cc0:	4b24      	ldr	r3, [pc, #144]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cc6:	4a23      	ldr	r2, [pc, #140]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ccc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cd0:	4b20      	ldr	r3, [pc, #128]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003cd8:	4a1e      	ldr	r2, [pc, #120]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003cde:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8003d58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2232      	movs	r2, #50	@ 0x32
 8003ce6:	fb02 f303 	mul.w	r3, r2, r3
 8003cea:	4a1c      	ldr	r2, [pc, #112]	@ (8003d5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003cec:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf0:	0c9b      	lsrs	r3, r3, #18
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cf6:	e002      	b.n	8003cfe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cfe:	4b15      	ldr	r3, [pc, #84]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d00:	695b      	ldr	r3, [r3, #20]
 8003d02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d0a:	d102      	bne.n	8003d12 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1f2      	bne.n	8003cf8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d12:	4b10      	ldr	r3, [pc, #64]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d1e:	d112      	bne.n	8003d46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e011      	b.n	8003d48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d24:	4b0b      	ldr	r3, [pc, #44]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003d34:	e007      	b.n	8003d46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d36:	4b07      	ldr	r3, [pc, #28]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d3e:	4a05      	ldr	r2, [pc, #20]	@ (8003d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d44:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3714      	adds	r7, #20
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr
 8003d54:	40007000 	.word	0x40007000
 8003d58:	200000ac 	.word	0x200000ac
 8003d5c:	431bde83 	.word	0x431bde83

08003d60 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003d64:	4b05      	ldr	r3, [pc, #20]	@ (8003d7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	4a04      	ldr	r2, [pc, #16]	@ (8003d7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003d6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d6e:	6093      	str	r3, [r2, #8]
}
 8003d70:	bf00      	nop
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	40007000 	.word	0x40007000

08003d80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b088      	sub	sp, #32
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d101      	bne.n	8003d92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e2fe      	b.n	8004390 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d075      	beq.n	8003e8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d9e:	4b97      	ldr	r3, [pc, #604]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	f003 030c 	and.w	r3, r3, #12
 8003da6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003da8:	4b94      	ldr	r3, [pc, #592]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	f003 0303 	and.w	r3, r3, #3
 8003db0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	2b0c      	cmp	r3, #12
 8003db6:	d102      	bne.n	8003dbe <HAL_RCC_OscConfig+0x3e>
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	2b03      	cmp	r3, #3
 8003dbc:	d002      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x44>
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	2b08      	cmp	r3, #8
 8003dc2:	d10b      	bne.n	8003ddc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dc4:	4b8d      	ldr	r3, [pc, #564]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d05b      	beq.n	8003e88 <HAL_RCC_OscConfig+0x108>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d157      	bne.n	8003e88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e2d9      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003de4:	d106      	bne.n	8003df4 <HAL_RCC_OscConfig+0x74>
 8003de6:	4b85      	ldr	r3, [pc, #532]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a84      	ldr	r2, [pc, #528]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003df0:	6013      	str	r3, [r2, #0]
 8003df2:	e01d      	b.n	8003e30 <HAL_RCC_OscConfig+0xb0>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dfc:	d10c      	bne.n	8003e18 <HAL_RCC_OscConfig+0x98>
 8003dfe:	4b7f      	ldr	r3, [pc, #508]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a7e      	ldr	r2, [pc, #504]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003e04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e08:	6013      	str	r3, [r2, #0]
 8003e0a:	4b7c      	ldr	r3, [pc, #496]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a7b      	ldr	r2, [pc, #492]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	e00b      	b.n	8003e30 <HAL_RCC_OscConfig+0xb0>
 8003e18:	4b78      	ldr	r3, [pc, #480]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a77      	ldr	r2, [pc, #476]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003e1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e22:	6013      	str	r3, [r2, #0]
 8003e24:	4b75      	ldr	r3, [pc, #468]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a74      	ldr	r2, [pc, #464]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003e2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d013      	beq.n	8003e60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e38:	f7fe fd6a 	bl	8002910 <HAL_GetTick>
 8003e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e3e:	e008      	b.n	8003e52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e40:	f7fe fd66 	bl	8002910 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b64      	cmp	r3, #100	@ 0x64
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e29e      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e52:	4b6a      	ldr	r3, [pc, #424]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d0f0      	beq.n	8003e40 <HAL_RCC_OscConfig+0xc0>
 8003e5e:	e014      	b.n	8003e8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e60:	f7fe fd56 	bl	8002910 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e66:	e008      	b.n	8003e7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e68:	f7fe fd52 	bl	8002910 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b64      	cmp	r3, #100	@ 0x64
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e28a      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e7a:	4b60      	ldr	r3, [pc, #384]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d1f0      	bne.n	8003e68 <HAL_RCC_OscConfig+0xe8>
 8003e86:	e000      	b.n	8003e8a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0302 	and.w	r3, r3, #2
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d075      	beq.n	8003f82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e96:	4b59      	ldr	r3, [pc, #356]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f003 030c 	and.w	r3, r3, #12
 8003e9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ea0:	4b56      	ldr	r3, [pc, #344]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	f003 0303 	and.w	r3, r3, #3
 8003ea8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	2b0c      	cmp	r3, #12
 8003eae:	d102      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x136>
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d002      	beq.n	8003ebc <HAL_RCC_OscConfig+0x13c>
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	2b04      	cmp	r3, #4
 8003eba:	d11f      	bne.n	8003efc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ebc:	4b4f      	ldr	r3, [pc, #316]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d005      	beq.n	8003ed4 <HAL_RCC_OscConfig+0x154>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e25d      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ed4:	4b49      	ldr	r3, [pc, #292]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	691b      	ldr	r3, [r3, #16]
 8003ee0:	061b      	lsls	r3, r3, #24
 8003ee2:	4946      	ldr	r1, [pc, #280]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003ee8:	4b45      	ldr	r3, [pc, #276]	@ (8004000 <HAL_RCC_OscConfig+0x280>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4618      	mov	r0, r3
 8003eee:	f7fe fcc3 	bl	8002878 <HAL_InitTick>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d043      	beq.n	8003f80 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e249      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d023      	beq.n	8003f4c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f04:	4b3d      	ldr	r3, [pc, #244]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a3c      	ldr	r2, [pc, #240]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003f0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f10:	f7fe fcfe 	bl	8002910 <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f16:	e008      	b.n	8003f2a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f18:	f7fe fcfa 	bl	8002910 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e232      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f2a:	4b34      	ldr	r3, [pc, #208]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d0f0      	beq.n	8003f18 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f36:	4b31      	ldr	r3, [pc, #196]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	061b      	lsls	r3, r3, #24
 8003f44:	492d      	ldr	r1, [pc, #180]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003f46:	4313      	orrs	r3, r2
 8003f48:	604b      	str	r3, [r1, #4]
 8003f4a:	e01a      	b.n	8003f82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f4c:	4b2b      	ldr	r3, [pc, #172]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a2a      	ldr	r2, [pc, #168]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003f52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f58:	f7fe fcda 	bl	8002910 <HAL_GetTick>
 8003f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f5e:	e008      	b.n	8003f72 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f60:	f7fe fcd6 	bl	8002910 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e20e      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f72:	4b22      	ldr	r3, [pc, #136]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1f0      	bne.n	8003f60 <HAL_RCC_OscConfig+0x1e0>
 8003f7e:	e000      	b.n	8003f82 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0308 	and.w	r3, r3, #8
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d041      	beq.n	8004012 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d01c      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f96:	4b19      	ldr	r3, [pc, #100]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003f98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f9c:	4a17      	ldr	r2, [pc, #92]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003f9e:	f043 0301 	orr.w	r3, r3, #1
 8003fa2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa6:	f7fe fcb3 	bl	8002910 <HAL_GetTick>
 8003faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fac:	e008      	b.n	8003fc0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fae:	f7fe fcaf 	bl	8002910 <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d901      	bls.n	8003fc0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e1e7      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d0ef      	beq.n	8003fae <HAL_RCC_OscConfig+0x22e>
 8003fce:	e020      	b.n	8004012 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fd6:	4a09      	ldr	r2, [pc, #36]	@ (8003ffc <HAL_RCC_OscConfig+0x27c>)
 8003fd8:	f023 0301 	bic.w	r3, r3, #1
 8003fdc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fe0:	f7fe fc96 	bl	8002910 <HAL_GetTick>
 8003fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fe6:	e00d      	b.n	8004004 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fe8:	f7fe fc92 	bl	8002910 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d906      	bls.n	8004004 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e1ca      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
 8003ffa:	bf00      	nop
 8003ffc:	40021000 	.word	0x40021000
 8004000:	200000b0 	.word	0x200000b0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004004:	4b8c      	ldr	r3, [pc, #560]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 8004006:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1ea      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0304 	and.w	r3, r3, #4
 800401a:	2b00      	cmp	r3, #0
 800401c:	f000 80a6 	beq.w	800416c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004020:	2300      	movs	r3, #0
 8004022:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004024:	4b84      	ldr	r3, [pc, #528]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 8004026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d101      	bne.n	8004034 <HAL_RCC_OscConfig+0x2b4>
 8004030:	2301      	movs	r3, #1
 8004032:	e000      	b.n	8004036 <HAL_RCC_OscConfig+0x2b6>
 8004034:	2300      	movs	r3, #0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d00d      	beq.n	8004056 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800403a:	4b7f      	ldr	r3, [pc, #508]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 800403c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800403e:	4a7e      	ldr	r2, [pc, #504]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 8004040:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004044:	6593      	str	r3, [r2, #88]	@ 0x58
 8004046:	4b7c      	ldr	r3, [pc, #496]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 8004048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800404a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800404e:	60fb      	str	r3, [r7, #12]
 8004050:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004052:	2301      	movs	r3, #1
 8004054:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004056:	4b79      	ldr	r3, [pc, #484]	@ (800423c <HAL_RCC_OscConfig+0x4bc>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800405e:	2b00      	cmp	r3, #0
 8004060:	d118      	bne.n	8004094 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004062:	4b76      	ldr	r3, [pc, #472]	@ (800423c <HAL_RCC_OscConfig+0x4bc>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a75      	ldr	r2, [pc, #468]	@ (800423c <HAL_RCC_OscConfig+0x4bc>)
 8004068:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800406c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800406e:	f7fe fc4f 	bl	8002910 <HAL_GetTick>
 8004072:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004074:	e008      	b.n	8004088 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004076:	f7fe fc4b 	bl	8002910 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d901      	bls.n	8004088 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e183      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004088:	4b6c      	ldr	r3, [pc, #432]	@ (800423c <HAL_RCC_OscConfig+0x4bc>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004090:	2b00      	cmp	r3, #0
 8004092:	d0f0      	beq.n	8004076 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	2b01      	cmp	r3, #1
 800409a:	d108      	bne.n	80040ae <HAL_RCC_OscConfig+0x32e>
 800409c:	4b66      	ldr	r3, [pc, #408]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 800409e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040a2:	4a65      	ldr	r2, [pc, #404]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80040a4:	f043 0301 	orr.w	r3, r3, #1
 80040a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040ac:	e024      	b.n	80040f8 <HAL_RCC_OscConfig+0x378>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	2b05      	cmp	r3, #5
 80040b4:	d110      	bne.n	80040d8 <HAL_RCC_OscConfig+0x358>
 80040b6:	4b60      	ldr	r3, [pc, #384]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80040b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040bc:	4a5e      	ldr	r2, [pc, #376]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80040be:	f043 0304 	orr.w	r3, r3, #4
 80040c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040c6:	4b5c      	ldr	r3, [pc, #368]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80040c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040cc:	4a5a      	ldr	r2, [pc, #360]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80040ce:	f043 0301 	orr.w	r3, r3, #1
 80040d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040d6:	e00f      	b.n	80040f8 <HAL_RCC_OscConfig+0x378>
 80040d8:	4b57      	ldr	r3, [pc, #348]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80040da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040de:	4a56      	ldr	r2, [pc, #344]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80040e0:	f023 0301 	bic.w	r3, r3, #1
 80040e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040e8:	4b53      	ldr	r3, [pc, #332]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80040ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ee:	4a52      	ldr	r2, [pc, #328]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80040f0:	f023 0304 	bic.w	r3, r3, #4
 80040f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d016      	beq.n	800412e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004100:	f7fe fc06 	bl	8002910 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004106:	e00a      	b.n	800411e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004108:	f7fe fc02 	bl	8002910 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004116:	4293      	cmp	r3, r2
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e138      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800411e:	4b46      	ldr	r3, [pc, #280]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 8004120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d0ed      	beq.n	8004108 <HAL_RCC_OscConfig+0x388>
 800412c:	e015      	b.n	800415a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800412e:	f7fe fbef 	bl	8002910 <HAL_GetTick>
 8004132:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004134:	e00a      	b.n	800414c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004136:	f7fe fbeb 	bl	8002910 <HAL_GetTick>
 800413a:	4602      	mov	r2, r0
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004144:	4293      	cmp	r3, r2
 8004146:	d901      	bls.n	800414c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e121      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800414c:	4b3a      	ldr	r3, [pc, #232]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 800414e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1ed      	bne.n	8004136 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800415a:	7ffb      	ldrb	r3, [r7, #31]
 800415c:	2b01      	cmp	r3, #1
 800415e:	d105      	bne.n	800416c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004160:	4b35      	ldr	r3, [pc, #212]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 8004162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004164:	4a34      	ldr	r2, [pc, #208]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 8004166:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800416a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0320 	and.w	r3, r3, #32
 8004174:	2b00      	cmp	r3, #0
 8004176:	d03c      	beq.n	80041f2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	699b      	ldr	r3, [r3, #24]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d01c      	beq.n	80041ba <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004180:	4b2d      	ldr	r3, [pc, #180]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 8004182:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004186:	4a2c      	ldr	r2, [pc, #176]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 8004188:	f043 0301 	orr.w	r3, r3, #1
 800418c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004190:	f7fe fbbe 	bl	8002910 <HAL_GetTick>
 8004194:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004196:	e008      	b.n	80041aa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004198:	f7fe fbba 	bl	8002910 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d901      	bls.n	80041aa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e0f2      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80041aa:	4b23      	ldr	r3, [pc, #140]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80041ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d0ef      	beq.n	8004198 <HAL_RCC_OscConfig+0x418>
 80041b8:	e01b      	b.n	80041f2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80041ba:	4b1f      	ldr	r3, [pc, #124]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80041bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041c0:	4a1d      	ldr	r2, [pc, #116]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80041c2:	f023 0301 	bic.w	r3, r3, #1
 80041c6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ca:	f7fe fba1 	bl	8002910 <HAL_GetTick>
 80041ce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041d0:	e008      	b.n	80041e4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041d2:	f7fe fb9d 	bl	8002910 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d901      	bls.n	80041e4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e0d5      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041e4:	4b14      	ldr	r3, [pc, #80]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80041e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1ef      	bne.n	80041d2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	69db      	ldr	r3, [r3, #28]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f000 80c9 	beq.w	800438e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f003 030c 	and.w	r3, r3, #12
 8004204:	2b0c      	cmp	r3, #12
 8004206:	f000 8083 	beq.w	8004310 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	69db      	ldr	r3, [r3, #28]
 800420e:	2b02      	cmp	r3, #2
 8004210:	d15e      	bne.n	80042d0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004212:	4b09      	ldr	r3, [pc, #36]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a08      	ldr	r2, [pc, #32]	@ (8004238 <HAL_RCC_OscConfig+0x4b8>)
 8004218:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800421c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800421e:	f7fe fb77 	bl	8002910 <HAL_GetTick>
 8004222:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004224:	e00c      	b.n	8004240 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004226:	f7fe fb73 	bl	8002910 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	2b02      	cmp	r3, #2
 8004232:	d905      	bls.n	8004240 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e0ab      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
 8004238:	40021000 	.word	0x40021000
 800423c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004240:	4b55      	ldr	r3, [pc, #340]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d1ec      	bne.n	8004226 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800424c:	4b52      	ldr	r3, [pc, #328]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 800424e:	68da      	ldr	r2, [r3, #12]
 8004250:	4b52      	ldr	r3, [pc, #328]	@ (800439c <HAL_RCC_OscConfig+0x61c>)
 8004252:	4013      	ands	r3, r2
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	6a11      	ldr	r1, [r2, #32]
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800425c:	3a01      	subs	r2, #1
 800425e:	0112      	lsls	r2, r2, #4
 8004260:	4311      	orrs	r1, r2
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004266:	0212      	lsls	r2, r2, #8
 8004268:	4311      	orrs	r1, r2
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800426e:	0852      	lsrs	r2, r2, #1
 8004270:	3a01      	subs	r2, #1
 8004272:	0552      	lsls	r2, r2, #21
 8004274:	4311      	orrs	r1, r2
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800427a:	0852      	lsrs	r2, r2, #1
 800427c:	3a01      	subs	r2, #1
 800427e:	0652      	lsls	r2, r2, #25
 8004280:	4311      	orrs	r1, r2
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004286:	06d2      	lsls	r2, r2, #27
 8004288:	430a      	orrs	r2, r1
 800428a:	4943      	ldr	r1, [pc, #268]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 800428c:	4313      	orrs	r3, r2
 800428e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004290:	4b41      	ldr	r3, [pc, #260]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a40      	ldr	r2, [pc, #256]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 8004296:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800429a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800429c:	4b3e      	ldr	r3, [pc, #248]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	4a3d      	ldr	r2, [pc, #244]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 80042a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042a6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a8:	f7fe fb32 	bl	8002910 <HAL_GetTick>
 80042ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042ae:	e008      	b.n	80042c2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042b0:	f7fe fb2e 	bl	8002910 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e066      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042c2:	4b35      	ldr	r3, [pc, #212]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d0f0      	beq.n	80042b0 <HAL_RCC_OscConfig+0x530>
 80042ce:	e05e      	b.n	800438e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042d0:	4b31      	ldr	r3, [pc, #196]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a30      	ldr	r2, [pc, #192]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 80042d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042dc:	f7fe fb18 	bl	8002910 <HAL_GetTick>
 80042e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042e2:	e008      	b.n	80042f6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e4:	f7fe fb14 	bl	8002910 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e04c      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042f6:	4b28      	ldr	r3, [pc, #160]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1f0      	bne.n	80042e4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004302:	4b25      	ldr	r3, [pc, #148]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 8004304:	68da      	ldr	r2, [r3, #12]
 8004306:	4924      	ldr	r1, [pc, #144]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 8004308:	4b25      	ldr	r3, [pc, #148]	@ (80043a0 <HAL_RCC_OscConfig+0x620>)
 800430a:	4013      	ands	r3, r2
 800430c:	60cb      	str	r3, [r1, #12]
 800430e:	e03e      	b.n	800438e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	69db      	ldr	r3, [r3, #28]
 8004314:	2b01      	cmp	r3, #1
 8004316:	d101      	bne.n	800431c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e039      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800431c:	4b1e      	ldr	r3, [pc, #120]	@ (8004398 <HAL_RCC_OscConfig+0x618>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	f003 0203 	and.w	r2, r3, #3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a1b      	ldr	r3, [r3, #32]
 800432c:	429a      	cmp	r2, r3
 800432e:	d12c      	bne.n	800438a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433a:	3b01      	subs	r3, #1
 800433c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800433e:	429a      	cmp	r2, r3
 8004340:	d123      	bne.n	800438a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800434c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800434e:	429a      	cmp	r2, r3
 8004350:	d11b      	bne.n	800438a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800435e:	429a      	cmp	r2, r3
 8004360:	d113      	bne.n	800438a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800436c:	085b      	lsrs	r3, r3, #1
 800436e:	3b01      	subs	r3, #1
 8004370:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004372:	429a      	cmp	r2, r3
 8004374:	d109      	bne.n	800438a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004380:	085b      	lsrs	r3, r3, #1
 8004382:	3b01      	subs	r3, #1
 8004384:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004386:	429a      	cmp	r2, r3
 8004388:	d001      	beq.n	800438e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e000      	b.n	8004390 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	3720      	adds	r7, #32
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}
 8004398:	40021000 	.word	0x40021000
 800439c:	019f800c 	.word	0x019f800c
 80043a0:	feeefffc 	.word	0xfeeefffc

080043a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b086      	sub	sp, #24
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80043ae:	2300      	movs	r3, #0
 80043b0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d101      	bne.n	80043bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e11e      	b.n	80045fa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043bc:	4b91      	ldr	r3, [pc, #580]	@ (8004604 <HAL_RCC_ClockConfig+0x260>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 030f 	and.w	r3, r3, #15
 80043c4:	683a      	ldr	r2, [r7, #0]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d910      	bls.n	80043ec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ca:	4b8e      	ldr	r3, [pc, #568]	@ (8004604 <HAL_RCC_ClockConfig+0x260>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f023 020f 	bic.w	r2, r3, #15
 80043d2:	498c      	ldr	r1, [pc, #560]	@ (8004604 <HAL_RCC_ClockConfig+0x260>)
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043da:	4b8a      	ldr	r3, [pc, #552]	@ (8004604 <HAL_RCC_ClockConfig+0x260>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 030f 	and.w	r3, r3, #15
 80043e2:	683a      	ldr	r2, [r7, #0]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d001      	beq.n	80043ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e106      	b.n	80045fa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0301 	and.w	r3, r3, #1
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d073      	beq.n	80044e0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	2b03      	cmp	r3, #3
 80043fe:	d129      	bne.n	8004454 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004400:	4b81      	ldr	r3, [pc, #516]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d101      	bne.n	8004410 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e0f4      	b.n	80045fa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004410:	f000 f99e 	bl	8004750 <RCC_GetSysClockFreqFromPLLSource>
 8004414:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	4a7c      	ldr	r2, [pc, #496]	@ (800460c <HAL_RCC_ClockConfig+0x268>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d93f      	bls.n	800449e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800441e:	4b7a      	ldr	r3, [pc, #488]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d009      	beq.n	800443e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004432:	2b00      	cmp	r3, #0
 8004434:	d033      	beq.n	800449e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800443a:	2b00      	cmp	r3, #0
 800443c:	d12f      	bne.n	800449e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800443e:	4b72      	ldr	r3, [pc, #456]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004446:	4a70      	ldr	r2, [pc, #448]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 8004448:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800444c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800444e:	2380      	movs	r3, #128	@ 0x80
 8004450:	617b      	str	r3, [r7, #20]
 8004452:	e024      	b.n	800449e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	2b02      	cmp	r3, #2
 800445a:	d107      	bne.n	800446c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800445c:	4b6a      	ldr	r3, [pc, #424]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d109      	bne.n	800447c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e0c6      	b.n	80045fa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800446c:	4b66      	ldr	r3, [pc, #408]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004474:	2b00      	cmp	r3, #0
 8004476:	d101      	bne.n	800447c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e0be      	b.n	80045fa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800447c:	f000 f8ce 	bl	800461c <HAL_RCC_GetSysClockFreq>
 8004480:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	4a61      	ldr	r2, [pc, #388]	@ (800460c <HAL_RCC_ClockConfig+0x268>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d909      	bls.n	800449e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800448a:	4b5f      	ldr	r3, [pc, #380]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004492:	4a5d      	ldr	r2, [pc, #372]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 8004494:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004498:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800449a:	2380      	movs	r3, #128	@ 0x80
 800449c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800449e:	4b5a      	ldr	r3, [pc, #360]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f023 0203 	bic.w	r2, r3, #3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	4957      	ldr	r1, [pc, #348]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 80044ac:	4313      	orrs	r3, r2
 80044ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044b0:	f7fe fa2e 	bl	8002910 <HAL_GetTick>
 80044b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044b6:	e00a      	b.n	80044ce <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044b8:	f7fe fa2a 	bl	8002910 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e095      	b.n	80045fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ce:	4b4e      	ldr	r3, [pc, #312]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f003 020c 	and.w	r2, r3, #12
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	429a      	cmp	r2, r3
 80044de:	d1eb      	bne.n	80044b8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d023      	beq.n	8004534 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0304 	and.w	r3, r3, #4
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d005      	beq.n	8004504 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044f8:	4b43      	ldr	r3, [pc, #268]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	4a42      	ldr	r2, [pc, #264]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 80044fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004502:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0308 	and.w	r3, r3, #8
 800450c:	2b00      	cmp	r3, #0
 800450e:	d007      	beq.n	8004520 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004510:	4b3d      	ldr	r3, [pc, #244]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004518:	4a3b      	ldr	r2, [pc, #236]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 800451a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800451e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004520:	4b39      	ldr	r3, [pc, #228]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	4936      	ldr	r1, [pc, #216]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 800452e:	4313      	orrs	r3, r2
 8004530:	608b      	str	r3, [r1, #8]
 8004532:	e008      	b.n	8004546 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	2b80      	cmp	r3, #128	@ 0x80
 8004538:	d105      	bne.n	8004546 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800453a:	4b33      	ldr	r3, [pc, #204]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	4a32      	ldr	r2, [pc, #200]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 8004540:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004544:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004546:	4b2f      	ldr	r3, [pc, #188]	@ (8004604 <HAL_RCC_ClockConfig+0x260>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 030f 	and.w	r3, r3, #15
 800454e:	683a      	ldr	r2, [r7, #0]
 8004550:	429a      	cmp	r2, r3
 8004552:	d21d      	bcs.n	8004590 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004554:	4b2b      	ldr	r3, [pc, #172]	@ (8004604 <HAL_RCC_ClockConfig+0x260>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f023 020f 	bic.w	r2, r3, #15
 800455c:	4929      	ldr	r1, [pc, #164]	@ (8004604 <HAL_RCC_ClockConfig+0x260>)
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	4313      	orrs	r3, r2
 8004562:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004564:	f7fe f9d4 	bl	8002910 <HAL_GetTick>
 8004568:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800456a:	e00a      	b.n	8004582 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800456c:	f7fe f9d0 	bl	8002910 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	f241 3288 	movw	r2, #5000	@ 0x1388
 800457a:	4293      	cmp	r3, r2
 800457c:	d901      	bls.n	8004582 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e03b      	b.n	80045fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004582:	4b20      	ldr	r3, [pc, #128]	@ (8004604 <HAL_RCC_ClockConfig+0x260>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 030f 	and.w	r3, r3, #15
 800458a:	683a      	ldr	r2, [r7, #0]
 800458c:	429a      	cmp	r2, r3
 800458e:	d1ed      	bne.n	800456c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0304 	and.w	r3, r3, #4
 8004598:	2b00      	cmp	r3, #0
 800459a:	d008      	beq.n	80045ae <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800459c:	4b1a      	ldr	r3, [pc, #104]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	4917      	ldr	r1, [pc, #92]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0308 	and.w	r3, r3, #8
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d009      	beq.n	80045ce <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045ba:	4b13      	ldr	r3, [pc, #76]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	00db      	lsls	r3, r3, #3
 80045c8:	490f      	ldr	r1, [pc, #60]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 80045ca:	4313      	orrs	r3, r2
 80045cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80045ce:	f000 f825 	bl	800461c <HAL_RCC_GetSysClockFreq>
 80045d2:	4602      	mov	r2, r0
 80045d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004608 <HAL_RCC_ClockConfig+0x264>)
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	091b      	lsrs	r3, r3, #4
 80045da:	f003 030f 	and.w	r3, r3, #15
 80045de:	490c      	ldr	r1, [pc, #48]	@ (8004610 <HAL_RCC_ClockConfig+0x26c>)
 80045e0:	5ccb      	ldrb	r3, [r1, r3]
 80045e2:	f003 031f 	and.w	r3, r3, #31
 80045e6:	fa22 f303 	lsr.w	r3, r2, r3
 80045ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004614 <HAL_RCC_ClockConfig+0x270>)
 80045ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80045ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004618 <HAL_RCC_ClockConfig+0x274>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4618      	mov	r0, r3
 80045f4:	f7fe f940 	bl	8002878 <HAL_InitTick>
 80045f8:	4603      	mov	r3, r0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3718      	adds	r7, #24
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	40022000 	.word	0x40022000
 8004608:	40021000 	.word	0x40021000
 800460c:	04c4b400 	.word	0x04c4b400
 8004610:	08008518 	.word	0x08008518
 8004614:	200000ac 	.word	0x200000ac
 8004618:	200000b0 	.word	0x200000b0

0800461c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800461c:	b480      	push	{r7}
 800461e:	b087      	sub	sp, #28
 8004620:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004622:	4b2c      	ldr	r3, [pc, #176]	@ (80046d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f003 030c 	and.w	r3, r3, #12
 800462a:	2b04      	cmp	r3, #4
 800462c:	d102      	bne.n	8004634 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800462e:	4b2a      	ldr	r3, [pc, #168]	@ (80046d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004630:	613b      	str	r3, [r7, #16]
 8004632:	e047      	b.n	80046c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004634:	4b27      	ldr	r3, [pc, #156]	@ (80046d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f003 030c 	and.w	r3, r3, #12
 800463c:	2b08      	cmp	r3, #8
 800463e:	d102      	bne.n	8004646 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004640:	4b26      	ldr	r3, [pc, #152]	@ (80046dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004642:	613b      	str	r3, [r7, #16]
 8004644:	e03e      	b.n	80046c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004646:	4b23      	ldr	r3, [pc, #140]	@ (80046d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	f003 030c 	and.w	r3, r3, #12
 800464e:	2b0c      	cmp	r3, #12
 8004650:	d136      	bne.n	80046c0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004652:	4b20      	ldr	r3, [pc, #128]	@ (80046d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	f003 0303 	and.w	r3, r3, #3
 800465a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800465c:	4b1d      	ldr	r3, [pc, #116]	@ (80046d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	091b      	lsrs	r3, r3, #4
 8004662:	f003 030f 	and.w	r3, r3, #15
 8004666:	3301      	adds	r3, #1
 8004668:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2b03      	cmp	r3, #3
 800466e:	d10c      	bne.n	800468a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004670:	4a1a      	ldr	r2, [pc, #104]	@ (80046dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	fbb2 f3f3 	udiv	r3, r2, r3
 8004678:	4a16      	ldr	r2, [pc, #88]	@ (80046d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800467a:	68d2      	ldr	r2, [r2, #12]
 800467c:	0a12      	lsrs	r2, r2, #8
 800467e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004682:	fb02 f303 	mul.w	r3, r2, r3
 8004686:	617b      	str	r3, [r7, #20]
      break;
 8004688:	e00c      	b.n	80046a4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800468a:	4a13      	ldr	r2, [pc, #76]	@ (80046d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004692:	4a10      	ldr	r2, [pc, #64]	@ (80046d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004694:	68d2      	ldr	r2, [r2, #12]
 8004696:	0a12      	lsrs	r2, r2, #8
 8004698:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800469c:	fb02 f303 	mul.w	r3, r2, r3
 80046a0:	617b      	str	r3, [r7, #20]
      break;
 80046a2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80046a4:	4b0b      	ldr	r3, [pc, #44]	@ (80046d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	0e5b      	lsrs	r3, r3, #25
 80046aa:	f003 0303 	and.w	r3, r3, #3
 80046ae:	3301      	adds	r3, #1
 80046b0:	005b      	lsls	r3, r3, #1
 80046b2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046bc:	613b      	str	r3, [r7, #16]
 80046be:	e001      	b.n	80046c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80046c0:	2300      	movs	r3, #0
 80046c2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80046c4:	693b      	ldr	r3, [r7, #16]
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	371c      	adds	r7, #28
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	40021000 	.word	0x40021000
 80046d8:	00f42400 	.word	0x00f42400
 80046dc:	007a1200 	.word	0x007a1200

080046e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046e0:	b480      	push	{r7}
 80046e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046e4:	4b03      	ldr	r3, [pc, #12]	@ (80046f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80046e6:	681b      	ldr	r3, [r3, #0]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	200000ac 	.word	0x200000ac

080046f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80046fc:	f7ff fff0 	bl	80046e0 <HAL_RCC_GetHCLKFreq>
 8004700:	4602      	mov	r2, r0
 8004702:	4b06      	ldr	r3, [pc, #24]	@ (800471c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	0a1b      	lsrs	r3, r3, #8
 8004708:	f003 0307 	and.w	r3, r3, #7
 800470c:	4904      	ldr	r1, [pc, #16]	@ (8004720 <HAL_RCC_GetPCLK1Freq+0x28>)
 800470e:	5ccb      	ldrb	r3, [r1, r3]
 8004710:	f003 031f 	and.w	r3, r3, #31
 8004714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004718:	4618      	mov	r0, r3
 800471a:	bd80      	pop	{r7, pc}
 800471c:	40021000 	.word	0x40021000
 8004720:	08008528 	.word	0x08008528

08004724 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004728:	f7ff ffda 	bl	80046e0 <HAL_RCC_GetHCLKFreq>
 800472c:	4602      	mov	r2, r0
 800472e:	4b06      	ldr	r3, [pc, #24]	@ (8004748 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	0adb      	lsrs	r3, r3, #11
 8004734:	f003 0307 	and.w	r3, r3, #7
 8004738:	4904      	ldr	r1, [pc, #16]	@ (800474c <HAL_RCC_GetPCLK2Freq+0x28>)
 800473a:	5ccb      	ldrb	r3, [r1, r3]
 800473c:	f003 031f 	and.w	r3, r3, #31
 8004740:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004744:	4618      	mov	r0, r3
 8004746:	bd80      	pop	{r7, pc}
 8004748:	40021000 	.word	0x40021000
 800474c:	08008528 	.word	0x08008528

08004750 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004750:	b480      	push	{r7}
 8004752:	b087      	sub	sp, #28
 8004754:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004756:	4b1e      	ldr	r3, [pc, #120]	@ (80047d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004758:	68db      	ldr	r3, [r3, #12]
 800475a:	f003 0303 	and.w	r3, r3, #3
 800475e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004760:	4b1b      	ldr	r3, [pc, #108]	@ (80047d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	091b      	lsrs	r3, r3, #4
 8004766:	f003 030f 	and.w	r3, r3, #15
 800476a:	3301      	adds	r3, #1
 800476c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	2b03      	cmp	r3, #3
 8004772:	d10c      	bne.n	800478e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004774:	4a17      	ldr	r2, [pc, #92]	@ (80047d4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	fbb2 f3f3 	udiv	r3, r2, r3
 800477c:	4a14      	ldr	r2, [pc, #80]	@ (80047d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800477e:	68d2      	ldr	r2, [r2, #12]
 8004780:	0a12      	lsrs	r2, r2, #8
 8004782:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004786:	fb02 f303 	mul.w	r3, r2, r3
 800478a:	617b      	str	r3, [r7, #20]
    break;
 800478c:	e00c      	b.n	80047a8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800478e:	4a12      	ldr	r2, [pc, #72]	@ (80047d8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	fbb2 f3f3 	udiv	r3, r2, r3
 8004796:	4a0e      	ldr	r2, [pc, #56]	@ (80047d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004798:	68d2      	ldr	r2, [r2, #12]
 800479a:	0a12      	lsrs	r2, r2, #8
 800479c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80047a0:	fb02 f303 	mul.w	r3, r2, r3
 80047a4:	617b      	str	r3, [r7, #20]
    break;
 80047a6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80047a8:	4b09      	ldr	r3, [pc, #36]	@ (80047d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	0e5b      	lsrs	r3, r3, #25
 80047ae:	f003 0303 	and.w	r3, r3, #3
 80047b2:	3301      	adds	r3, #1
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80047b8:	697a      	ldr	r2, [r7, #20]
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80047c2:	687b      	ldr	r3, [r7, #4]
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	371c      	adds	r7, #28
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr
 80047d0:	40021000 	.word	0x40021000
 80047d4:	007a1200 	.word	0x007a1200
 80047d8:	00f42400 	.word	0x00f42400

080047dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b086      	sub	sp, #24
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80047e4:	2300      	movs	r3, #0
 80047e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80047e8:	2300      	movs	r3, #0
 80047ea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f000 8098 	beq.w	800492a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047fa:	2300      	movs	r3, #0
 80047fc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047fe:	4b43      	ldr	r3, [pc, #268]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004802:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10d      	bne.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800480a:	4b40      	ldr	r3, [pc, #256]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800480c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800480e:	4a3f      	ldr	r2, [pc, #252]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004814:	6593      	str	r3, [r2, #88]	@ 0x58
 8004816:	4b3d      	ldr	r3, [pc, #244]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800481a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800481e:	60bb      	str	r3, [r7, #8]
 8004820:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004822:	2301      	movs	r3, #1
 8004824:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004826:	4b3a      	ldr	r3, [pc, #232]	@ (8004910 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a39      	ldr	r2, [pc, #228]	@ (8004910 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800482c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004830:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004832:	f7fe f86d 	bl	8002910 <HAL_GetTick>
 8004836:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004838:	e009      	b.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800483a:	f7fe f869 	bl	8002910 <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	2b02      	cmp	r3, #2
 8004846:	d902      	bls.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	74fb      	strb	r3, [r7, #19]
        break;
 800484c:	e005      	b.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800484e:	4b30      	ldr	r3, [pc, #192]	@ (8004910 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004856:	2b00      	cmp	r3, #0
 8004858:	d0ef      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800485a:	7cfb      	ldrb	r3, [r7, #19]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d159      	bne.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004860:	4b2a      	ldr	r3, [pc, #168]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004866:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800486a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d01e      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	429a      	cmp	r2, r3
 800487a:	d019      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800487c:	4b23      	ldr	r3, [pc, #140]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800487e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004882:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004886:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004888:	4b20      	ldr	r3, [pc, #128]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800488a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800488e:	4a1f      	ldr	r2, [pc, #124]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004890:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004894:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004898:	4b1c      	ldr	r3, [pc, #112]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800489a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800489e:	4a1b      	ldr	r2, [pc, #108]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80048a8:	4a18      	ldr	r2, [pc, #96]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	f003 0301 	and.w	r3, r3, #1
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d016      	beq.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ba:	f7fe f829 	bl	8002910 <HAL_GetTick>
 80048be:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048c0:	e00b      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048c2:	f7fe f825 	bl	8002910 <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d902      	bls.n	80048da <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	74fb      	strb	r3, [r7, #19]
            break;
 80048d8:	e006      	b.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048da:	4b0c      	ldr	r3, [pc, #48]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048e0:	f003 0302 	and.w	r3, r3, #2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d0ec      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80048e8:	7cfb      	ldrb	r3, [r7, #19]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d10b      	bne.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048ee:	4b07      	ldr	r3, [pc, #28]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048fc:	4903      	ldr	r1, [pc, #12]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004904:	e008      	b.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004906:	7cfb      	ldrb	r3, [r7, #19]
 8004908:	74bb      	strb	r3, [r7, #18]
 800490a:	e005      	b.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800490c:	40021000 	.word	0x40021000
 8004910:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004914:	7cfb      	ldrb	r3, [r7, #19]
 8004916:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004918:	7c7b      	ldrb	r3, [r7, #17]
 800491a:	2b01      	cmp	r3, #1
 800491c:	d105      	bne.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800491e:	4ba7      	ldr	r3, [pc, #668]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004922:	4aa6      	ldr	r2, [pc, #664]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004924:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004928:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00a      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004936:	4ba1      	ldr	r3, [pc, #644]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800493c:	f023 0203 	bic.w	r2, r3, #3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	499d      	ldr	r1, [pc, #628]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004946:	4313      	orrs	r3, r2
 8004948:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 0302 	and.w	r3, r3, #2
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00a      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004958:	4b98      	ldr	r3, [pc, #608]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800495a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800495e:	f023 020c 	bic.w	r2, r3, #12
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	4995      	ldr	r1, [pc, #596]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004968:	4313      	orrs	r3, r2
 800496a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0304 	and.w	r3, r3, #4
 8004976:	2b00      	cmp	r3, #0
 8004978:	d00a      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800497a:	4b90      	ldr	r3, [pc, #576]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800497c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004980:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	498c      	ldr	r1, [pc, #560]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800498a:	4313      	orrs	r3, r2
 800498c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0308 	and.w	r3, r3, #8
 8004998:	2b00      	cmp	r3, #0
 800499a:	d00a      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800499c:	4b87      	ldr	r3, [pc, #540]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800499e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049a2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	4984      	ldr	r1, [pc, #528]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049ac:	4313      	orrs	r3, r2
 80049ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0310 	and.w	r3, r3, #16
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00a      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80049be:	4b7f      	ldr	r3, [pc, #508]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	497b      	ldr	r1, [pc, #492]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0320 	and.w	r3, r3, #32
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00a      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049e0:	4b76      	ldr	r3, [pc, #472]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	699b      	ldr	r3, [r3, #24]
 80049ee:	4973      	ldr	r1, [pc, #460]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00a      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a02:	4b6e      	ldr	r3, [pc, #440]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a08:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	69db      	ldr	r3, [r3, #28]
 8004a10:	496a      	ldr	r1, [pc, #424]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d00a      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a24:	4b65      	ldr	r3, [pc, #404]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a1b      	ldr	r3, [r3, #32]
 8004a32:	4962      	ldr	r1, [pc, #392]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00a      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a46:	4b5d      	ldr	r3, [pc, #372]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a54:	4959      	ldr	r1, [pc, #356]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00a      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a68:	4b54      	ldr	r3, [pc, #336]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a6e:	f023 0203 	bic.w	r2, r3, #3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a76:	4951      	ldr	r1, [pc, #324]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00a      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a8a:	4b4c      	ldr	r3, [pc, #304]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a90:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a98:	4948      	ldr	r1, [pc, #288]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d015      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004aac:	4b43      	ldr	r3, [pc, #268]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ab2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aba:	4940      	ldr	r1, [pc, #256]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004aca:	d105      	bne.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004acc:	4b3b      	ldr	r3, [pc, #236]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	4a3a      	ldr	r2, [pc, #232]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ad6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d015      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004ae4:	4b35      	ldr	r3, [pc, #212]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004af2:	4932      	ldr	r1, [pc, #200]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004af4:	4313      	orrs	r3, r2
 8004af6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004afe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b02:	d105      	bne.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b04:	4b2d      	ldr	r3, [pc, #180]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	4a2c      	ldr	r2, [pc, #176]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b0e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d015      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004b1c:	4b27      	ldr	r3, [pc, #156]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b22:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b2a:	4924      	ldr	r1, [pc, #144]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b3a:	d105      	bne.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b3c:	4b1f      	ldr	r3, [pc, #124]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	4a1e      	ldr	r2, [pc, #120]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b46:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d015      	beq.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b54:	4b19      	ldr	r3, [pc, #100]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b5a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b62:	4916      	ldr	r1, [pc, #88]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b72:	d105      	bne.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b74:	4b11      	ldr	r3, [pc, #68]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	4a10      	ldr	r2, [pc, #64]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b7e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d019      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b92:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9a:	4908      	ldr	r1, [pc, #32]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004baa:	d109      	bne.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bac:	4b03      	ldr	r3, [pc, #12]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	4a02      	ldr	r2, [pc, #8]	@ (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bb6:	60d3      	str	r3, [r2, #12]
 8004bb8:	e002      	b.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004bba:	bf00      	nop
 8004bbc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d015      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004bcc:	4b29      	ldr	r3, [pc, #164]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bda:	4926      	ldr	r1, [pc, #152]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004be6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bea:	d105      	bne.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004bec:	4b21      	ldr	r3, [pc, #132]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	4a20      	ldr	r2, [pc, #128]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bf2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bf6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d015      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004c04:	4b1b      	ldr	r3, [pc, #108]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c0a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c12:	4918      	ldr	r1, [pc, #96]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c22:	d105      	bne.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004c24:	4b13      	ldr	r3, [pc, #76]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	4a12      	ldr	r2, [pc, #72]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c2e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d015      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c4a:	490a      	ldr	r1, [pc, #40]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c56:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c5a:	d105      	bne.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c5c:	4b05      	ldr	r3, [pc, #20]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	4a04      	ldr	r2, [pc, #16]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c66:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004c68:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3718      	adds	r7, #24
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop
 8004c74:	40021000 	.word	0x40021000

08004c78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d101      	bne.n	8004c8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e049      	b.n	8004d1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d106      	bne.n	8004ca4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f7fd fc2e 	bl	8002500 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	3304      	adds	r3, #4
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	4610      	mov	r0, r2
 8004cb8:	f000 fa26 	bl	8005108 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3708      	adds	r7, #8
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
	...

08004d28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b085      	sub	sp, #20
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d001      	beq.n	8004d40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e054      	b.n	8004dea <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2202      	movs	r2, #2
 8004d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68da      	ldr	r2, [r3, #12]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f042 0201 	orr.w	r2, r2, #1
 8004d56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a26      	ldr	r2, [pc, #152]	@ (8004df8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d022      	beq.n	8004da8 <HAL_TIM_Base_Start_IT+0x80>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d6a:	d01d      	beq.n	8004da8 <HAL_TIM_Base_Start_IT+0x80>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a22      	ldr	r2, [pc, #136]	@ (8004dfc <HAL_TIM_Base_Start_IT+0xd4>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d018      	beq.n	8004da8 <HAL_TIM_Base_Start_IT+0x80>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a21      	ldr	r2, [pc, #132]	@ (8004e00 <HAL_TIM_Base_Start_IT+0xd8>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d013      	beq.n	8004da8 <HAL_TIM_Base_Start_IT+0x80>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a1f      	ldr	r2, [pc, #124]	@ (8004e04 <HAL_TIM_Base_Start_IT+0xdc>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d00e      	beq.n	8004da8 <HAL_TIM_Base_Start_IT+0x80>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a1e      	ldr	r2, [pc, #120]	@ (8004e08 <HAL_TIM_Base_Start_IT+0xe0>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d009      	beq.n	8004da8 <HAL_TIM_Base_Start_IT+0x80>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a1c      	ldr	r2, [pc, #112]	@ (8004e0c <HAL_TIM_Base_Start_IT+0xe4>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d004      	beq.n	8004da8 <HAL_TIM_Base_Start_IT+0x80>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a1b      	ldr	r2, [pc, #108]	@ (8004e10 <HAL_TIM_Base_Start_IT+0xe8>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d115      	bne.n	8004dd4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	689a      	ldr	r2, [r3, #8]
 8004dae:	4b19      	ldr	r3, [pc, #100]	@ (8004e14 <HAL_TIM_Base_Start_IT+0xec>)
 8004db0:	4013      	ands	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2b06      	cmp	r3, #6
 8004db8:	d015      	beq.n	8004de6 <HAL_TIM_Base_Start_IT+0xbe>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dc0:	d011      	beq.n	8004de6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f042 0201 	orr.w	r2, r2, #1
 8004dd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dd2:	e008      	b.n	8004de6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f042 0201 	orr.w	r2, r2, #1
 8004de2:	601a      	str	r2, [r3, #0]
 8004de4:	e000      	b.n	8004de8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004de6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3714      	adds	r7, #20
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
 8004df6:	bf00      	nop
 8004df8:	40012c00 	.word	0x40012c00
 8004dfc:	40000400 	.word	0x40000400
 8004e00:	40000800 	.word	0x40000800
 8004e04:	40000c00 	.word	0x40000c00
 8004e08:	40013400 	.word	0x40013400
 8004e0c:	40014000 	.word	0x40014000
 8004e10:	40015000 	.word	0x40015000
 8004e14:	00010007 	.word	0x00010007

08004e18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	f003 0302 	and.w	r3, r3, #2
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d020      	beq.n	8004e7c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f003 0302 	and.w	r3, r3, #2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d01b      	beq.n	8004e7c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f06f 0202 	mvn.w	r2, #2
 8004e4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2201      	movs	r2, #1
 8004e52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	f003 0303 	and.w	r3, r3, #3
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d003      	beq.n	8004e6a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 f931 	bl	80050ca <HAL_TIM_IC_CaptureCallback>
 8004e68:	e005      	b.n	8004e76 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f000 f923 	bl	80050b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f000 f934 	bl	80050de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	f003 0304 	and.w	r3, r3, #4
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d020      	beq.n	8004ec8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f003 0304 	and.w	r3, r3, #4
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d01b      	beq.n	8004ec8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f06f 0204 	mvn.w	r2, #4
 8004e98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2202      	movs	r2, #2
 8004e9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d003      	beq.n	8004eb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 f90b 	bl	80050ca <HAL_TIM_IC_CaptureCallback>
 8004eb4:	e005      	b.n	8004ec2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 f8fd 	bl	80050b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f000 f90e 	bl	80050de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	f003 0308 	and.w	r3, r3, #8
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d020      	beq.n	8004f14 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f003 0308 	and.w	r3, r3, #8
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d01b      	beq.n	8004f14 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f06f 0208 	mvn.w	r2, #8
 8004ee4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2204      	movs	r2, #4
 8004eea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	69db      	ldr	r3, [r3, #28]
 8004ef2:	f003 0303 	and.w	r3, r3, #3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d003      	beq.n	8004f02 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f000 f8e5 	bl	80050ca <HAL_TIM_IC_CaptureCallback>
 8004f00:	e005      	b.n	8004f0e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f000 f8d7 	bl	80050b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f000 f8e8 	bl	80050de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	f003 0310 	and.w	r3, r3, #16
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d020      	beq.n	8004f60 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f003 0310 	and.w	r3, r3, #16
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d01b      	beq.n	8004f60 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f06f 0210 	mvn.w	r2, #16
 8004f30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2208      	movs	r2, #8
 8004f36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	69db      	ldr	r3, [r3, #28]
 8004f3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d003      	beq.n	8004f4e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 f8bf 	bl	80050ca <HAL_TIM_IC_CaptureCallback>
 8004f4c:	e005      	b.n	8004f5a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 f8b1 	bl	80050b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f000 f8c2 	bl	80050de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	f003 0301 	and.w	r3, r3, #1
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00c      	beq.n	8004f84 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f003 0301 	and.w	r3, r3, #1
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d007      	beq.n	8004f84 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f06f 0201 	mvn.w	r2, #1
 8004f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f7fc fc72 	bl	8001868 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d104      	bne.n	8004f98 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d00c      	beq.n	8004fb2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d007      	beq.n	8004fb2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004faa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f000 f9ff 	bl	80053b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d00c      	beq.n	8004fd6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d007      	beq.n	8004fd6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004fce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004fd0:	6878      	ldr	r0, [r7, #4]
 8004fd2:	f000 f9f7 	bl	80053c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00c      	beq.n	8004ffa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d007      	beq.n	8004ffa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ff2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f000 f87c 	bl	80050f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	f003 0320 	and.w	r3, r3, #32
 8005000:	2b00      	cmp	r3, #0
 8005002:	d00c      	beq.n	800501e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f003 0320 	and.w	r3, r3, #32
 800500a:	2b00      	cmp	r3, #0
 800500c:	d007      	beq.n	800501e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f06f 0220 	mvn.w	r2, #32
 8005016:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f000 f9bf 	bl	800539c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d00c      	beq.n	8005042 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d007      	beq.n	8005042 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800503a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f000 f9cb 	bl	80053d8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00c      	beq.n	8005066 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d007      	beq.n	8005066 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800505e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 f9c3 	bl	80053ec <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d00c      	beq.n	800508a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d007      	beq.n	800508a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005082:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f000 f9bb 	bl	8005400 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00c      	beq.n	80050ae <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d007      	beq.n	80050ae <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80050a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f000 f9b3 	bl	8005414 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050ae:	bf00      	nop
 80050b0:	3710      	adds	r7, #16
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}

080050b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050b6:	b480      	push	{r7}
 80050b8:	b083      	sub	sp, #12
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050be:	bf00      	nop
 80050c0:	370c      	adds	r7, #12
 80050c2:	46bd      	mov	sp, r7
 80050c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c8:	4770      	bx	lr

080050ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050ca:	b480      	push	{r7}
 80050cc:	b083      	sub	sp, #12
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050d2:	bf00      	nop
 80050d4:	370c      	adds	r7, #12
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr

080050de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050de:	b480      	push	{r7}
 80050e0:	b083      	sub	sp, #12
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050e6:	bf00      	nop
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr

080050f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050f2:	b480      	push	{r7}
 80050f4:	b083      	sub	sp, #12
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050fa:	bf00      	nop
 80050fc:	370c      	adds	r7, #12
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr
	...

08005108 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005108:	b480      	push	{r7}
 800510a:	b085      	sub	sp, #20
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4a4c      	ldr	r2, [pc, #304]	@ (800524c <TIM_Base_SetConfig+0x144>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d017      	beq.n	8005150 <TIM_Base_SetConfig+0x48>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005126:	d013      	beq.n	8005150 <TIM_Base_SetConfig+0x48>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	4a49      	ldr	r2, [pc, #292]	@ (8005250 <TIM_Base_SetConfig+0x148>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d00f      	beq.n	8005150 <TIM_Base_SetConfig+0x48>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	4a48      	ldr	r2, [pc, #288]	@ (8005254 <TIM_Base_SetConfig+0x14c>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d00b      	beq.n	8005150 <TIM_Base_SetConfig+0x48>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a47      	ldr	r2, [pc, #284]	@ (8005258 <TIM_Base_SetConfig+0x150>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d007      	beq.n	8005150 <TIM_Base_SetConfig+0x48>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4a46      	ldr	r2, [pc, #280]	@ (800525c <TIM_Base_SetConfig+0x154>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d003      	beq.n	8005150 <TIM_Base_SetConfig+0x48>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a45      	ldr	r2, [pc, #276]	@ (8005260 <TIM_Base_SetConfig+0x158>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d108      	bne.n	8005162 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005156:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	4313      	orrs	r3, r2
 8005160:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a39      	ldr	r2, [pc, #228]	@ (800524c <TIM_Base_SetConfig+0x144>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d023      	beq.n	80051b2 <TIM_Base_SetConfig+0xaa>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005170:	d01f      	beq.n	80051b2 <TIM_Base_SetConfig+0xaa>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a36      	ldr	r2, [pc, #216]	@ (8005250 <TIM_Base_SetConfig+0x148>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d01b      	beq.n	80051b2 <TIM_Base_SetConfig+0xaa>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a35      	ldr	r2, [pc, #212]	@ (8005254 <TIM_Base_SetConfig+0x14c>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d017      	beq.n	80051b2 <TIM_Base_SetConfig+0xaa>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a34      	ldr	r2, [pc, #208]	@ (8005258 <TIM_Base_SetConfig+0x150>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d013      	beq.n	80051b2 <TIM_Base_SetConfig+0xaa>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a33      	ldr	r2, [pc, #204]	@ (800525c <TIM_Base_SetConfig+0x154>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d00f      	beq.n	80051b2 <TIM_Base_SetConfig+0xaa>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a33      	ldr	r2, [pc, #204]	@ (8005264 <TIM_Base_SetConfig+0x15c>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d00b      	beq.n	80051b2 <TIM_Base_SetConfig+0xaa>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a32      	ldr	r2, [pc, #200]	@ (8005268 <TIM_Base_SetConfig+0x160>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d007      	beq.n	80051b2 <TIM_Base_SetConfig+0xaa>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a31      	ldr	r2, [pc, #196]	@ (800526c <TIM_Base_SetConfig+0x164>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d003      	beq.n	80051b2 <TIM_Base_SetConfig+0xaa>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a2c      	ldr	r2, [pc, #176]	@ (8005260 <TIM_Base_SetConfig+0x158>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d108      	bne.n	80051c4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	689a      	ldr	r2, [r3, #8]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a18      	ldr	r2, [pc, #96]	@ (800524c <TIM_Base_SetConfig+0x144>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d013      	beq.n	8005218 <TIM_Base_SetConfig+0x110>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	4a1a      	ldr	r2, [pc, #104]	@ (800525c <TIM_Base_SetConfig+0x154>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d00f      	beq.n	8005218 <TIM_Base_SetConfig+0x110>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4a1a      	ldr	r2, [pc, #104]	@ (8005264 <TIM_Base_SetConfig+0x15c>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d00b      	beq.n	8005218 <TIM_Base_SetConfig+0x110>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a19      	ldr	r2, [pc, #100]	@ (8005268 <TIM_Base_SetConfig+0x160>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d007      	beq.n	8005218 <TIM_Base_SetConfig+0x110>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a18      	ldr	r2, [pc, #96]	@ (800526c <TIM_Base_SetConfig+0x164>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d003      	beq.n	8005218 <TIM_Base_SetConfig+0x110>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4a13      	ldr	r2, [pc, #76]	@ (8005260 <TIM_Base_SetConfig+0x158>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d103      	bne.n	8005220 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	691a      	ldr	r2, [r3, #16]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	691b      	ldr	r3, [r3, #16]
 800522a:	f003 0301 	and.w	r3, r3, #1
 800522e:	2b01      	cmp	r3, #1
 8005230:	d105      	bne.n	800523e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	691b      	ldr	r3, [r3, #16]
 8005236:	f023 0201 	bic.w	r2, r3, #1
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	611a      	str	r2, [r3, #16]
  }
}
 800523e:	bf00      	nop
 8005240:	3714      	adds	r7, #20
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
 800524a:	bf00      	nop
 800524c:	40012c00 	.word	0x40012c00
 8005250:	40000400 	.word	0x40000400
 8005254:	40000800 	.word	0x40000800
 8005258:	40000c00 	.word	0x40000c00
 800525c:	40013400 	.word	0x40013400
 8005260:	40015000 	.word	0x40015000
 8005264:	40014000 	.word	0x40014000
 8005268:	40014400 	.word	0x40014400
 800526c:	40014800 	.word	0x40014800

08005270 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005280:	2b01      	cmp	r3, #1
 8005282:	d101      	bne.n	8005288 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005284:	2302      	movs	r3, #2
 8005286:	e074      	b.n	8005372 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2202      	movs	r2, #2
 8005294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a34      	ldr	r2, [pc, #208]	@ (8005380 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d009      	beq.n	80052c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a33      	ldr	r2, [pc, #204]	@ (8005384 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d004      	beq.n	80052c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a31      	ldr	r2, [pc, #196]	@ (8005388 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d108      	bne.n	80052d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80052cc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80052de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68fa      	ldr	r2, [r7, #12]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a21      	ldr	r2, [pc, #132]	@ (8005380 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d022      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005308:	d01d      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a1f      	ldr	r2, [pc, #124]	@ (800538c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d018      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a1d      	ldr	r2, [pc, #116]	@ (8005390 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d013      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a1c      	ldr	r2, [pc, #112]	@ (8005394 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d00e      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a15      	ldr	r2, [pc, #84]	@ (8005384 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d009      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a18      	ldr	r2, [pc, #96]	@ (8005398 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d004      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a11      	ldr	r2, [pc, #68]	@ (8005388 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d10c      	bne.n	8005360 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800534c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	68ba      	ldr	r2, [r7, #8]
 8005354:	4313      	orrs	r3, r2
 8005356:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68ba      	ldr	r2, [r7, #8]
 800535e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3714      	adds	r7, #20
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	40012c00 	.word	0x40012c00
 8005384:	40013400 	.word	0x40013400
 8005388:	40015000 	.word	0x40015000
 800538c:	40000400 	.word	0x40000400
 8005390:	40000800 	.word	0x40000800
 8005394:	40000c00 	.word	0x40000c00
 8005398:	40014000 	.word	0x40014000

0800539c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053b8:	bf00      	nop
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800541c:	bf00      	nop
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e042      	b.n	80054c0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005440:	2b00      	cmp	r3, #0
 8005442:	d106      	bne.n	8005452 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f7fd f87d 	bl	800254c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2224      	movs	r2, #36	@ 0x24
 8005456:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f022 0201 	bic.w	r2, r2, #1
 8005468:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800546e:	2b00      	cmp	r3, #0
 8005470:	d002      	beq.n	8005478 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 fbb2 	bl	8005bdc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f000 f8b3 	bl	80055e4 <UART_SetConfig>
 800547e:	4603      	mov	r3, r0
 8005480:	2b01      	cmp	r3, #1
 8005482:	d101      	bne.n	8005488 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e01b      	b.n	80054c0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005496:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	689a      	ldr	r2, [r3, #8]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80054a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f042 0201 	orr.w	r2, r2, #1
 80054b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f000 fc31 	bl	8005d20 <UART_CheckIdleState>
 80054be:	4603      	mov	r3, r0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3708      	adds	r7, #8
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b08a      	sub	sp, #40	@ 0x28
 80054cc:	af02      	add	r7, sp, #8
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	603b      	str	r3, [r7, #0]
 80054d4:	4613      	mov	r3, r2
 80054d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054de:	2b20      	cmp	r3, #32
 80054e0:	d17b      	bne.n	80055da <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d002      	beq.n	80054ee <HAL_UART_Transmit+0x26>
 80054e8:	88fb      	ldrh	r3, [r7, #6]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d101      	bne.n	80054f2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e074      	b.n	80055dc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2221      	movs	r2, #33	@ 0x21
 80054fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005502:	f7fd fa05 	bl	8002910 <HAL_GetTick>
 8005506:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	88fa      	ldrh	r2, [r7, #6]
 800550c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	88fa      	ldrh	r2, [r7, #6]
 8005514:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005520:	d108      	bne.n	8005534 <HAL_UART_Transmit+0x6c>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	691b      	ldr	r3, [r3, #16]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d104      	bne.n	8005534 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800552a:	2300      	movs	r3, #0
 800552c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	61bb      	str	r3, [r7, #24]
 8005532:	e003      	b.n	800553c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005538:	2300      	movs	r3, #0
 800553a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800553c:	e030      	b.n	80055a0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	9300      	str	r3, [sp, #0]
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	2200      	movs	r2, #0
 8005546:	2180      	movs	r1, #128	@ 0x80
 8005548:	68f8      	ldr	r0, [r7, #12]
 800554a:	f000 fc93 	bl	8005e74 <UART_WaitOnFlagUntilTimeout>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d005      	beq.n	8005560 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2220      	movs	r2, #32
 8005558:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e03d      	b.n	80055dc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005560:	69fb      	ldr	r3, [r7, #28]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d10b      	bne.n	800557e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	881b      	ldrh	r3, [r3, #0]
 800556a:	461a      	mov	r2, r3
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005574:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	3302      	adds	r3, #2
 800557a:	61bb      	str	r3, [r7, #24]
 800557c:	e007      	b.n	800558e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	781a      	ldrb	r2, [r3, #0]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005588:	69fb      	ldr	r3, [r7, #28]
 800558a:	3301      	adds	r3, #1
 800558c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005594:	b29b      	uxth	r3, r3
 8005596:	3b01      	subs	r3, #1
 8005598:	b29a      	uxth	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1c8      	bne.n	800553e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	9300      	str	r3, [sp, #0]
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	2200      	movs	r2, #0
 80055b4:	2140      	movs	r1, #64	@ 0x40
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f000 fc5c 	bl	8005e74 <UART_WaitOnFlagUntilTimeout>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d005      	beq.n	80055ce <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2220      	movs	r2, #32
 80055c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e006      	b.n	80055dc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2220      	movs	r2, #32
 80055d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80055d6:	2300      	movs	r3, #0
 80055d8:	e000      	b.n	80055dc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80055da:	2302      	movs	r3, #2
  }
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3720      	adds	r7, #32
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055e8:	b08c      	sub	sp, #48	@ 0x30
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055ee:	2300      	movs	r3, #0
 80055f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	689a      	ldr	r2, [r3, #8]
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	691b      	ldr	r3, [r3, #16]
 80055fc:	431a      	orrs	r2, r3
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	695b      	ldr	r3, [r3, #20]
 8005602:	431a      	orrs	r2, r3
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	69db      	ldr	r3, [r3, #28]
 8005608:	4313      	orrs	r3, r2
 800560a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	4baa      	ldr	r3, [pc, #680]	@ (80058bc <UART_SetConfig+0x2d8>)
 8005614:	4013      	ands	r3, r2
 8005616:	697a      	ldr	r2, [r7, #20]
 8005618:	6812      	ldr	r2, [r2, #0]
 800561a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800561c:	430b      	orrs	r3, r1
 800561e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	68da      	ldr	r2, [r3, #12]
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	430a      	orrs	r2, r1
 8005634:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	699b      	ldr	r3, [r3, #24]
 800563a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a9f      	ldr	r2, [pc, #636]	@ (80058c0 <UART_SetConfig+0x2dc>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d004      	beq.n	8005650 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	6a1b      	ldr	r3, [r3, #32]
 800564a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800564c:	4313      	orrs	r3, r2
 800564e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800565a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	6812      	ldr	r2, [r2, #0]
 8005662:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005664:	430b      	orrs	r3, r1
 8005666:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800566e:	f023 010f 	bic.w	r1, r3, #15
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	430a      	orrs	r2, r1
 800567c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a90      	ldr	r2, [pc, #576]	@ (80058c4 <UART_SetConfig+0x2e0>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d125      	bne.n	80056d4 <UART_SetConfig+0xf0>
 8005688:	4b8f      	ldr	r3, [pc, #572]	@ (80058c8 <UART_SetConfig+0x2e4>)
 800568a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800568e:	f003 0303 	and.w	r3, r3, #3
 8005692:	2b03      	cmp	r3, #3
 8005694:	d81a      	bhi.n	80056cc <UART_SetConfig+0xe8>
 8005696:	a201      	add	r2, pc, #4	@ (adr r2, 800569c <UART_SetConfig+0xb8>)
 8005698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800569c:	080056ad 	.word	0x080056ad
 80056a0:	080056bd 	.word	0x080056bd
 80056a4:	080056b5 	.word	0x080056b5
 80056a8:	080056c5 	.word	0x080056c5
 80056ac:	2301      	movs	r3, #1
 80056ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056b2:	e116      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80056b4:	2302      	movs	r3, #2
 80056b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056ba:	e112      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80056bc:	2304      	movs	r3, #4
 80056be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056c2:	e10e      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80056c4:	2308      	movs	r3, #8
 80056c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056ca:	e10a      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80056cc:	2310      	movs	r3, #16
 80056ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056d2:	e106      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a7c      	ldr	r2, [pc, #496]	@ (80058cc <UART_SetConfig+0x2e8>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d138      	bne.n	8005750 <UART_SetConfig+0x16c>
 80056de:	4b7a      	ldr	r3, [pc, #488]	@ (80058c8 <UART_SetConfig+0x2e4>)
 80056e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e4:	f003 030c 	and.w	r3, r3, #12
 80056e8:	2b0c      	cmp	r3, #12
 80056ea:	d82d      	bhi.n	8005748 <UART_SetConfig+0x164>
 80056ec:	a201      	add	r2, pc, #4	@ (adr r2, 80056f4 <UART_SetConfig+0x110>)
 80056ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f2:	bf00      	nop
 80056f4:	08005729 	.word	0x08005729
 80056f8:	08005749 	.word	0x08005749
 80056fc:	08005749 	.word	0x08005749
 8005700:	08005749 	.word	0x08005749
 8005704:	08005739 	.word	0x08005739
 8005708:	08005749 	.word	0x08005749
 800570c:	08005749 	.word	0x08005749
 8005710:	08005749 	.word	0x08005749
 8005714:	08005731 	.word	0x08005731
 8005718:	08005749 	.word	0x08005749
 800571c:	08005749 	.word	0x08005749
 8005720:	08005749 	.word	0x08005749
 8005724:	08005741 	.word	0x08005741
 8005728:	2300      	movs	r3, #0
 800572a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800572e:	e0d8      	b.n	80058e2 <UART_SetConfig+0x2fe>
 8005730:	2302      	movs	r3, #2
 8005732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005736:	e0d4      	b.n	80058e2 <UART_SetConfig+0x2fe>
 8005738:	2304      	movs	r3, #4
 800573a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800573e:	e0d0      	b.n	80058e2 <UART_SetConfig+0x2fe>
 8005740:	2308      	movs	r3, #8
 8005742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005746:	e0cc      	b.n	80058e2 <UART_SetConfig+0x2fe>
 8005748:	2310      	movs	r3, #16
 800574a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800574e:	e0c8      	b.n	80058e2 <UART_SetConfig+0x2fe>
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a5e      	ldr	r2, [pc, #376]	@ (80058d0 <UART_SetConfig+0x2ec>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d125      	bne.n	80057a6 <UART_SetConfig+0x1c2>
 800575a:	4b5b      	ldr	r3, [pc, #364]	@ (80058c8 <UART_SetConfig+0x2e4>)
 800575c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005760:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005764:	2b30      	cmp	r3, #48	@ 0x30
 8005766:	d016      	beq.n	8005796 <UART_SetConfig+0x1b2>
 8005768:	2b30      	cmp	r3, #48	@ 0x30
 800576a:	d818      	bhi.n	800579e <UART_SetConfig+0x1ba>
 800576c:	2b20      	cmp	r3, #32
 800576e:	d00a      	beq.n	8005786 <UART_SetConfig+0x1a2>
 8005770:	2b20      	cmp	r3, #32
 8005772:	d814      	bhi.n	800579e <UART_SetConfig+0x1ba>
 8005774:	2b00      	cmp	r3, #0
 8005776:	d002      	beq.n	800577e <UART_SetConfig+0x19a>
 8005778:	2b10      	cmp	r3, #16
 800577a:	d008      	beq.n	800578e <UART_SetConfig+0x1aa>
 800577c:	e00f      	b.n	800579e <UART_SetConfig+0x1ba>
 800577e:	2300      	movs	r3, #0
 8005780:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005784:	e0ad      	b.n	80058e2 <UART_SetConfig+0x2fe>
 8005786:	2302      	movs	r3, #2
 8005788:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800578c:	e0a9      	b.n	80058e2 <UART_SetConfig+0x2fe>
 800578e:	2304      	movs	r3, #4
 8005790:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005794:	e0a5      	b.n	80058e2 <UART_SetConfig+0x2fe>
 8005796:	2308      	movs	r3, #8
 8005798:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800579c:	e0a1      	b.n	80058e2 <UART_SetConfig+0x2fe>
 800579e:	2310      	movs	r3, #16
 80057a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057a4:	e09d      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a4a      	ldr	r2, [pc, #296]	@ (80058d4 <UART_SetConfig+0x2f0>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d125      	bne.n	80057fc <UART_SetConfig+0x218>
 80057b0:	4b45      	ldr	r3, [pc, #276]	@ (80058c8 <UART_SetConfig+0x2e4>)
 80057b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057b6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80057ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80057bc:	d016      	beq.n	80057ec <UART_SetConfig+0x208>
 80057be:	2bc0      	cmp	r3, #192	@ 0xc0
 80057c0:	d818      	bhi.n	80057f4 <UART_SetConfig+0x210>
 80057c2:	2b80      	cmp	r3, #128	@ 0x80
 80057c4:	d00a      	beq.n	80057dc <UART_SetConfig+0x1f8>
 80057c6:	2b80      	cmp	r3, #128	@ 0x80
 80057c8:	d814      	bhi.n	80057f4 <UART_SetConfig+0x210>
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d002      	beq.n	80057d4 <UART_SetConfig+0x1f0>
 80057ce:	2b40      	cmp	r3, #64	@ 0x40
 80057d0:	d008      	beq.n	80057e4 <UART_SetConfig+0x200>
 80057d2:	e00f      	b.n	80057f4 <UART_SetConfig+0x210>
 80057d4:	2300      	movs	r3, #0
 80057d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057da:	e082      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80057dc:	2302      	movs	r3, #2
 80057de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057e2:	e07e      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80057e4:	2304      	movs	r3, #4
 80057e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057ea:	e07a      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80057ec:	2308      	movs	r3, #8
 80057ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057f2:	e076      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80057f4:	2310      	movs	r3, #16
 80057f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057fa:	e072      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a35      	ldr	r2, [pc, #212]	@ (80058d8 <UART_SetConfig+0x2f4>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d12a      	bne.n	800585c <UART_SetConfig+0x278>
 8005806:	4b30      	ldr	r3, [pc, #192]	@ (80058c8 <UART_SetConfig+0x2e4>)
 8005808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800580c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005810:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005814:	d01a      	beq.n	800584c <UART_SetConfig+0x268>
 8005816:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800581a:	d81b      	bhi.n	8005854 <UART_SetConfig+0x270>
 800581c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005820:	d00c      	beq.n	800583c <UART_SetConfig+0x258>
 8005822:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005826:	d815      	bhi.n	8005854 <UART_SetConfig+0x270>
 8005828:	2b00      	cmp	r3, #0
 800582a:	d003      	beq.n	8005834 <UART_SetConfig+0x250>
 800582c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005830:	d008      	beq.n	8005844 <UART_SetConfig+0x260>
 8005832:	e00f      	b.n	8005854 <UART_SetConfig+0x270>
 8005834:	2300      	movs	r3, #0
 8005836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800583a:	e052      	b.n	80058e2 <UART_SetConfig+0x2fe>
 800583c:	2302      	movs	r3, #2
 800583e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005842:	e04e      	b.n	80058e2 <UART_SetConfig+0x2fe>
 8005844:	2304      	movs	r3, #4
 8005846:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800584a:	e04a      	b.n	80058e2 <UART_SetConfig+0x2fe>
 800584c:	2308      	movs	r3, #8
 800584e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005852:	e046      	b.n	80058e2 <UART_SetConfig+0x2fe>
 8005854:	2310      	movs	r3, #16
 8005856:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800585a:	e042      	b.n	80058e2 <UART_SetConfig+0x2fe>
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a17      	ldr	r2, [pc, #92]	@ (80058c0 <UART_SetConfig+0x2dc>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d13a      	bne.n	80058dc <UART_SetConfig+0x2f8>
 8005866:	4b18      	ldr	r3, [pc, #96]	@ (80058c8 <UART_SetConfig+0x2e4>)
 8005868:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800586c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005870:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005874:	d01a      	beq.n	80058ac <UART_SetConfig+0x2c8>
 8005876:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800587a:	d81b      	bhi.n	80058b4 <UART_SetConfig+0x2d0>
 800587c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005880:	d00c      	beq.n	800589c <UART_SetConfig+0x2b8>
 8005882:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005886:	d815      	bhi.n	80058b4 <UART_SetConfig+0x2d0>
 8005888:	2b00      	cmp	r3, #0
 800588a:	d003      	beq.n	8005894 <UART_SetConfig+0x2b0>
 800588c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005890:	d008      	beq.n	80058a4 <UART_SetConfig+0x2c0>
 8005892:	e00f      	b.n	80058b4 <UART_SetConfig+0x2d0>
 8005894:	2300      	movs	r3, #0
 8005896:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800589a:	e022      	b.n	80058e2 <UART_SetConfig+0x2fe>
 800589c:	2302      	movs	r3, #2
 800589e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058a2:	e01e      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80058a4:	2304      	movs	r3, #4
 80058a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058aa:	e01a      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80058ac:	2308      	movs	r3, #8
 80058ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058b2:	e016      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80058b4:	2310      	movs	r3, #16
 80058b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058ba:	e012      	b.n	80058e2 <UART_SetConfig+0x2fe>
 80058bc:	cfff69f3 	.word	0xcfff69f3
 80058c0:	40008000 	.word	0x40008000
 80058c4:	40013800 	.word	0x40013800
 80058c8:	40021000 	.word	0x40021000
 80058cc:	40004400 	.word	0x40004400
 80058d0:	40004800 	.word	0x40004800
 80058d4:	40004c00 	.word	0x40004c00
 80058d8:	40005000 	.word	0x40005000
 80058dc:	2310      	movs	r3, #16
 80058de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4aae      	ldr	r2, [pc, #696]	@ (8005ba0 <UART_SetConfig+0x5bc>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	f040 8097 	bne.w	8005a1c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80058ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80058f2:	2b08      	cmp	r3, #8
 80058f4:	d823      	bhi.n	800593e <UART_SetConfig+0x35a>
 80058f6:	a201      	add	r2, pc, #4	@ (adr r2, 80058fc <UART_SetConfig+0x318>)
 80058f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058fc:	08005921 	.word	0x08005921
 8005900:	0800593f 	.word	0x0800593f
 8005904:	08005929 	.word	0x08005929
 8005908:	0800593f 	.word	0x0800593f
 800590c:	0800592f 	.word	0x0800592f
 8005910:	0800593f 	.word	0x0800593f
 8005914:	0800593f 	.word	0x0800593f
 8005918:	0800593f 	.word	0x0800593f
 800591c:	08005937 	.word	0x08005937
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005920:	f7fe feea 	bl	80046f8 <HAL_RCC_GetPCLK1Freq>
 8005924:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005926:	e010      	b.n	800594a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005928:	4b9e      	ldr	r3, [pc, #632]	@ (8005ba4 <UART_SetConfig+0x5c0>)
 800592a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800592c:	e00d      	b.n	800594a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800592e:	f7fe fe75 	bl	800461c <HAL_RCC_GetSysClockFreq>
 8005932:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005934:	e009      	b.n	800594a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005936:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800593a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800593c:	e005      	b.n	800594a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800593e:	2300      	movs	r3, #0
 8005940:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005948:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800594a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594c:	2b00      	cmp	r3, #0
 800594e:	f000 8130 	beq.w	8005bb2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005956:	4a94      	ldr	r2, [pc, #592]	@ (8005ba8 <UART_SetConfig+0x5c4>)
 8005958:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800595c:	461a      	mov	r2, r3
 800595e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005960:	fbb3 f3f2 	udiv	r3, r3, r2
 8005964:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	685a      	ldr	r2, [r3, #4]
 800596a:	4613      	mov	r3, r2
 800596c:	005b      	lsls	r3, r3, #1
 800596e:	4413      	add	r3, r2
 8005970:	69ba      	ldr	r2, [r7, #24]
 8005972:	429a      	cmp	r2, r3
 8005974:	d305      	bcc.n	8005982 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800597c:	69ba      	ldr	r2, [r7, #24]
 800597e:	429a      	cmp	r2, r3
 8005980:	d903      	bls.n	800598a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005988:	e113      	b.n	8005bb2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800598a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598c:	2200      	movs	r2, #0
 800598e:	60bb      	str	r3, [r7, #8]
 8005990:	60fa      	str	r2, [r7, #12]
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005996:	4a84      	ldr	r2, [pc, #528]	@ (8005ba8 <UART_SetConfig+0x5c4>)
 8005998:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800599c:	b29b      	uxth	r3, r3
 800599e:	2200      	movs	r2, #0
 80059a0:	603b      	str	r3, [r7, #0]
 80059a2:	607a      	str	r2, [r7, #4]
 80059a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80059ac:	f7fb f956 	bl	8000c5c <__aeabi_uldivmod>
 80059b0:	4602      	mov	r2, r0
 80059b2:	460b      	mov	r3, r1
 80059b4:	4610      	mov	r0, r2
 80059b6:	4619      	mov	r1, r3
 80059b8:	f04f 0200 	mov.w	r2, #0
 80059bc:	f04f 0300 	mov.w	r3, #0
 80059c0:	020b      	lsls	r3, r1, #8
 80059c2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80059c6:	0202      	lsls	r2, r0, #8
 80059c8:	6979      	ldr	r1, [r7, #20]
 80059ca:	6849      	ldr	r1, [r1, #4]
 80059cc:	0849      	lsrs	r1, r1, #1
 80059ce:	2000      	movs	r0, #0
 80059d0:	460c      	mov	r4, r1
 80059d2:	4605      	mov	r5, r0
 80059d4:	eb12 0804 	adds.w	r8, r2, r4
 80059d8:	eb43 0905 	adc.w	r9, r3, r5
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	469a      	mov	sl, r3
 80059e4:	4693      	mov	fp, r2
 80059e6:	4652      	mov	r2, sl
 80059e8:	465b      	mov	r3, fp
 80059ea:	4640      	mov	r0, r8
 80059ec:	4649      	mov	r1, r9
 80059ee:	f7fb f935 	bl	8000c5c <__aeabi_uldivmod>
 80059f2:	4602      	mov	r2, r0
 80059f4:	460b      	mov	r3, r1
 80059f6:	4613      	mov	r3, r2
 80059f8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80059fa:	6a3b      	ldr	r3, [r7, #32]
 80059fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a00:	d308      	bcc.n	8005a14 <UART_SetConfig+0x430>
 8005a02:	6a3b      	ldr	r3, [r7, #32]
 8005a04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a08:	d204      	bcs.n	8005a14 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	6a3a      	ldr	r2, [r7, #32]
 8005a10:	60da      	str	r2, [r3, #12]
 8005a12:	e0ce      	b.n	8005bb2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005a1a:	e0ca      	b.n	8005bb2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	69db      	ldr	r3, [r3, #28]
 8005a20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a24:	d166      	bne.n	8005af4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005a26:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005a2a:	2b08      	cmp	r3, #8
 8005a2c:	d827      	bhi.n	8005a7e <UART_SetConfig+0x49a>
 8005a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8005a34 <UART_SetConfig+0x450>)
 8005a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a34:	08005a59 	.word	0x08005a59
 8005a38:	08005a61 	.word	0x08005a61
 8005a3c:	08005a69 	.word	0x08005a69
 8005a40:	08005a7f 	.word	0x08005a7f
 8005a44:	08005a6f 	.word	0x08005a6f
 8005a48:	08005a7f 	.word	0x08005a7f
 8005a4c:	08005a7f 	.word	0x08005a7f
 8005a50:	08005a7f 	.word	0x08005a7f
 8005a54:	08005a77 	.word	0x08005a77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a58:	f7fe fe4e 	bl	80046f8 <HAL_RCC_GetPCLK1Freq>
 8005a5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a5e:	e014      	b.n	8005a8a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a60:	f7fe fe60 	bl	8004724 <HAL_RCC_GetPCLK2Freq>
 8005a64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a66:	e010      	b.n	8005a8a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a68:	4b4e      	ldr	r3, [pc, #312]	@ (8005ba4 <UART_SetConfig+0x5c0>)
 8005a6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a6c:	e00d      	b.n	8005a8a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a6e:	f7fe fdd5 	bl	800461c <HAL_RCC_GetSysClockFreq>
 8005a72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a74:	e009      	b.n	8005a8a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a7c:	e005      	b.n	8005a8a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005a88:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	f000 8090 	beq.w	8005bb2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a96:	4a44      	ldr	r2, [pc, #272]	@ (8005ba8 <UART_SetConfig+0x5c4>)
 8005a98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa0:	fbb3 f3f2 	udiv	r3, r3, r2
 8005aa4:	005a      	lsls	r2, r3, #1
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	085b      	lsrs	r3, r3, #1
 8005aac:	441a      	add	r2, r3
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ab6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ab8:	6a3b      	ldr	r3, [r7, #32]
 8005aba:	2b0f      	cmp	r3, #15
 8005abc:	d916      	bls.n	8005aec <UART_SetConfig+0x508>
 8005abe:	6a3b      	ldr	r3, [r7, #32]
 8005ac0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ac4:	d212      	bcs.n	8005aec <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ac6:	6a3b      	ldr	r3, [r7, #32]
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	f023 030f 	bic.w	r3, r3, #15
 8005ace:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ad0:	6a3b      	ldr	r3, [r7, #32]
 8005ad2:	085b      	lsrs	r3, r3, #1
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	f003 0307 	and.w	r3, r3, #7
 8005ada:	b29a      	uxth	r2, r3
 8005adc:	8bfb      	ldrh	r3, [r7, #30]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	8bfa      	ldrh	r2, [r7, #30]
 8005ae8:	60da      	str	r2, [r3, #12]
 8005aea:	e062      	b.n	8005bb2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005af2:	e05e      	b.n	8005bb2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005af4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005af8:	2b08      	cmp	r3, #8
 8005afa:	d828      	bhi.n	8005b4e <UART_SetConfig+0x56a>
 8005afc:	a201      	add	r2, pc, #4	@ (adr r2, 8005b04 <UART_SetConfig+0x520>)
 8005afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b02:	bf00      	nop
 8005b04:	08005b29 	.word	0x08005b29
 8005b08:	08005b31 	.word	0x08005b31
 8005b0c:	08005b39 	.word	0x08005b39
 8005b10:	08005b4f 	.word	0x08005b4f
 8005b14:	08005b3f 	.word	0x08005b3f
 8005b18:	08005b4f 	.word	0x08005b4f
 8005b1c:	08005b4f 	.word	0x08005b4f
 8005b20:	08005b4f 	.word	0x08005b4f
 8005b24:	08005b47 	.word	0x08005b47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b28:	f7fe fde6 	bl	80046f8 <HAL_RCC_GetPCLK1Freq>
 8005b2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b2e:	e014      	b.n	8005b5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b30:	f7fe fdf8 	bl	8004724 <HAL_RCC_GetPCLK2Freq>
 8005b34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b36:	e010      	b.n	8005b5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b38:	4b1a      	ldr	r3, [pc, #104]	@ (8005ba4 <UART_SetConfig+0x5c0>)
 8005b3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005b3c:	e00d      	b.n	8005b5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b3e:	f7fe fd6d 	bl	800461c <HAL_RCC_GetSysClockFreq>
 8005b42:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b44:	e009      	b.n	8005b5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005b4c:	e005      	b.n	8005b5a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005b58:	bf00      	nop
    }

    if (pclk != 0U)
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d028      	beq.n	8005bb2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b64:	4a10      	ldr	r2, [pc, #64]	@ (8005ba8 <UART_SetConfig+0x5c4>)
 8005b66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	085b      	lsrs	r3, r3, #1
 8005b78:	441a      	add	r2, r3
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b82:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b84:	6a3b      	ldr	r3, [r7, #32]
 8005b86:	2b0f      	cmp	r3, #15
 8005b88:	d910      	bls.n	8005bac <UART_SetConfig+0x5c8>
 8005b8a:	6a3b      	ldr	r3, [r7, #32]
 8005b8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b90:	d20c      	bcs.n	8005bac <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b92:	6a3b      	ldr	r3, [r7, #32]
 8005b94:	b29a      	uxth	r2, r3
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	60da      	str	r2, [r3, #12]
 8005b9c:	e009      	b.n	8005bb2 <UART_SetConfig+0x5ce>
 8005b9e:	bf00      	nop
 8005ba0:	40008000 	.word	0x40008000
 8005ba4:	00f42400 	.word	0x00f42400
 8005ba8:	08008540 	.word	0x08008540
      }
      else
      {
        ret = HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005bce:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3730      	adds	r7, #48	@ 0x30
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005bdc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b083      	sub	sp, #12
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be8:	f003 0308 	and.w	r3, r3, #8
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d00a      	beq.n	8005c06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	430a      	orrs	r2, r1
 8005c04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d00a      	beq.n	8005c28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	430a      	orrs	r2, r1
 8005c26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c2c:	f003 0302 	and.w	r3, r3, #2
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00a      	beq.n	8005c4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	430a      	orrs	r2, r1
 8005c48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c4e:	f003 0304 	and.w	r3, r3, #4
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d00a      	beq.n	8005c6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c70:	f003 0310 	and.w	r3, r3, #16
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d00a      	beq.n	8005c8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c92:	f003 0320 	and.w	r3, r3, #32
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d00a      	beq.n	8005cb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	430a      	orrs	r2, r1
 8005cae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d01a      	beq.n	8005cf2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	430a      	orrs	r2, r1
 8005cd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cd6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cda:	d10a      	bne.n	8005cf2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	430a      	orrs	r2, r1
 8005cf0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00a      	beq.n	8005d14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	430a      	orrs	r2, r1
 8005d12:	605a      	str	r2, [r3, #4]
  }
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b098      	sub	sp, #96	@ 0x60
 8005d24:	af02      	add	r7, sp, #8
 8005d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d30:	f7fc fdee 	bl	8002910 <HAL_GetTick>
 8005d34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0308 	and.w	r3, r3, #8
 8005d40:	2b08      	cmp	r3, #8
 8005d42:	d12f      	bne.n	8005da4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d48:	9300      	str	r3, [sp, #0]
 8005d4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 f88e 	bl	8005e74 <UART_WaitOnFlagUntilTimeout>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d022      	beq.n	8005da4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d66:	e853 3f00 	ldrex	r3, [r3]
 8005d6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d72:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	461a      	mov	r2, r3
 8005d7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d7e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d84:	e841 2300 	strex	r3, r2, [r1]
 8005d88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d1e6      	bne.n	8005d5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2220      	movs	r2, #32
 8005d94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005da0:	2303      	movs	r3, #3
 8005da2:	e063      	b.n	8005e6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0304 	and.w	r3, r3, #4
 8005dae:	2b04      	cmp	r3, #4
 8005db0:	d149      	bne.n	8005e46 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005db2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005db6:	9300      	str	r3, [sp, #0]
 8005db8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f000 f857 	bl	8005e74 <UART_WaitOnFlagUntilTimeout>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d03c      	beq.n	8005e46 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd4:	e853 3f00 	ldrex	r3, [r3]
 8005dd8:	623b      	str	r3, [r7, #32]
   return(result);
 8005dda:	6a3b      	ldr	r3, [r7, #32]
 8005ddc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005de0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	461a      	mov	r2, r3
 8005de8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dea:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005df0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005df2:	e841 2300 	strex	r3, r2, [r1]
 8005df6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d1e6      	bne.n	8005dcc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	3308      	adds	r3, #8
 8005e04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	e853 3f00 	ldrex	r3, [r3]
 8005e0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f023 0301 	bic.w	r3, r3, #1
 8005e14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	3308      	adds	r3, #8
 8005e1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e1e:	61fa      	str	r2, [r7, #28]
 8005e20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e22:	69b9      	ldr	r1, [r7, #24]
 8005e24:	69fa      	ldr	r2, [r7, #28]
 8005e26:	e841 2300 	strex	r3, r2, [r1]
 8005e2a:	617b      	str	r3, [r7, #20]
   return(result);
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1e5      	bne.n	8005dfe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2220      	movs	r2, #32
 8005e36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e42:	2303      	movs	r3, #3
 8005e44:	e012      	b.n	8005e6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2220      	movs	r2, #32
 8005e4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2220      	movs	r2, #32
 8005e52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2200      	movs	r2, #0
 8005e66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e6a:	2300      	movs	r3, #0
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3758      	adds	r7, #88	@ 0x58
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}

08005e74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	603b      	str	r3, [r7, #0]
 8005e80:	4613      	mov	r3, r2
 8005e82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e84:	e04f      	b.n	8005f26 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e8c:	d04b      	beq.n	8005f26 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e8e:	f7fc fd3f 	bl	8002910 <HAL_GetTick>
 8005e92:	4602      	mov	r2, r0
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	69ba      	ldr	r2, [r7, #24]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d302      	bcc.n	8005ea4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d101      	bne.n	8005ea8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ea4:	2303      	movs	r3, #3
 8005ea6:	e04e      	b.n	8005f46 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 0304 	and.w	r3, r3, #4
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d037      	beq.n	8005f26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	2b80      	cmp	r3, #128	@ 0x80
 8005eba:	d034      	beq.n	8005f26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	2b40      	cmp	r3, #64	@ 0x40
 8005ec0:	d031      	beq.n	8005f26 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	69db      	ldr	r3, [r3, #28]
 8005ec8:	f003 0308 	and.w	r3, r3, #8
 8005ecc:	2b08      	cmp	r3, #8
 8005ece:	d110      	bne.n	8005ef2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2208      	movs	r2, #8
 8005ed6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 f838 	bl	8005f4e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2208      	movs	r2, #8
 8005ee2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e029      	b.n	8005f46 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	69db      	ldr	r3, [r3, #28]
 8005ef8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005efc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f00:	d111      	bne.n	8005f26 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f0c:	68f8      	ldr	r0, [r7, #12]
 8005f0e:	f000 f81e 	bl	8005f4e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2220      	movs	r2, #32
 8005f16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005f22:	2303      	movs	r3, #3
 8005f24:	e00f      	b.n	8005f46 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	69da      	ldr	r2, [r3, #28]
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	4013      	ands	r3, r2
 8005f30:	68ba      	ldr	r2, [r7, #8]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	bf0c      	ite	eq
 8005f36:	2301      	moveq	r3, #1
 8005f38:	2300      	movne	r3, #0
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	79fb      	ldrb	r3, [r7, #7]
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d0a0      	beq.n	8005e86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3710      	adds	r7, #16
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}

08005f4e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f4e:	b480      	push	{r7}
 8005f50:	b095      	sub	sp, #84	@ 0x54
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f5e:	e853 3f00 	ldrex	r3, [r3]
 8005f62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f66:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	461a      	mov	r2, r3
 8005f72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f74:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f76:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f78:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f7c:	e841 2300 	strex	r3, r2, [r1]
 8005f80:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d1e6      	bne.n	8005f56 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	3308      	adds	r3, #8
 8005f8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	e853 3f00 	ldrex	r3, [r3]
 8005f96:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f9e:	f023 0301 	bic.w	r3, r3, #1
 8005fa2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	3308      	adds	r3, #8
 8005faa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005fac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005fae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fb4:	e841 2300 	strex	r3, r2, [r1]
 8005fb8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d1e3      	bne.n	8005f88 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d118      	bne.n	8005ffa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	e853 3f00 	ldrex	r3, [r3]
 8005fd4:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	f023 0310 	bic.w	r3, r3, #16
 8005fdc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fe6:	61bb      	str	r3, [r7, #24]
 8005fe8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fea:	6979      	ldr	r1, [r7, #20]
 8005fec:	69ba      	ldr	r2, [r7, #24]
 8005fee:	e841 2300 	strex	r3, r2, [r1]
 8005ff2:	613b      	str	r3, [r7, #16]
   return(result);
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1e6      	bne.n	8005fc8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2220      	movs	r2, #32
 8005ffe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800600e:	bf00      	nop
 8006010:	3754      	adds	r7, #84	@ 0x54
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr

0800601a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800601a:	b480      	push	{r7}
 800601c:	b085      	sub	sp, #20
 800601e:	af00      	add	r7, sp, #0
 8006020:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006028:	2b01      	cmp	r3, #1
 800602a:	d101      	bne.n	8006030 <HAL_UARTEx_DisableFifoMode+0x16>
 800602c:	2302      	movs	r3, #2
 800602e:	e027      	b.n	8006080 <HAL_UARTEx_DisableFifoMode+0x66>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2224      	movs	r2, #36	@ 0x24
 800603c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f022 0201 	bic.w	r2, r2, #1
 8006056:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800605e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68fa      	ldr	r2, [r7, #12]
 800606c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2220      	movs	r2, #32
 8006072:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800607e:	2300      	movs	r3, #0
}
 8006080:	4618      	mov	r0, r3
 8006082:	3714      	adds	r7, #20
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800609c:	2b01      	cmp	r3, #1
 800609e:	d101      	bne.n	80060a4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80060a0:	2302      	movs	r3, #2
 80060a2:	e02d      	b.n	8006100 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2224      	movs	r2, #36	@ 0x24
 80060b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f022 0201 	bic.w	r2, r2, #1
 80060ca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	683a      	ldr	r2, [r7, #0]
 80060dc:	430a      	orrs	r2, r1
 80060de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f000 f84f 	bl	8006184 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2220      	movs	r2, #32
 80060f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80060fe:	2300      	movs	r3, #0
}
 8006100:	4618      	mov	r0, r3
 8006102:	3710      	adds	r7, #16
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}

08006108 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006118:	2b01      	cmp	r3, #1
 800611a:	d101      	bne.n	8006120 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800611c:	2302      	movs	r3, #2
 800611e:	e02d      	b.n	800617c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2224      	movs	r2, #36	@ 0x24
 800612c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f022 0201 	bic.w	r2, r2, #1
 8006146:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	683a      	ldr	r2, [r7, #0]
 8006158:	430a      	orrs	r2, r1
 800615a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f000 f811 	bl	8006184 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2220      	movs	r2, #32
 800616e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3710      	adds	r7, #16
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006190:	2b00      	cmp	r3, #0
 8006192:	d108      	bne.n	80061a6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80061a4:	e031      	b.n	800620a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80061a6:	2308      	movs	r3, #8
 80061a8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80061aa:	2308      	movs	r3, #8
 80061ac:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	0e5b      	lsrs	r3, r3, #25
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	f003 0307 	and.w	r3, r3, #7
 80061bc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	0f5b      	lsrs	r3, r3, #29
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	f003 0307 	and.w	r3, r3, #7
 80061cc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061ce:	7bbb      	ldrb	r3, [r7, #14]
 80061d0:	7b3a      	ldrb	r2, [r7, #12]
 80061d2:	4911      	ldr	r1, [pc, #68]	@ (8006218 <UARTEx_SetNbDataToProcess+0x94>)
 80061d4:	5c8a      	ldrb	r2, [r1, r2]
 80061d6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80061da:	7b3a      	ldrb	r2, [r7, #12]
 80061dc:	490f      	ldr	r1, [pc, #60]	@ (800621c <UARTEx_SetNbDataToProcess+0x98>)
 80061de:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061e0:	fb93 f3f2 	sdiv	r3, r3, r2
 80061e4:	b29a      	uxth	r2, r3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061ec:	7bfb      	ldrb	r3, [r7, #15]
 80061ee:	7b7a      	ldrb	r2, [r7, #13]
 80061f0:	4909      	ldr	r1, [pc, #36]	@ (8006218 <UARTEx_SetNbDataToProcess+0x94>)
 80061f2:	5c8a      	ldrb	r2, [r1, r2]
 80061f4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80061f8:	7b7a      	ldrb	r2, [r7, #13]
 80061fa:	4908      	ldr	r1, [pc, #32]	@ (800621c <UARTEx_SetNbDataToProcess+0x98>)
 80061fc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061fe:	fb93 f3f2 	sdiv	r3, r3, r2
 8006202:	b29a      	uxth	r2, r3
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800620a:	bf00      	nop
 800620c:	3714      	adds	r7, #20
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	08008558 	.word	0x08008558
 800621c:	08008560 	.word	0x08008560

08006220 <std>:
 8006220:	2300      	movs	r3, #0
 8006222:	b510      	push	{r4, lr}
 8006224:	4604      	mov	r4, r0
 8006226:	e9c0 3300 	strd	r3, r3, [r0]
 800622a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800622e:	6083      	str	r3, [r0, #8]
 8006230:	8181      	strh	r1, [r0, #12]
 8006232:	6643      	str	r3, [r0, #100]	@ 0x64
 8006234:	81c2      	strh	r2, [r0, #14]
 8006236:	6183      	str	r3, [r0, #24]
 8006238:	4619      	mov	r1, r3
 800623a:	2208      	movs	r2, #8
 800623c:	305c      	adds	r0, #92	@ 0x5c
 800623e:	f000 fab5 	bl	80067ac <memset>
 8006242:	4b0d      	ldr	r3, [pc, #52]	@ (8006278 <std+0x58>)
 8006244:	6263      	str	r3, [r4, #36]	@ 0x24
 8006246:	4b0d      	ldr	r3, [pc, #52]	@ (800627c <std+0x5c>)
 8006248:	62a3      	str	r3, [r4, #40]	@ 0x28
 800624a:	4b0d      	ldr	r3, [pc, #52]	@ (8006280 <std+0x60>)
 800624c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800624e:	4b0d      	ldr	r3, [pc, #52]	@ (8006284 <std+0x64>)
 8006250:	6323      	str	r3, [r4, #48]	@ 0x30
 8006252:	4b0d      	ldr	r3, [pc, #52]	@ (8006288 <std+0x68>)
 8006254:	6224      	str	r4, [r4, #32]
 8006256:	429c      	cmp	r4, r3
 8006258:	d006      	beq.n	8006268 <std+0x48>
 800625a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800625e:	4294      	cmp	r4, r2
 8006260:	d002      	beq.n	8006268 <std+0x48>
 8006262:	33d0      	adds	r3, #208	@ 0xd0
 8006264:	429c      	cmp	r4, r3
 8006266:	d105      	bne.n	8006274 <std+0x54>
 8006268:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800626c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006270:	f000 bb14 	b.w	800689c <__retarget_lock_init_recursive>
 8006274:	bd10      	pop	{r4, pc}
 8006276:	bf00      	nop
 8006278:	080065fd 	.word	0x080065fd
 800627c:	0800661f 	.word	0x0800661f
 8006280:	08006657 	.word	0x08006657
 8006284:	0800667b 	.word	0x0800667b
 8006288:	200003ac 	.word	0x200003ac

0800628c <stdio_exit_handler>:
 800628c:	4a02      	ldr	r2, [pc, #8]	@ (8006298 <stdio_exit_handler+0xc>)
 800628e:	4903      	ldr	r1, [pc, #12]	@ (800629c <stdio_exit_handler+0x10>)
 8006290:	4803      	ldr	r0, [pc, #12]	@ (80062a0 <stdio_exit_handler+0x14>)
 8006292:	f000 b869 	b.w	8006368 <_fwalk_sglue>
 8006296:	bf00      	nop
 8006298:	200000b8 	.word	0x200000b8
 800629c:	0800714d 	.word	0x0800714d
 80062a0:	200000c8 	.word	0x200000c8

080062a4 <cleanup_stdio>:
 80062a4:	6841      	ldr	r1, [r0, #4]
 80062a6:	4b0c      	ldr	r3, [pc, #48]	@ (80062d8 <cleanup_stdio+0x34>)
 80062a8:	4299      	cmp	r1, r3
 80062aa:	b510      	push	{r4, lr}
 80062ac:	4604      	mov	r4, r0
 80062ae:	d001      	beq.n	80062b4 <cleanup_stdio+0x10>
 80062b0:	f000 ff4c 	bl	800714c <_fflush_r>
 80062b4:	68a1      	ldr	r1, [r4, #8]
 80062b6:	4b09      	ldr	r3, [pc, #36]	@ (80062dc <cleanup_stdio+0x38>)
 80062b8:	4299      	cmp	r1, r3
 80062ba:	d002      	beq.n	80062c2 <cleanup_stdio+0x1e>
 80062bc:	4620      	mov	r0, r4
 80062be:	f000 ff45 	bl	800714c <_fflush_r>
 80062c2:	68e1      	ldr	r1, [r4, #12]
 80062c4:	4b06      	ldr	r3, [pc, #24]	@ (80062e0 <cleanup_stdio+0x3c>)
 80062c6:	4299      	cmp	r1, r3
 80062c8:	d004      	beq.n	80062d4 <cleanup_stdio+0x30>
 80062ca:	4620      	mov	r0, r4
 80062cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062d0:	f000 bf3c 	b.w	800714c <_fflush_r>
 80062d4:	bd10      	pop	{r4, pc}
 80062d6:	bf00      	nop
 80062d8:	200003ac 	.word	0x200003ac
 80062dc:	20000414 	.word	0x20000414
 80062e0:	2000047c 	.word	0x2000047c

080062e4 <global_stdio_init.part.0>:
 80062e4:	b510      	push	{r4, lr}
 80062e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006314 <global_stdio_init.part.0+0x30>)
 80062e8:	4c0b      	ldr	r4, [pc, #44]	@ (8006318 <global_stdio_init.part.0+0x34>)
 80062ea:	4a0c      	ldr	r2, [pc, #48]	@ (800631c <global_stdio_init.part.0+0x38>)
 80062ec:	601a      	str	r2, [r3, #0]
 80062ee:	4620      	mov	r0, r4
 80062f0:	2200      	movs	r2, #0
 80062f2:	2104      	movs	r1, #4
 80062f4:	f7ff ff94 	bl	8006220 <std>
 80062f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80062fc:	2201      	movs	r2, #1
 80062fe:	2109      	movs	r1, #9
 8006300:	f7ff ff8e 	bl	8006220 <std>
 8006304:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006308:	2202      	movs	r2, #2
 800630a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800630e:	2112      	movs	r1, #18
 8006310:	f7ff bf86 	b.w	8006220 <std>
 8006314:	200004e4 	.word	0x200004e4
 8006318:	200003ac 	.word	0x200003ac
 800631c:	0800628d 	.word	0x0800628d

08006320 <__sfp_lock_acquire>:
 8006320:	4801      	ldr	r0, [pc, #4]	@ (8006328 <__sfp_lock_acquire+0x8>)
 8006322:	f000 babc 	b.w	800689e <__retarget_lock_acquire_recursive>
 8006326:	bf00      	nop
 8006328:	200004ed 	.word	0x200004ed

0800632c <__sfp_lock_release>:
 800632c:	4801      	ldr	r0, [pc, #4]	@ (8006334 <__sfp_lock_release+0x8>)
 800632e:	f000 bab7 	b.w	80068a0 <__retarget_lock_release_recursive>
 8006332:	bf00      	nop
 8006334:	200004ed 	.word	0x200004ed

08006338 <__sinit>:
 8006338:	b510      	push	{r4, lr}
 800633a:	4604      	mov	r4, r0
 800633c:	f7ff fff0 	bl	8006320 <__sfp_lock_acquire>
 8006340:	6a23      	ldr	r3, [r4, #32]
 8006342:	b11b      	cbz	r3, 800634c <__sinit+0x14>
 8006344:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006348:	f7ff bff0 	b.w	800632c <__sfp_lock_release>
 800634c:	4b04      	ldr	r3, [pc, #16]	@ (8006360 <__sinit+0x28>)
 800634e:	6223      	str	r3, [r4, #32]
 8006350:	4b04      	ldr	r3, [pc, #16]	@ (8006364 <__sinit+0x2c>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d1f5      	bne.n	8006344 <__sinit+0xc>
 8006358:	f7ff ffc4 	bl	80062e4 <global_stdio_init.part.0>
 800635c:	e7f2      	b.n	8006344 <__sinit+0xc>
 800635e:	bf00      	nop
 8006360:	080062a5 	.word	0x080062a5
 8006364:	200004e4 	.word	0x200004e4

08006368 <_fwalk_sglue>:
 8006368:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800636c:	4607      	mov	r7, r0
 800636e:	4688      	mov	r8, r1
 8006370:	4614      	mov	r4, r2
 8006372:	2600      	movs	r6, #0
 8006374:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006378:	f1b9 0901 	subs.w	r9, r9, #1
 800637c:	d505      	bpl.n	800638a <_fwalk_sglue+0x22>
 800637e:	6824      	ldr	r4, [r4, #0]
 8006380:	2c00      	cmp	r4, #0
 8006382:	d1f7      	bne.n	8006374 <_fwalk_sglue+0xc>
 8006384:	4630      	mov	r0, r6
 8006386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800638a:	89ab      	ldrh	r3, [r5, #12]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d907      	bls.n	80063a0 <_fwalk_sglue+0x38>
 8006390:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006394:	3301      	adds	r3, #1
 8006396:	d003      	beq.n	80063a0 <_fwalk_sglue+0x38>
 8006398:	4629      	mov	r1, r5
 800639a:	4638      	mov	r0, r7
 800639c:	47c0      	blx	r8
 800639e:	4306      	orrs	r6, r0
 80063a0:	3568      	adds	r5, #104	@ 0x68
 80063a2:	e7e9      	b.n	8006378 <_fwalk_sglue+0x10>

080063a4 <iprintf>:
 80063a4:	b40f      	push	{r0, r1, r2, r3}
 80063a6:	b507      	push	{r0, r1, r2, lr}
 80063a8:	4906      	ldr	r1, [pc, #24]	@ (80063c4 <iprintf+0x20>)
 80063aa:	ab04      	add	r3, sp, #16
 80063ac:	6808      	ldr	r0, [r1, #0]
 80063ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80063b2:	6881      	ldr	r1, [r0, #8]
 80063b4:	9301      	str	r3, [sp, #4]
 80063b6:	f000 fb9f 	bl	8006af8 <_vfiprintf_r>
 80063ba:	b003      	add	sp, #12
 80063bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80063c0:	b004      	add	sp, #16
 80063c2:	4770      	bx	lr
 80063c4:	200000c4 	.word	0x200000c4

080063c8 <_puts_r>:
 80063c8:	6a03      	ldr	r3, [r0, #32]
 80063ca:	b570      	push	{r4, r5, r6, lr}
 80063cc:	6884      	ldr	r4, [r0, #8]
 80063ce:	4605      	mov	r5, r0
 80063d0:	460e      	mov	r6, r1
 80063d2:	b90b      	cbnz	r3, 80063d8 <_puts_r+0x10>
 80063d4:	f7ff ffb0 	bl	8006338 <__sinit>
 80063d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80063da:	07db      	lsls	r3, r3, #31
 80063dc:	d405      	bmi.n	80063ea <_puts_r+0x22>
 80063de:	89a3      	ldrh	r3, [r4, #12]
 80063e0:	0598      	lsls	r0, r3, #22
 80063e2:	d402      	bmi.n	80063ea <_puts_r+0x22>
 80063e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80063e6:	f000 fa5a 	bl	800689e <__retarget_lock_acquire_recursive>
 80063ea:	89a3      	ldrh	r3, [r4, #12]
 80063ec:	0719      	lsls	r1, r3, #28
 80063ee:	d502      	bpl.n	80063f6 <_puts_r+0x2e>
 80063f0:	6923      	ldr	r3, [r4, #16]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d135      	bne.n	8006462 <_puts_r+0x9a>
 80063f6:	4621      	mov	r1, r4
 80063f8:	4628      	mov	r0, r5
 80063fa:	f000 f981 	bl	8006700 <__swsetup_r>
 80063fe:	b380      	cbz	r0, 8006462 <_puts_r+0x9a>
 8006400:	f04f 35ff 	mov.w	r5, #4294967295
 8006404:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006406:	07da      	lsls	r2, r3, #31
 8006408:	d405      	bmi.n	8006416 <_puts_r+0x4e>
 800640a:	89a3      	ldrh	r3, [r4, #12]
 800640c:	059b      	lsls	r3, r3, #22
 800640e:	d402      	bmi.n	8006416 <_puts_r+0x4e>
 8006410:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006412:	f000 fa45 	bl	80068a0 <__retarget_lock_release_recursive>
 8006416:	4628      	mov	r0, r5
 8006418:	bd70      	pop	{r4, r5, r6, pc}
 800641a:	2b00      	cmp	r3, #0
 800641c:	da04      	bge.n	8006428 <_puts_r+0x60>
 800641e:	69a2      	ldr	r2, [r4, #24]
 8006420:	429a      	cmp	r2, r3
 8006422:	dc17      	bgt.n	8006454 <_puts_r+0x8c>
 8006424:	290a      	cmp	r1, #10
 8006426:	d015      	beq.n	8006454 <_puts_r+0x8c>
 8006428:	6823      	ldr	r3, [r4, #0]
 800642a:	1c5a      	adds	r2, r3, #1
 800642c:	6022      	str	r2, [r4, #0]
 800642e:	7019      	strb	r1, [r3, #0]
 8006430:	68a3      	ldr	r3, [r4, #8]
 8006432:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006436:	3b01      	subs	r3, #1
 8006438:	60a3      	str	r3, [r4, #8]
 800643a:	2900      	cmp	r1, #0
 800643c:	d1ed      	bne.n	800641a <_puts_r+0x52>
 800643e:	2b00      	cmp	r3, #0
 8006440:	da11      	bge.n	8006466 <_puts_r+0x9e>
 8006442:	4622      	mov	r2, r4
 8006444:	210a      	movs	r1, #10
 8006446:	4628      	mov	r0, r5
 8006448:	f000 f91b 	bl	8006682 <__swbuf_r>
 800644c:	3001      	adds	r0, #1
 800644e:	d0d7      	beq.n	8006400 <_puts_r+0x38>
 8006450:	250a      	movs	r5, #10
 8006452:	e7d7      	b.n	8006404 <_puts_r+0x3c>
 8006454:	4622      	mov	r2, r4
 8006456:	4628      	mov	r0, r5
 8006458:	f000 f913 	bl	8006682 <__swbuf_r>
 800645c:	3001      	adds	r0, #1
 800645e:	d1e7      	bne.n	8006430 <_puts_r+0x68>
 8006460:	e7ce      	b.n	8006400 <_puts_r+0x38>
 8006462:	3e01      	subs	r6, #1
 8006464:	e7e4      	b.n	8006430 <_puts_r+0x68>
 8006466:	6823      	ldr	r3, [r4, #0]
 8006468:	1c5a      	adds	r2, r3, #1
 800646a:	6022      	str	r2, [r4, #0]
 800646c:	220a      	movs	r2, #10
 800646e:	701a      	strb	r2, [r3, #0]
 8006470:	e7ee      	b.n	8006450 <_puts_r+0x88>
	...

08006474 <puts>:
 8006474:	4b02      	ldr	r3, [pc, #8]	@ (8006480 <puts+0xc>)
 8006476:	4601      	mov	r1, r0
 8006478:	6818      	ldr	r0, [r3, #0]
 800647a:	f7ff bfa5 	b.w	80063c8 <_puts_r>
 800647e:	bf00      	nop
 8006480:	200000c4 	.word	0x200000c4

08006484 <setbuf>:
 8006484:	fab1 f281 	clz	r2, r1
 8006488:	0952      	lsrs	r2, r2, #5
 800648a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800648e:	0052      	lsls	r2, r2, #1
 8006490:	f000 b800 	b.w	8006494 <setvbuf>

08006494 <setvbuf>:
 8006494:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006498:	461d      	mov	r5, r3
 800649a:	4b57      	ldr	r3, [pc, #348]	@ (80065f8 <setvbuf+0x164>)
 800649c:	681f      	ldr	r7, [r3, #0]
 800649e:	4604      	mov	r4, r0
 80064a0:	460e      	mov	r6, r1
 80064a2:	4690      	mov	r8, r2
 80064a4:	b127      	cbz	r7, 80064b0 <setvbuf+0x1c>
 80064a6:	6a3b      	ldr	r3, [r7, #32]
 80064a8:	b913      	cbnz	r3, 80064b0 <setvbuf+0x1c>
 80064aa:	4638      	mov	r0, r7
 80064ac:	f7ff ff44 	bl	8006338 <__sinit>
 80064b0:	f1b8 0f02 	cmp.w	r8, #2
 80064b4:	d006      	beq.n	80064c4 <setvbuf+0x30>
 80064b6:	f1b8 0f01 	cmp.w	r8, #1
 80064ba:	f200 809a 	bhi.w	80065f2 <setvbuf+0x15e>
 80064be:	2d00      	cmp	r5, #0
 80064c0:	f2c0 8097 	blt.w	80065f2 <setvbuf+0x15e>
 80064c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80064c6:	07d9      	lsls	r1, r3, #31
 80064c8:	d405      	bmi.n	80064d6 <setvbuf+0x42>
 80064ca:	89a3      	ldrh	r3, [r4, #12]
 80064cc:	059a      	lsls	r2, r3, #22
 80064ce:	d402      	bmi.n	80064d6 <setvbuf+0x42>
 80064d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80064d2:	f000 f9e4 	bl	800689e <__retarget_lock_acquire_recursive>
 80064d6:	4621      	mov	r1, r4
 80064d8:	4638      	mov	r0, r7
 80064da:	f000 fe37 	bl	800714c <_fflush_r>
 80064de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80064e0:	b141      	cbz	r1, 80064f4 <setvbuf+0x60>
 80064e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80064e6:	4299      	cmp	r1, r3
 80064e8:	d002      	beq.n	80064f0 <setvbuf+0x5c>
 80064ea:	4638      	mov	r0, r7
 80064ec:	f000 f9da 	bl	80068a4 <_free_r>
 80064f0:	2300      	movs	r3, #0
 80064f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80064f4:	2300      	movs	r3, #0
 80064f6:	61a3      	str	r3, [r4, #24]
 80064f8:	6063      	str	r3, [r4, #4]
 80064fa:	89a3      	ldrh	r3, [r4, #12]
 80064fc:	061b      	lsls	r3, r3, #24
 80064fe:	d503      	bpl.n	8006508 <setvbuf+0x74>
 8006500:	6921      	ldr	r1, [r4, #16]
 8006502:	4638      	mov	r0, r7
 8006504:	f000 f9ce 	bl	80068a4 <_free_r>
 8006508:	89a3      	ldrh	r3, [r4, #12]
 800650a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800650e:	f023 0303 	bic.w	r3, r3, #3
 8006512:	f1b8 0f02 	cmp.w	r8, #2
 8006516:	81a3      	strh	r3, [r4, #12]
 8006518:	d061      	beq.n	80065de <setvbuf+0x14a>
 800651a:	ab01      	add	r3, sp, #4
 800651c:	466a      	mov	r2, sp
 800651e:	4621      	mov	r1, r4
 8006520:	4638      	mov	r0, r7
 8006522:	f000 fe3b 	bl	800719c <__swhatbuf_r>
 8006526:	89a3      	ldrh	r3, [r4, #12]
 8006528:	4318      	orrs	r0, r3
 800652a:	81a0      	strh	r0, [r4, #12]
 800652c:	bb2d      	cbnz	r5, 800657a <setvbuf+0xe6>
 800652e:	9d00      	ldr	r5, [sp, #0]
 8006530:	4628      	mov	r0, r5
 8006532:	f000 fa01 	bl	8006938 <malloc>
 8006536:	4606      	mov	r6, r0
 8006538:	2800      	cmp	r0, #0
 800653a:	d152      	bne.n	80065e2 <setvbuf+0x14e>
 800653c:	f8dd 9000 	ldr.w	r9, [sp]
 8006540:	45a9      	cmp	r9, r5
 8006542:	d140      	bne.n	80065c6 <setvbuf+0x132>
 8006544:	f04f 35ff 	mov.w	r5, #4294967295
 8006548:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800654c:	f043 0202 	orr.w	r2, r3, #2
 8006550:	81a2      	strh	r2, [r4, #12]
 8006552:	2200      	movs	r2, #0
 8006554:	60a2      	str	r2, [r4, #8]
 8006556:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800655a:	6022      	str	r2, [r4, #0]
 800655c:	6122      	str	r2, [r4, #16]
 800655e:	2201      	movs	r2, #1
 8006560:	6162      	str	r2, [r4, #20]
 8006562:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006564:	07d6      	lsls	r6, r2, #31
 8006566:	d404      	bmi.n	8006572 <setvbuf+0xde>
 8006568:	0598      	lsls	r0, r3, #22
 800656a:	d402      	bmi.n	8006572 <setvbuf+0xde>
 800656c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800656e:	f000 f997 	bl	80068a0 <__retarget_lock_release_recursive>
 8006572:	4628      	mov	r0, r5
 8006574:	b003      	add	sp, #12
 8006576:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800657a:	2e00      	cmp	r6, #0
 800657c:	d0d8      	beq.n	8006530 <setvbuf+0x9c>
 800657e:	6a3b      	ldr	r3, [r7, #32]
 8006580:	b913      	cbnz	r3, 8006588 <setvbuf+0xf4>
 8006582:	4638      	mov	r0, r7
 8006584:	f7ff fed8 	bl	8006338 <__sinit>
 8006588:	f1b8 0f01 	cmp.w	r8, #1
 800658c:	bf08      	it	eq
 800658e:	89a3      	ldrheq	r3, [r4, #12]
 8006590:	6026      	str	r6, [r4, #0]
 8006592:	bf04      	itt	eq
 8006594:	f043 0301 	orreq.w	r3, r3, #1
 8006598:	81a3      	strheq	r3, [r4, #12]
 800659a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800659e:	f013 0208 	ands.w	r2, r3, #8
 80065a2:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80065a6:	d01e      	beq.n	80065e6 <setvbuf+0x152>
 80065a8:	07d9      	lsls	r1, r3, #31
 80065aa:	bf41      	itttt	mi
 80065ac:	2200      	movmi	r2, #0
 80065ae:	426d      	negmi	r5, r5
 80065b0:	60a2      	strmi	r2, [r4, #8]
 80065b2:	61a5      	strmi	r5, [r4, #24]
 80065b4:	bf58      	it	pl
 80065b6:	60a5      	strpl	r5, [r4, #8]
 80065b8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80065ba:	07d2      	lsls	r2, r2, #31
 80065bc:	d401      	bmi.n	80065c2 <setvbuf+0x12e>
 80065be:	059b      	lsls	r3, r3, #22
 80065c0:	d513      	bpl.n	80065ea <setvbuf+0x156>
 80065c2:	2500      	movs	r5, #0
 80065c4:	e7d5      	b.n	8006572 <setvbuf+0xde>
 80065c6:	4648      	mov	r0, r9
 80065c8:	f000 f9b6 	bl	8006938 <malloc>
 80065cc:	4606      	mov	r6, r0
 80065ce:	2800      	cmp	r0, #0
 80065d0:	d0b8      	beq.n	8006544 <setvbuf+0xb0>
 80065d2:	89a3      	ldrh	r3, [r4, #12]
 80065d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065d8:	81a3      	strh	r3, [r4, #12]
 80065da:	464d      	mov	r5, r9
 80065dc:	e7cf      	b.n	800657e <setvbuf+0xea>
 80065de:	2500      	movs	r5, #0
 80065e0:	e7b2      	b.n	8006548 <setvbuf+0xb4>
 80065e2:	46a9      	mov	r9, r5
 80065e4:	e7f5      	b.n	80065d2 <setvbuf+0x13e>
 80065e6:	60a2      	str	r2, [r4, #8]
 80065e8:	e7e6      	b.n	80065b8 <setvbuf+0x124>
 80065ea:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065ec:	f000 f958 	bl	80068a0 <__retarget_lock_release_recursive>
 80065f0:	e7e7      	b.n	80065c2 <setvbuf+0x12e>
 80065f2:	f04f 35ff 	mov.w	r5, #4294967295
 80065f6:	e7bc      	b.n	8006572 <setvbuf+0xde>
 80065f8:	200000c4 	.word	0x200000c4

080065fc <__sread>:
 80065fc:	b510      	push	{r4, lr}
 80065fe:	460c      	mov	r4, r1
 8006600:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006604:	f000 f8fc 	bl	8006800 <_read_r>
 8006608:	2800      	cmp	r0, #0
 800660a:	bfab      	itete	ge
 800660c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800660e:	89a3      	ldrhlt	r3, [r4, #12]
 8006610:	181b      	addge	r3, r3, r0
 8006612:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006616:	bfac      	ite	ge
 8006618:	6563      	strge	r3, [r4, #84]	@ 0x54
 800661a:	81a3      	strhlt	r3, [r4, #12]
 800661c:	bd10      	pop	{r4, pc}

0800661e <__swrite>:
 800661e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006622:	461f      	mov	r7, r3
 8006624:	898b      	ldrh	r3, [r1, #12]
 8006626:	05db      	lsls	r3, r3, #23
 8006628:	4605      	mov	r5, r0
 800662a:	460c      	mov	r4, r1
 800662c:	4616      	mov	r6, r2
 800662e:	d505      	bpl.n	800663c <__swrite+0x1e>
 8006630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006634:	2302      	movs	r3, #2
 8006636:	2200      	movs	r2, #0
 8006638:	f000 f8d0 	bl	80067dc <_lseek_r>
 800663c:	89a3      	ldrh	r3, [r4, #12]
 800663e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006642:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006646:	81a3      	strh	r3, [r4, #12]
 8006648:	4632      	mov	r2, r6
 800664a:	463b      	mov	r3, r7
 800664c:	4628      	mov	r0, r5
 800664e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006652:	f000 b8e7 	b.w	8006824 <_write_r>

08006656 <__sseek>:
 8006656:	b510      	push	{r4, lr}
 8006658:	460c      	mov	r4, r1
 800665a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800665e:	f000 f8bd 	bl	80067dc <_lseek_r>
 8006662:	1c43      	adds	r3, r0, #1
 8006664:	89a3      	ldrh	r3, [r4, #12]
 8006666:	bf15      	itete	ne
 8006668:	6560      	strne	r0, [r4, #84]	@ 0x54
 800666a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800666e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006672:	81a3      	strheq	r3, [r4, #12]
 8006674:	bf18      	it	ne
 8006676:	81a3      	strhne	r3, [r4, #12]
 8006678:	bd10      	pop	{r4, pc}

0800667a <__sclose>:
 800667a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800667e:	f000 b89d 	b.w	80067bc <_close_r>

08006682 <__swbuf_r>:
 8006682:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006684:	460e      	mov	r6, r1
 8006686:	4614      	mov	r4, r2
 8006688:	4605      	mov	r5, r0
 800668a:	b118      	cbz	r0, 8006694 <__swbuf_r+0x12>
 800668c:	6a03      	ldr	r3, [r0, #32]
 800668e:	b90b      	cbnz	r3, 8006694 <__swbuf_r+0x12>
 8006690:	f7ff fe52 	bl	8006338 <__sinit>
 8006694:	69a3      	ldr	r3, [r4, #24]
 8006696:	60a3      	str	r3, [r4, #8]
 8006698:	89a3      	ldrh	r3, [r4, #12]
 800669a:	071a      	lsls	r2, r3, #28
 800669c:	d501      	bpl.n	80066a2 <__swbuf_r+0x20>
 800669e:	6923      	ldr	r3, [r4, #16]
 80066a0:	b943      	cbnz	r3, 80066b4 <__swbuf_r+0x32>
 80066a2:	4621      	mov	r1, r4
 80066a4:	4628      	mov	r0, r5
 80066a6:	f000 f82b 	bl	8006700 <__swsetup_r>
 80066aa:	b118      	cbz	r0, 80066b4 <__swbuf_r+0x32>
 80066ac:	f04f 37ff 	mov.w	r7, #4294967295
 80066b0:	4638      	mov	r0, r7
 80066b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066b4:	6823      	ldr	r3, [r4, #0]
 80066b6:	6922      	ldr	r2, [r4, #16]
 80066b8:	1a98      	subs	r0, r3, r2
 80066ba:	6963      	ldr	r3, [r4, #20]
 80066bc:	b2f6      	uxtb	r6, r6
 80066be:	4283      	cmp	r3, r0
 80066c0:	4637      	mov	r7, r6
 80066c2:	dc05      	bgt.n	80066d0 <__swbuf_r+0x4e>
 80066c4:	4621      	mov	r1, r4
 80066c6:	4628      	mov	r0, r5
 80066c8:	f000 fd40 	bl	800714c <_fflush_r>
 80066cc:	2800      	cmp	r0, #0
 80066ce:	d1ed      	bne.n	80066ac <__swbuf_r+0x2a>
 80066d0:	68a3      	ldr	r3, [r4, #8]
 80066d2:	3b01      	subs	r3, #1
 80066d4:	60a3      	str	r3, [r4, #8]
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	1c5a      	adds	r2, r3, #1
 80066da:	6022      	str	r2, [r4, #0]
 80066dc:	701e      	strb	r6, [r3, #0]
 80066de:	6962      	ldr	r2, [r4, #20]
 80066e0:	1c43      	adds	r3, r0, #1
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d004      	beq.n	80066f0 <__swbuf_r+0x6e>
 80066e6:	89a3      	ldrh	r3, [r4, #12]
 80066e8:	07db      	lsls	r3, r3, #31
 80066ea:	d5e1      	bpl.n	80066b0 <__swbuf_r+0x2e>
 80066ec:	2e0a      	cmp	r6, #10
 80066ee:	d1df      	bne.n	80066b0 <__swbuf_r+0x2e>
 80066f0:	4621      	mov	r1, r4
 80066f2:	4628      	mov	r0, r5
 80066f4:	f000 fd2a 	bl	800714c <_fflush_r>
 80066f8:	2800      	cmp	r0, #0
 80066fa:	d0d9      	beq.n	80066b0 <__swbuf_r+0x2e>
 80066fc:	e7d6      	b.n	80066ac <__swbuf_r+0x2a>
	...

08006700 <__swsetup_r>:
 8006700:	b538      	push	{r3, r4, r5, lr}
 8006702:	4b29      	ldr	r3, [pc, #164]	@ (80067a8 <__swsetup_r+0xa8>)
 8006704:	4605      	mov	r5, r0
 8006706:	6818      	ldr	r0, [r3, #0]
 8006708:	460c      	mov	r4, r1
 800670a:	b118      	cbz	r0, 8006714 <__swsetup_r+0x14>
 800670c:	6a03      	ldr	r3, [r0, #32]
 800670e:	b90b      	cbnz	r3, 8006714 <__swsetup_r+0x14>
 8006710:	f7ff fe12 	bl	8006338 <__sinit>
 8006714:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006718:	0719      	lsls	r1, r3, #28
 800671a:	d422      	bmi.n	8006762 <__swsetup_r+0x62>
 800671c:	06da      	lsls	r2, r3, #27
 800671e:	d407      	bmi.n	8006730 <__swsetup_r+0x30>
 8006720:	2209      	movs	r2, #9
 8006722:	602a      	str	r2, [r5, #0]
 8006724:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006728:	81a3      	strh	r3, [r4, #12]
 800672a:	f04f 30ff 	mov.w	r0, #4294967295
 800672e:	e033      	b.n	8006798 <__swsetup_r+0x98>
 8006730:	0758      	lsls	r0, r3, #29
 8006732:	d512      	bpl.n	800675a <__swsetup_r+0x5a>
 8006734:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006736:	b141      	cbz	r1, 800674a <__swsetup_r+0x4a>
 8006738:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800673c:	4299      	cmp	r1, r3
 800673e:	d002      	beq.n	8006746 <__swsetup_r+0x46>
 8006740:	4628      	mov	r0, r5
 8006742:	f000 f8af 	bl	80068a4 <_free_r>
 8006746:	2300      	movs	r3, #0
 8006748:	6363      	str	r3, [r4, #52]	@ 0x34
 800674a:	89a3      	ldrh	r3, [r4, #12]
 800674c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006750:	81a3      	strh	r3, [r4, #12]
 8006752:	2300      	movs	r3, #0
 8006754:	6063      	str	r3, [r4, #4]
 8006756:	6923      	ldr	r3, [r4, #16]
 8006758:	6023      	str	r3, [r4, #0]
 800675a:	89a3      	ldrh	r3, [r4, #12]
 800675c:	f043 0308 	orr.w	r3, r3, #8
 8006760:	81a3      	strh	r3, [r4, #12]
 8006762:	6923      	ldr	r3, [r4, #16]
 8006764:	b94b      	cbnz	r3, 800677a <__swsetup_r+0x7a>
 8006766:	89a3      	ldrh	r3, [r4, #12]
 8006768:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800676c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006770:	d003      	beq.n	800677a <__swsetup_r+0x7a>
 8006772:	4621      	mov	r1, r4
 8006774:	4628      	mov	r0, r5
 8006776:	f000 fd37 	bl	80071e8 <__smakebuf_r>
 800677a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800677e:	f013 0201 	ands.w	r2, r3, #1
 8006782:	d00a      	beq.n	800679a <__swsetup_r+0x9a>
 8006784:	2200      	movs	r2, #0
 8006786:	60a2      	str	r2, [r4, #8]
 8006788:	6962      	ldr	r2, [r4, #20]
 800678a:	4252      	negs	r2, r2
 800678c:	61a2      	str	r2, [r4, #24]
 800678e:	6922      	ldr	r2, [r4, #16]
 8006790:	b942      	cbnz	r2, 80067a4 <__swsetup_r+0xa4>
 8006792:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006796:	d1c5      	bne.n	8006724 <__swsetup_r+0x24>
 8006798:	bd38      	pop	{r3, r4, r5, pc}
 800679a:	0799      	lsls	r1, r3, #30
 800679c:	bf58      	it	pl
 800679e:	6962      	ldrpl	r2, [r4, #20]
 80067a0:	60a2      	str	r2, [r4, #8]
 80067a2:	e7f4      	b.n	800678e <__swsetup_r+0x8e>
 80067a4:	2000      	movs	r0, #0
 80067a6:	e7f7      	b.n	8006798 <__swsetup_r+0x98>
 80067a8:	200000c4 	.word	0x200000c4

080067ac <memset>:
 80067ac:	4402      	add	r2, r0
 80067ae:	4603      	mov	r3, r0
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d100      	bne.n	80067b6 <memset+0xa>
 80067b4:	4770      	bx	lr
 80067b6:	f803 1b01 	strb.w	r1, [r3], #1
 80067ba:	e7f9      	b.n	80067b0 <memset+0x4>

080067bc <_close_r>:
 80067bc:	b538      	push	{r3, r4, r5, lr}
 80067be:	4d06      	ldr	r5, [pc, #24]	@ (80067d8 <_close_r+0x1c>)
 80067c0:	2300      	movs	r3, #0
 80067c2:	4604      	mov	r4, r0
 80067c4:	4608      	mov	r0, r1
 80067c6:	602b      	str	r3, [r5, #0]
 80067c8:	f7fb ff97 	bl	80026fa <_close>
 80067cc:	1c43      	adds	r3, r0, #1
 80067ce:	d102      	bne.n	80067d6 <_close_r+0x1a>
 80067d0:	682b      	ldr	r3, [r5, #0]
 80067d2:	b103      	cbz	r3, 80067d6 <_close_r+0x1a>
 80067d4:	6023      	str	r3, [r4, #0]
 80067d6:	bd38      	pop	{r3, r4, r5, pc}
 80067d8:	200004e8 	.word	0x200004e8

080067dc <_lseek_r>:
 80067dc:	b538      	push	{r3, r4, r5, lr}
 80067de:	4d07      	ldr	r5, [pc, #28]	@ (80067fc <_lseek_r+0x20>)
 80067e0:	4604      	mov	r4, r0
 80067e2:	4608      	mov	r0, r1
 80067e4:	4611      	mov	r1, r2
 80067e6:	2200      	movs	r2, #0
 80067e8:	602a      	str	r2, [r5, #0]
 80067ea:	461a      	mov	r2, r3
 80067ec:	f7fb ffac 	bl	8002748 <_lseek>
 80067f0:	1c43      	adds	r3, r0, #1
 80067f2:	d102      	bne.n	80067fa <_lseek_r+0x1e>
 80067f4:	682b      	ldr	r3, [r5, #0]
 80067f6:	b103      	cbz	r3, 80067fa <_lseek_r+0x1e>
 80067f8:	6023      	str	r3, [r4, #0]
 80067fa:	bd38      	pop	{r3, r4, r5, pc}
 80067fc:	200004e8 	.word	0x200004e8

08006800 <_read_r>:
 8006800:	b538      	push	{r3, r4, r5, lr}
 8006802:	4d07      	ldr	r5, [pc, #28]	@ (8006820 <_read_r+0x20>)
 8006804:	4604      	mov	r4, r0
 8006806:	4608      	mov	r0, r1
 8006808:	4611      	mov	r1, r2
 800680a:	2200      	movs	r2, #0
 800680c:	602a      	str	r2, [r5, #0]
 800680e:	461a      	mov	r2, r3
 8006810:	f7fb ff56 	bl	80026c0 <_read>
 8006814:	1c43      	adds	r3, r0, #1
 8006816:	d102      	bne.n	800681e <_read_r+0x1e>
 8006818:	682b      	ldr	r3, [r5, #0]
 800681a:	b103      	cbz	r3, 800681e <_read_r+0x1e>
 800681c:	6023      	str	r3, [r4, #0]
 800681e:	bd38      	pop	{r3, r4, r5, pc}
 8006820:	200004e8 	.word	0x200004e8

08006824 <_write_r>:
 8006824:	b538      	push	{r3, r4, r5, lr}
 8006826:	4d07      	ldr	r5, [pc, #28]	@ (8006844 <_write_r+0x20>)
 8006828:	4604      	mov	r4, r0
 800682a:	4608      	mov	r0, r1
 800682c:	4611      	mov	r1, r2
 800682e:	2200      	movs	r2, #0
 8006830:	602a      	str	r2, [r5, #0]
 8006832:	461a      	mov	r2, r3
 8006834:	f7fb fb46 	bl	8001ec4 <_write>
 8006838:	1c43      	adds	r3, r0, #1
 800683a:	d102      	bne.n	8006842 <_write_r+0x1e>
 800683c:	682b      	ldr	r3, [r5, #0]
 800683e:	b103      	cbz	r3, 8006842 <_write_r+0x1e>
 8006840:	6023      	str	r3, [r4, #0]
 8006842:	bd38      	pop	{r3, r4, r5, pc}
 8006844:	200004e8 	.word	0x200004e8

08006848 <__errno>:
 8006848:	4b01      	ldr	r3, [pc, #4]	@ (8006850 <__errno+0x8>)
 800684a:	6818      	ldr	r0, [r3, #0]
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop
 8006850:	200000c4 	.word	0x200000c4

08006854 <__libc_init_array>:
 8006854:	b570      	push	{r4, r5, r6, lr}
 8006856:	4d0d      	ldr	r5, [pc, #52]	@ (800688c <__libc_init_array+0x38>)
 8006858:	4c0d      	ldr	r4, [pc, #52]	@ (8006890 <__libc_init_array+0x3c>)
 800685a:	1b64      	subs	r4, r4, r5
 800685c:	10a4      	asrs	r4, r4, #2
 800685e:	2600      	movs	r6, #0
 8006860:	42a6      	cmp	r6, r4
 8006862:	d109      	bne.n	8006878 <__libc_init_array+0x24>
 8006864:	4d0b      	ldr	r5, [pc, #44]	@ (8006894 <__libc_init_array+0x40>)
 8006866:	4c0c      	ldr	r4, [pc, #48]	@ (8006898 <__libc_init_array+0x44>)
 8006868:	f001 fdb2 	bl	80083d0 <_init>
 800686c:	1b64      	subs	r4, r4, r5
 800686e:	10a4      	asrs	r4, r4, #2
 8006870:	2600      	movs	r6, #0
 8006872:	42a6      	cmp	r6, r4
 8006874:	d105      	bne.n	8006882 <__libc_init_array+0x2e>
 8006876:	bd70      	pop	{r4, r5, r6, pc}
 8006878:	f855 3b04 	ldr.w	r3, [r5], #4
 800687c:	4798      	blx	r3
 800687e:	3601      	adds	r6, #1
 8006880:	e7ee      	b.n	8006860 <__libc_init_array+0xc>
 8006882:	f855 3b04 	ldr.w	r3, [r5], #4
 8006886:	4798      	blx	r3
 8006888:	3601      	adds	r6, #1
 800688a:	e7f2      	b.n	8006872 <__libc_init_array+0x1e>
 800688c:	08008780 	.word	0x08008780
 8006890:	08008780 	.word	0x08008780
 8006894:	08008780 	.word	0x08008780
 8006898:	08008784 	.word	0x08008784

0800689c <__retarget_lock_init_recursive>:
 800689c:	4770      	bx	lr

0800689e <__retarget_lock_acquire_recursive>:
 800689e:	4770      	bx	lr

080068a0 <__retarget_lock_release_recursive>:
 80068a0:	4770      	bx	lr
	...

080068a4 <_free_r>:
 80068a4:	b538      	push	{r3, r4, r5, lr}
 80068a6:	4605      	mov	r5, r0
 80068a8:	2900      	cmp	r1, #0
 80068aa:	d041      	beq.n	8006930 <_free_r+0x8c>
 80068ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068b0:	1f0c      	subs	r4, r1, #4
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	bfb8      	it	lt
 80068b6:	18e4      	addlt	r4, r4, r3
 80068b8:	f000 f8e8 	bl	8006a8c <__malloc_lock>
 80068bc:	4a1d      	ldr	r2, [pc, #116]	@ (8006934 <_free_r+0x90>)
 80068be:	6813      	ldr	r3, [r2, #0]
 80068c0:	b933      	cbnz	r3, 80068d0 <_free_r+0x2c>
 80068c2:	6063      	str	r3, [r4, #4]
 80068c4:	6014      	str	r4, [r2, #0]
 80068c6:	4628      	mov	r0, r5
 80068c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068cc:	f000 b8e4 	b.w	8006a98 <__malloc_unlock>
 80068d0:	42a3      	cmp	r3, r4
 80068d2:	d908      	bls.n	80068e6 <_free_r+0x42>
 80068d4:	6820      	ldr	r0, [r4, #0]
 80068d6:	1821      	adds	r1, r4, r0
 80068d8:	428b      	cmp	r3, r1
 80068da:	bf01      	itttt	eq
 80068dc:	6819      	ldreq	r1, [r3, #0]
 80068de:	685b      	ldreq	r3, [r3, #4]
 80068e0:	1809      	addeq	r1, r1, r0
 80068e2:	6021      	streq	r1, [r4, #0]
 80068e4:	e7ed      	b.n	80068c2 <_free_r+0x1e>
 80068e6:	461a      	mov	r2, r3
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	b10b      	cbz	r3, 80068f0 <_free_r+0x4c>
 80068ec:	42a3      	cmp	r3, r4
 80068ee:	d9fa      	bls.n	80068e6 <_free_r+0x42>
 80068f0:	6811      	ldr	r1, [r2, #0]
 80068f2:	1850      	adds	r0, r2, r1
 80068f4:	42a0      	cmp	r0, r4
 80068f6:	d10b      	bne.n	8006910 <_free_r+0x6c>
 80068f8:	6820      	ldr	r0, [r4, #0]
 80068fa:	4401      	add	r1, r0
 80068fc:	1850      	adds	r0, r2, r1
 80068fe:	4283      	cmp	r3, r0
 8006900:	6011      	str	r1, [r2, #0]
 8006902:	d1e0      	bne.n	80068c6 <_free_r+0x22>
 8006904:	6818      	ldr	r0, [r3, #0]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	6053      	str	r3, [r2, #4]
 800690a:	4408      	add	r0, r1
 800690c:	6010      	str	r0, [r2, #0]
 800690e:	e7da      	b.n	80068c6 <_free_r+0x22>
 8006910:	d902      	bls.n	8006918 <_free_r+0x74>
 8006912:	230c      	movs	r3, #12
 8006914:	602b      	str	r3, [r5, #0]
 8006916:	e7d6      	b.n	80068c6 <_free_r+0x22>
 8006918:	6820      	ldr	r0, [r4, #0]
 800691a:	1821      	adds	r1, r4, r0
 800691c:	428b      	cmp	r3, r1
 800691e:	bf04      	itt	eq
 8006920:	6819      	ldreq	r1, [r3, #0]
 8006922:	685b      	ldreq	r3, [r3, #4]
 8006924:	6063      	str	r3, [r4, #4]
 8006926:	bf04      	itt	eq
 8006928:	1809      	addeq	r1, r1, r0
 800692a:	6021      	streq	r1, [r4, #0]
 800692c:	6054      	str	r4, [r2, #4]
 800692e:	e7ca      	b.n	80068c6 <_free_r+0x22>
 8006930:	bd38      	pop	{r3, r4, r5, pc}
 8006932:	bf00      	nop
 8006934:	200004f4 	.word	0x200004f4

08006938 <malloc>:
 8006938:	4b02      	ldr	r3, [pc, #8]	@ (8006944 <malloc+0xc>)
 800693a:	4601      	mov	r1, r0
 800693c:	6818      	ldr	r0, [r3, #0]
 800693e:	f000 b825 	b.w	800698c <_malloc_r>
 8006942:	bf00      	nop
 8006944:	200000c4 	.word	0x200000c4

08006948 <sbrk_aligned>:
 8006948:	b570      	push	{r4, r5, r6, lr}
 800694a:	4e0f      	ldr	r6, [pc, #60]	@ (8006988 <sbrk_aligned+0x40>)
 800694c:	460c      	mov	r4, r1
 800694e:	6831      	ldr	r1, [r6, #0]
 8006950:	4605      	mov	r5, r0
 8006952:	b911      	cbnz	r1, 800695a <sbrk_aligned+0x12>
 8006954:	f000 fca6 	bl	80072a4 <_sbrk_r>
 8006958:	6030      	str	r0, [r6, #0]
 800695a:	4621      	mov	r1, r4
 800695c:	4628      	mov	r0, r5
 800695e:	f000 fca1 	bl	80072a4 <_sbrk_r>
 8006962:	1c43      	adds	r3, r0, #1
 8006964:	d103      	bne.n	800696e <sbrk_aligned+0x26>
 8006966:	f04f 34ff 	mov.w	r4, #4294967295
 800696a:	4620      	mov	r0, r4
 800696c:	bd70      	pop	{r4, r5, r6, pc}
 800696e:	1cc4      	adds	r4, r0, #3
 8006970:	f024 0403 	bic.w	r4, r4, #3
 8006974:	42a0      	cmp	r0, r4
 8006976:	d0f8      	beq.n	800696a <sbrk_aligned+0x22>
 8006978:	1a21      	subs	r1, r4, r0
 800697a:	4628      	mov	r0, r5
 800697c:	f000 fc92 	bl	80072a4 <_sbrk_r>
 8006980:	3001      	adds	r0, #1
 8006982:	d1f2      	bne.n	800696a <sbrk_aligned+0x22>
 8006984:	e7ef      	b.n	8006966 <sbrk_aligned+0x1e>
 8006986:	bf00      	nop
 8006988:	200004f0 	.word	0x200004f0

0800698c <_malloc_r>:
 800698c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006990:	1ccd      	adds	r5, r1, #3
 8006992:	f025 0503 	bic.w	r5, r5, #3
 8006996:	3508      	adds	r5, #8
 8006998:	2d0c      	cmp	r5, #12
 800699a:	bf38      	it	cc
 800699c:	250c      	movcc	r5, #12
 800699e:	2d00      	cmp	r5, #0
 80069a0:	4606      	mov	r6, r0
 80069a2:	db01      	blt.n	80069a8 <_malloc_r+0x1c>
 80069a4:	42a9      	cmp	r1, r5
 80069a6:	d904      	bls.n	80069b2 <_malloc_r+0x26>
 80069a8:	230c      	movs	r3, #12
 80069aa:	6033      	str	r3, [r6, #0]
 80069ac:	2000      	movs	r0, #0
 80069ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006a88 <_malloc_r+0xfc>
 80069b6:	f000 f869 	bl	8006a8c <__malloc_lock>
 80069ba:	f8d8 3000 	ldr.w	r3, [r8]
 80069be:	461c      	mov	r4, r3
 80069c0:	bb44      	cbnz	r4, 8006a14 <_malloc_r+0x88>
 80069c2:	4629      	mov	r1, r5
 80069c4:	4630      	mov	r0, r6
 80069c6:	f7ff ffbf 	bl	8006948 <sbrk_aligned>
 80069ca:	1c43      	adds	r3, r0, #1
 80069cc:	4604      	mov	r4, r0
 80069ce:	d158      	bne.n	8006a82 <_malloc_r+0xf6>
 80069d0:	f8d8 4000 	ldr.w	r4, [r8]
 80069d4:	4627      	mov	r7, r4
 80069d6:	2f00      	cmp	r7, #0
 80069d8:	d143      	bne.n	8006a62 <_malloc_r+0xd6>
 80069da:	2c00      	cmp	r4, #0
 80069dc:	d04b      	beq.n	8006a76 <_malloc_r+0xea>
 80069de:	6823      	ldr	r3, [r4, #0]
 80069e0:	4639      	mov	r1, r7
 80069e2:	4630      	mov	r0, r6
 80069e4:	eb04 0903 	add.w	r9, r4, r3
 80069e8:	f000 fc5c 	bl	80072a4 <_sbrk_r>
 80069ec:	4581      	cmp	r9, r0
 80069ee:	d142      	bne.n	8006a76 <_malloc_r+0xea>
 80069f0:	6821      	ldr	r1, [r4, #0]
 80069f2:	1a6d      	subs	r5, r5, r1
 80069f4:	4629      	mov	r1, r5
 80069f6:	4630      	mov	r0, r6
 80069f8:	f7ff ffa6 	bl	8006948 <sbrk_aligned>
 80069fc:	3001      	adds	r0, #1
 80069fe:	d03a      	beq.n	8006a76 <_malloc_r+0xea>
 8006a00:	6823      	ldr	r3, [r4, #0]
 8006a02:	442b      	add	r3, r5
 8006a04:	6023      	str	r3, [r4, #0]
 8006a06:	f8d8 3000 	ldr.w	r3, [r8]
 8006a0a:	685a      	ldr	r2, [r3, #4]
 8006a0c:	bb62      	cbnz	r2, 8006a68 <_malloc_r+0xdc>
 8006a0e:	f8c8 7000 	str.w	r7, [r8]
 8006a12:	e00f      	b.n	8006a34 <_malloc_r+0xa8>
 8006a14:	6822      	ldr	r2, [r4, #0]
 8006a16:	1b52      	subs	r2, r2, r5
 8006a18:	d420      	bmi.n	8006a5c <_malloc_r+0xd0>
 8006a1a:	2a0b      	cmp	r2, #11
 8006a1c:	d917      	bls.n	8006a4e <_malloc_r+0xc2>
 8006a1e:	1961      	adds	r1, r4, r5
 8006a20:	42a3      	cmp	r3, r4
 8006a22:	6025      	str	r5, [r4, #0]
 8006a24:	bf18      	it	ne
 8006a26:	6059      	strne	r1, [r3, #4]
 8006a28:	6863      	ldr	r3, [r4, #4]
 8006a2a:	bf08      	it	eq
 8006a2c:	f8c8 1000 	streq.w	r1, [r8]
 8006a30:	5162      	str	r2, [r4, r5]
 8006a32:	604b      	str	r3, [r1, #4]
 8006a34:	4630      	mov	r0, r6
 8006a36:	f000 f82f 	bl	8006a98 <__malloc_unlock>
 8006a3a:	f104 000b 	add.w	r0, r4, #11
 8006a3e:	1d23      	adds	r3, r4, #4
 8006a40:	f020 0007 	bic.w	r0, r0, #7
 8006a44:	1ac2      	subs	r2, r0, r3
 8006a46:	bf1c      	itt	ne
 8006a48:	1a1b      	subne	r3, r3, r0
 8006a4a:	50a3      	strne	r3, [r4, r2]
 8006a4c:	e7af      	b.n	80069ae <_malloc_r+0x22>
 8006a4e:	6862      	ldr	r2, [r4, #4]
 8006a50:	42a3      	cmp	r3, r4
 8006a52:	bf0c      	ite	eq
 8006a54:	f8c8 2000 	streq.w	r2, [r8]
 8006a58:	605a      	strne	r2, [r3, #4]
 8006a5a:	e7eb      	b.n	8006a34 <_malloc_r+0xa8>
 8006a5c:	4623      	mov	r3, r4
 8006a5e:	6864      	ldr	r4, [r4, #4]
 8006a60:	e7ae      	b.n	80069c0 <_malloc_r+0x34>
 8006a62:	463c      	mov	r4, r7
 8006a64:	687f      	ldr	r7, [r7, #4]
 8006a66:	e7b6      	b.n	80069d6 <_malloc_r+0x4a>
 8006a68:	461a      	mov	r2, r3
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	42a3      	cmp	r3, r4
 8006a6e:	d1fb      	bne.n	8006a68 <_malloc_r+0xdc>
 8006a70:	2300      	movs	r3, #0
 8006a72:	6053      	str	r3, [r2, #4]
 8006a74:	e7de      	b.n	8006a34 <_malloc_r+0xa8>
 8006a76:	230c      	movs	r3, #12
 8006a78:	6033      	str	r3, [r6, #0]
 8006a7a:	4630      	mov	r0, r6
 8006a7c:	f000 f80c 	bl	8006a98 <__malloc_unlock>
 8006a80:	e794      	b.n	80069ac <_malloc_r+0x20>
 8006a82:	6005      	str	r5, [r0, #0]
 8006a84:	e7d6      	b.n	8006a34 <_malloc_r+0xa8>
 8006a86:	bf00      	nop
 8006a88:	200004f4 	.word	0x200004f4

08006a8c <__malloc_lock>:
 8006a8c:	4801      	ldr	r0, [pc, #4]	@ (8006a94 <__malloc_lock+0x8>)
 8006a8e:	f7ff bf06 	b.w	800689e <__retarget_lock_acquire_recursive>
 8006a92:	bf00      	nop
 8006a94:	200004ec 	.word	0x200004ec

08006a98 <__malloc_unlock>:
 8006a98:	4801      	ldr	r0, [pc, #4]	@ (8006aa0 <__malloc_unlock+0x8>)
 8006a9a:	f7ff bf01 	b.w	80068a0 <__retarget_lock_release_recursive>
 8006a9e:	bf00      	nop
 8006aa0:	200004ec 	.word	0x200004ec

08006aa4 <__sfputc_r>:
 8006aa4:	6893      	ldr	r3, [r2, #8]
 8006aa6:	3b01      	subs	r3, #1
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	b410      	push	{r4}
 8006aac:	6093      	str	r3, [r2, #8]
 8006aae:	da08      	bge.n	8006ac2 <__sfputc_r+0x1e>
 8006ab0:	6994      	ldr	r4, [r2, #24]
 8006ab2:	42a3      	cmp	r3, r4
 8006ab4:	db01      	blt.n	8006aba <__sfputc_r+0x16>
 8006ab6:	290a      	cmp	r1, #10
 8006ab8:	d103      	bne.n	8006ac2 <__sfputc_r+0x1e>
 8006aba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006abe:	f7ff bde0 	b.w	8006682 <__swbuf_r>
 8006ac2:	6813      	ldr	r3, [r2, #0]
 8006ac4:	1c58      	adds	r0, r3, #1
 8006ac6:	6010      	str	r0, [r2, #0]
 8006ac8:	7019      	strb	r1, [r3, #0]
 8006aca:	4608      	mov	r0, r1
 8006acc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ad0:	4770      	bx	lr

08006ad2 <__sfputs_r>:
 8006ad2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ad4:	4606      	mov	r6, r0
 8006ad6:	460f      	mov	r7, r1
 8006ad8:	4614      	mov	r4, r2
 8006ada:	18d5      	adds	r5, r2, r3
 8006adc:	42ac      	cmp	r4, r5
 8006ade:	d101      	bne.n	8006ae4 <__sfputs_r+0x12>
 8006ae0:	2000      	movs	r0, #0
 8006ae2:	e007      	b.n	8006af4 <__sfputs_r+0x22>
 8006ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ae8:	463a      	mov	r2, r7
 8006aea:	4630      	mov	r0, r6
 8006aec:	f7ff ffda 	bl	8006aa4 <__sfputc_r>
 8006af0:	1c43      	adds	r3, r0, #1
 8006af2:	d1f3      	bne.n	8006adc <__sfputs_r+0xa>
 8006af4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006af8 <_vfiprintf_r>:
 8006af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006afc:	460d      	mov	r5, r1
 8006afe:	b09d      	sub	sp, #116	@ 0x74
 8006b00:	4614      	mov	r4, r2
 8006b02:	4698      	mov	r8, r3
 8006b04:	4606      	mov	r6, r0
 8006b06:	b118      	cbz	r0, 8006b10 <_vfiprintf_r+0x18>
 8006b08:	6a03      	ldr	r3, [r0, #32]
 8006b0a:	b90b      	cbnz	r3, 8006b10 <_vfiprintf_r+0x18>
 8006b0c:	f7ff fc14 	bl	8006338 <__sinit>
 8006b10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b12:	07d9      	lsls	r1, r3, #31
 8006b14:	d405      	bmi.n	8006b22 <_vfiprintf_r+0x2a>
 8006b16:	89ab      	ldrh	r3, [r5, #12]
 8006b18:	059a      	lsls	r2, r3, #22
 8006b1a:	d402      	bmi.n	8006b22 <_vfiprintf_r+0x2a>
 8006b1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b1e:	f7ff febe 	bl	800689e <__retarget_lock_acquire_recursive>
 8006b22:	89ab      	ldrh	r3, [r5, #12]
 8006b24:	071b      	lsls	r3, r3, #28
 8006b26:	d501      	bpl.n	8006b2c <_vfiprintf_r+0x34>
 8006b28:	692b      	ldr	r3, [r5, #16]
 8006b2a:	b99b      	cbnz	r3, 8006b54 <_vfiprintf_r+0x5c>
 8006b2c:	4629      	mov	r1, r5
 8006b2e:	4630      	mov	r0, r6
 8006b30:	f7ff fde6 	bl	8006700 <__swsetup_r>
 8006b34:	b170      	cbz	r0, 8006b54 <_vfiprintf_r+0x5c>
 8006b36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b38:	07dc      	lsls	r4, r3, #31
 8006b3a:	d504      	bpl.n	8006b46 <_vfiprintf_r+0x4e>
 8006b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b40:	b01d      	add	sp, #116	@ 0x74
 8006b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b46:	89ab      	ldrh	r3, [r5, #12]
 8006b48:	0598      	lsls	r0, r3, #22
 8006b4a:	d4f7      	bmi.n	8006b3c <_vfiprintf_r+0x44>
 8006b4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b4e:	f7ff fea7 	bl	80068a0 <__retarget_lock_release_recursive>
 8006b52:	e7f3      	b.n	8006b3c <_vfiprintf_r+0x44>
 8006b54:	2300      	movs	r3, #0
 8006b56:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b58:	2320      	movs	r3, #32
 8006b5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b62:	2330      	movs	r3, #48	@ 0x30
 8006b64:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006d14 <_vfiprintf_r+0x21c>
 8006b68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006b6c:	f04f 0901 	mov.w	r9, #1
 8006b70:	4623      	mov	r3, r4
 8006b72:	469a      	mov	sl, r3
 8006b74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b78:	b10a      	cbz	r2, 8006b7e <_vfiprintf_r+0x86>
 8006b7a:	2a25      	cmp	r2, #37	@ 0x25
 8006b7c:	d1f9      	bne.n	8006b72 <_vfiprintf_r+0x7a>
 8006b7e:	ebba 0b04 	subs.w	fp, sl, r4
 8006b82:	d00b      	beq.n	8006b9c <_vfiprintf_r+0xa4>
 8006b84:	465b      	mov	r3, fp
 8006b86:	4622      	mov	r2, r4
 8006b88:	4629      	mov	r1, r5
 8006b8a:	4630      	mov	r0, r6
 8006b8c:	f7ff ffa1 	bl	8006ad2 <__sfputs_r>
 8006b90:	3001      	adds	r0, #1
 8006b92:	f000 80a7 	beq.w	8006ce4 <_vfiprintf_r+0x1ec>
 8006b96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b98:	445a      	add	r2, fp
 8006b9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b9c:	f89a 3000 	ldrb.w	r3, [sl]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	f000 809f 	beq.w	8006ce4 <_vfiprintf_r+0x1ec>
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8006bac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bb0:	f10a 0a01 	add.w	sl, sl, #1
 8006bb4:	9304      	str	r3, [sp, #16]
 8006bb6:	9307      	str	r3, [sp, #28]
 8006bb8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006bbc:	931a      	str	r3, [sp, #104]	@ 0x68
 8006bbe:	4654      	mov	r4, sl
 8006bc0:	2205      	movs	r2, #5
 8006bc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bc6:	4853      	ldr	r0, [pc, #332]	@ (8006d14 <_vfiprintf_r+0x21c>)
 8006bc8:	f7f9 fb2a 	bl	8000220 <memchr>
 8006bcc:	9a04      	ldr	r2, [sp, #16]
 8006bce:	b9d8      	cbnz	r0, 8006c08 <_vfiprintf_r+0x110>
 8006bd0:	06d1      	lsls	r1, r2, #27
 8006bd2:	bf44      	itt	mi
 8006bd4:	2320      	movmi	r3, #32
 8006bd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006bda:	0713      	lsls	r3, r2, #28
 8006bdc:	bf44      	itt	mi
 8006bde:	232b      	movmi	r3, #43	@ 0x2b
 8006be0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006be4:	f89a 3000 	ldrb.w	r3, [sl]
 8006be8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bea:	d015      	beq.n	8006c18 <_vfiprintf_r+0x120>
 8006bec:	9a07      	ldr	r2, [sp, #28]
 8006bee:	4654      	mov	r4, sl
 8006bf0:	2000      	movs	r0, #0
 8006bf2:	f04f 0c0a 	mov.w	ip, #10
 8006bf6:	4621      	mov	r1, r4
 8006bf8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006bfc:	3b30      	subs	r3, #48	@ 0x30
 8006bfe:	2b09      	cmp	r3, #9
 8006c00:	d94b      	bls.n	8006c9a <_vfiprintf_r+0x1a2>
 8006c02:	b1b0      	cbz	r0, 8006c32 <_vfiprintf_r+0x13a>
 8006c04:	9207      	str	r2, [sp, #28]
 8006c06:	e014      	b.n	8006c32 <_vfiprintf_r+0x13a>
 8006c08:	eba0 0308 	sub.w	r3, r0, r8
 8006c0c:	fa09 f303 	lsl.w	r3, r9, r3
 8006c10:	4313      	orrs	r3, r2
 8006c12:	9304      	str	r3, [sp, #16]
 8006c14:	46a2      	mov	sl, r4
 8006c16:	e7d2      	b.n	8006bbe <_vfiprintf_r+0xc6>
 8006c18:	9b03      	ldr	r3, [sp, #12]
 8006c1a:	1d19      	adds	r1, r3, #4
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	9103      	str	r1, [sp, #12]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	bfbb      	ittet	lt
 8006c24:	425b      	neglt	r3, r3
 8006c26:	f042 0202 	orrlt.w	r2, r2, #2
 8006c2a:	9307      	strge	r3, [sp, #28]
 8006c2c:	9307      	strlt	r3, [sp, #28]
 8006c2e:	bfb8      	it	lt
 8006c30:	9204      	strlt	r2, [sp, #16]
 8006c32:	7823      	ldrb	r3, [r4, #0]
 8006c34:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c36:	d10a      	bne.n	8006c4e <_vfiprintf_r+0x156>
 8006c38:	7863      	ldrb	r3, [r4, #1]
 8006c3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c3c:	d132      	bne.n	8006ca4 <_vfiprintf_r+0x1ac>
 8006c3e:	9b03      	ldr	r3, [sp, #12]
 8006c40:	1d1a      	adds	r2, r3, #4
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	9203      	str	r2, [sp, #12]
 8006c46:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006c4a:	3402      	adds	r4, #2
 8006c4c:	9305      	str	r3, [sp, #20]
 8006c4e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006d24 <_vfiprintf_r+0x22c>
 8006c52:	7821      	ldrb	r1, [r4, #0]
 8006c54:	2203      	movs	r2, #3
 8006c56:	4650      	mov	r0, sl
 8006c58:	f7f9 fae2 	bl	8000220 <memchr>
 8006c5c:	b138      	cbz	r0, 8006c6e <_vfiprintf_r+0x176>
 8006c5e:	9b04      	ldr	r3, [sp, #16]
 8006c60:	eba0 000a 	sub.w	r0, r0, sl
 8006c64:	2240      	movs	r2, #64	@ 0x40
 8006c66:	4082      	lsls	r2, r0
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	3401      	adds	r4, #1
 8006c6c:	9304      	str	r3, [sp, #16]
 8006c6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c72:	4829      	ldr	r0, [pc, #164]	@ (8006d18 <_vfiprintf_r+0x220>)
 8006c74:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006c78:	2206      	movs	r2, #6
 8006c7a:	f7f9 fad1 	bl	8000220 <memchr>
 8006c7e:	2800      	cmp	r0, #0
 8006c80:	d03f      	beq.n	8006d02 <_vfiprintf_r+0x20a>
 8006c82:	4b26      	ldr	r3, [pc, #152]	@ (8006d1c <_vfiprintf_r+0x224>)
 8006c84:	bb1b      	cbnz	r3, 8006cce <_vfiprintf_r+0x1d6>
 8006c86:	9b03      	ldr	r3, [sp, #12]
 8006c88:	3307      	adds	r3, #7
 8006c8a:	f023 0307 	bic.w	r3, r3, #7
 8006c8e:	3308      	adds	r3, #8
 8006c90:	9303      	str	r3, [sp, #12]
 8006c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c94:	443b      	add	r3, r7
 8006c96:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c98:	e76a      	b.n	8006b70 <_vfiprintf_r+0x78>
 8006c9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c9e:	460c      	mov	r4, r1
 8006ca0:	2001      	movs	r0, #1
 8006ca2:	e7a8      	b.n	8006bf6 <_vfiprintf_r+0xfe>
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	3401      	adds	r4, #1
 8006ca8:	9305      	str	r3, [sp, #20]
 8006caa:	4619      	mov	r1, r3
 8006cac:	f04f 0c0a 	mov.w	ip, #10
 8006cb0:	4620      	mov	r0, r4
 8006cb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cb6:	3a30      	subs	r2, #48	@ 0x30
 8006cb8:	2a09      	cmp	r2, #9
 8006cba:	d903      	bls.n	8006cc4 <_vfiprintf_r+0x1cc>
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d0c6      	beq.n	8006c4e <_vfiprintf_r+0x156>
 8006cc0:	9105      	str	r1, [sp, #20]
 8006cc2:	e7c4      	b.n	8006c4e <_vfiprintf_r+0x156>
 8006cc4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006cc8:	4604      	mov	r4, r0
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e7f0      	b.n	8006cb0 <_vfiprintf_r+0x1b8>
 8006cce:	ab03      	add	r3, sp, #12
 8006cd0:	9300      	str	r3, [sp, #0]
 8006cd2:	462a      	mov	r2, r5
 8006cd4:	4b12      	ldr	r3, [pc, #72]	@ (8006d20 <_vfiprintf_r+0x228>)
 8006cd6:	a904      	add	r1, sp, #16
 8006cd8:	4630      	mov	r0, r6
 8006cda:	f3af 8000 	nop.w
 8006cde:	4607      	mov	r7, r0
 8006ce0:	1c78      	adds	r0, r7, #1
 8006ce2:	d1d6      	bne.n	8006c92 <_vfiprintf_r+0x19a>
 8006ce4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ce6:	07d9      	lsls	r1, r3, #31
 8006ce8:	d405      	bmi.n	8006cf6 <_vfiprintf_r+0x1fe>
 8006cea:	89ab      	ldrh	r3, [r5, #12]
 8006cec:	059a      	lsls	r2, r3, #22
 8006cee:	d402      	bmi.n	8006cf6 <_vfiprintf_r+0x1fe>
 8006cf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006cf2:	f7ff fdd5 	bl	80068a0 <__retarget_lock_release_recursive>
 8006cf6:	89ab      	ldrh	r3, [r5, #12]
 8006cf8:	065b      	lsls	r3, r3, #25
 8006cfa:	f53f af1f 	bmi.w	8006b3c <_vfiprintf_r+0x44>
 8006cfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d00:	e71e      	b.n	8006b40 <_vfiprintf_r+0x48>
 8006d02:	ab03      	add	r3, sp, #12
 8006d04:	9300      	str	r3, [sp, #0]
 8006d06:	462a      	mov	r2, r5
 8006d08:	4b05      	ldr	r3, [pc, #20]	@ (8006d20 <_vfiprintf_r+0x228>)
 8006d0a:	a904      	add	r1, sp, #16
 8006d0c:	4630      	mov	r0, r6
 8006d0e:	f000 f879 	bl	8006e04 <_printf_i>
 8006d12:	e7e4      	b.n	8006cde <_vfiprintf_r+0x1e6>
 8006d14:	08008568 	.word	0x08008568
 8006d18:	08008572 	.word	0x08008572
 8006d1c:	00000000 	.word	0x00000000
 8006d20:	08006ad3 	.word	0x08006ad3
 8006d24:	0800856e 	.word	0x0800856e

08006d28 <_printf_common>:
 8006d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d2c:	4616      	mov	r6, r2
 8006d2e:	4698      	mov	r8, r3
 8006d30:	688a      	ldr	r2, [r1, #8]
 8006d32:	690b      	ldr	r3, [r1, #16]
 8006d34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	bfb8      	it	lt
 8006d3c:	4613      	movlt	r3, r2
 8006d3e:	6033      	str	r3, [r6, #0]
 8006d40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006d44:	4607      	mov	r7, r0
 8006d46:	460c      	mov	r4, r1
 8006d48:	b10a      	cbz	r2, 8006d4e <_printf_common+0x26>
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	6033      	str	r3, [r6, #0]
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	0699      	lsls	r1, r3, #26
 8006d52:	bf42      	ittt	mi
 8006d54:	6833      	ldrmi	r3, [r6, #0]
 8006d56:	3302      	addmi	r3, #2
 8006d58:	6033      	strmi	r3, [r6, #0]
 8006d5a:	6825      	ldr	r5, [r4, #0]
 8006d5c:	f015 0506 	ands.w	r5, r5, #6
 8006d60:	d106      	bne.n	8006d70 <_printf_common+0x48>
 8006d62:	f104 0a19 	add.w	sl, r4, #25
 8006d66:	68e3      	ldr	r3, [r4, #12]
 8006d68:	6832      	ldr	r2, [r6, #0]
 8006d6a:	1a9b      	subs	r3, r3, r2
 8006d6c:	42ab      	cmp	r3, r5
 8006d6e:	dc26      	bgt.n	8006dbe <_printf_common+0x96>
 8006d70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006d74:	6822      	ldr	r2, [r4, #0]
 8006d76:	3b00      	subs	r3, #0
 8006d78:	bf18      	it	ne
 8006d7a:	2301      	movne	r3, #1
 8006d7c:	0692      	lsls	r2, r2, #26
 8006d7e:	d42b      	bmi.n	8006dd8 <_printf_common+0xb0>
 8006d80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d84:	4641      	mov	r1, r8
 8006d86:	4638      	mov	r0, r7
 8006d88:	47c8      	blx	r9
 8006d8a:	3001      	adds	r0, #1
 8006d8c:	d01e      	beq.n	8006dcc <_printf_common+0xa4>
 8006d8e:	6823      	ldr	r3, [r4, #0]
 8006d90:	6922      	ldr	r2, [r4, #16]
 8006d92:	f003 0306 	and.w	r3, r3, #6
 8006d96:	2b04      	cmp	r3, #4
 8006d98:	bf02      	ittt	eq
 8006d9a:	68e5      	ldreq	r5, [r4, #12]
 8006d9c:	6833      	ldreq	r3, [r6, #0]
 8006d9e:	1aed      	subeq	r5, r5, r3
 8006da0:	68a3      	ldr	r3, [r4, #8]
 8006da2:	bf0c      	ite	eq
 8006da4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006da8:	2500      	movne	r5, #0
 8006daa:	4293      	cmp	r3, r2
 8006dac:	bfc4      	itt	gt
 8006dae:	1a9b      	subgt	r3, r3, r2
 8006db0:	18ed      	addgt	r5, r5, r3
 8006db2:	2600      	movs	r6, #0
 8006db4:	341a      	adds	r4, #26
 8006db6:	42b5      	cmp	r5, r6
 8006db8:	d11a      	bne.n	8006df0 <_printf_common+0xc8>
 8006dba:	2000      	movs	r0, #0
 8006dbc:	e008      	b.n	8006dd0 <_printf_common+0xa8>
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	4652      	mov	r2, sl
 8006dc2:	4641      	mov	r1, r8
 8006dc4:	4638      	mov	r0, r7
 8006dc6:	47c8      	blx	r9
 8006dc8:	3001      	adds	r0, #1
 8006dca:	d103      	bne.n	8006dd4 <_printf_common+0xac>
 8006dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dd4:	3501      	adds	r5, #1
 8006dd6:	e7c6      	b.n	8006d66 <_printf_common+0x3e>
 8006dd8:	18e1      	adds	r1, r4, r3
 8006dda:	1c5a      	adds	r2, r3, #1
 8006ddc:	2030      	movs	r0, #48	@ 0x30
 8006dde:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006de2:	4422      	add	r2, r4
 8006de4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006de8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006dec:	3302      	adds	r3, #2
 8006dee:	e7c7      	b.n	8006d80 <_printf_common+0x58>
 8006df0:	2301      	movs	r3, #1
 8006df2:	4622      	mov	r2, r4
 8006df4:	4641      	mov	r1, r8
 8006df6:	4638      	mov	r0, r7
 8006df8:	47c8      	blx	r9
 8006dfa:	3001      	adds	r0, #1
 8006dfc:	d0e6      	beq.n	8006dcc <_printf_common+0xa4>
 8006dfe:	3601      	adds	r6, #1
 8006e00:	e7d9      	b.n	8006db6 <_printf_common+0x8e>
	...

08006e04 <_printf_i>:
 8006e04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e08:	7e0f      	ldrb	r7, [r1, #24]
 8006e0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006e0c:	2f78      	cmp	r7, #120	@ 0x78
 8006e0e:	4691      	mov	r9, r2
 8006e10:	4680      	mov	r8, r0
 8006e12:	460c      	mov	r4, r1
 8006e14:	469a      	mov	sl, r3
 8006e16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006e1a:	d807      	bhi.n	8006e2c <_printf_i+0x28>
 8006e1c:	2f62      	cmp	r7, #98	@ 0x62
 8006e1e:	d80a      	bhi.n	8006e36 <_printf_i+0x32>
 8006e20:	2f00      	cmp	r7, #0
 8006e22:	f000 80d2 	beq.w	8006fca <_printf_i+0x1c6>
 8006e26:	2f58      	cmp	r7, #88	@ 0x58
 8006e28:	f000 80b9 	beq.w	8006f9e <_printf_i+0x19a>
 8006e2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006e34:	e03a      	b.n	8006eac <_printf_i+0xa8>
 8006e36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006e3a:	2b15      	cmp	r3, #21
 8006e3c:	d8f6      	bhi.n	8006e2c <_printf_i+0x28>
 8006e3e:	a101      	add	r1, pc, #4	@ (adr r1, 8006e44 <_printf_i+0x40>)
 8006e40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e44:	08006e9d 	.word	0x08006e9d
 8006e48:	08006eb1 	.word	0x08006eb1
 8006e4c:	08006e2d 	.word	0x08006e2d
 8006e50:	08006e2d 	.word	0x08006e2d
 8006e54:	08006e2d 	.word	0x08006e2d
 8006e58:	08006e2d 	.word	0x08006e2d
 8006e5c:	08006eb1 	.word	0x08006eb1
 8006e60:	08006e2d 	.word	0x08006e2d
 8006e64:	08006e2d 	.word	0x08006e2d
 8006e68:	08006e2d 	.word	0x08006e2d
 8006e6c:	08006e2d 	.word	0x08006e2d
 8006e70:	08006fb1 	.word	0x08006fb1
 8006e74:	08006edb 	.word	0x08006edb
 8006e78:	08006f6b 	.word	0x08006f6b
 8006e7c:	08006e2d 	.word	0x08006e2d
 8006e80:	08006e2d 	.word	0x08006e2d
 8006e84:	08006fd3 	.word	0x08006fd3
 8006e88:	08006e2d 	.word	0x08006e2d
 8006e8c:	08006edb 	.word	0x08006edb
 8006e90:	08006e2d 	.word	0x08006e2d
 8006e94:	08006e2d 	.word	0x08006e2d
 8006e98:	08006f73 	.word	0x08006f73
 8006e9c:	6833      	ldr	r3, [r6, #0]
 8006e9e:	1d1a      	adds	r2, r3, #4
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	6032      	str	r2, [r6, #0]
 8006ea4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ea8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006eac:	2301      	movs	r3, #1
 8006eae:	e09d      	b.n	8006fec <_printf_i+0x1e8>
 8006eb0:	6833      	ldr	r3, [r6, #0]
 8006eb2:	6820      	ldr	r0, [r4, #0]
 8006eb4:	1d19      	adds	r1, r3, #4
 8006eb6:	6031      	str	r1, [r6, #0]
 8006eb8:	0606      	lsls	r6, r0, #24
 8006eba:	d501      	bpl.n	8006ec0 <_printf_i+0xbc>
 8006ebc:	681d      	ldr	r5, [r3, #0]
 8006ebe:	e003      	b.n	8006ec8 <_printf_i+0xc4>
 8006ec0:	0645      	lsls	r5, r0, #25
 8006ec2:	d5fb      	bpl.n	8006ebc <_printf_i+0xb8>
 8006ec4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006ec8:	2d00      	cmp	r5, #0
 8006eca:	da03      	bge.n	8006ed4 <_printf_i+0xd0>
 8006ecc:	232d      	movs	r3, #45	@ 0x2d
 8006ece:	426d      	negs	r5, r5
 8006ed0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ed4:	4859      	ldr	r0, [pc, #356]	@ (800703c <_printf_i+0x238>)
 8006ed6:	230a      	movs	r3, #10
 8006ed8:	e011      	b.n	8006efe <_printf_i+0xfa>
 8006eda:	6821      	ldr	r1, [r4, #0]
 8006edc:	6833      	ldr	r3, [r6, #0]
 8006ede:	0608      	lsls	r0, r1, #24
 8006ee0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ee4:	d402      	bmi.n	8006eec <_printf_i+0xe8>
 8006ee6:	0649      	lsls	r1, r1, #25
 8006ee8:	bf48      	it	mi
 8006eea:	b2ad      	uxthmi	r5, r5
 8006eec:	2f6f      	cmp	r7, #111	@ 0x6f
 8006eee:	4853      	ldr	r0, [pc, #332]	@ (800703c <_printf_i+0x238>)
 8006ef0:	6033      	str	r3, [r6, #0]
 8006ef2:	bf14      	ite	ne
 8006ef4:	230a      	movne	r3, #10
 8006ef6:	2308      	moveq	r3, #8
 8006ef8:	2100      	movs	r1, #0
 8006efa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006efe:	6866      	ldr	r6, [r4, #4]
 8006f00:	60a6      	str	r6, [r4, #8]
 8006f02:	2e00      	cmp	r6, #0
 8006f04:	bfa2      	ittt	ge
 8006f06:	6821      	ldrge	r1, [r4, #0]
 8006f08:	f021 0104 	bicge.w	r1, r1, #4
 8006f0c:	6021      	strge	r1, [r4, #0]
 8006f0e:	b90d      	cbnz	r5, 8006f14 <_printf_i+0x110>
 8006f10:	2e00      	cmp	r6, #0
 8006f12:	d04b      	beq.n	8006fac <_printf_i+0x1a8>
 8006f14:	4616      	mov	r6, r2
 8006f16:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f1a:	fb03 5711 	mls	r7, r3, r1, r5
 8006f1e:	5dc7      	ldrb	r7, [r0, r7]
 8006f20:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006f24:	462f      	mov	r7, r5
 8006f26:	42bb      	cmp	r3, r7
 8006f28:	460d      	mov	r5, r1
 8006f2a:	d9f4      	bls.n	8006f16 <_printf_i+0x112>
 8006f2c:	2b08      	cmp	r3, #8
 8006f2e:	d10b      	bne.n	8006f48 <_printf_i+0x144>
 8006f30:	6823      	ldr	r3, [r4, #0]
 8006f32:	07df      	lsls	r7, r3, #31
 8006f34:	d508      	bpl.n	8006f48 <_printf_i+0x144>
 8006f36:	6923      	ldr	r3, [r4, #16]
 8006f38:	6861      	ldr	r1, [r4, #4]
 8006f3a:	4299      	cmp	r1, r3
 8006f3c:	bfde      	ittt	le
 8006f3e:	2330      	movle	r3, #48	@ 0x30
 8006f40:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006f44:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006f48:	1b92      	subs	r2, r2, r6
 8006f4a:	6122      	str	r2, [r4, #16]
 8006f4c:	f8cd a000 	str.w	sl, [sp]
 8006f50:	464b      	mov	r3, r9
 8006f52:	aa03      	add	r2, sp, #12
 8006f54:	4621      	mov	r1, r4
 8006f56:	4640      	mov	r0, r8
 8006f58:	f7ff fee6 	bl	8006d28 <_printf_common>
 8006f5c:	3001      	adds	r0, #1
 8006f5e:	d14a      	bne.n	8006ff6 <_printf_i+0x1f2>
 8006f60:	f04f 30ff 	mov.w	r0, #4294967295
 8006f64:	b004      	add	sp, #16
 8006f66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f6a:	6823      	ldr	r3, [r4, #0]
 8006f6c:	f043 0320 	orr.w	r3, r3, #32
 8006f70:	6023      	str	r3, [r4, #0]
 8006f72:	4833      	ldr	r0, [pc, #204]	@ (8007040 <_printf_i+0x23c>)
 8006f74:	2778      	movs	r7, #120	@ 0x78
 8006f76:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006f7a:	6823      	ldr	r3, [r4, #0]
 8006f7c:	6831      	ldr	r1, [r6, #0]
 8006f7e:	061f      	lsls	r7, r3, #24
 8006f80:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f84:	d402      	bmi.n	8006f8c <_printf_i+0x188>
 8006f86:	065f      	lsls	r7, r3, #25
 8006f88:	bf48      	it	mi
 8006f8a:	b2ad      	uxthmi	r5, r5
 8006f8c:	6031      	str	r1, [r6, #0]
 8006f8e:	07d9      	lsls	r1, r3, #31
 8006f90:	bf44      	itt	mi
 8006f92:	f043 0320 	orrmi.w	r3, r3, #32
 8006f96:	6023      	strmi	r3, [r4, #0]
 8006f98:	b11d      	cbz	r5, 8006fa2 <_printf_i+0x19e>
 8006f9a:	2310      	movs	r3, #16
 8006f9c:	e7ac      	b.n	8006ef8 <_printf_i+0xf4>
 8006f9e:	4827      	ldr	r0, [pc, #156]	@ (800703c <_printf_i+0x238>)
 8006fa0:	e7e9      	b.n	8006f76 <_printf_i+0x172>
 8006fa2:	6823      	ldr	r3, [r4, #0]
 8006fa4:	f023 0320 	bic.w	r3, r3, #32
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	e7f6      	b.n	8006f9a <_printf_i+0x196>
 8006fac:	4616      	mov	r6, r2
 8006fae:	e7bd      	b.n	8006f2c <_printf_i+0x128>
 8006fb0:	6833      	ldr	r3, [r6, #0]
 8006fb2:	6825      	ldr	r5, [r4, #0]
 8006fb4:	6961      	ldr	r1, [r4, #20]
 8006fb6:	1d18      	adds	r0, r3, #4
 8006fb8:	6030      	str	r0, [r6, #0]
 8006fba:	062e      	lsls	r6, r5, #24
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	d501      	bpl.n	8006fc4 <_printf_i+0x1c0>
 8006fc0:	6019      	str	r1, [r3, #0]
 8006fc2:	e002      	b.n	8006fca <_printf_i+0x1c6>
 8006fc4:	0668      	lsls	r0, r5, #25
 8006fc6:	d5fb      	bpl.n	8006fc0 <_printf_i+0x1bc>
 8006fc8:	8019      	strh	r1, [r3, #0]
 8006fca:	2300      	movs	r3, #0
 8006fcc:	6123      	str	r3, [r4, #16]
 8006fce:	4616      	mov	r6, r2
 8006fd0:	e7bc      	b.n	8006f4c <_printf_i+0x148>
 8006fd2:	6833      	ldr	r3, [r6, #0]
 8006fd4:	1d1a      	adds	r2, r3, #4
 8006fd6:	6032      	str	r2, [r6, #0]
 8006fd8:	681e      	ldr	r6, [r3, #0]
 8006fda:	6862      	ldr	r2, [r4, #4]
 8006fdc:	2100      	movs	r1, #0
 8006fde:	4630      	mov	r0, r6
 8006fe0:	f7f9 f91e 	bl	8000220 <memchr>
 8006fe4:	b108      	cbz	r0, 8006fea <_printf_i+0x1e6>
 8006fe6:	1b80      	subs	r0, r0, r6
 8006fe8:	6060      	str	r0, [r4, #4]
 8006fea:	6863      	ldr	r3, [r4, #4]
 8006fec:	6123      	str	r3, [r4, #16]
 8006fee:	2300      	movs	r3, #0
 8006ff0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ff4:	e7aa      	b.n	8006f4c <_printf_i+0x148>
 8006ff6:	6923      	ldr	r3, [r4, #16]
 8006ff8:	4632      	mov	r2, r6
 8006ffa:	4649      	mov	r1, r9
 8006ffc:	4640      	mov	r0, r8
 8006ffe:	47d0      	blx	sl
 8007000:	3001      	adds	r0, #1
 8007002:	d0ad      	beq.n	8006f60 <_printf_i+0x15c>
 8007004:	6823      	ldr	r3, [r4, #0]
 8007006:	079b      	lsls	r3, r3, #30
 8007008:	d413      	bmi.n	8007032 <_printf_i+0x22e>
 800700a:	68e0      	ldr	r0, [r4, #12]
 800700c:	9b03      	ldr	r3, [sp, #12]
 800700e:	4298      	cmp	r0, r3
 8007010:	bfb8      	it	lt
 8007012:	4618      	movlt	r0, r3
 8007014:	e7a6      	b.n	8006f64 <_printf_i+0x160>
 8007016:	2301      	movs	r3, #1
 8007018:	4632      	mov	r2, r6
 800701a:	4649      	mov	r1, r9
 800701c:	4640      	mov	r0, r8
 800701e:	47d0      	blx	sl
 8007020:	3001      	adds	r0, #1
 8007022:	d09d      	beq.n	8006f60 <_printf_i+0x15c>
 8007024:	3501      	adds	r5, #1
 8007026:	68e3      	ldr	r3, [r4, #12]
 8007028:	9903      	ldr	r1, [sp, #12]
 800702a:	1a5b      	subs	r3, r3, r1
 800702c:	42ab      	cmp	r3, r5
 800702e:	dcf2      	bgt.n	8007016 <_printf_i+0x212>
 8007030:	e7eb      	b.n	800700a <_printf_i+0x206>
 8007032:	2500      	movs	r5, #0
 8007034:	f104 0619 	add.w	r6, r4, #25
 8007038:	e7f5      	b.n	8007026 <_printf_i+0x222>
 800703a:	bf00      	nop
 800703c:	08008579 	.word	0x08008579
 8007040:	0800858a 	.word	0x0800858a

08007044 <__sflush_r>:
 8007044:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800704c:	0716      	lsls	r6, r2, #28
 800704e:	4605      	mov	r5, r0
 8007050:	460c      	mov	r4, r1
 8007052:	d454      	bmi.n	80070fe <__sflush_r+0xba>
 8007054:	684b      	ldr	r3, [r1, #4]
 8007056:	2b00      	cmp	r3, #0
 8007058:	dc02      	bgt.n	8007060 <__sflush_r+0x1c>
 800705a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800705c:	2b00      	cmp	r3, #0
 800705e:	dd48      	ble.n	80070f2 <__sflush_r+0xae>
 8007060:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007062:	2e00      	cmp	r6, #0
 8007064:	d045      	beq.n	80070f2 <__sflush_r+0xae>
 8007066:	2300      	movs	r3, #0
 8007068:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800706c:	682f      	ldr	r7, [r5, #0]
 800706e:	6a21      	ldr	r1, [r4, #32]
 8007070:	602b      	str	r3, [r5, #0]
 8007072:	d030      	beq.n	80070d6 <__sflush_r+0x92>
 8007074:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007076:	89a3      	ldrh	r3, [r4, #12]
 8007078:	0759      	lsls	r1, r3, #29
 800707a:	d505      	bpl.n	8007088 <__sflush_r+0x44>
 800707c:	6863      	ldr	r3, [r4, #4]
 800707e:	1ad2      	subs	r2, r2, r3
 8007080:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007082:	b10b      	cbz	r3, 8007088 <__sflush_r+0x44>
 8007084:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007086:	1ad2      	subs	r2, r2, r3
 8007088:	2300      	movs	r3, #0
 800708a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800708c:	6a21      	ldr	r1, [r4, #32]
 800708e:	4628      	mov	r0, r5
 8007090:	47b0      	blx	r6
 8007092:	1c43      	adds	r3, r0, #1
 8007094:	89a3      	ldrh	r3, [r4, #12]
 8007096:	d106      	bne.n	80070a6 <__sflush_r+0x62>
 8007098:	6829      	ldr	r1, [r5, #0]
 800709a:	291d      	cmp	r1, #29
 800709c:	d82b      	bhi.n	80070f6 <__sflush_r+0xb2>
 800709e:	4a2a      	ldr	r2, [pc, #168]	@ (8007148 <__sflush_r+0x104>)
 80070a0:	410a      	asrs	r2, r1
 80070a2:	07d6      	lsls	r6, r2, #31
 80070a4:	d427      	bmi.n	80070f6 <__sflush_r+0xb2>
 80070a6:	2200      	movs	r2, #0
 80070a8:	6062      	str	r2, [r4, #4]
 80070aa:	04d9      	lsls	r1, r3, #19
 80070ac:	6922      	ldr	r2, [r4, #16]
 80070ae:	6022      	str	r2, [r4, #0]
 80070b0:	d504      	bpl.n	80070bc <__sflush_r+0x78>
 80070b2:	1c42      	adds	r2, r0, #1
 80070b4:	d101      	bne.n	80070ba <__sflush_r+0x76>
 80070b6:	682b      	ldr	r3, [r5, #0]
 80070b8:	b903      	cbnz	r3, 80070bc <__sflush_r+0x78>
 80070ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80070bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070be:	602f      	str	r7, [r5, #0]
 80070c0:	b1b9      	cbz	r1, 80070f2 <__sflush_r+0xae>
 80070c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070c6:	4299      	cmp	r1, r3
 80070c8:	d002      	beq.n	80070d0 <__sflush_r+0x8c>
 80070ca:	4628      	mov	r0, r5
 80070cc:	f7ff fbea 	bl	80068a4 <_free_r>
 80070d0:	2300      	movs	r3, #0
 80070d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80070d4:	e00d      	b.n	80070f2 <__sflush_r+0xae>
 80070d6:	2301      	movs	r3, #1
 80070d8:	4628      	mov	r0, r5
 80070da:	47b0      	blx	r6
 80070dc:	4602      	mov	r2, r0
 80070de:	1c50      	adds	r0, r2, #1
 80070e0:	d1c9      	bne.n	8007076 <__sflush_r+0x32>
 80070e2:	682b      	ldr	r3, [r5, #0]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d0c6      	beq.n	8007076 <__sflush_r+0x32>
 80070e8:	2b1d      	cmp	r3, #29
 80070ea:	d001      	beq.n	80070f0 <__sflush_r+0xac>
 80070ec:	2b16      	cmp	r3, #22
 80070ee:	d11e      	bne.n	800712e <__sflush_r+0xea>
 80070f0:	602f      	str	r7, [r5, #0]
 80070f2:	2000      	movs	r0, #0
 80070f4:	e022      	b.n	800713c <__sflush_r+0xf8>
 80070f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070fa:	b21b      	sxth	r3, r3
 80070fc:	e01b      	b.n	8007136 <__sflush_r+0xf2>
 80070fe:	690f      	ldr	r7, [r1, #16]
 8007100:	2f00      	cmp	r7, #0
 8007102:	d0f6      	beq.n	80070f2 <__sflush_r+0xae>
 8007104:	0793      	lsls	r3, r2, #30
 8007106:	680e      	ldr	r6, [r1, #0]
 8007108:	bf08      	it	eq
 800710a:	694b      	ldreq	r3, [r1, #20]
 800710c:	600f      	str	r7, [r1, #0]
 800710e:	bf18      	it	ne
 8007110:	2300      	movne	r3, #0
 8007112:	eba6 0807 	sub.w	r8, r6, r7
 8007116:	608b      	str	r3, [r1, #8]
 8007118:	f1b8 0f00 	cmp.w	r8, #0
 800711c:	dde9      	ble.n	80070f2 <__sflush_r+0xae>
 800711e:	6a21      	ldr	r1, [r4, #32]
 8007120:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007122:	4643      	mov	r3, r8
 8007124:	463a      	mov	r2, r7
 8007126:	4628      	mov	r0, r5
 8007128:	47b0      	blx	r6
 800712a:	2800      	cmp	r0, #0
 800712c:	dc08      	bgt.n	8007140 <__sflush_r+0xfc>
 800712e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007136:	81a3      	strh	r3, [r4, #12]
 8007138:	f04f 30ff 	mov.w	r0, #4294967295
 800713c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007140:	4407      	add	r7, r0
 8007142:	eba8 0800 	sub.w	r8, r8, r0
 8007146:	e7e7      	b.n	8007118 <__sflush_r+0xd4>
 8007148:	dfbffffe 	.word	0xdfbffffe

0800714c <_fflush_r>:
 800714c:	b538      	push	{r3, r4, r5, lr}
 800714e:	690b      	ldr	r3, [r1, #16]
 8007150:	4605      	mov	r5, r0
 8007152:	460c      	mov	r4, r1
 8007154:	b913      	cbnz	r3, 800715c <_fflush_r+0x10>
 8007156:	2500      	movs	r5, #0
 8007158:	4628      	mov	r0, r5
 800715a:	bd38      	pop	{r3, r4, r5, pc}
 800715c:	b118      	cbz	r0, 8007166 <_fflush_r+0x1a>
 800715e:	6a03      	ldr	r3, [r0, #32]
 8007160:	b90b      	cbnz	r3, 8007166 <_fflush_r+0x1a>
 8007162:	f7ff f8e9 	bl	8006338 <__sinit>
 8007166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d0f3      	beq.n	8007156 <_fflush_r+0xa>
 800716e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007170:	07d0      	lsls	r0, r2, #31
 8007172:	d404      	bmi.n	800717e <_fflush_r+0x32>
 8007174:	0599      	lsls	r1, r3, #22
 8007176:	d402      	bmi.n	800717e <_fflush_r+0x32>
 8007178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800717a:	f7ff fb90 	bl	800689e <__retarget_lock_acquire_recursive>
 800717e:	4628      	mov	r0, r5
 8007180:	4621      	mov	r1, r4
 8007182:	f7ff ff5f 	bl	8007044 <__sflush_r>
 8007186:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007188:	07da      	lsls	r2, r3, #31
 800718a:	4605      	mov	r5, r0
 800718c:	d4e4      	bmi.n	8007158 <_fflush_r+0xc>
 800718e:	89a3      	ldrh	r3, [r4, #12]
 8007190:	059b      	lsls	r3, r3, #22
 8007192:	d4e1      	bmi.n	8007158 <_fflush_r+0xc>
 8007194:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007196:	f7ff fb83 	bl	80068a0 <__retarget_lock_release_recursive>
 800719a:	e7dd      	b.n	8007158 <_fflush_r+0xc>

0800719c <__swhatbuf_r>:
 800719c:	b570      	push	{r4, r5, r6, lr}
 800719e:	460c      	mov	r4, r1
 80071a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071a4:	2900      	cmp	r1, #0
 80071a6:	b096      	sub	sp, #88	@ 0x58
 80071a8:	4615      	mov	r5, r2
 80071aa:	461e      	mov	r6, r3
 80071ac:	da0d      	bge.n	80071ca <__swhatbuf_r+0x2e>
 80071ae:	89a3      	ldrh	r3, [r4, #12]
 80071b0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80071b4:	f04f 0100 	mov.w	r1, #0
 80071b8:	bf14      	ite	ne
 80071ba:	2340      	movne	r3, #64	@ 0x40
 80071bc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80071c0:	2000      	movs	r0, #0
 80071c2:	6031      	str	r1, [r6, #0]
 80071c4:	602b      	str	r3, [r5, #0]
 80071c6:	b016      	add	sp, #88	@ 0x58
 80071c8:	bd70      	pop	{r4, r5, r6, pc}
 80071ca:	466a      	mov	r2, sp
 80071cc:	f000 f848 	bl	8007260 <_fstat_r>
 80071d0:	2800      	cmp	r0, #0
 80071d2:	dbec      	blt.n	80071ae <__swhatbuf_r+0x12>
 80071d4:	9901      	ldr	r1, [sp, #4]
 80071d6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80071da:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80071de:	4259      	negs	r1, r3
 80071e0:	4159      	adcs	r1, r3
 80071e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80071e6:	e7eb      	b.n	80071c0 <__swhatbuf_r+0x24>

080071e8 <__smakebuf_r>:
 80071e8:	898b      	ldrh	r3, [r1, #12]
 80071ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071ec:	079d      	lsls	r5, r3, #30
 80071ee:	4606      	mov	r6, r0
 80071f0:	460c      	mov	r4, r1
 80071f2:	d507      	bpl.n	8007204 <__smakebuf_r+0x1c>
 80071f4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80071f8:	6023      	str	r3, [r4, #0]
 80071fa:	6123      	str	r3, [r4, #16]
 80071fc:	2301      	movs	r3, #1
 80071fe:	6163      	str	r3, [r4, #20]
 8007200:	b003      	add	sp, #12
 8007202:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007204:	ab01      	add	r3, sp, #4
 8007206:	466a      	mov	r2, sp
 8007208:	f7ff ffc8 	bl	800719c <__swhatbuf_r>
 800720c:	9f00      	ldr	r7, [sp, #0]
 800720e:	4605      	mov	r5, r0
 8007210:	4639      	mov	r1, r7
 8007212:	4630      	mov	r0, r6
 8007214:	f7ff fbba 	bl	800698c <_malloc_r>
 8007218:	b948      	cbnz	r0, 800722e <__smakebuf_r+0x46>
 800721a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800721e:	059a      	lsls	r2, r3, #22
 8007220:	d4ee      	bmi.n	8007200 <__smakebuf_r+0x18>
 8007222:	f023 0303 	bic.w	r3, r3, #3
 8007226:	f043 0302 	orr.w	r3, r3, #2
 800722a:	81a3      	strh	r3, [r4, #12]
 800722c:	e7e2      	b.n	80071f4 <__smakebuf_r+0xc>
 800722e:	89a3      	ldrh	r3, [r4, #12]
 8007230:	6020      	str	r0, [r4, #0]
 8007232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007236:	81a3      	strh	r3, [r4, #12]
 8007238:	9b01      	ldr	r3, [sp, #4]
 800723a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800723e:	b15b      	cbz	r3, 8007258 <__smakebuf_r+0x70>
 8007240:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007244:	4630      	mov	r0, r6
 8007246:	f000 f81d 	bl	8007284 <_isatty_r>
 800724a:	b128      	cbz	r0, 8007258 <__smakebuf_r+0x70>
 800724c:	89a3      	ldrh	r3, [r4, #12]
 800724e:	f023 0303 	bic.w	r3, r3, #3
 8007252:	f043 0301 	orr.w	r3, r3, #1
 8007256:	81a3      	strh	r3, [r4, #12]
 8007258:	89a3      	ldrh	r3, [r4, #12]
 800725a:	431d      	orrs	r5, r3
 800725c:	81a5      	strh	r5, [r4, #12]
 800725e:	e7cf      	b.n	8007200 <__smakebuf_r+0x18>

08007260 <_fstat_r>:
 8007260:	b538      	push	{r3, r4, r5, lr}
 8007262:	4d07      	ldr	r5, [pc, #28]	@ (8007280 <_fstat_r+0x20>)
 8007264:	2300      	movs	r3, #0
 8007266:	4604      	mov	r4, r0
 8007268:	4608      	mov	r0, r1
 800726a:	4611      	mov	r1, r2
 800726c:	602b      	str	r3, [r5, #0]
 800726e:	f7fb fa50 	bl	8002712 <_fstat>
 8007272:	1c43      	adds	r3, r0, #1
 8007274:	d102      	bne.n	800727c <_fstat_r+0x1c>
 8007276:	682b      	ldr	r3, [r5, #0]
 8007278:	b103      	cbz	r3, 800727c <_fstat_r+0x1c>
 800727a:	6023      	str	r3, [r4, #0]
 800727c:	bd38      	pop	{r3, r4, r5, pc}
 800727e:	bf00      	nop
 8007280:	200004e8 	.word	0x200004e8

08007284 <_isatty_r>:
 8007284:	b538      	push	{r3, r4, r5, lr}
 8007286:	4d06      	ldr	r5, [pc, #24]	@ (80072a0 <_isatty_r+0x1c>)
 8007288:	2300      	movs	r3, #0
 800728a:	4604      	mov	r4, r0
 800728c:	4608      	mov	r0, r1
 800728e:	602b      	str	r3, [r5, #0]
 8007290:	f7fb fa4f 	bl	8002732 <_isatty>
 8007294:	1c43      	adds	r3, r0, #1
 8007296:	d102      	bne.n	800729e <_isatty_r+0x1a>
 8007298:	682b      	ldr	r3, [r5, #0]
 800729a:	b103      	cbz	r3, 800729e <_isatty_r+0x1a>
 800729c:	6023      	str	r3, [r4, #0]
 800729e:	bd38      	pop	{r3, r4, r5, pc}
 80072a0:	200004e8 	.word	0x200004e8

080072a4 <_sbrk_r>:
 80072a4:	b538      	push	{r3, r4, r5, lr}
 80072a6:	4d06      	ldr	r5, [pc, #24]	@ (80072c0 <_sbrk_r+0x1c>)
 80072a8:	2300      	movs	r3, #0
 80072aa:	4604      	mov	r4, r0
 80072ac:	4608      	mov	r0, r1
 80072ae:	602b      	str	r3, [r5, #0]
 80072b0:	f7fb fa58 	bl	8002764 <_sbrk>
 80072b4:	1c43      	adds	r3, r0, #1
 80072b6:	d102      	bne.n	80072be <_sbrk_r+0x1a>
 80072b8:	682b      	ldr	r3, [r5, #0]
 80072ba:	b103      	cbz	r3, 80072be <_sbrk_r+0x1a>
 80072bc:	6023      	str	r3, [r4, #0]
 80072be:	bd38      	pop	{r3, r4, r5, pc}
 80072c0:	200004e8 	.word	0x200004e8
 80072c4:	00000000 	.word	0x00000000

080072c8 <cos>:
 80072c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80072ca:	ec53 2b10 	vmov	r2, r3, d0
 80072ce:	4826      	ldr	r0, [pc, #152]	@ (8007368 <cos+0xa0>)
 80072d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80072d4:	4281      	cmp	r1, r0
 80072d6:	d806      	bhi.n	80072e6 <cos+0x1e>
 80072d8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007360 <cos+0x98>
 80072dc:	b005      	add	sp, #20
 80072de:	f85d eb04 	ldr.w	lr, [sp], #4
 80072e2:	f000 b899 	b.w	8007418 <__kernel_cos>
 80072e6:	4821      	ldr	r0, [pc, #132]	@ (800736c <cos+0xa4>)
 80072e8:	4281      	cmp	r1, r0
 80072ea:	d908      	bls.n	80072fe <cos+0x36>
 80072ec:	4610      	mov	r0, r2
 80072ee:	4619      	mov	r1, r3
 80072f0:	f7f8 ffea 	bl	80002c8 <__aeabi_dsub>
 80072f4:	ec41 0b10 	vmov	d0, r0, r1
 80072f8:	b005      	add	sp, #20
 80072fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80072fe:	4668      	mov	r0, sp
 8007300:	f000 fa0e 	bl	8007720 <__ieee754_rem_pio2>
 8007304:	f000 0003 	and.w	r0, r0, #3
 8007308:	2801      	cmp	r0, #1
 800730a:	d00b      	beq.n	8007324 <cos+0x5c>
 800730c:	2802      	cmp	r0, #2
 800730e:	d015      	beq.n	800733c <cos+0x74>
 8007310:	b9d8      	cbnz	r0, 800734a <cos+0x82>
 8007312:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007316:	ed9d 0b00 	vldr	d0, [sp]
 800731a:	f000 f87d 	bl	8007418 <__kernel_cos>
 800731e:	ec51 0b10 	vmov	r0, r1, d0
 8007322:	e7e7      	b.n	80072f4 <cos+0x2c>
 8007324:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007328:	ed9d 0b00 	vldr	d0, [sp]
 800732c:	f000 f93c 	bl	80075a8 <__kernel_sin>
 8007330:	ec53 2b10 	vmov	r2, r3, d0
 8007334:	4610      	mov	r0, r2
 8007336:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800733a:	e7db      	b.n	80072f4 <cos+0x2c>
 800733c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007340:	ed9d 0b00 	vldr	d0, [sp]
 8007344:	f000 f868 	bl	8007418 <__kernel_cos>
 8007348:	e7f2      	b.n	8007330 <cos+0x68>
 800734a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800734e:	ed9d 0b00 	vldr	d0, [sp]
 8007352:	2001      	movs	r0, #1
 8007354:	f000 f928 	bl	80075a8 <__kernel_sin>
 8007358:	e7e1      	b.n	800731e <cos+0x56>
 800735a:	bf00      	nop
 800735c:	f3af 8000 	nop.w
	...
 8007368:	3fe921fb 	.word	0x3fe921fb
 800736c:	7fefffff 	.word	0x7fefffff

08007370 <sin>:
 8007370:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007372:	ec53 2b10 	vmov	r2, r3, d0
 8007376:	4826      	ldr	r0, [pc, #152]	@ (8007410 <sin+0xa0>)
 8007378:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800737c:	4281      	cmp	r1, r0
 800737e:	d807      	bhi.n	8007390 <sin+0x20>
 8007380:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007408 <sin+0x98>
 8007384:	2000      	movs	r0, #0
 8007386:	b005      	add	sp, #20
 8007388:	f85d eb04 	ldr.w	lr, [sp], #4
 800738c:	f000 b90c 	b.w	80075a8 <__kernel_sin>
 8007390:	4820      	ldr	r0, [pc, #128]	@ (8007414 <sin+0xa4>)
 8007392:	4281      	cmp	r1, r0
 8007394:	d908      	bls.n	80073a8 <sin+0x38>
 8007396:	4610      	mov	r0, r2
 8007398:	4619      	mov	r1, r3
 800739a:	f7f8 ff95 	bl	80002c8 <__aeabi_dsub>
 800739e:	ec41 0b10 	vmov	d0, r0, r1
 80073a2:	b005      	add	sp, #20
 80073a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80073a8:	4668      	mov	r0, sp
 80073aa:	f000 f9b9 	bl	8007720 <__ieee754_rem_pio2>
 80073ae:	f000 0003 	and.w	r0, r0, #3
 80073b2:	2801      	cmp	r0, #1
 80073b4:	d00c      	beq.n	80073d0 <sin+0x60>
 80073b6:	2802      	cmp	r0, #2
 80073b8:	d011      	beq.n	80073de <sin+0x6e>
 80073ba:	b9e8      	cbnz	r0, 80073f8 <sin+0x88>
 80073bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80073c0:	ed9d 0b00 	vldr	d0, [sp]
 80073c4:	2001      	movs	r0, #1
 80073c6:	f000 f8ef 	bl	80075a8 <__kernel_sin>
 80073ca:	ec51 0b10 	vmov	r0, r1, d0
 80073ce:	e7e6      	b.n	800739e <sin+0x2e>
 80073d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80073d4:	ed9d 0b00 	vldr	d0, [sp]
 80073d8:	f000 f81e 	bl	8007418 <__kernel_cos>
 80073dc:	e7f5      	b.n	80073ca <sin+0x5a>
 80073de:	ed9d 1b02 	vldr	d1, [sp, #8]
 80073e2:	ed9d 0b00 	vldr	d0, [sp]
 80073e6:	2001      	movs	r0, #1
 80073e8:	f000 f8de 	bl	80075a8 <__kernel_sin>
 80073ec:	ec53 2b10 	vmov	r2, r3, d0
 80073f0:	4610      	mov	r0, r2
 80073f2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80073f6:	e7d2      	b.n	800739e <sin+0x2e>
 80073f8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80073fc:	ed9d 0b00 	vldr	d0, [sp]
 8007400:	f000 f80a 	bl	8007418 <__kernel_cos>
 8007404:	e7f2      	b.n	80073ec <sin+0x7c>
 8007406:	bf00      	nop
	...
 8007410:	3fe921fb 	.word	0x3fe921fb
 8007414:	7fefffff 	.word	0x7fefffff

08007418 <__kernel_cos>:
 8007418:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800741c:	ec57 6b10 	vmov	r6, r7, d0
 8007420:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007424:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8007428:	ed8d 1b00 	vstr	d1, [sp]
 800742c:	d206      	bcs.n	800743c <__kernel_cos+0x24>
 800742e:	4630      	mov	r0, r6
 8007430:	4639      	mov	r1, r7
 8007432:	f7f9 fb9b 	bl	8000b6c <__aeabi_d2iz>
 8007436:	2800      	cmp	r0, #0
 8007438:	f000 8088 	beq.w	800754c <__kernel_cos+0x134>
 800743c:	4632      	mov	r2, r6
 800743e:	463b      	mov	r3, r7
 8007440:	4630      	mov	r0, r6
 8007442:	4639      	mov	r1, r7
 8007444:	f7f9 f8f8 	bl	8000638 <__aeabi_dmul>
 8007448:	4b51      	ldr	r3, [pc, #324]	@ (8007590 <__kernel_cos+0x178>)
 800744a:	2200      	movs	r2, #0
 800744c:	4604      	mov	r4, r0
 800744e:	460d      	mov	r5, r1
 8007450:	f7f9 f8f2 	bl	8000638 <__aeabi_dmul>
 8007454:	a340      	add	r3, pc, #256	@ (adr r3, 8007558 <__kernel_cos+0x140>)
 8007456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745a:	4682      	mov	sl, r0
 800745c:	468b      	mov	fp, r1
 800745e:	4620      	mov	r0, r4
 8007460:	4629      	mov	r1, r5
 8007462:	f7f9 f8e9 	bl	8000638 <__aeabi_dmul>
 8007466:	a33e      	add	r3, pc, #248	@ (adr r3, 8007560 <__kernel_cos+0x148>)
 8007468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800746c:	f7f8 ff2e 	bl	80002cc <__adddf3>
 8007470:	4622      	mov	r2, r4
 8007472:	462b      	mov	r3, r5
 8007474:	f7f9 f8e0 	bl	8000638 <__aeabi_dmul>
 8007478:	a33b      	add	r3, pc, #236	@ (adr r3, 8007568 <__kernel_cos+0x150>)
 800747a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800747e:	f7f8 ff23 	bl	80002c8 <__aeabi_dsub>
 8007482:	4622      	mov	r2, r4
 8007484:	462b      	mov	r3, r5
 8007486:	f7f9 f8d7 	bl	8000638 <__aeabi_dmul>
 800748a:	a339      	add	r3, pc, #228	@ (adr r3, 8007570 <__kernel_cos+0x158>)
 800748c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007490:	f7f8 ff1c 	bl	80002cc <__adddf3>
 8007494:	4622      	mov	r2, r4
 8007496:	462b      	mov	r3, r5
 8007498:	f7f9 f8ce 	bl	8000638 <__aeabi_dmul>
 800749c:	a336      	add	r3, pc, #216	@ (adr r3, 8007578 <__kernel_cos+0x160>)
 800749e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a2:	f7f8 ff11 	bl	80002c8 <__aeabi_dsub>
 80074a6:	4622      	mov	r2, r4
 80074a8:	462b      	mov	r3, r5
 80074aa:	f7f9 f8c5 	bl	8000638 <__aeabi_dmul>
 80074ae:	a334      	add	r3, pc, #208	@ (adr r3, 8007580 <__kernel_cos+0x168>)
 80074b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b4:	f7f8 ff0a 	bl	80002cc <__adddf3>
 80074b8:	4622      	mov	r2, r4
 80074ba:	462b      	mov	r3, r5
 80074bc:	f7f9 f8bc 	bl	8000638 <__aeabi_dmul>
 80074c0:	4622      	mov	r2, r4
 80074c2:	462b      	mov	r3, r5
 80074c4:	f7f9 f8b8 	bl	8000638 <__aeabi_dmul>
 80074c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80074cc:	4604      	mov	r4, r0
 80074ce:	460d      	mov	r5, r1
 80074d0:	4630      	mov	r0, r6
 80074d2:	4639      	mov	r1, r7
 80074d4:	f7f9 f8b0 	bl	8000638 <__aeabi_dmul>
 80074d8:	460b      	mov	r3, r1
 80074da:	4602      	mov	r2, r0
 80074dc:	4629      	mov	r1, r5
 80074de:	4620      	mov	r0, r4
 80074e0:	f7f8 fef2 	bl	80002c8 <__aeabi_dsub>
 80074e4:	4b2b      	ldr	r3, [pc, #172]	@ (8007594 <__kernel_cos+0x17c>)
 80074e6:	4598      	cmp	r8, r3
 80074e8:	4606      	mov	r6, r0
 80074ea:	460f      	mov	r7, r1
 80074ec:	d810      	bhi.n	8007510 <__kernel_cos+0xf8>
 80074ee:	4602      	mov	r2, r0
 80074f0:	460b      	mov	r3, r1
 80074f2:	4650      	mov	r0, sl
 80074f4:	4659      	mov	r1, fp
 80074f6:	f7f8 fee7 	bl	80002c8 <__aeabi_dsub>
 80074fa:	460b      	mov	r3, r1
 80074fc:	4926      	ldr	r1, [pc, #152]	@ (8007598 <__kernel_cos+0x180>)
 80074fe:	4602      	mov	r2, r0
 8007500:	2000      	movs	r0, #0
 8007502:	f7f8 fee1 	bl	80002c8 <__aeabi_dsub>
 8007506:	ec41 0b10 	vmov	d0, r0, r1
 800750a:	b003      	add	sp, #12
 800750c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007510:	4b22      	ldr	r3, [pc, #136]	@ (800759c <__kernel_cos+0x184>)
 8007512:	4921      	ldr	r1, [pc, #132]	@ (8007598 <__kernel_cos+0x180>)
 8007514:	4598      	cmp	r8, r3
 8007516:	bf8c      	ite	hi
 8007518:	4d21      	ldrhi	r5, [pc, #132]	@ (80075a0 <__kernel_cos+0x188>)
 800751a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800751e:	2400      	movs	r4, #0
 8007520:	4622      	mov	r2, r4
 8007522:	462b      	mov	r3, r5
 8007524:	2000      	movs	r0, #0
 8007526:	f7f8 fecf 	bl	80002c8 <__aeabi_dsub>
 800752a:	4622      	mov	r2, r4
 800752c:	4680      	mov	r8, r0
 800752e:	4689      	mov	r9, r1
 8007530:	462b      	mov	r3, r5
 8007532:	4650      	mov	r0, sl
 8007534:	4659      	mov	r1, fp
 8007536:	f7f8 fec7 	bl	80002c8 <__aeabi_dsub>
 800753a:	4632      	mov	r2, r6
 800753c:	463b      	mov	r3, r7
 800753e:	f7f8 fec3 	bl	80002c8 <__aeabi_dsub>
 8007542:	4602      	mov	r2, r0
 8007544:	460b      	mov	r3, r1
 8007546:	4640      	mov	r0, r8
 8007548:	4649      	mov	r1, r9
 800754a:	e7da      	b.n	8007502 <__kernel_cos+0xea>
 800754c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8007588 <__kernel_cos+0x170>
 8007550:	e7db      	b.n	800750a <__kernel_cos+0xf2>
 8007552:	bf00      	nop
 8007554:	f3af 8000 	nop.w
 8007558:	be8838d4 	.word	0xbe8838d4
 800755c:	bda8fae9 	.word	0xbda8fae9
 8007560:	bdb4b1c4 	.word	0xbdb4b1c4
 8007564:	3e21ee9e 	.word	0x3e21ee9e
 8007568:	809c52ad 	.word	0x809c52ad
 800756c:	3e927e4f 	.word	0x3e927e4f
 8007570:	19cb1590 	.word	0x19cb1590
 8007574:	3efa01a0 	.word	0x3efa01a0
 8007578:	16c15177 	.word	0x16c15177
 800757c:	3f56c16c 	.word	0x3f56c16c
 8007580:	5555554c 	.word	0x5555554c
 8007584:	3fa55555 	.word	0x3fa55555
 8007588:	00000000 	.word	0x00000000
 800758c:	3ff00000 	.word	0x3ff00000
 8007590:	3fe00000 	.word	0x3fe00000
 8007594:	3fd33332 	.word	0x3fd33332
 8007598:	3ff00000 	.word	0x3ff00000
 800759c:	3fe90000 	.word	0x3fe90000
 80075a0:	3fd20000 	.word	0x3fd20000
 80075a4:	00000000 	.word	0x00000000

080075a8 <__kernel_sin>:
 80075a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075ac:	ec55 4b10 	vmov	r4, r5, d0
 80075b0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80075b4:	b085      	sub	sp, #20
 80075b6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80075ba:	ed8d 1b02 	vstr	d1, [sp, #8]
 80075be:	4680      	mov	r8, r0
 80075c0:	d205      	bcs.n	80075ce <__kernel_sin+0x26>
 80075c2:	4620      	mov	r0, r4
 80075c4:	4629      	mov	r1, r5
 80075c6:	f7f9 fad1 	bl	8000b6c <__aeabi_d2iz>
 80075ca:	2800      	cmp	r0, #0
 80075cc:	d052      	beq.n	8007674 <__kernel_sin+0xcc>
 80075ce:	4622      	mov	r2, r4
 80075d0:	462b      	mov	r3, r5
 80075d2:	4620      	mov	r0, r4
 80075d4:	4629      	mov	r1, r5
 80075d6:	f7f9 f82f 	bl	8000638 <__aeabi_dmul>
 80075da:	4682      	mov	sl, r0
 80075dc:	468b      	mov	fp, r1
 80075de:	4602      	mov	r2, r0
 80075e0:	460b      	mov	r3, r1
 80075e2:	4620      	mov	r0, r4
 80075e4:	4629      	mov	r1, r5
 80075e6:	f7f9 f827 	bl	8000638 <__aeabi_dmul>
 80075ea:	a342      	add	r3, pc, #264	@ (adr r3, 80076f4 <__kernel_sin+0x14c>)
 80075ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f0:	e9cd 0100 	strd	r0, r1, [sp]
 80075f4:	4650      	mov	r0, sl
 80075f6:	4659      	mov	r1, fp
 80075f8:	f7f9 f81e 	bl	8000638 <__aeabi_dmul>
 80075fc:	a33f      	add	r3, pc, #252	@ (adr r3, 80076fc <__kernel_sin+0x154>)
 80075fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007602:	f7f8 fe61 	bl	80002c8 <__aeabi_dsub>
 8007606:	4652      	mov	r2, sl
 8007608:	465b      	mov	r3, fp
 800760a:	f7f9 f815 	bl	8000638 <__aeabi_dmul>
 800760e:	a33d      	add	r3, pc, #244	@ (adr r3, 8007704 <__kernel_sin+0x15c>)
 8007610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007614:	f7f8 fe5a 	bl	80002cc <__adddf3>
 8007618:	4652      	mov	r2, sl
 800761a:	465b      	mov	r3, fp
 800761c:	f7f9 f80c 	bl	8000638 <__aeabi_dmul>
 8007620:	a33a      	add	r3, pc, #232	@ (adr r3, 800770c <__kernel_sin+0x164>)
 8007622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007626:	f7f8 fe4f 	bl	80002c8 <__aeabi_dsub>
 800762a:	4652      	mov	r2, sl
 800762c:	465b      	mov	r3, fp
 800762e:	f7f9 f803 	bl	8000638 <__aeabi_dmul>
 8007632:	a338      	add	r3, pc, #224	@ (adr r3, 8007714 <__kernel_sin+0x16c>)
 8007634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007638:	f7f8 fe48 	bl	80002cc <__adddf3>
 800763c:	4606      	mov	r6, r0
 800763e:	460f      	mov	r7, r1
 8007640:	f1b8 0f00 	cmp.w	r8, #0
 8007644:	d11b      	bne.n	800767e <__kernel_sin+0xd6>
 8007646:	4602      	mov	r2, r0
 8007648:	460b      	mov	r3, r1
 800764a:	4650      	mov	r0, sl
 800764c:	4659      	mov	r1, fp
 800764e:	f7f8 fff3 	bl	8000638 <__aeabi_dmul>
 8007652:	a325      	add	r3, pc, #148	@ (adr r3, 80076e8 <__kernel_sin+0x140>)
 8007654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007658:	f7f8 fe36 	bl	80002c8 <__aeabi_dsub>
 800765c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007660:	f7f8 ffea 	bl	8000638 <__aeabi_dmul>
 8007664:	4602      	mov	r2, r0
 8007666:	460b      	mov	r3, r1
 8007668:	4620      	mov	r0, r4
 800766a:	4629      	mov	r1, r5
 800766c:	f7f8 fe2e 	bl	80002cc <__adddf3>
 8007670:	4604      	mov	r4, r0
 8007672:	460d      	mov	r5, r1
 8007674:	ec45 4b10 	vmov	d0, r4, r5
 8007678:	b005      	add	sp, #20
 800767a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800767e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007682:	4b1b      	ldr	r3, [pc, #108]	@ (80076f0 <__kernel_sin+0x148>)
 8007684:	2200      	movs	r2, #0
 8007686:	f7f8 ffd7 	bl	8000638 <__aeabi_dmul>
 800768a:	4632      	mov	r2, r6
 800768c:	4680      	mov	r8, r0
 800768e:	4689      	mov	r9, r1
 8007690:	463b      	mov	r3, r7
 8007692:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007696:	f7f8 ffcf 	bl	8000638 <__aeabi_dmul>
 800769a:	4602      	mov	r2, r0
 800769c:	460b      	mov	r3, r1
 800769e:	4640      	mov	r0, r8
 80076a0:	4649      	mov	r1, r9
 80076a2:	f7f8 fe11 	bl	80002c8 <__aeabi_dsub>
 80076a6:	4652      	mov	r2, sl
 80076a8:	465b      	mov	r3, fp
 80076aa:	f7f8 ffc5 	bl	8000638 <__aeabi_dmul>
 80076ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076b2:	f7f8 fe09 	bl	80002c8 <__aeabi_dsub>
 80076b6:	a30c      	add	r3, pc, #48	@ (adr r3, 80076e8 <__kernel_sin+0x140>)
 80076b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076bc:	4606      	mov	r6, r0
 80076be:	460f      	mov	r7, r1
 80076c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80076c4:	f7f8 ffb8 	bl	8000638 <__aeabi_dmul>
 80076c8:	4602      	mov	r2, r0
 80076ca:	460b      	mov	r3, r1
 80076cc:	4630      	mov	r0, r6
 80076ce:	4639      	mov	r1, r7
 80076d0:	f7f8 fdfc 	bl	80002cc <__adddf3>
 80076d4:	4602      	mov	r2, r0
 80076d6:	460b      	mov	r3, r1
 80076d8:	4620      	mov	r0, r4
 80076da:	4629      	mov	r1, r5
 80076dc:	f7f8 fdf4 	bl	80002c8 <__aeabi_dsub>
 80076e0:	e7c6      	b.n	8007670 <__kernel_sin+0xc8>
 80076e2:	bf00      	nop
 80076e4:	f3af 8000 	nop.w
 80076e8:	55555549 	.word	0x55555549
 80076ec:	3fc55555 	.word	0x3fc55555
 80076f0:	3fe00000 	.word	0x3fe00000
 80076f4:	5acfd57c 	.word	0x5acfd57c
 80076f8:	3de5d93a 	.word	0x3de5d93a
 80076fc:	8a2b9ceb 	.word	0x8a2b9ceb
 8007700:	3e5ae5e6 	.word	0x3e5ae5e6
 8007704:	57b1fe7d 	.word	0x57b1fe7d
 8007708:	3ec71de3 	.word	0x3ec71de3
 800770c:	19c161d5 	.word	0x19c161d5
 8007710:	3f2a01a0 	.word	0x3f2a01a0
 8007714:	1110f8a6 	.word	0x1110f8a6
 8007718:	3f811111 	.word	0x3f811111
 800771c:	00000000 	.word	0x00000000

08007720 <__ieee754_rem_pio2>:
 8007720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007724:	ec57 6b10 	vmov	r6, r7, d0
 8007728:	4bc5      	ldr	r3, [pc, #788]	@ (8007a40 <__ieee754_rem_pio2+0x320>)
 800772a:	b08d      	sub	sp, #52	@ 0x34
 800772c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007730:	4598      	cmp	r8, r3
 8007732:	4604      	mov	r4, r0
 8007734:	9704      	str	r7, [sp, #16]
 8007736:	d807      	bhi.n	8007748 <__ieee754_rem_pio2+0x28>
 8007738:	2200      	movs	r2, #0
 800773a:	2300      	movs	r3, #0
 800773c:	ed80 0b00 	vstr	d0, [r0]
 8007740:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007744:	2500      	movs	r5, #0
 8007746:	e028      	b.n	800779a <__ieee754_rem_pio2+0x7a>
 8007748:	4bbe      	ldr	r3, [pc, #760]	@ (8007a44 <__ieee754_rem_pio2+0x324>)
 800774a:	4598      	cmp	r8, r3
 800774c:	d878      	bhi.n	8007840 <__ieee754_rem_pio2+0x120>
 800774e:	9b04      	ldr	r3, [sp, #16]
 8007750:	4dbd      	ldr	r5, [pc, #756]	@ (8007a48 <__ieee754_rem_pio2+0x328>)
 8007752:	2b00      	cmp	r3, #0
 8007754:	4630      	mov	r0, r6
 8007756:	a3ac      	add	r3, pc, #688	@ (adr r3, 8007a08 <__ieee754_rem_pio2+0x2e8>)
 8007758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775c:	4639      	mov	r1, r7
 800775e:	dd38      	ble.n	80077d2 <__ieee754_rem_pio2+0xb2>
 8007760:	f7f8 fdb2 	bl	80002c8 <__aeabi_dsub>
 8007764:	45a8      	cmp	r8, r5
 8007766:	4606      	mov	r6, r0
 8007768:	460f      	mov	r7, r1
 800776a:	d01a      	beq.n	80077a2 <__ieee754_rem_pio2+0x82>
 800776c:	a3a8      	add	r3, pc, #672	@ (adr r3, 8007a10 <__ieee754_rem_pio2+0x2f0>)
 800776e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007772:	f7f8 fda9 	bl	80002c8 <__aeabi_dsub>
 8007776:	4602      	mov	r2, r0
 8007778:	460b      	mov	r3, r1
 800777a:	4680      	mov	r8, r0
 800777c:	4689      	mov	r9, r1
 800777e:	4630      	mov	r0, r6
 8007780:	4639      	mov	r1, r7
 8007782:	f7f8 fda1 	bl	80002c8 <__aeabi_dsub>
 8007786:	a3a2      	add	r3, pc, #648	@ (adr r3, 8007a10 <__ieee754_rem_pio2+0x2f0>)
 8007788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778c:	f7f8 fd9c 	bl	80002c8 <__aeabi_dsub>
 8007790:	e9c4 8900 	strd	r8, r9, [r4]
 8007794:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007798:	2501      	movs	r5, #1
 800779a:	4628      	mov	r0, r5
 800779c:	b00d      	add	sp, #52	@ 0x34
 800779e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077a2:	a39d      	add	r3, pc, #628	@ (adr r3, 8007a18 <__ieee754_rem_pio2+0x2f8>)
 80077a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a8:	f7f8 fd8e 	bl	80002c8 <__aeabi_dsub>
 80077ac:	a39c      	add	r3, pc, #624	@ (adr r3, 8007a20 <__ieee754_rem_pio2+0x300>)
 80077ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b2:	4606      	mov	r6, r0
 80077b4:	460f      	mov	r7, r1
 80077b6:	f7f8 fd87 	bl	80002c8 <__aeabi_dsub>
 80077ba:	4602      	mov	r2, r0
 80077bc:	460b      	mov	r3, r1
 80077be:	4680      	mov	r8, r0
 80077c0:	4689      	mov	r9, r1
 80077c2:	4630      	mov	r0, r6
 80077c4:	4639      	mov	r1, r7
 80077c6:	f7f8 fd7f 	bl	80002c8 <__aeabi_dsub>
 80077ca:	a395      	add	r3, pc, #596	@ (adr r3, 8007a20 <__ieee754_rem_pio2+0x300>)
 80077cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d0:	e7dc      	b.n	800778c <__ieee754_rem_pio2+0x6c>
 80077d2:	f7f8 fd7b 	bl	80002cc <__adddf3>
 80077d6:	45a8      	cmp	r8, r5
 80077d8:	4606      	mov	r6, r0
 80077da:	460f      	mov	r7, r1
 80077dc:	d018      	beq.n	8007810 <__ieee754_rem_pio2+0xf0>
 80077de:	a38c      	add	r3, pc, #560	@ (adr r3, 8007a10 <__ieee754_rem_pio2+0x2f0>)
 80077e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e4:	f7f8 fd72 	bl	80002cc <__adddf3>
 80077e8:	4602      	mov	r2, r0
 80077ea:	460b      	mov	r3, r1
 80077ec:	4680      	mov	r8, r0
 80077ee:	4689      	mov	r9, r1
 80077f0:	4630      	mov	r0, r6
 80077f2:	4639      	mov	r1, r7
 80077f4:	f7f8 fd68 	bl	80002c8 <__aeabi_dsub>
 80077f8:	a385      	add	r3, pc, #532	@ (adr r3, 8007a10 <__ieee754_rem_pio2+0x2f0>)
 80077fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077fe:	f7f8 fd65 	bl	80002cc <__adddf3>
 8007802:	f04f 35ff 	mov.w	r5, #4294967295
 8007806:	e9c4 8900 	strd	r8, r9, [r4]
 800780a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800780e:	e7c4      	b.n	800779a <__ieee754_rem_pio2+0x7a>
 8007810:	a381      	add	r3, pc, #516	@ (adr r3, 8007a18 <__ieee754_rem_pio2+0x2f8>)
 8007812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007816:	f7f8 fd59 	bl	80002cc <__adddf3>
 800781a:	a381      	add	r3, pc, #516	@ (adr r3, 8007a20 <__ieee754_rem_pio2+0x300>)
 800781c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007820:	4606      	mov	r6, r0
 8007822:	460f      	mov	r7, r1
 8007824:	f7f8 fd52 	bl	80002cc <__adddf3>
 8007828:	4602      	mov	r2, r0
 800782a:	460b      	mov	r3, r1
 800782c:	4680      	mov	r8, r0
 800782e:	4689      	mov	r9, r1
 8007830:	4630      	mov	r0, r6
 8007832:	4639      	mov	r1, r7
 8007834:	f7f8 fd48 	bl	80002c8 <__aeabi_dsub>
 8007838:	a379      	add	r3, pc, #484	@ (adr r3, 8007a20 <__ieee754_rem_pio2+0x300>)
 800783a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800783e:	e7de      	b.n	80077fe <__ieee754_rem_pio2+0xde>
 8007840:	4b82      	ldr	r3, [pc, #520]	@ (8007a4c <__ieee754_rem_pio2+0x32c>)
 8007842:	4598      	cmp	r8, r3
 8007844:	f200 80d1 	bhi.w	80079ea <__ieee754_rem_pio2+0x2ca>
 8007848:	f000 f966 	bl	8007b18 <fabs>
 800784c:	ec57 6b10 	vmov	r6, r7, d0
 8007850:	a375      	add	r3, pc, #468	@ (adr r3, 8007a28 <__ieee754_rem_pio2+0x308>)
 8007852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007856:	4630      	mov	r0, r6
 8007858:	4639      	mov	r1, r7
 800785a:	f7f8 feed 	bl	8000638 <__aeabi_dmul>
 800785e:	4b7c      	ldr	r3, [pc, #496]	@ (8007a50 <__ieee754_rem_pio2+0x330>)
 8007860:	2200      	movs	r2, #0
 8007862:	f7f8 fd33 	bl	80002cc <__adddf3>
 8007866:	f7f9 f981 	bl	8000b6c <__aeabi_d2iz>
 800786a:	4605      	mov	r5, r0
 800786c:	f7f8 fe7a 	bl	8000564 <__aeabi_i2d>
 8007870:	4602      	mov	r2, r0
 8007872:	460b      	mov	r3, r1
 8007874:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007878:	a363      	add	r3, pc, #396	@ (adr r3, 8007a08 <__ieee754_rem_pio2+0x2e8>)
 800787a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800787e:	f7f8 fedb 	bl	8000638 <__aeabi_dmul>
 8007882:	4602      	mov	r2, r0
 8007884:	460b      	mov	r3, r1
 8007886:	4630      	mov	r0, r6
 8007888:	4639      	mov	r1, r7
 800788a:	f7f8 fd1d 	bl	80002c8 <__aeabi_dsub>
 800788e:	a360      	add	r3, pc, #384	@ (adr r3, 8007a10 <__ieee754_rem_pio2+0x2f0>)
 8007890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007894:	4682      	mov	sl, r0
 8007896:	468b      	mov	fp, r1
 8007898:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800789c:	f7f8 fecc 	bl	8000638 <__aeabi_dmul>
 80078a0:	2d1f      	cmp	r5, #31
 80078a2:	4606      	mov	r6, r0
 80078a4:	460f      	mov	r7, r1
 80078a6:	dc0c      	bgt.n	80078c2 <__ieee754_rem_pio2+0x1a2>
 80078a8:	4b6a      	ldr	r3, [pc, #424]	@ (8007a54 <__ieee754_rem_pio2+0x334>)
 80078aa:	1e6a      	subs	r2, r5, #1
 80078ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078b0:	4543      	cmp	r3, r8
 80078b2:	d006      	beq.n	80078c2 <__ieee754_rem_pio2+0x1a2>
 80078b4:	4632      	mov	r2, r6
 80078b6:	463b      	mov	r3, r7
 80078b8:	4650      	mov	r0, sl
 80078ba:	4659      	mov	r1, fp
 80078bc:	f7f8 fd04 	bl	80002c8 <__aeabi_dsub>
 80078c0:	e00e      	b.n	80078e0 <__ieee754_rem_pio2+0x1c0>
 80078c2:	463b      	mov	r3, r7
 80078c4:	4632      	mov	r2, r6
 80078c6:	4650      	mov	r0, sl
 80078c8:	4659      	mov	r1, fp
 80078ca:	f7f8 fcfd 	bl	80002c8 <__aeabi_dsub>
 80078ce:	ea4f 5328 	mov.w	r3, r8, asr #20
 80078d2:	9305      	str	r3, [sp, #20]
 80078d4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80078d8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80078dc:	2b10      	cmp	r3, #16
 80078de:	dc02      	bgt.n	80078e6 <__ieee754_rem_pio2+0x1c6>
 80078e0:	e9c4 0100 	strd	r0, r1, [r4]
 80078e4:	e039      	b.n	800795a <__ieee754_rem_pio2+0x23a>
 80078e6:	a34c      	add	r3, pc, #304	@ (adr r3, 8007a18 <__ieee754_rem_pio2+0x2f8>)
 80078e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078f0:	f7f8 fea2 	bl	8000638 <__aeabi_dmul>
 80078f4:	4606      	mov	r6, r0
 80078f6:	460f      	mov	r7, r1
 80078f8:	4602      	mov	r2, r0
 80078fa:	460b      	mov	r3, r1
 80078fc:	4650      	mov	r0, sl
 80078fe:	4659      	mov	r1, fp
 8007900:	f7f8 fce2 	bl	80002c8 <__aeabi_dsub>
 8007904:	4602      	mov	r2, r0
 8007906:	460b      	mov	r3, r1
 8007908:	4680      	mov	r8, r0
 800790a:	4689      	mov	r9, r1
 800790c:	4650      	mov	r0, sl
 800790e:	4659      	mov	r1, fp
 8007910:	f7f8 fcda 	bl	80002c8 <__aeabi_dsub>
 8007914:	4632      	mov	r2, r6
 8007916:	463b      	mov	r3, r7
 8007918:	f7f8 fcd6 	bl	80002c8 <__aeabi_dsub>
 800791c:	a340      	add	r3, pc, #256	@ (adr r3, 8007a20 <__ieee754_rem_pio2+0x300>)
 800791e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007922:	4606      	mov	r6, r0
 8007924:	460f      	mov	r7, r1
 8007926:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800792a:	f7f8 fe85 	bl	8000638 <__aeabi_dmul>
 800792e:	4632      	mov	r2, r6
 8007930:	463b      	mov	r3, r7
 8007932:	f7f8 fcc9 	bl	80002c8 <__aeabi_dsub>
 8007936:	4602      	mov	r2, r0
 8007938:	460b      	mov	r3, r1
 800793a:	4606      	mov	r6, r0
 800793c:	460f      	mov	r7, r1
 800793e:	4640      	mov	r0, r8
 8007940:	4649      	mov	r1, r9
 8007942:	f7f8 fcc1 	bl	80002c8 <__aeabi_dsub>
 8007946:	9a05      	ldr	r2, [sp, #20]
 8007948:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800794c:	1ad3      	subs	r3, r2, r3
 800794e:	2b31      	cmp	r3, #49	@ 0x31
 8007950:	dc20      	bgt.n	8007994 <__ieee754_rem_pio2+0x274>
 8007952:	e9c4 0100 	strd	r0, r1, [r4]
 8007956:	46c2      	mov	sl, r8
 8007958:	46cb      	mov	fp, r9
 800795a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800795e:	4650      	mov	r0, sl
 8007960:	4642      	mov	r2, r8
 8007962:	464b      	mov	r3, r9
 8007964:	4659      	mov	r1, fp
 8007966:	f7f8 fcaf 	bl	80002c8 <__aeabi_dsub>
 800796a:	463b      	mov	r3, r7
 800796c:	4632      	mov	r2, r6
 800796e:	f7f8 fcab 	bl	80002c8 <__aeabi_dsub>
 8007972:	9b04      	ldr	r3, [sp, #16]
 8007974:	2b00      	cmp	r3, #0
 8007976:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800797a:	f6bf af0e 	bge.w	800779a <__ieee754_rem_pio2+0x7a>
 800797e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8007982:	6063      	str	r3, [r4, #4]
 8007984:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007988:	f8c4 8000 	str.w	r8, [r4]
 800798c:	60a0      	str	r0, [r4, #8]
 800798e:	60e3      	str	r3, [r4, #12]
 8007990:	426d      	negs	r5, r5
 8007992:	e702      	b.n	800779a <__ieee754_rem_pio2+0x7a>
 8007994:	a326      	add	r3, pc, #152	@ (adr r3, 8007a30 <__ieee754_rem_pio2+0x310>)
 8007996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800799a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800799e:	f7f8 fe4b 	bl	8000638 <__aeabi_dmul>
 80079a2:	4606      	mov	r6, r0
 80079a4:	460f      	mov	r7, r1
 80079a6:	4602      	mov	r2, r0
 80079a8:	460b      	mov	r3, r1
 80079aa:	4640      	mov	r0, r8
 80079ac:	4649      	mov	r1, r9
 80079ae:	f7f8 fc8b 	bl	80002c8 <__aeabi_dsub>
 80079b2:	4602      	mov	r2, r0
 80079b4:	460b      	mov	r3, r1
 80079b6:	4682      	mov	sl, r0
 80079b8:	468b      	mov	fp, r1
 80079ba:	4640      	mov	r0, r8
 80079bc:	4649      	mov	r1, r9
 80079be:	f7f8 fc83 	bl	80002c8 <__aeabi_dsub>
 80079c2:	4632      	mov	r2, r6
 80079c4:	463b      	mov	r3, r7
 80079c6:	f7f8 fc7f 	bl	80002c8 <__aeabi_dsub>
 80079ca:	a31b      	add	r3, pc, #108	@ (adr r3, 8007a38 <__ieee754_rem_pio2+0x318>)
 80079cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d0:	4606      	mov	r6, r0
 80079d2:	460f      	mov	r7, r1
 80079d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079d8:	f7f8 fe2e 	bl	8000638 <__aeabi_dmul>
 80079dc:	4632      	mov	r2, r6
 80079de:	463b      	mov	r3, r7
 80079e0:	f7f8 fc72 	bl	80002c8 <__aeabi_dsub>
 80079e4:	4606      	mov	r6, r0
 80079e6:	460f      	mov	r7, r1
 80079e8:	e764      	b.n	80078b4 <__ieee754_rem_pio2+0x194>
 80079ea:	4b1b      	ldr	r3, [pc, #108]	@ (8007a58 <__ieee754_rem_pio2+0x338>)
 80079ec:	4598      	cmp	r8, r3
 80079ee:	d935      	bls.n	8007a5c <__ieee754_rem_pio2+0x33c>
 80079f0:	4632      	mov	r2, r6
 80079f2:	463b      	mov	r3, r7
 80079f4:	4630      	mov	r0, r6
 80079f6:	4639      	mov	r1, r7
 80079f8:	f7f8 fc66 	bl	80002c8 <__aeabi_dsub>
 80079fc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007a00:	e9c4 0100 	strd	r0, r1, [r4]
 8007a04:	e69e      	b.n	8007744 <__ieee754_rem_pio2+0x24>
 8007a06:	bf00      	nop
 8007a08:	54400000 	.word	0x54400000
 8007a0c:	3ff921fb 	.word	0x3ff921fb
 8007a10:	1a626331 	.word	0x1a626331
 8007a14:	3dd0b461 	.word	0x3dd0b461
 8007a18:	1a600000 	.word	0x1a600000
 8007a1c:	3dd0b461 	.word	0x3dd0b461
 8007a20:	2e037073 	.word	0x2e037073
 8007a24:	3ba3198a 	.word	0x3ba3198a
 8007a28:	6dc9c883 	.word	0x6dc9c883
 8007a2c:	3fe45f30 	.word	0x3fe45f30
 8007a30:	2e000000 	.word	0x2e000000
 8007a34:	3ba3198a 	.word	0x3ba3198a
 8007a38:	252049c1 	.word	0x252049c1
 8007a3c:	397b839a 	.word	0x397b839a
 8007a40:	3fe921fb 	.word	0x3fe921fb
 8007a44:	4002d97b 	.word	0x4002d97b
 8007a48:	3ff921fb 	.word	0x3ff921fb
 8007a4c:	413921fb 	.word	0x413921fb
 8007a50:	3fe00000 	.word	0x3fe00000
 8007a54:	0800859c 	.word	0x0800859c
 8007a58:	7fefffff 	.word	0x7fefffff
 8007a5c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8007a60:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8007a64:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8007a68:	4630      	mov	r0, r6
 8007a6a:	460f      	mov	r7, r1
 8007a6c:	f7f9 f87e 	bl	8000b6c <__aeabi_d2iz>
 8007a70:	f7f8 fd78 	bl	8000564 <__aeabi_i2d>
 8007a74:	4602      	mov	r2, r0
 8007a76:	460b      	mov	r3, r1
 8007a78:	4630      	mov	r0, r6
 8007a7a:	4639      	mov	r1, r7
 8007a7c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007a80:	f7f8 fc22 	bl	80002c8 <__aeabi_dsub>
 8007a84:	4b22      	ldr	r3, [pc, #136]	@ (8007b10 <__ieee754_rem_pio2+0x3f0>)
 8007a86:	2200      	movs	r2, #0
 8007a88:	f7f8 fdd6 	bl	8000638 <__aeabi_dmul>
 8007a8c:	460f      	mov	r7, r1
 8007a8e:	4606      	mov	r6, r0
 8007a90:	f7f9 f86c 	bl	8000b6c <__aeabi_d2iz>
 8007a94:	f7f8 fd66 	bl	8000564 <__aeabi_i2d>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	460b      	mov	r3, r1
 8007a9c:	4630      	mov	r0, r6
 8007a9e:	4639      	mov	r1, r7
 8007aa0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007aa4:	f7f8 fc10 	bl	80002c8 <__aeabi_dsub>
 8007aa8:	4b19      	ldr	r3, [pc, #100]	@ (8007b10 <__ieee754_rem_pio2+0x3f0>)
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f7f8 fdc4 	bl	8000638 <__aeabi_dmul>
 8007ab0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8007ab4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8007ab8:	f04f 0803 	mov.w	r8, #3
 8007abc:	2600      	movs	r6, #0
 8007abe:	2700      	movs	r7, #0
 8007ac0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8007ac4:	4632      	mov	r2, r6
 8007ac6:	463b      	mov	r3, r7
 8007ac8:	46c2      	mov	sl, r8
 8007aca:	f108 38ff 	add.w	r8, r8, #4294967295
 8007ace:	f7f9 f81b 	bl	8000b08 <__aeabi_dcmpeq>
 8007ad2:	2800      	cmp	r0, #0
 8007ad4:	d1f4      	bne.n	8007ac0 <__ieee754_rem_pio2+0x3a0>
 8007ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8007b14 <__ieee754_rem_pio2+0x3f4>)
 8007ad8:	9301      	str	r3, [sp, #4]
 8007ada:	2302      	movs	r3, #2
 8007adc:	9300      	str	r3, [sp, #0]
 8007ade:	462a      	mov	r2, r5
 8007ae0:	4653      	mov	r3, sl
 8007ae2:	4621      	mov	r1, r4
 8007ae4:	a806      	add	r0, sp, #24
 8007ae6:	f000 f81f 	bl	8007b28 <__kernel_rem_pio2>
 8007aea:	9b04      	ldr	r3, [sp, #16]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	4605      	mov	r5, r0
 8007af0:	f6bf ae53 	bge.w	800779a <__ieee754_rem_pio2+0x7a>
 8007af4:	e9d4 2100 	ldrd	r2, r1, [r4]
 8007af8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007afc:	e9c4 2300 	strd	r2, r3, [r4]
 8007b00:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8007b04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007b08:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8007b0c:	e740      	b.n	8007990 <__ieee754_rem_pio2+0x270>
 8007b0e:	bf00      	nop
 8007b10:	41700000 	.word	0x41700000
 8007b14:	0800861c 	.word	0x0800861c

08007b18 <fabs>:
 8007b18:	ec51 0b10 	vmov	r0, r1, d0
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007b22:	ec43 2b10 	vmov	d0, r2, r3
 8007b26:	4770      	bx	lr

08007b28 <__kernel_rem_pio2>:
 8007b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b2c:	ed2d 8b02 	vpush	{d8}
 8007b30:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8007b34:	f112 0f14 	cmn.w	r2, #20
 8007b38:	9306      	str	r3, [sp, #24]
 8007b3a:	9104      	str	r1, [sp, #16]
 8007b3c:	4bbe      	ldr	r3, [pc, #760]	@ (8007e38 <__kernel_rem_pio2+0x310>)
 8007b3e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8007b40:	9008      	str	r0, [sp, #32]
 8007b42:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007b46:	9300      	str	r3, [sp, #0]
 8007b48:	9b06      	ldr	r3, [sp, #24]
 8007b4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8007b4e:	bfa8      	it	ge
 8007b50:	1ed4      	subge	r4, r2, #3
 8007b52:	9305      	str	r3, [sp, #20]
 8007b54:	bfb2      	itee	lt
 8007b56:	2400      	movlt	r4, #0
 8007b58:	2318      	movge	r3, #24
 8007b5a:	fb94 f4f3 	sdivge	r4, r4, r3
 8007b5e:	f06f 0317 	mvn.w	r3, #23
 8007b62:	fb04 3303 	mla	r3, r4, r3, r3
 8007b66:	eb03 0b02 	add.w	fp, r3, r2
 8007b6a:	9b00      	ldr	r3, [sp, #0]
 8007b6c:	9a05      	ldr	r2, [sp, #20]
 8007b6e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8007e28 <__kernel_rem_pio2+0x300>
 8007b72:	eb03 0802 	add.w	r8, r3, r2
 8007b76:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8007b78:	1aa7      	subs	r7, r4, r2
 8007b7a:	ae20      	add	r6, sp, #128	@ 0x80
 8007b7c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007b80:	2500      	movs	r5, #0
 8007b82:	4545      	cmp	r5, r8
 8007b84:	dd13      	ble.n	8007bae <__kernel_rem_pio2+0x86>
 8007b86:	9b06      	ldr	r3, [sp, #24]
 8007b88:	aa20      	add	r2, sp, #128	@ 0x80
 8007b8a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007b8e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8007b92:	f04f 0800 	mov.w	r8, #0
 8007b96:	9b00      	ldr	r3, [sp, #0]
 8007b98:	4598      	cmp	r8, r3
 8007b9a:	dc31      	bgt.n	8007c00 <__kernel_rem_pio2+0xd8>
 8007b9c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8007e28 <__kernel_rem_pio2+0x300>
 8007ba0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ba4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007ba8:	462f      	mov	r7, r5
 8007baa:	2600      	movs	r6, #0
 8007bac:	e01b      	b.n	8007be6 <__kernel_rem_pio2+0xbe>
 8007bae:	42ef      	cmn	r7, r5
 8007bb0:	d407      	bmi.n	8007bc2 <__kernel_rem_pio2+0x9a>
 8007bb2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007bb6:	f7f8 fcd5 	bl	8000564 <__aeabi_i2d>
 8007bba:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007bbe:	3501      	adds	r5, #1
 8007bc0:	e7df      	b.n	8007b82 <__kernel_rem_pio2+0x5a>
 8007bc2:	ec51 0b18 	vmov	r0, r1, d8
 8007bc6:	e7f8      	b.n	8007bba <__kernel_rem_pio2+0x92>
 8007bc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bcc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007bd0:	f7f8 fd32 	bl	8000638 <__aeabi_dmul>
 8007bd4:	4602      	mov	r2, r0
 8007bd6:	460b      	mov	r3, r1
 8007bd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bdc:	f7f8 fb76 	bl	80002cc <__adddf3>
 8007be0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007be4:	3601      	adds	r6, #1
 8007be6:	9b05      	ldr	r3, [sp, #20]
 8007be8:	429e      	cmp	r6, r3
 8007bea:	f1a7 0708 	sub.w	r7, r7, #8
 8007bee:	ddeb      	ble.n	8007bc8 <__kernel_rem_pio2+0xa0>
 8007bf0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007bf4:	f108 0801 	add.w	r8, r8, #1
 8007bf8:	ecaa 7b02 	vstmia	sl!, {d7}
 8007bfc:	3508      	adds	r5, #8
 8007bfe:	e7ca      	b.n	8007b96 <__kernel_rem_pio2+0x6e>
 8007c00:	9b00      	ldr	r3, [sp, #0]
 8007c02:	f8dd 8000 	ldr.w	r8, [sp]
 8007c06:	aa0c      	add	r2, sp, #48	@ 0x30
 8007c08:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007c0c:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c0e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8007c10:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007c14:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c16:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8007c1a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c1c:	ab98      	add	r3, sp, #608	@ 0x260
 8007c1e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007c22:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8007c26:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007c2a:	ac0c      	add	r4, sp, #48	@ 0x30
 8007c2c:	ab70      	add	r3, sp, #448	@ 0x1c0
 8007c2e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8007c32:	46a1      	mov	r9, r4
 8007c34:	46c2      	mov	sl, r8
 8007c36:	f1ba 0f00 	cmp.w	sl, #0
 8007c3a:	f1a5 0508 	sub.w	r5, r5, #8
 8007c3e:	dc77      	bgt.n	8007d30 <__kernel_rem_pio2+0x208>
 8007c40:	4658      	mov	r0, fp
 8007c42:	ed9d 0b02 	vldr	d0, [sp, #8]
 8007c46:	f000 fac7 	bl	80081d8 <scalbn>
 8007c4a:	ec57 6b10 	vmov	r6, r7, d0
 8007c4e:	2200      	movs	r2, #0
 8007c50:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8007c54:	4630      	mov	r0, r6
 8007c56:	4639      	mov	r1, r7
 8007c58:	f7f8 fcee 	bl	8000638 <__aeabi_dmul>
 8007c5c:	ec41 0b10 	vmov	d0, r0, r1
 8007c60:	f000 fb3a 	bl	80082d8 <floor>
 8007c64:	4b75      	ldr	r3, [pc, #468]	@ (8007e3c <__kernel_rem_pio2+0x314>)
 8007c66:	ec51 0b10 	vmov	r0, r1, d0
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	f7f8 fce4 	bl	8000638 <__aeabi_dmul>
 8007c70:	4602      	mov	r2, r0
 8007c72:	460b      	mov	r3, r1
 8007c74:	4630      	mov	r0, r6
 8007c76:	4639      	mov	r1, r7
 8007c78:	f7f8 fb26 	bl	80002c8 <__aeabi_dsub>
 8007c7c:	460f      	mov	r7, r1
 8007c7e:	4606      	mov	r6, r0
 8007c80:	f7f8 ff74 	bl	8000b6c <__aeabi_d2iz>
 8007c84:	9002      	str	r0, [sp, #8]
 8007c86:	f7f8 fc6d 	bl	8000564 <__aeabi_i2d>
 8007c8a:	4602      	mov	r2, r0
 8007c8c:	460b      	mov	r3, r1
 8007c8e:	4630      	mov	r0, r6
 8007c90:	4639      	mov	r1, r7
 8007c92:	f7f8 fb19 	bl	80002c8 <__aeabi_dsub>
 8007c96:	f1bb 0f00 	cmp.w	fp, #0
 8007c9a:	4606      	mov	r6, r0
 8007c9c:	460f      	mov	r7, r1
 8007c9e:	dd6c      	ble.n	8007d7a <__kernel_rem_pio2+0x252>
 8007ca0:	f108 31ff 	add.w	r1, r8, #4294967295
 8007ca4:	ab0c      	add	r3, sp, #48	@ 0x30
 8007ca6:	9d02      	ldr	r5, [sp, #8]
 8007ca8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007cac:	f1cb 0018 	rsb	r0, fp, #24
 8007cb0:	fa43 f200 	asr.w	r2, r3, r0
 8007cb4:	4415      	add	r5, r2
 8007cb6:	4082      	lsls	r2, r0
 8007cb8:	1a9b      	subs	r3, r3, r2
 8007cba:	aa0c      	add	r2, sp, #48	@ 0x30
 8007cbc:	9502      	str	r5, [sp, #8]
 8007cbe:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8007cc2:	f1cb 0217 	rsb	r2, fp, #23
 8007cc6:	fa43 f902 	asr.w	r9, r3, r2
 8007cca:	f1b9 0f00 	cmp.w	r9, #0
 8007cce:	dd64      	ble.n	8007d9a <__kernel_rem_pio2+0x272>
 8007cd0:	9b02      	ldr	r3, [sp, #8]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	9302      	str	r3, [sp, #8]
 8007cd8:	4615      	mov	r5, r2
 8007cda:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8007cde:	4590      	cmp	r8, r2
 8007ce0:	f300 80b8 	bgt.w	8007e54 <__kernel_rem_pio2+0x32c>
 8007ce4:	f1bb 0f00 	cmp.w	fp, #0
 8007ce8:	dd07      	ble.n	8007cfa <__kernel_rem_pio2+0x1d2>
 8007cea:	f1bb 0f01 	cmp.w	fp, #1
 8007cee:	f000 80bf 	beq.w	8007e70 <__kernel_rem_pio2+0x348>
 8007cf2:	f1bb 0f02 	cmp.w	fp, #2
 8007cf6:	f000 80c6 	beq.w	8007e86 <__kernel_rem_pio2+0x35e>
 8007cfa:	f1b9 0f02 	cmp.w	r9, #2
 8007cfe:	d14c      	bne.n	8007d9a <__kernel_rem_pio2+0x272>
 8007d00:	4632      	mov	r2, r6
 8007d02:	463b      	mov	r3, r7
 8007d04:	494e      	ldr	r1, [pc, #312]	@ (8007e40 <__kernel_rem_pio2+0x318>)
 8007d06:	2000      	movs	r0, #0
 8007d08:	f7f8 fade 	bl	80002c8 <__aeabi_dsub>
 8007d0c:	4606      	mov	r6, r0
 8007d0e:	460f      	mov	r7, r1
 8007d10:	2d00      	cmp	r5, #0
 8007d12:	d042      	beq.n	8007d9a <__kernel_rem_pio2+0x272>
 8007d14:	4658      	mov	r0, fp
 8007d16:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8007e30 <__kernel_rem_pio2+0x308>
 8007d1a:	f000 fa5d 	bl	80081d8 <scalbn>
 8007d1e:	4630      	mov	r0, r6
 8007d20:	4639      	mov	r1, r7
 8007d22:	ec53 2b10 	vmov	r2, r3, d0
 8007d26:	f7f8 facf 	bl	80002c8 <__aeabi_dsub>
 8007d2a:	4606      	mov	r6, r0
 8007d2c:	460f      	mov	r7, r1
 8007d2e:	e034      	b.n	8007d9a <__kernel_rem_pio2+0x272>
 8007d30:	4b44      	ldr	r3, [pc, #272]	@ (8007e44 <__kernel_rem_pio2+0x31c>)
 8007d32:	2200      	movs	r2, #0
 8007d34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d38:	f7f8 fc7e 	bl	8000638 <__aeabi_dmul>
 8007d3c:	f7f8 ff16 	bl	8000b6c <__aeabi_d2iz>
 8007d40:	f7f8 fc10 	bl	8000564 <__aeabi_i2d>
 8007d44:	4b40      	ldr	r3, [pc, #256]	@ (8007e48 <__kernel_rem_pio2+0x320>)
 8007d46:	2200      	movs	r2, #0
 8007d48:	4606      	mov	r6, r0
 8007d4a:	460f      	mov	r7, r1
 8007d4c:	f7f8 fc74 	bl	8000638 <__aeabi_dmul>
 8007d50:	4602      	mov	r2, r0
 8007d52:	460b      	mov	r3, r1
 8007d54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d58:	f7f8 fab6 	bl	80002c8 <__aeabi_dsub>
 8007d5c:	f7f8 ff06 	bl	8000b6c <__aeabi_d2iz>
 8007d60:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d64:	f849 0b04 	str.w	r0, [r9], #4
 8007d68:	4639      	mov	r1, r7
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	f7f8 faae 	bl	80002cc <__adddf3>
 8007d70:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d78:	e75d      	b.n	8007c36 <__kernel_rem_pio2+0x10e>
 8007d7a:	d107      	bne.n	8007d8c <__kernel_rem_pio2+0x264>
 8007d7c:	f108 33ff 	add.w	r3, r8, #4294967295
 8007d80:	aa0c      	add	r2, sp, #48	@ 0x30
 8007d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d86:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8007d8a:	e79e      	b.n	8007cca <__kernel_rem_pio2+0x1a2>
 8007d8c:	4b2f      	ldr	r3, [pc, #188]	@ (8007e4c <__kernel_rem_pio2+0x324>)
 8007d8e:	2200      	movs	r2, #0
 8007d90:	f7f8 fed8 	bl	8000b44 <__aeabi_dcmpge>
 8007d94:	2800      	cmp	r0, #0
 8007d96:	d143      	bne.n	8007e20 <__kernel_rem_pio2+0x2f8>
 8007d98:	4681      	mov	r9, r0
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	4630      	mov	r0, r6
 8007da0:	4639      	mov	r1, r7
 8007da2:	f7f8 feb1 	bl	8000b08 <__aeabi_dcmpeq>
 8007da6:	2800      	cmp	r0, #0
 8007da8:	f000 80bf 	beq.w	8007f2a <__kernel_rem_pio2+0x402>
 8007dac:	f108 33ff 	add.w	r3, r8, #4294967295
 8007db0:	2200      	movs	r2, #0
 8007db2:	9900      	ldr	r1, [sp, #0]
 8007db4:	428b      	cmp	r3, r1
 8007db6:	da6e      	bge.n	8007e96 <__kernel_rem_pio2+0x36e>
 8007db8:	2a00      	cmp	r2, #0
 8007dba:	f000 8089 	beq.w	8007ed0 <__kernel_rem_pio2+0x3a8>
 8007dbe:	f108 38ff 	add.w	r8, r8, #4294967295
 8007dc2:	ab0c      	add	r3, sp, #48	@ 0x30
 8007dc4:	f1ab 0b18 	sub.w	fp, fp, #24
 8007dc8:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d0f6      	beq.n	8007dbe <__kernel_rem_pio2+0x296>
 8007dd0:	4658      	mov	r0, fp
 8007dd2:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8007e30 <__kernel_rem_pio2+0x308>
 8007dd6:	f000 f9ff 	bl	80081d8 <scalbn>
 8007dda:	f108 0301 	add.w	r3, r8, #1
 8007dde:	00da      	lsls	r2, r3, #3
 8007de0:	9205      	str	r2, [sp, #20]
 8007de2:	ec55 4b10 	vmov	r4, r5, d0
 8007de6:	aa70      	add	r2, sp, #448	@ 0x1c0
 8007de8:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8007e44 <__kernel_rem_pio2+0x31c>
 8007dec:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8007df0:	4646      	mov	r6, r8
 8007df2:	f04f 0a00 	mov.w	sl, #0
 8007df6:	2e00      	cmp	r6, #0
 8007df8:	f280 80cf 	bge.w	8007f9a <__kernel_rem_pio2+0x472>
 8007dfc:	4644      	mov	r4, r8
 8007dfe:	2c00      	cmp	r4, #0
 8007e00:	f2c0 80fd 	blt.w	8007ffe <__kernel_rem_pio2+0x4d6>
 8007e04:	4b12      	ldr	r3, [pc, #72]	@ (8007e50 <__kernel_rem_pio2+0x328>)
 8007e06:	461f      	mov	r7, r3
 8007e08:	ab70      	add	r3, sp, #448	@ 0x1c0
 8007e0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007e0e:	9306      	str	r3, [sp, #24]
 8007e10:	f04f 0a00 	mov.w	sl, #0
 8007e14:	f04f 0b00 	mov.w	fp, #0
 8007e18:	2600      	movs	r6, #0
 8007e1a:	eba8 0504 	sub.w	r5, r8, r4
 8007e1e:	e0e2      	b.n	8007fe6 <__kernel_rem_pio2+0x4be>
 8007e20:	f04f 0902 	mov.w	r9, #2
 8007e24:	e754      	b.n	8007cd0 <__kernel_rem_pio2+0x1a8>
 8007e26:	bf00      	nop
	...
 8007e34:	3ff00000 	.word	0x3ff00000
 8007e38:	08008768 	.word	0x08008768
 8007e3c:	40200000 	.word	0x40200000
 8007e40:	3ff00000 	.word	0x3ff00000
 8007e44:	3e700000 	.word	0x3e700000
 8007e48:	41700000 	.word	0x41700000
 8007e4c:	3fe00000 	.word	0x3fe00000
 8007e50:	08008728 	.word	0x08008728
 8007e54:	f854 3b04 	ldr.w	r3, [r4], #4
 8007e58:	b945      	cbnz	r5, 8007e6c <__kernel_rem_pio2+0x344>
 8007e5a:	b123      	cbz	r3, 8007e66 <__kernel_rem_pio2+0x33e>
 8007e5c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8007e60:	f844 3c04 	str.w	r3, [r4, #-4]
 8007e64:	2301      	movs	r3, #1
 8007e66:	3201      	adds	r2, #1
 8007e68:	461d      	mov	r5, r3
 8007e6a:	e738      	b.n	8007cde <__kernel_rem_pio2+0x1b6>
 8007e6c:	1acb      	subs	r3, r1, r3
 8007e6e:	e7f7      	b.n	8007e60 <__kernel_rem_pio2+0x338>
 8007e70:	f108 32ff 	add.w	r2, r8, #4294967295
 8007e74:	ab0c      	add	r3, sp, #48	@ 0x30
 8007e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e7a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007e7e:	a90c      	add	r1, sp, #48	@ 0x30
 8007e80:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007e84:	e739      	b.n	8007cfa <__kernel_rem_pio2+0x1d2>
 8007e86:	f108 32ff 	add.w	r2, r8, #4294967295
 8007e8a:	ab0c      	add	r3, sp, #48	@ 0x30
 8007e8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e90:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007e94:	e7f3      	b.n	8007e7e <__kernel_rem_pio2+0x356>
 8007e96:	a90c      	add	r1, sp, #48	@ 0x30
 8007e98:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007e9c:	3b01      	subs	r3, #1
 8007e9e:	430a      	orrs	r2, r1
 8007ea0:	e787      	b.n	8007db2 <__kernel_rem_pio2+0x28a>
 8007ea2:	3401      	adds	r4, #1
 8007ea4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007ea8:	2a00      	cmp	r2, #0
 8007eaa:	d0fa      	beq.n	8007ea2 <__kernel_rem_pio2+0x37a>
 8007eac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007eae:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007eb2:	eb0d 0503 	add.w	r5, sp, r3
 8007eb6:	9b06      	ldr	r3, [sp, #24]
 8007eb8:	aa20      	add	r2, sp, #128	@ 0x80
 8007eba:	4443      	add	r3, r8
 8007ebc:	f108 0701 	add.w	r7, r8, #1
 8007ec0:	3d98      	subs	r5, #152	@ 0x98
 8007ec2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8007ec6:	4444      	add	r4, r8
 8007ec8:	42bc      	cmp	r4, r7
 8007eca:	da04      	bge.n	8007ed6 <__kernel_rem_pio2+0x3ae>
 8007ecc:	46a0      	mov	r8, r4
 8007ece:	e6a2      	b.n	8007c16 <__kernel_rem_pio2+0xee>
 8007ed0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ed2:	2401      	movs	r4, #1
 8007ed4:	e7e6      	b.n	8007ea4 <__kernel_rem_pio2+0x37c>
 8007ed6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ed8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8007edc:	f7f8 fb42 	bl	8000564 <__aeabi_i2d>
 8007ee0:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 80081a8 <__kernel_rem_pio2+0x680>
 8007ee4:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007ee8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007eec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ef0:	46b2      	mov	sl, r6
 8007ef2:	f04f 0800 	mov.w	r8, #0
 8007ef6:	9b05      	ldr	r3, [sp, #20]
 8007ef8:	4598      	cmp	r8, r3
 8007efa:	dd05      	ble.n	8007f08 <__kernel_rem_pio2+0x3e0>
 8007efc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007f00:	3701      	adds	r7, #1
 8007f02:	eca5 7b02 	vstmia	r5!, {d7}
 8007f06:	e7df      	b.n	8007ec8 <__kernel_rem_pio2+0x3a0>
 8007f08:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8007f0c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007f10:	f7f8 fb92 	bl	8000638 <__aeabi_dmul>
 8007f14:	4602      	mov	r2, r0
 8007f16:	460b      	mov	r3, r1
 8007f18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f1c:	f7f8 f9d6 	bl	80002cc <__adddf3>
 8007f20:	f108 0801 	add.w	r8, r8, #1
 8007f24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f28:	e7e5      	b.n	8007ef6 <__kernel_rem_pio2+0x3ce>
 8007f2a:	f1cb 0000 	rsb	r0, fp, #0
 8007f2e:	ec47 6b10 	vmov	d0, r6, r7
 8007f32:	f000 f951 	bl	80081d8 <scalbn>
 8007f36:	ec55 4b10 	vmov	r4, r5, d0
 8007f3a:	4b9d      	ldr	r3, [pc, #628]	@ (80081b0 <__kernel_rem_pio2+0x688>)
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	4620      	mov	r0, r4
 8007f40:	4629      	mov	r1, r5
 8007f42:	f7f8 fdff 	bl	8000b44 <__aeabi_dcmpge>
 8007f46:	b300      	cbz	r0, 8007f8a <__kernel_rem_pio2+0x462>
 8007f48:	4b9a      	ldr	r3, [pc, #616]	@ (80081b4 <__kernel_rem_pio2+0x68c>)
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	4629      	mov	r1, r5
 8007f50:	f7f8 fb72 	bl	8000638 <__aeabi_dmul>
 8007f54:	f7f8 fe0a 	bl	8000b6c <__aeabi_d2iz>
 8007f58:	4606      	mov	r6, r0
 8007f5a:	f7f8 fb03 	bl	8000564 <__aeabi_i2d>
 8007f5e:	4b94      	ldr	r3, [pc, #592]	@ (80081b0 <__kernel_rem_pio2+0x688>)
 8007f60:	2200      	movs	r2, #0
 8007f62:	f7f8 fb69 	bl	8000638 <__aeabi_dmul>
 8007f66:	460b      	mov	r3, r1
 8007f68:	4602      	mov	r2, r0
 8007f6a:	4629      	mov	r1, r5
 8007f6c:	4620      	mov	r0, r4
 8007f6e:	f7f8 f9ab 	bl	80002c8 <__aeabi_dsub>
 8007f72:	f7f8 fdfb 	bl	8000b6c <__aeabi_d2iz>
 8007f76:	ab0c      	add	r3, sp, #48	@ 0x30
 8007f78:	f10b 0b18 	add.w	fp, fp, #24
 8007f7c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8007f80:	f108 0801 	add.w	r8, r8, #1
 8007f84:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8007f88:	e722      	b.n	8007dd0 <__kernel_rem_pio2+0x2a8>
 8007f8a:	4620      	mov	r0, r4
 8007f8c:	4629      	mov	r1, r5
 8007f8e:	f7f8 fded 	bl	8000b6c <__aeabi_d2iz>
 8007f92:	ab0c      	add	r3, sp, #48	@ 0x30
 8007f94:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8007f98:	e71a      	b.n	8007dd0 <__kernel_rem_pio2+0x2a8>
 8007f9a:	ab0c      	add	r3, sp, #48	@ 0x30
 8007f9c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007fa0:	f7f8 fae0 	bl	8000564 <__aeabi_i2d>
 8007fa4:	4622      	mov	r2, r4
 8007fa6:	462b      	mov	r3, r5
 8007fa8:	f7f8 fb46 	bl	8000638 <__aeabi_dmul>
 8007fac:	4652      	mov	r2, sl
 8007fae:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8007fb2:	465b      	mov	r3, fp
 8007fb4:	4620      	mov	r0, r4
 8007fb6:	4629      	mov	r1, r5
 8007fb8:	f7f8 fb3e 	bl	8000638 <__aeabi_dmul>
 8007fbc:	3e01      	subs	r6, #1
 8007fbe:	4604      	mov	r4, r0
 8007fc0:	460d      	mov	r5, r1
 8007fc2:	e718      	b.n	8007df6 <__kernel_rem_pio2+0x2ce>
 8007fc4:	9906      	ldr	r1, [sp, #24]
 8007fc6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007fca:	9106      	str	r1, [sp, #24]
 8007fcc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8007fd0:	f7f8 fb32 	bl	8000638 <__aeabi_dmul>
 8007fd4:	4602      	mov	r2, r0
 8007fd6:	460b      	mov	r3, r1
 8007fd8:	4650      	mov	r0, sl
 8007fda:	4659      	mov	r1, fp
 8007fdc:	f7f8 f976 	bl	80002cc <__adddf3>
 8007fe0:	3601      	adds	r6, #1
 8007fe2:	4682      	mov	sl, r0
 8007fe4:	468b      	mov	fp, r1
 8007fe6:	9b00      	ldr	r3, [sp, #0]
 8007fe8:	429e      	cmp	r6, r3
 8007fea:	dc01      	bgt.n	8007ff0 <__kernel_rem_pio2+0x4c8>
 8007fec:	42b5      	cmp	r5, r6
 8007fee:	dae9      	bge.n	8007fc4 <__kernel_rem_pio2+0x49c>
 8007ff0:	ab48      	add	r3, sp, #288	@ 0x120
 8007ff2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007ff6:	e9c5 ab00 	strd	sl, fp, [r5]
 8007ffa:	3c01      	subs	r4, #1
 8007ffc:	e6ff      	b.n	8007dfe <__kernel_rem_pio2+0x2d6>
 8007ffe:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008000:	2b02      	cmp	r3, #2
 8008002:	dc0b      	bgt.n	800801c <__kernel_rem_pio2+0x4f4>
 8008004:	2b00      	cmp	r3, #0
 8008006:	dc39      	bgt.n	800807c <__kernel_rem_pio2+0x554>
 8008008:	d05d      	beq.n	80080c6 <__kernel_rem_pio2+0x59e>
 800800a:	9b02      	ldr	r3, [sp, #8]
 800800c:	f003 0007 	and.w	r0, r3, #7
 8008010:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8008014:	ecbd 8b02 	vpop	{d8}
 8008018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800801c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800801e:	2b03      	cmp	r3, #3
 8008020:	d1f3      	bne.n	800800a <__kernel_rem_pio2+0x4e2>
 8008022:	9b05      	ldr	r3, [sp, #20]
 8008024:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008028:	eb0d 0403 	add.w	r4, sp, r3
 800802c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8008030:	4625      	mov	r5, r4
 8008032:	46c2      	mov	sl, r8
 8008034:	f1ba 0f00 	cmp.w	sl, #0
 8008038:	f1a5 0508 	sub.w	r5, r5, #8
 800803c:	dc6b      	bgt.n	8008116 <__kernel_rem_pio2+0x5ee>
 800803e:	4645      	mov	r5, r8
 8008040:	2d01      	cmp	r5, #1
 8008042:	f1a4 0408 	sub.w	r4, r4, #8
 8008046:	f300 8087 	bgt.w	8008158 <__kernel_rem_pio2+0x630>
 800804a:	9c05      	ldr	r4, [sp, #20]
 800804c:	ab48      	add	r3, sp, #288	@ 0x120
 800804e:	441c      	add	r4, r3
 8008050:	2000      	movs	r0, #0
 8008052:	2100      	movs	r1, #0
 8008054:	f1b8 0f01 	cmp.w	r8, #1
 8008058:	f300 809c 	bgt.w	8008194 <__kernel_rem_pio2+0x66c>
 800805c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8008060:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8008064:	f1b9 0f00 	cmp.w	r9, #0
 8008068:	f040 80a6 	bne.w	80081b8 <__kernel_rem_pio2+0x690>
 800806c:	9b04      	ldr	r3, [sp, #16]
 800806e:	e9c3 7800 	strd	r7, r8, [r3]
 8008072:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8008076:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800807a:	e7c6      	b.n	800800a <__kernel_rem_pio2+0x4e2>
 800807c:	9d05      	ldr	r5, [sp, #20]
 800807e:	ab48      	add	r3, sp, #288	@ 0x120
 8008080:	441d      	add	r5, r3
 8008082:	4644      	mov	r4, r8
 8008084:	2000      	movs	r0, #0
 8008086:	2100      	movs	r1, #0
 8008088:	2c00      	cmp	r4, #0
 800808a:	da35      	bge.n	80080f8 <__kernel_rem_pio2+0x5d0>
 800808c:	f1b9 0f00 	cmp.w	r9, #0
 8008090:	d038      	beq.n	8008104 <__kernel_rem_pio2+0x5dc>
 8008092:	4602      	mov	r2, r0
 8008094:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008098:	9c04      	ldr	r4, [sp, #16]
 800809a:	e9c4 2300 	strd	r2, r3, [r4]
 800809e:	4602      	mov	r2, r0
 80080a0:	460b      	mov	r3, r1
 80080a2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80080a6:	f7f8 f90f 	bl	80002c8 <__aeabi_dsub>
 80080aa:	ad4a      	add	r5, sp, #296	@ 0x128
 80080ac:	2401      	movs	r4, #1
 80080ae:	45a0      	cmp	r8, r4
 80080b0:	da2b      	bge.n	800810a <__kernel_rem_pio2+0x5e2>
 80080b2:	f1b9 0f00 	cmp.w	r9, #0
 80080b6:	d002      	beq.n	80080be <__kernel_rem_pio2+0x596>
 80080b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80080bc:	4619      	mov	r1, r3
 80080be:	9b04      	ldr	r3, [sp, #16]
 80080c0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80080c4:	e7a1      	b.n	800800a <__kernel_rem_pio2+0x4e2>
 80080c6:	9c05      	ldr	r4, [sp, #20]
 80080c8:	ab48      	add	r3, sp, #288	@ 0x120
 80080ca:	441c      	add	r4, r3
 80080cc:	2000      	movs	r0, #0
 80080ce:	2100      	movs	r1, #0
 80080d0:	f1b8 0f00 	cmp.w	r8, #0
 80080d4:	da09      	bge.n	80080ea <__kernel_rem_pio2+0x5c2>
 80080d6:	f1b9 0f00 	cmp.w	r9, #0
 80080da:	d002      	beq.n	80080e2 <__kernel_rem_pio2+0x5ba>
 80080dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80080e0:	4619      	mov	r1, r3
 80080e2:	9b04      	ldr	r3, [sp, #16]
 80080e4:	e9c3 0100 	strd	r0, r1, [r3]
 80080e8:	e78f      	b.n	800800a <__kernel_rem_pio2+0x4e2>
 80080ea:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80080ee:	f7f8 f8ed 	bl	80002cc <__adddf3>
 80080f2:	f108 38ff 	add.w	r8, r8, #4294967295
 80080f6:	e7eb      	b.n	80080d0 <__kernel_rem_pio2+0x5a8>
 80080f8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80080fc:	f7f8 f8e6 	bl	80002cc <__adddf3>
 8008100:	3c01      	subs	r4, #1
 8008102:	e7c1      	b.n	8008088 <__kernel_rem_pio2+0x560>
 8008104:	4602      	mov	r2, r0
 8008106:	460b      	mov	r3, r1
 8008108:	e7c6      	b.n	8008098 <__kernel_rem_pio2+0x570>
 800810a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800810e:	f7f8 f8dd 	bl	80002cc <__adddf3>
 8008112:	3401      	adds	r4, #1
 8008114:	e7cb      	b.n	80080ae <__kernel_rem_pio2+0x586>
 8008116:	ed95 7b00 	vldr	d7, [r5]
 800811a:	ed8d 7b00 	vstr	d7, [sp]
 800811e:	ed95 7b02 	vldr	d7, [r5, #8]
 8008122:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008126:	ec53 2b17 	vmov	r2, r3, d7
 800812a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800812e:	f7f8 f8cd 	bl	80002cc <__adddf3>
 8008132:	4602      	mov	r2, r0
 8008134:	460b      	mov	r3, r1
 8008136:	4606      	mov	r6, r0
 8008138:	460f      	mov	r7, r1
 800813a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800813e:	f7f8 f8c3 	bl	80002c8 <__aeabi_dsub>
 8008142:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008146:	f7f8 f8c1 	bl	80002cc <__adddf3>
 800814a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800814e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8008152:	e9c5 6700 	strd	r6, r7, [r5]
 8008156:	e76d      	b.n	8008034 <__kernel_rem_pio2+0x50c>
 8008158:	ed94 7b00 	vldr	d7, [r4]
 800815c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8008160:	ec51 0b17 	vmov	r0, r1, d7
 8008164:	4652      	mov	r2, sl
 8008166:	465b      	mov	r3, fp
 8008168:	ed8d 7b00 	vstr	d7, [sp]
 800816c:	f7f8 f8ae 	bl	80002cc <__adddf3>
 8008170:	4602      	mov	r2, r0
 8008172:	460b      	mov	r3, r1
 8008174:	4606      	mov	r6, r0
 8008176:	460f      	mov	r7, r1
 8008178:	e9dd 0100 	ldrd	r0, r1, [sp]
 800817c:	f7f8 f8a4 	bl	80002c8 <__aeabi_dsub>
 8008180:	4652      	mov	r2, sl
 8008182:	465b      	mov	r3, fp
 8008184:	f7f8 f8a2 	bl	80002cc <__adddf3>
 8008188:	3d01      	subs	r5, #1
 800818a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800818e:	e9c4 6700 	strd	r6, r7, [r4]
 8008192:	e755      	b.n	8008040 <__kernel_rem_pio2+0x518>
 8008194:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008198:	f7f8 f898 	bl	80002cc <__adddf3>
 800819c:	f108 38ff 	add.w	r8, r8, #4294967295
 80081a0:	e758      	b.n	8008054 <__kernel_rem_pio2+0x52c>
 80081a2:	bf00      	nop
 80081a4:	f3af 8000 	nop.w
	...
 80081b0:	41700000 	.word	0x41700000
 80081b4:	3e700000 	.word	0x3e700000
 80081b8:	9b04      	ldr	r3, [sp, #16]
 80081ba:	9a04      	ldr	r2, [sp, #16]
 80081bc:	601f      	str	r7, [r3, #0]
 80081be:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 80081c2:	605c      	str	r4, [r3, #4]
 80081c4:	609d      	str	r5, [r3, #8]
 80081c6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80081ca:	60d3      	str	r3, [r2, #12]
 80081cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80081d0:	6110      	str	r0, [r2, #16]
 80081d2:	6153      	str	r3, [r2, #20]
 80081d4:	e719      	b.n	800800a <__kernel_rem_pio2+0x4e2>
 80081d6:	bf00      	nop

080081d8 <scalbn>:
 80081d8:	b570      	push	{r4, r5, r6, lr}
 80081da:	ec55 4b10 	vmov	r4, r5, d0
 80081de:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80081e2:	4606      	mov	r6, r0
 80081e4:	462b      	mov	r3, r5
 80081e6:	b991      	cbnz	r1, 800820e <scalbn+0x36>
 80081e8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80081ec:	4323      	orrs	r3, r4
 80081ee:	d03d      	beq.n	800826c <scalbn+0x94>
 80081f0:	4b35      	ldr	r3, [pc, #212]	@ (80082c8 <scalbn+0xf0>)
 80081f2:	4620      	mov	r0, r4
 80081f4:	4629      	mov	r1, r5
 80081f6:	2200      	movs	r2, #0
 80081f8:	f7f8 fa1e 	bl	8000638 <__aeabi_dmul>
 80081fc:	4b33      	ldr	r3, [pc, #204]	@ (80082cc <scalbn+0xf4>)
 80081fe:	429e      	cmp	r6, r3
 8008200:	4604      	mov	r4, r0
 8008202:	460d      	mov	r5, r1
 8008204:	da0f      	bge.n	8008226 <scalbn+0x4e>
 8008206:	a328      	add	r3, pc, #160	@ (adr r3, 80082a8 <scalbn+0xd0>)
 8008208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800820c:	e01e      	b.n	800824c <scalbn+0x74>
 800820e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8008212:	4291      	cmp	r1, r2
 8008214:	d10b      	bne.n	800822e <scalbn+0x56>
 8008216:	4622      	mov	r2, r4
 8008218:	4620      	mov	r0, r4
 800821a:	4629      	mov	r1, r5
 800821c:	f7f8 f856 	bl	80002cc <__adddf3>
 8008220:	4604      	mov	r4, r0
 8008222:	460d      	mov	r5, r1
 8008224:	e022      	b.n	800826c <scalbn+0x94>
 8008226:	460b      	mov	r3, r1
 8008228:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800822c:	3936      	subs	r1, #54	@ 0x36
 800822e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8008232:	4296      	cmp	r6, r2
 8008234:	dd0d      	ble.n	8008252 <scalbn+0x7a>
 8008236:	2d00      	cmp	r5, #0
 8008238:	a11d      	add	r1, pc, #116	@ (adr r1, 80082b0 <scalbn+0xd8>)
 800823a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800823e:	da02      	bge.n	8008246 <scalbn+0x6e>
 8008240:	a11d      	add	r1, pc, #116	@ (adr r1, 80082b8 <scalbn+0xe0>)
 8008242:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008246:	a31a      	add	r3, pc, #104	@ (adr r3, 80082b0 <scalbn+0xd8>)
 8008248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800824c:	f7f8 f9f4 	bl	8000638 <__aeabi_dmul>
 8008250:	e7e6      	b.n	8008220 <scalbn+0x48>
 8008252:	1872      	adds	r2, r6, r1
 8008254:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8008258:	428a      	cmp	r2, r1
 800825a:	dcec      	bgt.n	8008236 <scalbn+0x5e>
 800825c:	2a00      	cmp	r2, #0
 800825e:	dd08      	ble.n	8008272 <scalbn+0x9a>
 8008260:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8008264:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8008268:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800826c:	ec45 4b10 	vmov	d0, r4, r5
 8008270:	bd70      	pop	{r4, r5, r6, pc}
 8008272:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8008276:	da08      	bge.n	800828a <scalbn+0xb2>
 8008278:	2d00      	cmp	r5, #0
 800827a:	a10b      	add	r1, pc, #44	@ (adr r1, 80082a8 <scalbn+0xd0>)
 800827c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008280:	dac1      	bge.n	8008206 <scalbn+0x2e>
 8008282:	a10f      	add	r1, pc, #60	@ (adr r1, 80082c0 <scalbn+0xe8>)
 8008284:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008288:	e7bd      	b.n	8008206 <scalbn+0x2e>
 800828a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800828e:	3236      	adds	r2, #54	@ 0x36
 8008290:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8008294:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008298:	4620      	mov	r0, r4
 800829a:	4b0d      	ldr	r3, [pc, #52]	@ (80082d0 <scalbn+0xf8>)
 800829c:	4629      	mov	r1, r5
 800829e:	2200      	movs	r2, #0
 80082a0:	e7d4      	b.n	800824c <scalbn+0x74>
 80082a2:	bf00      	nop
 80082a4:	f3af 8000 	nop.w
 80082a8:	c2f8f359 	.word	0xc2f8f359
 80082ac:	01a56e1f 	.word	0x01a56e1f
 80082b0:	8800759c 	.word	0x8800759c
 80082b4:	7e37e43c 	.word	0x7e37e43c
 80082b8:	8800759c 	.word	0x8800759c
 80082bc:	fe37e43c 	.word	0xfe37e43c
 80082c0:	c2f8f359 	.word	0xc2f8f359
 80082c4:	81a56e1f 	.word	0x81a56e1f
 80082c8:	43500000 	.word	0x43500000
 80082cc:	ffff3cb0 	.word	0xffff3cb0
 80082d0:	3c900000 	.word	0x3c900000
 80082d4:	00000000 	.word	0x00000000

080082d8 <floor>:
 80082d8:	ec51 0b10 	vmov	r0, r1, d0
 80082dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80082e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082e4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80082e8:	2e13      	cmp	r6, #19
 80082ea:	460c      	mov	r4, r1
 80082ec:	4605      	mov	r5, r0
 80082ee:	4680      	mov	r8, r0
 80082f0:	dc34      	bgt.n	800835c <floor+0x84>
 80082f2:	2e00      	cmp	r6, #0
 80082f4:	da17      	bge.n	8008326 <floor+0x4e>
 80082f6:	a332      	add	r3, pc, #200	@ (adr r3, 80083c0 <floor+0xe8>)
 80082f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082fc:	f7f7 ffe6 	bl	80002cc <__adddf3>
 8008300:	2200      	movs	r2, #0
 8008302:	2300      	movs	r3, #0
 8008304:	f7f8 fc28 	bl	8000b58 <__aeabi_dcmpgt>
 8008308:	b150      	cbz	r0, 8008320 <floor+0x48>
 800830a:	2c00      	cmp	r4, #0
 800830c:	da55      	bge.n	80083ba <floor+0xe2>
 800830e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8008312:	432c      	orrs	r4, r5
 8008314:	2500      	movs	r5, #0
 8008316:	42ac      	cmp	r4, r5
 8008318:	4c2b      	ldr	r4, [pc, #172]	@ (80083c8 <floor+0xf0>)
 800831a:	bf08      	it	eq
 800831c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8008320:	4621      	mov	r1, r4
 8008322:	4628      	mov	r0, r5
 8008324:	e023      	b.n	800836e <floor+0x96>
 8008326:	4f29      	ldr	r7, [pc, #164]	@ (80083cc <floor+0xf4>)
 8008328:	4137      	asrs	r7, r6
 800832a:	ea01 0307 	and.w	r3, r1, r7
 800832e:	4303      	orrs	r3, r0
 8008330:	d01d      	beq.n	800836e <floor+0x96>
 8008332:	a323      	add	r3, pc, #140	@ (adr r3, 80083c0 <floor+0xe8>)
 8008334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008338:	f7f7 ffc8 	bl	80002cc <__adddf3>
 800833c:	2200      	movs	r2, #0
 800833e:	2300      	movs	r3, #0
 8008340:	f7f8 fc0a 	bl	8000b58 <__aeabi_dcmpgt>
 8008344:	2800      	cmp	r0, #0
 8008346:	d0eb      	beq.n	8008320 <floor+0x48>
 8008348:	2c00      	cmp	r4, #0
 800834a:	bfbe      	ittt	lt
 800834c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8008350:	4133      	asrlt	r3, r6
 8008352:	18e4      	addlt	r4, r4, r3
 8008354:	ea24 0407 	bic.w	r4, r4, r7
 8008358:	2500      	movs	r5, #0
 800835a:	e7e1      	b.n	8008320 <floor+0x48>
 800835c:	2e33      	cmp	r6, #51	@ 0x33
 800835e:	dd0a      	ble.n	8008376 <floor+0x9e>
 8008360:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8008364:	d103      	bne.n	800836e <floor+0x96>
 8008366:	4602      	mov	r2, r0
 8008368:	460b      	mov	r3, r1
 800836a:	f7f7 ffaf 	bl	80002cc <__adddf3>
 800836e:	ec41 0b10 	vmov	d0, r0, r1
 8008372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008376:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800837a:	f04f 37ff 	mov.w	r7, #4294967295
 800837e:	40df      	lsrs	r7, r3
 8008380:	4207      	tst	r7, r0
 8008382:	d0f4      	beq.n	800836e <floor+0x96>
 8008384:	a30e      	add	r3, pc, #56	@ (adr r3, 80083c0 <floor+0xe8>)
 8008386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800838a:	f7f7 ff9f 	bl	80002cc <__adddf3>
 800838e:	2200      	movs	r2, #0
 8008390:	2300      	movs	r3, #0
 8008392:	f7f8 fbe1 	bl	8000b58 <__aeabi_dcmpgt>
 8008396:	2800      	cmp	r0, #0
 8008398:	d0c2      	beq.n	8008320 <floor+0x48>
 800839a:	2c00      	cmp	r4, #0
 800839c:	da0a      	bge.n	80083b4 <floor+0xdc>
 800839e:	2e14      	cmp	r6, #20
 80083a0:	d101      	bne.n	80083a6 <floor+0xce>
 80083a2:	3401      	adds	r4, #1
 80083a4:	e006      	b.n	80083b4 <floor+0xdc>
 80083a6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80083aa:	2301      	movs	r3, #1
 80083ac:	40b3      	lsls	r3, r6
 80083ae:	441d      	add	r5, r3
 80083b0:	4545      	cmp	r5, r8
 80083b2:	d3f6      	bcc.n	80083a2 <floor+0xca>
 80083b4:	ea25 0507 	bic.w	r5, r5, r7
 80083b8:	e7b2      	b.n	8008320 <floor+0x48>
 80083ba:	2500      	movs	r5, #0
 80083bc:	462c      	mov	r4, r5
 80083be:	e7af      	b.n	8008320 <floor+0x48>
 80083c0:	8800759c 	.word	0x8800759c
 80083c4:	7e37e43c 	.word	0x7e37e43c
 80083c8:	bff00000 	.word	0xbff00000
 80083cc:	000fffff 	.word	0x000fffff

080083d0 <_init>:
 80083d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083d2:	bf00      	nop
 80083d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083d6:	bc08      	pop	{r3}
 80083d8:	469e      	mov	lr, r3
 80083da:	4770      	bx	lr

080083dc <_fini>:
 80083dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083de:	bf00      	nop
 80083e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083e2:	bc08      	pop	{r3}
 80083e4:	469e      	mov	lr, r3
 80083e6:	4770      	bx	lr
