// Seed: 2019928520
module module_0 ();
  assign id_0 = (id_0) * 1 - 1;
  logic id_1 = id_1 !== 1;
  reg   id_2;
  reg   id_3;
  logic id_4;
  always @(posedge id_4 == id_1 or posedge id_4)
    if (1) begin
      id_3 <= id_2;
    end else id_0 <= 1;
  logic id_5;
endmodule
