$x=0;
$y=0;
foreach $i (0..79) {
    q_mod_tbl_ren[$x][$y]          >> ppe_stm_tx_mod_tbl_$i$_rd_en
    q_mod_tbl_wen[$x][$y]          >> ppe_stm_tx_mod_tbl_$i$_wr_en
    mod_tbl_addr[$x][$y][10:0]     >> ppe_stm_tx_mod_tbl_$i$_adr
    mod_tbl_rdata[$x][$y][71:0]    >> ppe_stm_tx_mod_tbl_$i$_rd_data
    q_mod_tbl_wdata[$y][71:0]      >> ppe_stm_tx_mod_tbl_$i$_wr_data
    if($y == 7) {
        $x=$x+1;
        $y=0;
    }
    else {
        $y=$y+1;
    }
    >> PPE_STM_TX_MOD_TBL_$i$_CFG_reg_sel
    >> PPE_STM_TX_MOD_TBL_$i$_STATUS_reg_sel
    >> ppe_stm_tx_mod_tbl_$i$_mem_ls_enter
    >> ppe_stm_tx_mod_tbl_$i$_ecc_uncor_err
    >> ppe_stm_tx_mod_tbl_$i$_init_done
    >> ppe_stm_tx_mod_tbl_$i$_rd_valid
}

foreach $i (0..1) {
    q_negh_tbl_ren[$i]          >> ppe_stm_tx_negh_tbl_$i$_rd_en
    q_negh_tbl_wen[$i]          >> ppe_stm_tx_negh_tbl_$i$_wr_en
    negh_tbl_addr[$i][13:0]     >> ppe_stm_tx_negh_tbl_$i$_adr
    negh_tbl_rdata[$i][84:0]    >> ppe_stm_tx_negh_tbl_$i$_rd_data
    q_negh_tbl_wdata[$i][84:0]  >> ppe_stm_tx_negh_tbl_$i$_wr_data

    >> PPE_STM_TX_NEGH_TBL_$i$_CFG_reg_sel
    >> PPE_STM_TX_NEGH_TBL_$i$_STATUS_reg_sel
    >> ppe_stm_tx_negh_tbl_$i$_mem_ls_enter
    >> ppe_stm_tx_negh_tbl_$i$_ecc_uncor_err
    >> ppe_stm_tx_negh_tbl_$i$_init_done
    >> ppe_stm_tx_negh_tbl_$i$_rd_valid
}

foreach $i (0..31) {
    >> PPE_STM_TX_EACL_RAM_$i$_CFG_reg_sel
    >> PPE_STM_TX_EACL_RAM_$i$_STATUS_reg_sel
    >> ppe_stm_tx_eacl_ram_$i$_adr
    >> ppe_stm_tx_eacl_ram_$i$_mem_ls_enter
    >> ppe_stm_tx_eacl_ram_$i$_rd_en
    >> ppe_stm_tx_eacl_ram_$i$_wr_data
    >> ppe_stm_tx_eacl_ram_$i$_wr_en
    >> ppe_stm_tx_eacl_ram_$i$_ecc_uncor_err
    >> ppe_stm_tx_eacl_ram_$i$_init_done
    >> ppe_stm_tx_eacl_ram_$i$_rd_data
    >> ppe_stm_tx_eacl_ram_$i$_rd_valid

    >> PPE_STM_TX_EACL_TCAM_$i$_CFG_reg_sel
    >> PPE_STM_TX_EACL_TCAM_$i$_STATUS_reg_sel
    >> ppe_stm_tx_eacl_tcam_$i$_adr
    >> ppe_stm_tx_eacl_tcam_$i$_chk_en
    >> ppe_stm_tx_eacl_tcam_$i$_chk_for_err_trig
    >> ppe_stm_tx_eacl_tcam_$i$_chk_key
    >> ppe_stm_tx_eacl_tcam_$i$_chk_mask
    >> ppe_stm_tx_eacl_tcam_$i$_raw_hit_in
    >> ppe_stm_tx_eacl_tcam_$i$_rd_en
    >> ppe_stm_tx_eacl_tcam_$i$_slice_en
    >> ppe_stm_tx_eacl_tcam_$i$_wr_data
    >> ppe_stm_tx_eacl_tcam_$i$_wr_en
    >> ppe_stm_tx_eacl_tcam_$i$_ecc_uncor_err
    >> ppe_stm_tx_eacl_tcam_$i$_init_done
    >> ppe_stm_tx_eacl_tcam_$i$_raw_hit_out
    >> ppe_stm_tx_eacl_tcam_$i$_rd_data
    >> ppe_stm_tx_eacl_tcam_$i$_rule_hit_num
    >> ppe_stm_tx_eacl_tcam_$i$_rule_hit_num_vld
    >> ppe_stm_tx_eacl_tcam_$i$_tcam_chk_rdy
    >> ppe_stm_tx_eacl_tcam_$i$_tcam_chk_valid
    >> ppe_stm_tx_eacl_tcam_$i$_tcam_rd_valid
    >> ppe_stm_tx_eacl_tcam_$i$_tcam_rdwr_rdy
}

    >> PPE_STM_TX_ECC_COR_ERR_reg_sel
    >> PPE_STM_TX_ECC_UNCOR_ERR_reg_sel
    >> unified_regs_rd
    >> unified_regs_wr_data
    >> unified_regs_ack
    >> unified_regs_rd_data
    >> ppe_stm_tx_ecc_int
    >> ppe_stm_tx_init_done

    >> ppe_stm_tx_ppe_stm_tx_eacl_tcam_from_tcam
    >> ppe_stm_tx_ppe_stm_tx_eacl_tcam_to_tcam

cclk    >> clk
reset_n >> reset_n
