TimeQuest Timing Analyzer report for hw5
Sun Nov 24 16:12:42 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk50M'
 12. Slow Model Setup: 'ctrl:inst4|state.001'
 13. Slow Model Setup: 'FDIV25K:inst3|fout'
 14. Slow Model Setup: 'FDIV:inst2|fout'
 15. Slow Model Hold: 'FDIV25K:inst3|fout'
 16. Slow Model Hold: 'clk50M'
 17. Slow Model Hold: 'FDIV:inst2|fout'
 18. Slow Model Hold: 'ctrl:inst4|state.001'
 19. Slow Model Recovery: 'FDIV25K:inst3|fout'
 20. Slow Model Removal: 'FDIV25K:inst3|fout'
 21. Slow Model Minimum Pulse Width: 'clk50M'
 22. Slow Model Minimum Pulse Width: 'FDIV25K:inst3|fout'
 23. Slow Model Minimum Pulse Width: 'FDIV:inst2|fout'
 24. Slow Model Minimum Pulse Width: 'ctrl:inst4|state.001'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'ctrl:inst4|state.001'
 35. Fast Model Setup: 'clk50M'
 36. Fast Model Setup: 'FDIV25K:inst3|fout'
 37. Fast Model Setup: 'FDIV:inst2|fout'
 38. Fast Model Hold: 'FDIV25K:inst3|fout'
 39. Fast Model Hold: 'clk50M'
 40. Fast Model Hold: 'FDIV:inst2|fout'
 41. Fast Model Hold: 'ctrl:inst4|state.001'
 42. Fast Model Recovery: 'FDIV25K:inst3|fout'
 43. Fast Model Removal: 'FDIV25K:inst3|fout'
 44. Fast Model Minimum Pulse Width: 'clk50M'
 45. Fast Model Minimum Pulse Width: 'FDIV25K:inst3|fout'
 46. Fast Model Minimum Pulse Width: 'FDIV:inst2|fout'
 47. Fast Model Minimum Pulse Width: 'ctrl:inst4|state.001'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; hw5                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------+
; Clock Name           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                  ;
+----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------+
; clk50M               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50M }               ;
; ctrl:inst4|state.001 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ctrl:inst4|state.001 } ;
; FDIV25K:inst3|fout   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FDIV25K:inst3|fout }   ;
; FDIV:inst2|fout      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FDIV:inst2|fout }      ;
+----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+--------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name         ; Note                                                  ;
+------------+-----------------+--------------------+-------------------------------------------------------+
; 158.3 MHz  ; 158.3 MHz       ; clk50M             ;                                                       ;
; 445.04 MHz ; 445.04 MHz      ; FDIV25K:inst3|fout ;                                                       ;
; 622.28 MHz ; 500.0 MHz       ; FDIV:inst2|fout    ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+--------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------+
; Slow Model Setup Summary                      ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; clk50M               ; -5.317 ; -312.534      ;
; ctrl:inst4|state.001 ; -5.038 ; -110.187      ;
; FDIV25K:inst3|fout   ; -2.899 ; -66.804       ;
; FDIV:inst2|fout      ; -0.607 ; -2.249        ;
+----------------------+--------+---------------+


+-----------------------------------------------+
; Slow Model Hold Summary                       ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; FDIV25K:inst3|fout   ; -1.419 ; -16.639       ;
; clk50M               ; 0.396  ; 0.000         ;
; FDIV:inst2|fout      ; 0.804  ; 0.000         ;
; ctrl:inst4|state.001 ; 4.320  ; 0.000         ;
+----------------------+--------+---------------+


+--------------------------------------------+
; Slow Model Recovery Summary                ;
+--------------------+-------+---------------+
; Clock              ; Slack ; End Point TNS ;
+--------------------+-------+---------------+
; FDIV25K:inst3|fout ; 0.868 ; 0.000         ;
+--------------------+-------+---------------+


+---------------------------------------------+
; Slow Model Removal Summary                  ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; FDIV25K:inst3|fout ; -0.618 ; -14.033       ;
+--------------------+--------+---------------+


+-----------------------------------------------+
; Slow Model Minimum Pulse Width Summary        ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; clk50M               ; -2.000 ; -307.380      ;
; FDIV25K:inst3|fout   ; -0.500 ; -34.000       ;
; FDIV:inst2|fout      ; -0.500 ; -5.000        ;
; ctrl:inst4|state.001 ; 0.500  ; 0.000         ;
+----------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk50M'                                                                                                 ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[16] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[18] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[19] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[20] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[21] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[22] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[23] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[24] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[25] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[26] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[27] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[28] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[29] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[30] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[31] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.317 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[17] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.361      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[16] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[18] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[19] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[20] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[21] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[22] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[23] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[24] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[25] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[26] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[27] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[28] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[29] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[30] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[31] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.261 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[17] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 6.305      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[16] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[18] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[19] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[20] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[21] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[22] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[23] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[24] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[25] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[26] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[27] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[28] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[29] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[30] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[31] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.060 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[17] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 6.106      ;
; -5.047 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[2]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.081      ;
; -5.047 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[4]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.081      ;
; -5.047 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[5]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.081      ;
; -5.047 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[6]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.081      ;
; -5.047 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[7]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.081      ;
; -5.047 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[8]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.081      ;
; -5.047 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[9]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.081      ;
; -5.047 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[10] ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.081      ;
; -5.047 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[11] ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.081      ;
; -5.047 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[12] ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.081      ;
; -5.047 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[13] ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.081      ;
; -5.047 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[14] ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.081      ;
; -5.047 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[15] ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.081      ;
; -4.991 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[2]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.025      ;
; -4.991 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[4]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.025      ;
; -4.991 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[5]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.025      ;
; -4.991 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[6]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.025      ;
; -4.991 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[7]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.025      ;
; -4.991 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[8]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.025      ;
; -4.991 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[9]  ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.025      ;
; -4.991 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[10] ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.025      ;
; -4.991 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[11] ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.025      ;
; -4.991 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[12] ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.025      ;
; -4.991 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[13] ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.025      ;
; -4.991 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[14] ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.025      ;
; -4.991 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[15] ; clk50M       ; clk50M      ; 1.000        ; -0.002     ; 6.025      ;
; -4.859 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[0]  ; clk50M       ; clk50M      ; 1.000        ; 0.000      ; 5.895      ;
; -4.859 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[1]  ; clk50M       ; clk50M      ; 1.000        ; 0.000      ; 5.895      ;
; -4.859 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[3]  ; clk50M       ; clk50M      ; 1.000        ; 0.000      ; 5.895      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[16] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[18] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[19] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[20] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[21] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[22] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[23] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[24] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[25] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[26] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[27] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[28] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[29] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[30] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[31] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.844 ; FDIV:inst2|count[13] ; FDIV:inst2|count[17] ; clk50M       ; clk50M      ; 1.000        ; 0.010      ; 5.890      ;
; -4.803 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[0]  ; clk50M       ; clk50M      ; 1.000        ; 0.000      ; 5.839      ;
; -4.803 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[1]  ; clk50M       ; clk50M      ; 1.000        ; 0.000      ; 5.839      ;
; -4.803 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[3]  ; clk50M       ; clk50M      ; 1.000        ; 0.000      ; 5.839      ;
; -4.790 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[2]  ; clk50M       ; clk50M      ; 1.000        ; 0.000      ; 5.826      ;
; -4.790 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[4]  ; clk50M       ; clk50M      ; 1.000        ; 0.000      ; 5.826      ;
; -4.790 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[5]  ; clk50M       ; clk50M      ; 1.000        ; 0.000      ; 5.826      ;
; -4.790 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[6]  ; clk50M       ; clk50M      ; 1.000        ; 0.000      ; 5.826      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ctrl:inst4|state.001'                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                       ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------+--------------+------------+------------+
; -5.038 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[16]~29 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.047     ; 4.327      ;
; -5.038 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[16]~29 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.047     ; 4.327      ;
; -5.038 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[16]~29 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.047     ; 4.327      ;
; -5.038 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[16]~29 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.047     ; 4.327      ;
; -5.038 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[16]~29 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.047     ; 4.327      ;
; -5.038 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[16]~29 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.047     ; 4.327      ;
; -4.918 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[3]~81  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.191     ; 4.179      ;
; -4.918 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[3]~81  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.191     ; 4.179      ;
; -4.918 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[3]~81  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.191     ; 4.179      ;
; -4.918 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[3]~81  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.191     ; 4.179      ;
; -4.918 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[3]~81  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.191     ; 4.179      ;
; -4.918 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[3]~81  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.191     ; 4.179      ;
; -4.746 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[9]~57  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.241     ; 4.160      ;
; -4.746 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[9]~57  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.241     ; 4.160      ;
; -4.746 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[9]~57  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.241     ; 4.160      ;
; -4.746 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[9]~57  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.241     ; 4.160      ;
; -4.746 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[9]~57  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.241     ; 4.160      ;
; -4.746 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[9]~57  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.241     ; 4.160      ;
; -4.731 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[19]~17 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.192     ; 4.037      ;
; -4.731 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[19]~17 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.192     ; 4.037      ;
; -4.731 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[19]~17 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.192     ; 4.037      ;
; -4.731 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[19]~17 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.192     ; 4.037      ;
; -4.731 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[19]~17 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.192     ; 4.037      ;
; -4.731 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[19]~17 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.192     ; 4.037      ;
; -4.727 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[8]~61  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.227     ; 4.176      ;
; -4.727 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[8]~61  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.227     ; 4.176      ;
; -4.727 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[8]~61  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.227     ; 4.176      ;
; -4.727 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[8]~61  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.227     ; 4.176      ;
; -4.727 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[8]~61  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.227     ; 4.176      ;
; -4.727 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[8]~61  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.227     ; 4.176      ;
; -4.710 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[4]~77  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.191     ; 4.158      ;
; -4.710 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[4]~77  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.191     ; 4.158      ;
; -4.710 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[4]~77  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.191     ; 4.158      ;
; -4.710 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[4]~77  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.191     ; 4.158      ;
; -4.710 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[4]~77  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.191     ; 4.158      ;
; -4.710 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[4]~77  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.191     ; 4.158      ;
; -4.606 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[15]~33 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.072     ; 4.046      ;
; -4.606 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[15]~33 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.072     ; 4.046      ;
; -4.606 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[15]~33 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.072     ; 4.046      ;
; -4.606 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[15]~33 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.072     ; 4.046      ;
; -4.606 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[15]~33 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.072     ; 4.046      ;
; -4.606 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[15]~33 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.072     ; 4.046      ;
; -4.584 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.062     ; 4.030      ;
; -4.584 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.062     ; 4.030      ;
; -4.584 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.062     ; 4.030      ;
; -4.584 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.062     ; 4.030      ;
; -4.584 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.062     ; 4.030      ;
; -4.584 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.062     ; 4.030      ;
; -4.578 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.073     ; 4.039      ;
; -4.578 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.073     ; 4.039      ;
; -4.578 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.073     ; 4.039      ;
; -4.578 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.073     ; 4.039      ;
; -4.578 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.073     ; 4.039      ;
; -4.578 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.073     ; 4.039      ;
; -4.575 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.062     ; 4.024      ;
; -4.575 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.062     ; 4.024      ;
; -4.575 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.062     ; 4.024      ;
; -4.575 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.062     ; 4.024      ;
; -4.575 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.062     ; 4.024      ;
; -4.575 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.062     ; 4.024      ;
; -4.568 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.071     ; 4.012      ;
; -4.568 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.071     ; 4.012      ;
; -4.568 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.071     ; 4.012      ;
; -4.568 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.071     ; 4.012      ;
; -4.568 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.071     ; 4.012      ;
; -4.568 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.071     ; 4.012      ;
; -4.566 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.074     ; 4.026      ;
; -4.566 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.074     ; 4.026      ;
; -4.566 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.074     ; 4.026      ;
; -4.566 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.074     ; 4.026      ;
; -4.566 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.074     ; 4.026      ;
; -4.566 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.074     ; 4.026      ;
; -4.558 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 3.994      ;
; -4.558 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 3.994      ;
; -4.558 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 3.994      ;
; -4.558 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 3.994      ;
; -4.558 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 3.994      ;
; -4.558 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 3.994      ;
; -4.552 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 4.009      ;
; -4.552 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 4.009      ;
; -4.552 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 4.009      ;
; -4.552 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 4.009      ;
; -4.552 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 4.009      ;
; -4.552 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 4.009      ;
; -4.551 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.076     ; 4.013      ;
; -4.551 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.076     ; 4.013      ;
; -4.551 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.076     ; 4.013      ;
; -4.551 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.076     ; 4.013      ;
; -4.551 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.076     ; 4.013      ;
; -4.551 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.076     ; 4.013      ;
; -4.549 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.074     ; 4.021      ;
; -4.549 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.074     ; 4.021      ;
; -4.549 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.074     ; 4.021      ;
; -4.549 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.074     ; 4.021      ;
; -4.549 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.074     ; 4.021      ;
; -4.549 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.074     ; 4.021      ;
; -4.535 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 3.994      ;
; -4.535 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 3.994      ;
; -4.535 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 3.994      ;
; -4.535 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.078     ; 3.994      ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FDIV25K:inst3|fout'                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                              ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------------+--------------+------------+------------+
; -2.899 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[17]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.687      ;
; -2.899 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[17]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.687      ;
; -2.899 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[17]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.687      ;
; -2.899 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[17]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.687      ;
; -2.899 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[17]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.687      ;
; -2.899 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[17]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.687      ;
; -2.871 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[13]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.660      ;
; -2.871 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[13]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.660      ;
; -2.871 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[13]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.660      ;
; -2.871 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[13]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.660      ;
; -2.871 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[13]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.660      ;
; -2.871 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[13]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.660      ;
; -2.854 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[7]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.642      ;
; -2.854 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[8]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.642      ;
; -2.854 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[7]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.642      ;
; -2.854 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[7]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.642      ;
; -2.854 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[7]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.642      ;
; -2.854 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[7]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.642      ;
; -2.854 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[7]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.642      ;
; -2.854 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[8]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.642      ;
; -2.854 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[8]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.642      ;
; -2.854 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[8]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.642      ;
; -2.854 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[8]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.642      ;
; -2.854 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[8]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.642      ;
; -2.853 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[10]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.641      ;
; -2.853 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[10]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.641      ;
; -2.853 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[10]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.641      ;
; -2.853 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[10]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.641      ;
; -2.853 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[10]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.641      ;
; -2.853 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[10]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.641      ;
; -2.839 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[11]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.627      ;
; -2.839 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[11]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.627      ;
; -2.839 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[11]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.627      ;
; -2.839 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[11]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.627      ;
; -2.839 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[11]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.627      ;
; -2.839 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[11]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.627      ;
; -2.825 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[3]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.614      ;
; -2.825 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[20]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.756      ; 4.617      ;
; -2.825 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[3]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.614      ;
; -2.825 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[3]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.614      ;
; -2.825 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[3]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.614      ;
; -2.825 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[3]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.614      ;
; -2.825 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[3]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.614      ;
; -2.825 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[20]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.756      ; 4.617      ;
; -2.825 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[20]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.756      ; 4.617      ;
; -2.825 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[20]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.756      ; 4.617      ;
; -2.825 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[20]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.756      ; 4.617      ;
; -2.825 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[20]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.756      ; 4.617      ;
; -2.820 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[2]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.609      ;
; -2.820 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[4]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.609      ;
; -2.820 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[2]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.609      ;
; -2.820 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[2]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.609      ;
; -2.820 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[2]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.609      ;
; -2.820 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[2]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.609      ;
; -2.820 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[2]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.609      ;
; -2.820 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[4]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.609      ;
; -2.820 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[4]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.609      ;
; -2.820 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[4]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.609      ;
; -2.820 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[4]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.609      ;
; -2.820 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[4]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.609      ;
; -2.817 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[5]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.606      ;
; -2.817 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[5]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.606      ;
; -2.817 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[5]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.606      ;
; -2.817 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[5]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.606      ;
; -2.817 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[5]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.606      ;
; -2.817 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[5]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.606      ;
; -2.740 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[14]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.529      ;
; -2.740 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[14]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.529      ;
; -2.740 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[14]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.529      ;
; -2.740 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[14]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.529      ;
; -2.740 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[14]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.529      ;
; -2.740 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[14]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.529      ;
; -2.733 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[16]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.522      ;
; -2.733 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[16]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.522      ;
; -2.733 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[16]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.522      ;
; -2.733 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[16]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.522      ;
; -2.733 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[16]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.522      ;
; -2.733 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[16]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.522      ;
; -2.722 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[9]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.510      ;
; -2.722 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[9]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.510      ;
; -2.722 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[9]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.510      ;
; -2.722 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[9]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.510      ;
; -2.722 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[9]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.510      ;
; -2.722 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[9]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.752      ; 4.510      ;
; -2.721 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[12]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.510      ;
; -2.721 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[12]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.510      ;
; -2.721 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[12]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.510      ;
; -2.721 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[12]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.510      ;
; -2.721 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[12]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.510      ;
; -2.721 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[12]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.510      ;
; -2.718 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[15]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.507      ;
; -2.718 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[15]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.507      ;
; -2.718 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[15]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.507      ;
; -2.718 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[15]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.507      ;
; -2.718 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[15]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.507      ;
; -2.718 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[15]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.753      ; 4.507      ;
; -2.703 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[19]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.756      ; 4.495      ;
; -2.703 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[19]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.756      ; 4.495      ;
; -2.703 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[19]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.756      ; 4.495      ;
; -2.703 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[19]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.756      ; 4.495      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FDIV:inst2|fout'                                                                                       ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; -0.607 ; AGU:inst|Addr[0] ; AGU:inst|Addr[0] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.643      ;
; -0.596 ; AGU:inst|Addr[1] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.632      ;
; -0.559 ; AGU:inst|Addr[0] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.595      ;
; -0.525 ; AGU:inst|Addr[1] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.561      ;
; -0.494 ; AGU:inst|Addr[2] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.530      ;
; -0.488 ; AGU:inst|Addr[0] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.524      ;
; -0.454 ; AGU:inst|Addr[1] ; AGU:inst|Addr[2] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.490      ;
; -0.454 ; AGU:inst|Addr[3] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.490      ;
; -0.423 ; AGU:inst|Addr[2] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.459      ;
; -0.417 ; AGU:inst|Addr[0] ; AGU:inst|Addr[2] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.453      ;
; -0.170 ; AGU:inst|Addr[4] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.206      ;
; -0.068 ; AGU:inst|Addr[3] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.104      ;
; -0.067 ; AGU:inst|Addr[1] ; AGU:inst|Addr[1] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.103      ;
; -0.040 ; AGU:inst|Addr[2] ; AGU:inst|Addr[2] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.076      ;
; -0.034 ; AGU:inst|Addr[0] ; AGU:inst|Addr[1] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 1.070      ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FDIV25K:inst3|fout'                                                                                                                              ;
+--------+-------------------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                              ; Launch Clock         ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+
; -1.419 ; FDIV:inst2|fout               ; oneshot:inst5|cs.00                  ; FDIV:inst2|fout      ; FDIV25K:inst3|fout ; 0.000        ; 3.495      ; 2.592      ;
; -1.386 ; FDIV:inst2|fout               ; oneshot:inst5|cs.01                  ; FDIV:inst2|fout      ; FDIV25K:inst3|fout ; 0.000        ; 3.495      ; 2.625      ;
; -0.987 ; ctrl:inst4|state.001          ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.034      ;
; -0.961 ; ctrl:inst4|state.001          ; ctrl:inst4|state.010                 ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.495      ; 3.050      ;
; -0.919 ; FDIV:inst2|fout               ; oneshot:inst5|cs.00                  ; FDIV:inst2|fout      ; FDIV25K:inst3|fout ; -0.500       ; 3.495      ; 2.592      ;
; -0.886 ; FDIV:inst2|fout               ; oneshot:inst5|cs.01                  ; FDIV:inst2|fout      ; FDIV25K:inst3|fout ; -0.500       ; 3.495      ; 2.625      ;
; -0.798 ; ctrl:inst4|state.001          ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.508      ; 3.226      ;
; -0.769 ; ctrl:inst4|state.001          ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.252      ;
; -0.763 ; ctrl:inst4|state.001          ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.258      ;
; -0.684 ; ctrl:inst4|state.001          ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.504      ; 3.336      ;
; -0.672 ; ctrl:inst4|state.001          ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.349      ;
; -0.668 ; ctrl:inst4|state.001          ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.353      ;
; -0.661 ; ctrl:inst4|state.001          ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.360      ;
; -0.657 ; ctrl:inst4|state.001          ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.364      ;
; -0.602 ; ctrl:inst4|state.001          ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.508      ; 3.422      ;
; -0.552 ; ctrl:inst4|state.001          ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.469      ;
; -0.536 ; ctrl:inst4|state.001          ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.485      ;
; -0.531 ; ctrl:inst4|state.001          ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.504      ; 3.489      ;
; -0.526 ; ctrl:inst4|state.001          ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.508      ; 3.498      ;
; -0.513 ; ctrl:inst4|state.001          ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.508      ;
; -0.512 ; ctrl:inst4|state.001          ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.508      ; 3.512      ;
; -0.512 ; ctrl:inst4|state.001          ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.508      ; 3.512      ;
; -0.504 ; ctrl:inst4|state.001          ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.504      ; 3.516      ;
; -0.498 ; ctrl:inst4|state.001          ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.508      ; 3.526      ;
; -0.487 ; ctrl:inst4|state.001          ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.034      ;
; -0.461 ; ctrl:inst4|state.001          ; ctrl:inst4|state.010                 ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.495      ; 3.050      ;
; -0.312 ; ctrl:inst4|state.001          ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.504      ; 3.708      ;
; -0.310 ; ctrl:inst4|state.001          ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.504      ; 3.710      ;
; -0.306 ; ctrl:inst4|state.001          ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.504      ; 3.714      ;
; -0.298 ; ctrl:inst4|state.001          ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.508      ; 3.226      ;
; -0.269 ; ctrl:inst4|state.001          ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.252      ;
; -0.263 ; ctrl:inst4|state.001          ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.258      ;
; -0.184 ; ctrl:inst4|state.001          ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.504      ; 3.336      ;
; -0.172 ; ctrl:inst4|state.001          ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.349      ;
; -0.168 ; ctrl:inst4|state.001          ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.353      ;
; -0.161 ; ctrl:inst4|state.001          ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.360      ;
; -0.157 ; ctrl:inst4|state.001          ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.364      ;
; -0.122 ; serial_out:inst6|store[9]~57  ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.993      ; 0.637      ;
; -0.102 ; ctrl:inst4|state.001          ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.508      ; 3.422      ;
; -0.052 ; ctrl:inst4|state.001          ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.469      ;
; -0.036 ; ctrl:inst4|state.001          ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.485      ;
; -0.031 ; ctrl:inst4|state.001          ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.504      ; 3.489      ;
; -0.026 ; ctrl:inst4|state.001          ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.508      ; 3.498      ;
; -0.013 ; ctrl:inst4|state.001          ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.508      ;
; -0.012 ; ctrl:inst4|state.001          ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.508      ; 3.512      ;
; -0.012 ; ctrl:inst4|state.001          ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.508      ; 3.512      ;
; -0.004 ; ctrl:inst4|state.001          ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.504      ; 3.516      ;
; 0.002  ; ctrl:inst4|state.001          ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.508      ; 3.526      ;
; 0.039  ; serial_out:inst6|store[7]~65  ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.828      ; 0.633      ;
; 0.039  ; serial_out:inst6|store[15]~33 ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.825      ; 0.630      ;
; 0.045  ; serial_out:inst6|store[12]~45 ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.827      ; 0.638      ;
; 0.177  ; serial_out:inst6|store[20]~13 ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.828      ; 0.771      ;
; 0.183  ; serial_out:inst6|store[5]~73  ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.831      ; 0.780      ;
; 0.187  ; serial_out:inst6|store[1]~89  ; serial_out:inst6|store[1]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.831      ; 0.784      ;
; 0.188  ; ctrl:inst4|state.001          ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.504      ; 3.708      ;
; 0.190  ; ctrl:inst4|state.001          ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.504      ; 3.710      ;
; 0.191  ; serial_out:inst6|store[13]~41 ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.826      ; 0.783      ;
; 0.194  ; ctrl:inst4|state.001          ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.504      ; 3.714      ;
; 0.203  ; serial_out:inst6|store[2]~85  ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.831      ; 0.800      ;
; 0.221  ; serial_out:inst6|store[23]~1  ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.830      ; 0.817      ;
; 0.224  ; serial_out:inst6|store[8]~61  ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.979      ; 0.969      ;
; 0.225  ; serial_out:inst6|store[14]~37 ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.815      ; 0.806      ;
; 0.247  ; serial_out:inst6|store[3]~81  ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.944      ; 0.957      ;
; 0.376  ; serial_out:inst6|store[0]     ; serial_out:inst6|store[1]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.801      ; 0.943      ;
; 0.376  ; serial_out:inst6|store[10]~53 ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.943      ; 1.085      ;
; 0.383  ; serial_out:inst6|store[11]~49 ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.814      ; 0.963      ;
; 0.391  ; ctrl:inst4|state.010          ; ctrl:inst4|state.010                 ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 0.657      ;
; 0.394  ; serial_out:inst6|store[18]~21 ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.801      ; 0.961      ;
; 0.446  ; serial_out:inst6|store[11]~49 ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.815      ; 1.027      ;
; 0.451  ; serial_out:inst6|store[13]~41 ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.826      ; 1.043      ;
; 0.462  ; serial_out:inst6|store[21]~9  ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.801      ; 1.029      ;
; 0.469  ; serial_out:inst6|store[22]~5  ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.801      ; 1.036      ;
; 0.481  ; serial_out:inst6|store[17]~25 ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.823      ; 1.070      ;
; 0.500  ; serial_out:inst6|store[16]~29 ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.800      ; 1.066      ;
; 0.504  ; serial_out:inst6|store[6]~69  ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.798      ; 1.068      ;
; 0.516  ; oneshot:inst5|cs.00           ; oneshot:inst5|cs.01                  ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 0.782      ;
; 0.521  ; oneshot:inst5|cs.01           ; oneshot:inst5|cs.00                  ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 0.787      ;
; 0.522  ; oneshot:inst5|cs.01           ; oneshot:inst5|shot                   ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 0.788      ;
; 0.537  ; serial_out:inst6|store[4]~77  ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.944      ; 1.247      ;
; 0.538  ; ctrl:inst4|count[0]           ; ctrl:inst4|state.010                 ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 0.804      ;
; 0.545  ; serial_out:inst6|store[19]~17 ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.948      ; 1.259      ;
; 0.563  ; serial_out:inst6|store[2]~85  ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.831      ; 1.160      ;
; 0.571  ; serial_out:inst6|store[20]~13 ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.828      ; 1.165      ;
; 0.576  ; serial_out:inst6|store[5]~73  ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.831      ; 1.173      ;
; 0.600  ; serial_out:inst6|store[22]~5  ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.801      ; 1.167      ;
; 0.604  ; serial_out:inst6|store[17]~25 ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.827      ; 1.197      ;
; 0.607  ; serial_out:inst6|store[9]~57  ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.993      ; 1.366      ;
; 0.609  ; serial_out:inst6|store[15]~33 ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.825      ; 1.200      ;
; 0.614  ; serial_out:inst6|store[8]~61  ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.979      ; 1.359      ;
; 0.620  ; serial_out:inst6|store[10]~53 ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.943      ; 1.329      ;
; 0.623  ; serial_out:inst6|store[14]~37 ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.815      ; 1.204      ;
; 0.629  ; serial_out:inst6|store[4]~77  ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.944      ; 1.339      ;
; 0.637  ; serial_out:inst6|store[19]~17 ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.948      ; 1.351      ;
; 0.656  ; serial_out:inst6|store[3]~81  ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.944      ; 1.366      ;
; 0.711  ; serial_out:inst6|store[1]~89  ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.831      ; 1.308      ;
; 0.723  ; serial_out:inst6|store[7]~65  ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.828      ; 1.317      ;
; 0.734  ; serial_out:inst6|store[12]~45 ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.827      ; 1.327      ;
; 0.785  ; serial_out:inst6|store[21]~9  ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.801      ; 1.352      ;
; 0.785  ; serial_out:inst6|store[6]~69  ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.797      ; 1.348      ;
; 0.790  ; ctrl:inst4|state.010          ; ctrl:inst4|count[0]                  ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 1.056      ;
+--------+-------------------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk50M'                                                                                                                                                                                             ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                    ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 0.396 ; AGU:inst|Addr[1]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.357      ; 0.987      ;
; 0.396 ; AGU:inst|Addr[1]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.357      ; 0.987      ;
; 0.426 ; AGU:inst|Addr[4]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.357      ; 1.017      ;
; 0.426 ; AGU:inst|Addr[3]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.357      ; 1.017      ;
; 0.426 ; AGU:inst|Addr[2]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.357      ; 1.017      ;
; 0.426 ; AGU:inst|Addr[4]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.357      ; 1.017      ;
; 0.426 ; AGU:inst|Addr[3]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.357      ; 1.017      ;
; 0.426 ; AGU:inst|Addr[2]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.357      ; 1.017      ;
; 0.531 ; FDIV25K:inst3|count[31] ; FDIV25K:inst3|count[31]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.797      ;
; 0.539 ; FDIV:inst2|count[31]    ; FDIV:inst2|count[31]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.805      ;
; 0.715 ; AGU:inst|Addr[0]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.357      ; 1.306      ;
; 0.719 ; AGU:inst|Addr[0]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.357      ; 1.310      ;
; 0.795 ; FDIV25K:inst3|count[0]  ; FDIV25K:inst3|count[0]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; FDIV25K:inst3|count[16] ; FDIV25K:inst3|count[16]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; FDIV:inst2|count[16]    ; FDIV:inst2|count[16]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.061      ;
; 0.801 ; FDIV:inst2|count[9]     ; FDIV:inst2|count[9]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; FDIV:inst2|count[11]    ; FDIV:inst2|count[11]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; FDIV25K:inst3|count[1]  ; FDIV25K:inst3|count[1]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; FDIV25K:inst3|count[17] ; FDIV25K:inst3|count[17]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; FDIV:inst2|count[17]    ; FDIV:inst2|count[17]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; FDIV25K:inst3|count[2]  ; FDIV25K:inst3|count[2]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[4]  ; FDIV25K:inst3|count[4]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[7]  ; FDIV25K:inst3|count[7]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[9]  ; FDIV25K:inst3|count[9]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[11] ; FDIV25K:inst3|count[11]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[13] ; FDIV25K:inst3|count[13]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[14] ; FDIV25K:inst3|count[14]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[15] ; FDIV25K:inst3|count[15]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[18] ; FDIV25K:inst3|count[18]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[20] ; FDIV25K:inst3|count[20]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[23] ; FDIV25K:inst3|count[23]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[25] ; FDIV25K:inst3|count[25]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[27] ; FDIV25K:inst3|count[27]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[29] ; FDIV25K:inst3|count[29]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst3|count[30] ; FDIV25K:inst3|count[30]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV:inst2|count[2]     ; FDIV:inst2|count[2]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV:inst2|count[4]     ; FDIV:inst2|count[4]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV:inst2|count[7]     ; FDIV:inst2|count[7]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV:inst2|count[13]    ; FDIV:inst2|count[13]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV:inst2|count[14]    ; FDIV:inst2|count[14]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV:inst2|count[18]    ; FDIV:inst2|count[18]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV:inst2|count[20]    ; FDIV:inst2|count[20]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV:inst2|count[23]    ; FDIV:inst2|count[23]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV:inst2|count[25]    ; FDIV:inst2|count[25]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV:inst2|count[27]    ; FDIV:inst2|count[27]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV:inst2|count[29]    ; FDIV:inst2|count[29]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.072      ;
; 0.814 ; FDIV:inst2|count[15]    ; FDIV:inst2|count[15]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; FDIV:inst2|count[30]    ; FDIV:inst2|count[30]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.080      ;
; 0.835 ; FDIV:inst2|count[5]     ; FDIV:inst2|count[5]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; FDIV:inst2|count[6]     ; FDIV:inst2|count[6]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; FDIV25K:inst3|count[3]  ; FDIV25K:inst3|count[3]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV25K:inst3|count[8]  ; FDIV25K:inst3|count[8]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV25K:inst3|count[10] ; FDIV25K:inst3|count[10]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV25K:inst3|count[12] ; FDIV25K:inst3|count[12]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV25K:inst3|count[19] ; FDIV25K:inst3|count[19]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV25K:inst3|count[24] ; FDIV25K:inst3|count[24]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV25K:inst3|count[26] ; FDIV25K:inst3|count[26]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV25K:inst3|count[28] ; FDIV25K:inst3|count[28]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV:inst2|count[8]     ; FDIV:inst2|count[8]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV:inst2|count[10]    ; FDIV:inst2|count[10]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV:inst2|count[12]    ; FDIV:inst2|count[12]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV:inst2|count[19]    ; FDIV:inst2|count[19]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV:inst2|count[24]    ; FDIV:inst2|count[24]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV:inst2|count[26]    ; FDIV:inst2|count[26]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV:inst2|count[28]    ; FDIV:inst2|count[28]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; FDIV25K:inst3|count[5]  ; FDIV25K:inst3|count[5]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV25K:inst3|count[6]  ; FDIV25K:inst3|count[6]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV25K:inst3|count[21] ; FDIV25K:inst3|count[21]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV25K:inst3|count[22] ; FDIV25K:inst3|count[22]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV:inst2|count[21]    ; FDIV:inst2|count[21]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV:inst2|count[22]    ; FDIV:inst2|count[22]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.105      ;
; 1.178 ; FDIV25K:inst3|count[0]  ; FDIV25K:inst3|count[1]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.444      ;
; 1.178 ; FDIV25K:inst3|count[16] ; FDIV25K:inst3|count[17]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.444      ;
; 1.178 ; FDIV:inst2|count[16]    ; FDIV:inst2|count[17]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.444      ;
; 1.184 ; FDIV:inst2|count[9]     ; FDIV:inst2|count[10]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; FDIV:inst2|count[11]    ; FDIV:inst2|count[12]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.451      ;
; 1.188 ; FDIV25K:inst3|count[1]  ; FDIV25K:inst3|count[2]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; FDIV25K:inst3|count[17] ; FDIV25K:inst3|count[18]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; FDIV:inst2|count[17]    ; FDIV:inst2|count[18]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; FDIV25K:inst3|count[30] ; FDIV25K:inst3|count[31]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV25K:inst3|count[13] ; FDIV25K:inst3|count[14]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV25K:inst3|count[14] ; FDIV25K:inst3|count[15]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV25K:inst3|count[29] ; FDIV25K:inst3|count[30]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV:inst2|count[13]    ; FDIV:inst2|count[14]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV:inst2|count[14]    ; FDIV:inst2|count[15]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV:inst2|count[29]    ; FDIV:inst2|count[30]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV:inst2|count[4]     ; FDIV:inst2|count[5]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV25K:inst3|count[2]  ; FDIV25K:inst3|count[3]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV25K:inst3|count[9]  ; FDIV25K:inst3|count[10]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV25K:inst3|count[11] ; FDIV25K:inst3|count[12]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV25K:inst3|count[18] ; FDIV25K:inst3|count[19]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV25K:inst3|count[25] ; FDIV25K:inst3|count[26]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV25K:inst3|count[27] ; FDIV25K:inst3|count[28]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV:inst2|count[18]    ; FDIV:inst2|count[19]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV:inst2|count[25]    ; FDIV:inst2|count[26]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV:inst2|count[27]    ; FDIV:inst2|count[28]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV25K:inst3|count[4]  ; FDIV25K:inst3|count[5]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV25K:inst3|count[20] ; FDIV25K:inst3|count[21]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; FDIV:inst2|count[20]    ; FDIV:inst2|count[21]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.455      ;
; 1.197 ; FDIV:inst2|count[30]    ; FDIV:inst2|count[31]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 1.463      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FDIV:inst2|fout'                                                                                       ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; 0.804 ; AGU:inst|Addr[0] ; AGU:inst|Addr[1] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.070      ;
; 0.810 ; AGU:inst|Addr[2] ; AGU:inst|Addr[2] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.076      ;
; 0.837 ; AGU:inst|Addr[1] ; AGU:inst|Addr[1] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; AGU:inst|Addr[3] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.104      ;
; 0.940 ; AGU:inst|Addr[4] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.206      ;
; 1.187 ; AGU:inst|Addr[0] ; AGU:inst|Addr[2] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.453      ;
; 1.193 ; AGU:inst|Addr[2] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.459      ;
; 1.224 ; AGU:inst|Addr[3] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; AGU:inst|Addr[1] ; AGU:inst|Addr[2] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.490      ;
; 1.258 ; AGU:inst|Addr[0] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.524      ;
; 1.264 ; AGU:inst|Addr[2] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.530      ;
; 1.295 ; AGU:inst|Addr[1] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.561      ;
; 1.329 ; AGU:inst|Addr[0] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.595      ;
; 1.366 ; AGU:inst|Addr[1] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.632      ;
; 1.377 ; AGU:inst|Addr[0] ; AGU:inst|Addr[0] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 1.643      ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ctrl:inst4|state.001'                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                       ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------+--------------+------------+------------+
; 4.320 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[18]~21 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 3.775      ;
; 4.320 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[18]~21 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 3.775      ;
; 4.320 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[18]~21 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 3.775      ;
; 4.320 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[18]~21 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 3.775      ;
; 4.320 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[18]~21 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 3.775      ;
; 4.320 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[18]~21 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 3.775      ;
; 4.324 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[21]~9  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 3.779      ;
; 4.324 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[21]~9  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 3.779      ;
; 4.324 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[21]~9  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 3.779      ;
; 4.324 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[21]~9  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 3.779      ;
; 4.324 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[21]~9  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 3.779      ;
; 4.324 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[21]~9  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 3.779      ;
; 4.551 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[22]~5  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 4.006      ;
; 4.551 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[22]~5  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 4.006      ;
; 4.551 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[22]~5  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 4.006      ;
; 4.551 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[22]~5  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 4.006      ;
; 4.551 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[22]~5  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 4.006      ;
; 4.551 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[22]~5  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 4.006      ;
; 4.564 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[0]     ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.048     ; 4.016      ;
; 4.564 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[0]     ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.048     ; 4.016      ;
; 4.564 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[0]     ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.048     ; 4.016      ;
; 4.564 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[0]     ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.048     ; 4.016      ;
; 4.564 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[0]     ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.048     ; 4.016      ;
; 4.564 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[0]     ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.048     ; 4.016      ;
; 4.566 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[20]~13 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.072     ; 3.994      ;
; 4.566 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[20]~13 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.072     ; 3.994      ;
; 4.566 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[20]~13 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.072     ; 3.994      ;
; 4.566 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[20]~13 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.072     ; 3.994      ;
; 4.566 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[20]~13 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.072     ; 3.994      ;
; 4.566 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[20]~13 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.072     ; 3.994      ;
; 4.572 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 3.994      ;
; 4.572 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 3.994      ;
; 4.572 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 3.994      ;
; 4.572 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 3.994      ;
; 4.572 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 3.994      ;
; 4.572 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 3.994      ;
; 4.572 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 3.994      ;
; 4.572 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 3.994      ;
; 4.572 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 3.994      ;
; 4.572 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 3.994      ;
; 4.572 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 3.994      ;
; 4.572 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 3.994      ;
; 4.579 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[6]~69  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 4.034      ;
; 4.579 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[6]~69  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 4.034      ;
; 4.579 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[6]~69  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 4.034      ;
; 4.579 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[6]~69  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 4.034      ;
; 4.579 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[6]~69  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 4.034      ;
; 4.579 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[6]~69  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.045     ; 4.034      ;
; 4.583 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.071     ; 4.012      ;
; 4.583 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.071     ; 4.012      ;
; 4.583 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.071     ; 4.012      ;
; 4.583 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.071     ; 4.012      ;
; 4.583 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.071     ; 4.012      ;
; 4.583 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.071     ; 4.012      ;
; 4.586 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.062     ; 4.024      ;
; 4.586 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.062     ; 4.024      ;
; 4.586 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.062     ; 4.024      ;
; 4.586 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.062     ; 4.024      ;
; 4.586 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.062     ; 4.024      ;
; 4.586 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.062     ; 4.024      ;
; 4.587 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 4.009      ;
; 4.587 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 4.009      ;
; 4.587 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 4.009      ;
; 4.587 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 4.009      ;
; 4.587 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 4.009      ;
; 4.587 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.078     ; 4.009      ;
; 4.589 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[10]~53 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.191     ; 3.898      ;
; 4.589 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.076     ; 4.013      ;
; 4.589 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[10]~53 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.191     ; 3.898      ;
; 4.589 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[10]~53 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.191     ; 3.898      ;
; 4.589 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[10]~53 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.191     ; 3.898      ;
; 4.589 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[10]~53 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.191     ; 3.898      ;
; 4.589 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[10]~53 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.191     ; 3.898      ;
; 4.589 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.076     ; 4.013      ;
; 4.589 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.076     ; 4.013      ;
; 4.589 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.076     ; 4.013      ;
; 4.589 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.076     ; 4.013      ;
; 4.589 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.076     ; 4.013      ;
; 4.592 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.062     ; 4.030      ;
; 4.592 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.062     ; 4.030      ;
; 4.592 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.062     ; 4.030      ;
; 4.592 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.062     ; 4.030      ;
; 4.592 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.062     ; 4.030      ;
; 4.592 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.062     ; 4.030      ;
; 4.595 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.074     ; 4.021      ;
; 4.595 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.074     ; 4.021      ;
; 4.595 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.074     ; 4.021      ;
; 4.595 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.074     ; 4.021      ;
; 4.595 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.074     ; 4.021      ;
; 4.595 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.074     ; 4.021      ;
; 4.600 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.074     ; 4.026      ;
; 4.600 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.074     ; 4.026      ;
; 4.600 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.074     ; 4.026      ;
; 4.600 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.074     ; 4.026      ;
; 4.600 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.074     ; 4.026      ;
; 4.600 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.074     ; 4.026      ;
; 4.612 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.073     ; 4.039      ;
; 4.612 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.073     ; 4.039      ;
; 4.612 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.073     ; 4.039      ;
; 4.612 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.073     ; 4.039      ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'FDIV25K:inst3|fout'                                                                                                                ;
+-------+----------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                              ; Launch Clock         ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+
; 0.868 ; ctrl:inst4|state.001 ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.505      ; 3.423      ;
; 0.868 ; ctrl:inst4|state.001 ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.505      ; 3.423      ;
; 0.868 ; ctrl:inst4|state.001 ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.505      ; 3.423      ;
; 0.868 ; ctrl:inst4|state.001 ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.505      ; 3.423      ;
; 0.868 ; ctrl:inst4|state.001 ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.505      ; 3.423      ;
; 0.877 ; ctrl:inst4|state.001 ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.508      ; 3.417      ;
; 0.880 ; ctrl:inst4|state.001 ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.508      ; 3.414      ;
; 0.880 ; ctrl:inst4|state.001 ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.508      ; 3.414      ;
; 0.880 ; ctrl:inst4|state.001 ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.508      ; 3.414      ;
; 0.880 ; ctrl:inst4|state.001 ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.508      ; 3.414      ;
; 0.880 ; ctrl:inst4|state.001 ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.508      ; 3.414      ;
; 0.883 ; ctrl:inst4|state.001 ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.504      ; 3.407      ;
; 0.883 ; ctrl:inst4|state.001 ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.504      ; 3.407      ;
; 0.883 ; ctrl:inst4|state.001 ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.504      ; 3.407      ;
; 0.883 ; ctrl:inst4|state.001 ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.504      ; 3.407      ;
; 0.883 ; ctrl:inst4|state.001 ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.504      ; 3.407      ;
; 0.883 ; ctrl:inst4|state.001 ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.504      ; 3.407      ;
; 0.888 ; ctrl:inst4|state.001 ; serial_out:inst6|store[1]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.505      ; 3.403      ;
; 0.888 ; ctrl:inst4|state.001 ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.505      ; 3.403      ;
; 0.888 ; ctrl:inst4|state.001 ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.505      ; 3.403      ;
; 0.888 ; ctrl:inst4|state.001 ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.505      ; 3.403      ;
; 0.888 ; ctrl:inst4|state.001 ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.505      ; 3.403      ;
; 0.888 ; ctrl:inst4|state.001 ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 3.505      ; 3.403      ;
; 1.368 ; ctrl:inst4|state.001 ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.505      ; 3.423      ;
; 1.368 ; ctrl:inst4|state.001 ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.505      ; 3.423      ;
; 1.368 ; ctrl:inst4|state.001 ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.505      ; 3.423      ;
; 1.368 ; ctrl:inst4|state.001 ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.505      ; 3.423      ;
; 1.368 ; ctrl:inst4|state.001 ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.505      ; 3.423      ;
; 1.377 ; ctrl:inst4|state.001 ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.508      ; 3.417      ;
; 1.380 ; ctrl:inst4|state.001 ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.508      ; 3.414      ;
; 1.380 ; ctrl:inst4|state.001 ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.508      ; 3.414      ;
; 1.380 ; ctrl:inst4|state.001 ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.508      ; 3.414      ;
; 1.380 ; ctrl:inst4|state.001 ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.508      ; 3.414      ;
; 1.380 ; ctrl:inst4|state.001 ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.508      ; 3.414      ;
; 1.383 ; ctrl:inst4|state.001 ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.504      ; 3.407      ;
; 1.383 ; ctrl:inst4|state.001 ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.504      ; 3.407      ;
; 1.383 ; ctrl:inst4|state.001 ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.504      ; 3.407      ;
; 1.383 ; ctrl:inst4|state.001 ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.504      ; 3.407      ;
; 1.383 ; ctrl:inst4|state.001 ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.504      ; 3.407      ;
; 1.383 ; ctrl:inst4|state.001 ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.504      ; 3.407      ;
; 1.388 ; ctrl:inst4|state.001 ; serial_out:inst6|store[1]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.505      ; 3.403      ;
; 1.388 ; ctrl:inst4|state.001 ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.505      ; 3.403      ;
; 1.388 ; ctrl:inst4|state.001 ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.505      ; 3.403      ;
; 1.388 ; ctrl:inst4|state.001 ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.505      ; 3.403      ;
; 1.388 ; ctrl:inst4|state.001 ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.505      ; 3.403      ;
; 1.388 ; ctrl:inst4|state.001 ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 3.505      ; 3.403      ;
+-------+----------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'FDIV25K:inst3|fout'                                                                                                                  ;
+--------+----------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                              ; Launch Clock         ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+
; -0.618 ; ctrl:inst4|state.001 ; serial_out:inst6|store[1]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.403      ;
; -0.618 ; ctrl:inst4|state.001 ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.403      ;
; -0.618 ; ctrl:inst4|state.001 ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.403      ;
; -0.618 ; ctrl:inst4|state.001 ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.403      ;
; -0.618 ; ctrl:inst4|state.001 ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.403      ;
; -0.618 ; ctrl:inst4|state.001 ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.403      ;
; -0.613 ; ctrl:inst4|state.001 ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.504      ; 3.407      ;
; -0.613 ; ctrl:inst4|state.001 ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.504      ; 3.407      ;
; -0.613 ; ctrl:inst4|state.001 ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.504      ; 3.407      ;
; -0.613 ; ctrl:inst4|state.001 ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.504      ; 3.407      ;
; -0.613 ; ctrl:inst4|state.001 ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.504      ; 3.407      ;
; -0.613 ; ctrl:inst4|state.001 ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.504      ; 3.407      ;
; -0.610 ; ctrl:inst4|state.001 ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.508      ; 3.414      ;
; -0.610 ; ctrl:inst4|state.001 ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.508      ; 3.414      ;
; -0.610 ; ctrl:inst4|state.001 ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.508      ; 3.414      ;
; -0.610 ; ctrl:inst4|state.001 ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.508      ; 3.414      ;
; -0.610 ; ctrl:inst4|state.001 ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.508      ; 3.414      ;
; -0.607 ; ctrl:inst4|state.001 ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.508      ; 3.417      ;
; -0.598 ; ctrl:inst4|state.001 ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.423      ;
; -0.598 ; ctrl:inst4|state.001 ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.423      ;
; -0.598 ; ctrl:inst4|state.001 ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.423      ;
; -0.598 ; ctrl:inst4|state.001 ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.423      ;
; -0.598 ; ctrl:inst4|state.001 ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 3.505      ; 3.423      ;
; -0.118 ; ctrl:inst4|state.001 ; serial_out:inst6|store[1]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.403      ;
; -0.118 ; ctrl:inst4|state.001 ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.403      ;
; -0.118 ; ctrl:inst4|state.001 ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.403      ;
; -0.118 ; ctrl:inst4|state.001 ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.403      ;
; -0.118 ; ctrl:inst4|state.001 ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.403      ;
; -0.118 ; ctrl:inst4|state.001 ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.403      ;
; -0.113 ; ctrl:inst4|state.001 ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.504      ; 3.407      ;
; -0.113 ; ctrl:inst4|state.001 ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.504      ; 3.407      ;
; -0.113 ; ctrl:inst4|state.001 ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.504      ; 3.407      ;
; -0.113 ; ctrl:inst4|state.001 ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.504      ; 3.407      ;
; -0.113 ; ctrl:inst4|state.001 ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.504      ; 3.407      ;
; -0.113 ; ctrl:inst4|state.001 ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.504      ; 3.407      ;
; -0.110 ; ctrl:inst4|state.001 ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.508      ; 3.414      ;
; -0.110 ; ctrl:inst4|state.001 ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.508      ; 3.414      ;
; -0.110 ; ctrl:inst4|state.001 ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.508      ; 3.414      ;
; -0.110 ; ctrl:inst4|state.001 ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.508      ; 3.414      ;
; -0.110 ; ctrl:inst4|state.001 ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.508      ; 3.414      ;
; -0.107 ; ctrl:inst4|state.001 ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.508      ; 3.417      ;
; -0.098 ; ctrl:inst4|state.001 ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.423      ;
; -0.098 ; ctrl:inst4|state.001 ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.423      ;
; -0.098 ; ctrl:inst4|state.001 ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.423      ;
; -0.098 ; ctrl:inst4|state.001 ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.423      ;
; -0.098 ; ctrl:inst4|state.001 ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 3.505      ; 3.423      ;
+--------+----------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk50M'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a21~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a21~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FDIV25K:inst3|fout'                                                                               ;
+--------+--------------+----------------+------------------+--------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|state.000                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|state.000                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|state.001                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|state.001                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|state.010                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|state.010                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; oneshot:inst5|cs.00                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; oneshot:inst5|cs.00                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; oneshot:inst5|cs.01                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; oneshot:inst5|cs.01                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; oneshot:inst5|shot                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; oneshot:inst5|shot                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[10]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[10]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[11]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[11]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[12]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[12]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[13]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[13]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[14]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[14]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[15]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[15]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[16]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[16]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[17]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[17]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[18]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[18]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[19]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[19]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[1]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[1]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[20]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[20]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[21]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[21]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[22]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[22]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[23]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[23]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[2]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[2]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[3]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[3]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[4]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[4]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[5]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[5]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[6]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[6]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[7]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[7]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[8]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[8]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[9]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[9]~_emulated  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst3|fout|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst3|fout|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst3|fout~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst3|fout~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst3|fout~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst3|fout~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|count[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|count[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|count[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|count[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|count[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|count[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|count[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|count[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|count[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|count[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|state.000|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|state.000|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|state.001|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|state.001|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|state.010|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|state.010|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst5|cs.00|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst5|cs.00|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst5|cs.01|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst5|cs.01|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst5|shot|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst5|shot|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst6|store[10]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst6|store[10]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst6|store[11]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst6|store[11]~_emulated|clk        ;
+--------+--------------+----------------+------------------+--------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FDIV:inst2|fout'                                                                      ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[4]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst2|fout|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst2|fout|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst2|fout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst2|fout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst2|fout~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst2|fout~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst|Addr[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst|Addr[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst|Addr[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst|Addr[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst|Addr[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst|Addr[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst|Addr[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst|Addr[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst|Addr[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst|Addr[4]|clk            ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ctrl:inst4|state.001'                                                                          ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst4|state.001|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst4|state.001|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst4|state.001~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst4|state.001~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst4|state.001~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst4|state.001~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[10]~53|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[10]~53|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[11]~49|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[11]~49|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[12]~45|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[12]~45|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[13]~41|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[13]~41|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[14]~37|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[14]~37|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[15]~33|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[15]~33|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[16]~29|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[16]~29|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[17]~25|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[17]~25|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[18]~21|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[18]~21|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[19]~17|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[19]~17|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[1]~89|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[1]~89|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[20]~13|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[20]~13|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[21]~9|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[21]~9|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[22]~5|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[22]~5|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[23]~1|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[23]~1|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[2]~85|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[2]~85|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[3]~81|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[3]~81|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[4]~77|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[4]~77|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[5]~73|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[5]~73|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[6]~69|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[6]~69|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[7]~65|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[7]~65|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[8]~61|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[8]~61|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[9]~57|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[9]~57|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[10]~53    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[10]~53    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[11]~49    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[11]~49    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[12]~45    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[12]~45    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[13]~41    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[13]~41    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[14]~37    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[14]~37    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[15]~33    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[15]~33    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[16]~29    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[16]~29    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[17]~25    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[17]~25    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[18]~21    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[18]~21    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[19]~17    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[19]~17    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[1]~89     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[1]~89     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[20]~13    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[20]~13    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[21]~9     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[21]~9     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[22]~5     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[22]~5     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[23]~1     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[23]~1     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[2]~85     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[2]~85     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[3]~81     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[3]~81     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[4]~77     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[4]~77     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[5]~73     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[5]~73     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[6]~69     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[6]~69     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[7]~65     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[7]~65     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[8]~61     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[8]~61     ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; Dip_select[*]  ; clk50M     ; 8.593 ; 8.593 ; Rise       ; clk50M          ;
;  Dip_select[0] ; clk50M     ; 8.593 ; 8.593 ; Rise       ; clk50M          ;
;  Dip_select[1] ; clk50M     ; 8.178 ; 8.178 ; Rise       ; clk50M          ;
; select         ; clk50M     ; 3.911 ; 3.911 ; Rise       ; clk50M          ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; Dip_select[*]  ; clk50M     ; -1.940 ; -1.940 ; Rise       ; clk50M          ;
;  Dip_select[0] ; clk50M     ; -2.774 ; -2.774 ; Rise       ; clk50M          ;
;  Dip_select[1] ; clk50M     ; -1.940 ; -1.940 ; Rise       ; clk50M          ;
; select         ; clk50M     ; -3.642 ; -3.642 ; Rise       ; clk50M          ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+----------------------+--------+--------+------------+----------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference      ;
+-----------+----------------------+--------+--------+------------+----------------------+
; CP        ; FDIV25K:inst3|fout   ;        ; 5.973  ; Rise       ; FDIV25K:inst3|fout   ;
; D         ; FDIV25K:inst3|fout   ; 10.868 ; 10.868 ; Rise       ; FDIV25K:inst3|fout   ;
; str       ; FDIV25K:inst3|fout   ; 10.877 ; 10.877 ; Rise       ; FDIV25K:inst3|fout   ;
; CP        ; FDIV25K:inst3|fout   ; 5.973  ;        ; Fall       ; FDIV25K:inst3|fout   ;
; D         ; clk50M               ; 13.969 ; 13.969 ; Rise       ; clk50M               ;
; D         ; ctrl:inst4|state.001 ; 9.142  ; 9.142  ; Rise       ; ctrl:inst4|state.001 ;
; D         ; ctrl:inst4|state.001 ; 9.440  ; 9.440  ; Fall       ; ctrl:inst4|state.001 ;
+-----------+----------------------+--------+--------+------------+----------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+----------------------+--------+--------+------------+----------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference      ;
+-----------+----------------------+--------+--------+------------+----------------------+
; CP        ; FDIV25K:inst3|fout   ;        ; 5.973  ; Rise       ; FDIV25K:inst3|fout   ;
; D         ; FDIV25K:inst3|fout   ; 10.868 ; 10.868 ; Rise       ; FDIV25K:inst3|fout   ;
; str       ; FDIV25K:inst3|fout   ; 9.903  ; 9.903  ; Rise       ; FDIV25K:inst3|fout   ;
; CP        ; FDIV25K:inst3|fout   ; 5.973  ;        ; Fall       ; FDIV25K:inst3|fout   ;
; D         ; clk50M               ; 13.969 ; 13.969 ; Rise       ; clk50M               ;
; D         ; ctrl:inst4|state.001 ; 9.142  ; 9.142  ; Rise       ; ctrl:inst4|state.001 ;
; D         ; ctrl:inst4|state.001 ; 9.142  ; 9.142  ; Fall       ; ctrl:inst4|state.001 ;
+-----------+----------------------+--------+--------+------------+----------------------+


+-----------------------------------------------+
; Fast Model Setup Summary                      ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; ctrl:inst4|state.001 ; -2.752 ; -61.195       ;
; clk50M               ; -1.764 ; -117.067      ;
; FDIV25K:inst3|fout   ; -1.377 ; -29.084       ;
; FDIV:inst2|fout      ; 0.213  ; 0.000         ;
+----------------------+--------+---------------+


+-----------------------------------------------+
; Fast Model Hold Summary                       ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; FDIV25K:inst3|fout   ; -1.032 ; -16.563       ;
; clk50M               ; 0.085  ; 0.000         ;
; FDIV:inst2|fout      ; 0.363  ; 0.000         ;
; ctrl:inst4|state.001 ; 3.006  ; 0.000         ;
+----------------------+--------+---------------+


+--------------------------------------------+
; Fast Model Recovery Summary                ;
+--------------------+-------+---------------+
; Clock              ; Slack ; End Point TNS ;
+--------------------+-------+---------------+
; FDIV25K:inst3|fout ; 0.717 ; 0.000         ;
+--------------------+-------+---------------+


+---------------------------------------------+
; Fast Model Removal Summary                  ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; FDIV25K:inst3|fout ; -0.343 ; -7.855        ;
+--------------------+--------+---------------+


+-----------------------------------------------+
; Fast Model Minimum Pulse Width Summary        ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; clk50M               ; -2.000 ; -307.380      ;
; FDIV25K:inst3|fout   ; -0.500 ; -34.000       ;
; FDIV:inst2|fout      ; -0.500 ; -5.000        ;
; ctrl:inst4|state.001 ; 0.500  ; 0.000         ;
+----------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ctrl:inst4|state.001'                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                       ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------+--------------+------------+------------+
; -2.752 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[16]~29 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.214     ; 2.553      ;
; -2.752 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[16]~29 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.214     ; 2.553      ;
; -2.752 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[16]~29 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.214     ; 2.553      ;
; -2.752 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[16]~29 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.214     ; 2.553      ;
; -2.752 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[16]~29 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.214     ; 2.553      ;
; -2.752 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[16]~29 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.214     ; 2.553      ;
; -2.698 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[3]~81  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.277     ; 2.481      ;
; -2.698 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[3]~81  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.277     ; 2.481      ;
; -2.698 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[3]~81  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.277     ; 2.481      ;
; -2.698 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[3]~81  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.277     ; 2.481      ;
; -2.698 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[3]~81  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.277     ; 2.481      ;
; -2.698 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[3]~81  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.277     ; 2.481      ;
; -2.630 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[9]~57  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.308     ; 2.468      ;
; -2.630 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[9]~57  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.308     ; 2.468      ;
; -2.630 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[9]~57  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.308     ; 2.468      ;
; -2.630 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[9]~57  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.308     ; 2.468      ;
; -2.630 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[9]~57  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.308     ; 2.468      ;
; -2.630 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[9]~57  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.308     ; 2.468      ;
; -2.618 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[8]~61  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.299     ; 2.478      ;
; -2.618 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[8]~61  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.299     ; 2.478      ;
; -2.618 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[8]~61  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.299     ; 2.478      ;
; -2.618 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[8]~61  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.299     ; 2.478      ;
; -2.618 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[8]~61  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.299     ; 2.478      ;
; -2.618 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[8]~61  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.299     ; 2.478      ;
; -2.611 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[19]~17 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.278     ; 2.409      ;
; -2.611 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[19]~17 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.278     ; 2.409      ;
; -2.611 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[19]~17 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.278     ; 2.409      ;
; -2.611 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[19]~17 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.278     ; 2.409      ;
; -2.611 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[19]~17 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.278     ; 2.409      ;
; -2.611 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[19]~17 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.278     ; 2.409      ;
; -2.598 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[4]~77  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.277     ; 2.466      ;
; -2.598 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[4]~77  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.277     ; 2.466      ;
; -2.598 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[4]~77  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.277     ; 2.466      ;
; -2.598 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[4]~77  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.277     ; 2.466      ;
; -2.598 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[4]~77  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.277     ; 2.466      ;
; -2.598 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[4]~77  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.277     ; 2.466      ;
; -2.576 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[15]~33 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.230     ; 2.438      ;
; -2.576 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[15]~33 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.230     ; 2.438      ;
; -2.576 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[15]~33 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.230     ; 2.438      ;
; -2.576 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[15]~33 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.230     ; 2.438      ;
; -2.576 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[15]~33 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.230     ; 2.438      ;
; -2.576 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[15]~33 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.230     ; 2.438      ;
; -2.554 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.419      ;
; -2.554 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.419      ;
; -2.554 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.419      ;
; -2.554 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.419      ;
; -2.554 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.419      ;
; -2.554 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.419      ;
; -2.548 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.228     ; 2.411      ;
; -2.548 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.228     ; 2.411      ;
; -2.548 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.228     ; 2.411      ;
; -2.548 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.228     ; 2.411      ;
; -2.548 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.228     ; 2.411      ;
; -2.548 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.228     ; 2.411      ;
; -2.545 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.409      ;
; -2.545 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.409      ;
; -2.545 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.409      ;
; -2.545 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.409      ;
; -2.545 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.409      ;
; -2.545 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.409      ;
; -2.544 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.228     ; 2.408      ;
; -2.544 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.228     ; 2.408      ;
; -2.544 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.228     ; 2.408      ;
; -2.544 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.228     ; 2.408      ;
; -2.544 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.228     ; 2.408      ;
; -2.544 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.228     ; 2.408      ;
; -2.536 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.399      ;
; -2.536 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.399      ;
; -2.536 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.399      ;
; -2.536 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.399      ;
; -2.536 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.399      ;
; -2.536 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.399      ;
; -2.536 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.399      ;
; -2.536 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.399      ;
; -2.536 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.399      ;
; -2.536 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.399      ;
; -2.536 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.399      ;
; -2.536 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.399      ;
; -2.534 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.399      ;
; -2.534 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.399      ;
; -2.534 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.399      ;
; -2.534 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.399      ;
; -2.534 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.399      ;
; -2.534 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.232     ; 2.399      ;
; -2.532 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.389      ;
; -2.532 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.389      ;
; -2.532 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.389      ;
; -2.532 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.389      ;
; -2.532 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.389      ;
; -2.532 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.389      ;
; -2.531 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.233     ; 2.404      ;
; -2.531 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.233     ; 2.404      ;
; -2.531 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.233     ; 2.404      ;
; -2.531 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.233     ; 2.404      ;
; -2.531 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.233     ; 2.404      ;
; -2.531 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.233     ; 2.404      ;
; -2.524 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.388      ;
; -2.524 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.388      ;
; -2.524 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.388      ;
; -2.524 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; 0.500        ; -0.236     ; 2.388      ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk50M'                                                                                                 ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[16] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[18] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[19] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[20] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[21] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[22] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[23] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[24] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[25] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[26] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[27] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[28] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[29] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[30] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[31] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.764 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[17] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.803      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[16] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[18] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[19] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[20] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[21] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[22] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[23] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[24] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[25] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[26] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[27] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[28] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[29] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[30] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[31] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.730 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[17] ; clk50M       ; clk50M      ; 1.000        ; 0.007      ; 2.769      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[16] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[18] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[19] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[20] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[21] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[22] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[23] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[24] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[25] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[26] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[27] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[28] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[29] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[30] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[31] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.653 ; FDIV:inst2|count[2]  ; FDIV:inst2|count[17] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.693      ;
; -1.648 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[2]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.679      ;
; -1.648 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[4]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.679      ;
; -1.648 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[5]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.679      ;
; -1.648 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[6]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.679      ;
; -1.648 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[7]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.679      ;
; -1.648 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[8]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.679      ;
; -1.648 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[9]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.679      ;
; -1.648 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[10] ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.679      ;
; -1.648 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[11] ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.679      ;
; -1.648 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[12] ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.679      ;
; -1.648 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[13] ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.679      ;
; -1.648 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[14] ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.679      ;
; -1.648 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[15] ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.679      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[16] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[18] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[19] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[20] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[21] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[22] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[23] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[24] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[25] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[26] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[27] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[28] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[29] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[30] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[31] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.621 ; FDIV:inst2|count[13] ; FDIV:inst2|count[17] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.661      ;
; -1.614 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[2]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.645      ;
; -1.614 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[4]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.645      ;
; -1.614 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[5]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.645      ;
; -1.614 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[6]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.645      ;
; -1.614 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[7]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.645      ;
; -1.614 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[8]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.645      ;
; -1.614 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[9]  ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.645      ;
; -1.614 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[10] ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.645      ;
; -1.614 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[11] ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.645      ;
; -1.614 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[12] ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.645      ;
; -1.614 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[13] ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.645      ;
; -1.614 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[14] ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.645      ;
; -1.614 ; FDIV:inst2|count[0]  ; FDIV:inst2|count[15] ; clk50M       ; clk50M      ; 1.000        ; -0.001     ; 2.645      ;
; -1.566 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[0]  ; clk50M       ; clk50M      ; 1.000        ; 0.000      ; 2.598      ;
; -1.566 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[1]  ; clk50M       ; clk50M      ; 1.000        ; 0.000      ; 2.598      ;
; -1.566 ; FDIV:inst2|count[1]  ; FDIV:inst2|count[3]  ; clk50M       ; clk50M      ; 1.000        ; 0.000      ; 2.598      ;
; -1.565 ; FDIV:inst2|count[14] ; FDIV:inst2|count[16] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.605      ;
; -1.565 ; FDIV:inst2|count[14] ; FDIV:inst2|count[18] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.605      ;
; -1.565 ; FDIV:inst2|count[14] ; FDIV:inst2|count[19] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.605      ;
; -1.565 ; FDIV:inst2|count[14] ; FDIV:inst2|count[20] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.605      ;
; -1.565 ; FDIV:inst2|count[14] ; FDIV:inst2|count[21] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.605      ;
; -1.565 ; FDIV:inst2|count[14] ; FDIV:inst2|count[22] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.605      ;
; -1.565 ; FDIV:inst2|count[14] ; FDIV:inst2|count[23] ; clk50M       ; clk50M      ; 1.000        ; 0.008      ; 2.605      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FDIV25K:inst3|fout'                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                              ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------------+--------------+------------+------------+
; -1.377 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[17]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.696      ;
; -1.377 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[17]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.696      ;
; -1.377 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[17]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.696      ;
; -1.377 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[17]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.696      ;
; -1.377 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[17]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.696      ;
; -1.377 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[17]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.696      ;
; -1.362 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[7]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.681      ;
; -1.362 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[7]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.681      ;
; -1.362 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[7]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.681      ;
; -1.362 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[7]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.681      ;
; -1.362 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[7]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.681      ;
; -1.362 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[7]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.681      ;
; -1.360 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[13]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.680      ;
; -1.360 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[13]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.680      ;
; -1.360 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[13]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.680      ;
; -1.360 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[13]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.680      ;
; -1.360 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[13]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.680      ;
; -1.360 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[13]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.680      ;
; -1.350 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[10]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.669      ;
; -1.350 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[10]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.669      ;
; -1.350 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[10]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.669      ;
; -1.350 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[10]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.669      ;
; -1.350 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[10]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.669      ;
; -1.350 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[10]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.669      ;
; -1.348 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[8]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.667      ;
; -1.348 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[8]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.667      ;
; -1.348 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[8]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.667      ;
; -1.348 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[8]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.667      ;
; -1.348 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[8]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.667      ;
; -1.348 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[8]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.667      ;
; -1.343 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[11]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.662      ;
; -1.343 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[11]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.662      ;
; -1.343 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[11]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.662      ;
; -1.343 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[11]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.662      ;
; -1.343 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[11]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.662      ;
; -1.343 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[11]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.662      ;
; -1.333 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[3]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.651      ;
; -1.333 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[4]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.651      ;
; -1.333 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[3]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.651      ;
; -1.333 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[3]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.651      ;
; -1.333 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[3]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.651      ;
; -1.333 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[3]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.651      ;
; -1.333 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[3]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.651      ;
; -1.333 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[4]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.651      ;
; -1.333 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[4]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.651      ;
; -1.333 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[4]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.651      ;
; -1.333 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[4]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.651      ;
; -1.333 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[4]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.651      ;
; -1.332 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[20]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.290      ; 2.654      ;
; -1.332 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[20]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.290      ; 2.654      ;
; -1.332 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[20]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.290      ; 2.654      ;
; -1.332 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[20]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.290      ; 2.654      ;
; -1.332 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[20]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.290      ; 2.654      ;
; -1.332 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[20]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.290      ; 2.654      ;
; -1.330 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[2]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.648      ;
; -1.330 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[5]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.648      ;
; -1.330 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[2]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.648      ;
; -1.330 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[2]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.648      ;
; -1.330 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[2]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.648      ;
; -1.330 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[2]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.648      ;
; -1.330 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[2]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.648      ;
; -1.330 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[5]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.648      ;
; -1.330 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[5]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.648      ;
; -1.330 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[5]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.648      ;
; -1.330 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[5]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.648      ;
; -1.330 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[5]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.648      ;
; -1.323 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[16]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.643      ;
; -1.323 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[16]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.643      ;
; -1.323 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[16]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.643      ;
; -1.323 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[16]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.643      ;
; -1.323 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[16]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.643      ;
; -1.323 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[16]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.643      ;
; -1.311 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[14]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.631      ;
; -1.311 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[14]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.631      ;
; -1.311 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[14]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.631      ;
; -1.311 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[14]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.631      ;
; -1.311 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[14]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.631      ;
; -1.311 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[14]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.631      ;
; -1.299 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[9]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.618      ;
; -1.299 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[12]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.619      ;
; -1.299 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[9]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.618      ;
; -1.299 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[9]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.618      ;
; -1.299 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[9]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.618      ;
; -1.299 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[9]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.618      ;
; -1.299 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[9]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.287      ; 2.618      ;
; -1.299 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[12]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.619      ;
; -1.299 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[12]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.619      ;
; -1.299 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[12]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.619      ;
; -1.299 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[12]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.619      ;
; -1.299 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[12]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.619      ;
; -1.298 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[15]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.618      ;
; -1.298 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[15]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.618      ;
; -1.298 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[15]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.618      ;
; -1.298 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[15]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.618      ;
; -1.298 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[15]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.618      ;
; -1.298 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[15]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.288      ; 2.618      ;
; -1.286 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[6]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.604      ;
; -1.286 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[19]~_emulated ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.290      ; 2.608      ;
; -1.286 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[6]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.604      ;
; -1.286 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[6]~_emulated  ; clk50M       ; FDIV25K:inst3|fout ; 1.000        ; 0.286      ; 2.604      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FDIV:inst2|fout'                                                                                      ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; 0.213 ; AGU:inst|Addr[0] ; AGU:inst|Addr[0] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.819      ;
; 0.299 ; AGU:inst|Addr[1] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.733      ;
; 0.312 ; AGU:inst|Addr[0] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.720      ;
; 0.334 ; AGU:inst|Addr[1] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.698      ;
; 0.344 ; AGU:inst|Addr[2] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.688      ;
; 0.347 ; AGU:inst|Addr[0] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.685      ;
; 0.368 ; AGU:inst|Addr[3] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.664      ;
; 0.369 ; AGU:inst|Addr[1] ; AGU:inst|Addr[2] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.663      ;
; 0.379 ; AGU:inst|Addr[2] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.653      ;
; 0.382 ; AGU:inst|Addr[0] ; AGU:inst|Addr[2] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.650      ;
; 0.454 ; AGU:inst|Addr[4] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.578      ;
; 0.508 ; AGU:inst|Addr[3] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; AGU:inst|Addr[1] ; AGU:inst|Addr[1] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.523      ;
; 0.517 ; AGU:inst|Addr[2] ; AGU:inst|Addr[2] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.515      ;
; 0.517 ; AGU:inst|Addr[0] ; AGU:inst|Addr[1] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 1.000        ; 0.000      ; 0.515      ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FDIV25K:inst3|fout'                                                                                                                              ;
+--------+-------------------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                              ; Launch Clock         ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+
; -1.032 ; FDIV:inst2|fout               ; oneshot:inst5|cs.00                  ; FDIV:inst2|fout      ; FDIV25K:inst3|fout ; 0.000        ; 2.007      ; 1.268      ;
; -1.003 ; FDIV:inst2|fout               ; oneshot:inst5|cs.01                  ; FDIV:inst2|fout      ; FDIV25K:inst3|fout ; 0.000        ; 2.007      ; 1.297      ;
; -0.805 ; ctrl:inst4|state.001          ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.017      ; 1.505      ;
; -0.784 ; ctrl:inst4|state.001          ; ctrl:inst4|state.010                 ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.008      ; 1.517      ;
; -0.724 ; ctrl:inst4|state.001          ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.021      ; 1.590      ;
; -0.702 ; ctrl:inst4|state.001          ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.017      ; 1.608      ;
; -0.698 ; ctrl:inst4|state.001          ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.017      ; 1.612      ;
; -0.673 ; ctrl:inst4|state.001          ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.018      ; 1.638      ;
; -0.668 ; ctrl:inst4|state.001          ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.019      ; 1.644      ;
; -0.659 ; ctrl:inst4|state.001          ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.019      ; 1.653      ;
; -0.657 ; ctrl:inst4|state.001          ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.017      ; 1.653      ;
; -0.650 ; ctrl:inst4|state.001          ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.017      ; 1.660      ;
; -0.631 ; ctrl:inst4|state.001          ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.021      ; 1.683      ;
; -0.609 ; ctrl:inst4|state.001          ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.018      ; 1.702      ;
; -0.600 ; ctrl:inst4|state.001          ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.019      ; 1.712      ;
; -0.599 ; ctrl:inst4|state.001          ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.019      ; 1.713      ;
; -0.598 ; ctrl:inst4|state.001          ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.021      ; 1.716      ;
; -0.596 ; ctrl:inst4|state.001          ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.021      ; 1.718      ;
; -0.592 ; ctrl:inst4|state.001          ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.018      ; 1.719      ;
; -0.589 ; ctrl:inst4|state.001          ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.021      ; 1.725      ;
; -0.589 ; ctrl:inst4|state.001          ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.021      ; 1.725      ;
; -0.587 ; ctrl:inst4|state.001          ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.019      ; 1.725      ;
; -0.532 ; FDIV:inst2|fout               ; oneshot:inst5|cs.00                  ; FDIV:inst2|fout      ; FDIV25K:inst3|fout ; -0.500       ; 2.007      ; 1.268      ;
; -0.509 ; ctrl:inst4|state.001          ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.018      ; 1.802      ;
; -0.507 ; ctrl:inst4|state.001          ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.018      ; 1.804      ;
; -0.503 ; FDIV:inst2|fout               ; oneshot:inst5|cs.01                  ; FDIV:inst2|fout      ; FDIV25K:inst3|fout ; -0.500       ; 2.007      ; 1.297      ;
; -0.502 ; ctrl:inst4|state.001          ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.018      ; 1.809      ;
; -0.305 ; ctrl:inst4|state.001          ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.017      ; 1.505      ;
; -0.284 ; ctrl:inst4|state.001          ; ctrl:inst4|state.010                 ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.008      ; 1.517      ;
; -0.224 ; ctrl:inst4|state.001          ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.021      ; 1.590      ;
; -0.202 ; ctrl:inst4|state.001          ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.017      ; 1.608      ;
; -0.198 ; ctrl:inst4|state.001          ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.017      ; 1.612      ;
; -0.173 ; ctrl:inst4|state.001          ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.018      ; 1.638      ;
; -0.168 ; ctrl:inst4|state.001          ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.019      ; 1.644      ;
; -0.159 ; ctrl:inst4|state.001          ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.019      ; 1.653      ;
; -0.157 ; ctrl:inst4|state.001          ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.017      ; 1.653      ;
; -0.150 ; ctrl:inst4|state.001          ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.017      ; 1.660      ;
; -0.131 ; ctrl:inst4|state.001          ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.021      ; 1.683      ;
; -0.109 ; ctrl:inst4|state.001          ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.018      ; 1.702      ;
; -0.100 ; ctrl:inst4|state.001          ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.019      ; 1.712      ;
; -0.099 ; ctrl:inst4|state.001          ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.019      ; 1.713      ;
; -0.098 ; ctrl:inst4|state.001          ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.021      ; 1.716      ;
; -0.096 ; ctrl:inst4|state.001          ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.021      ; 1.718      ;
; -0.092 ; ctrl:inst4|state.001          ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.018      ; 1.719      ;
; -0.089 ; ctrl:inst4|state.001          ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.021      ; 1.725      ;
; -0.089 ; ctrl:inst4|state.001          ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.021      ; 1.725      ;
; -0.087 ; ctrl:inst4|state.001          ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.019      ; 1.725      ;
; -0.009 ; ctrl:inst4|state.001          ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.018      ; 1.802      ;
; -0.007 ; ctrl:inst4|state.001          ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.018      ; 1.804      ;
; -0.002 ; ctrl:inst4|state.001          ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.018      ; 1.809      ;
; 0.022  ; serial_out:inst6|store[9]~57  ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.595      ; 0.269      ;
; 0.093  ; serial_out:inst6|store[7]~65  ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.523      ; 0.268      ;
; 0.097  ; serial_out:inst6|store[15]~33 ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.518      ; 0.267      ;
; 0.099  ; serial_out:inst6|store[12]~45 ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.520      ; 0.271      ;
; 0.160  ; serial_out:inst6|store[20]~13 ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.521      ; 0.333      ;
; 0.164  ; serial_out:inst6|store[5]~73  ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.522      ; 0.338      ;
; 0.168  ; serial_out:inst6|store[1]~89  ; serial_out:inst6|store[1]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.522      ; 0.342      ;
; 0.169  ; serial_out:inst6|store[2]~85  ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.522      ; 0.343      ;
; 0.171  ; serial_out:inst6|store[13]~41 ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.520      ; 0.343      ;
; 0.172  ; serial_out:inst6|store[23]~1  ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.523      ; 0.347      ;
; 0.179  ; serial_out:inst6|store[14]~37 ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.516      ; 0.347      ;
; 0.182  ; serial_out:inst6|store[8]~61  ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.586      ; 0.420      ;
; 0.214  ; serial_out:inst6|store[3]~81  ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.563      ; 0.429      ;
; 0.215  ; ctrl:inst4|state.010          ; ctrl:inst4|state.010                 ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; oneshot:inst5|cs.00           ; oneshot:inst5|cs.01                  ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 0.388      ;
; 0.240  ; oneshot:inst5|cs.01           ; oneshot:inst5|cs.00                  ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; oneshot:inst5|cs.01           ; oneshot:inst5|shot                   ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 0.393      ;
; 0.248  ; ctrl:inst4|count[0]           ; ctrl:inst4|state.010                 ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 0.400      ;
; 0.250  ; serial_out:inst6|store[11]~49 ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.515      ; 0.417      ;
; 0.258  ; serial_out:inst6|store[10]~53 ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.564      ; 0.474      ;
; 0.262  ; serial_out:inst6|store[18]~21 ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.503      ; 0.417      ;
; 0.264  ; serial_out:inst6|store[11]~49 ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.516      ; 0.432      ;
; 0.265  ; serial_out:inst6|store[0]     ; serial_out:inst6|store[1]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.502      ; 0.419      ;
; 0.270  ; serial_out:inst6|store[13]~41 ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.520      ; 0.442      ;
; 0.284  ; serial_out:inst6|store[21]~9  ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.502      ; 0.438      ;
; 0.290  ; serial_out:inst6|store[22]~5  ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.502      ; 0.444      ;
; 0.297  ; serial_out:inst6|store[17]~25 ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.519      ; 0.468      ;
; 0.308  ; serial_out:inst6|store[2]~85  ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.522      ; 0.482      ;
; 0.313  ; serial_out:inst6|store[16]~29 ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.502      ; 0.467      ;
; 0.315  ; serial_out:inst6|store[6]~69  ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.499      ; 0.466      ;
; 0.328  ; serial_out:inst6|store[20]~13 ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.521      ; 0.501      ;
; 0.331  ; serial_out:inst6|store[5]~73  ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.522      ; 0.505      ;
; 0.331  ; serial_out:inst6|store[4]~77  ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.563      ; 0.546      ;
; 0.332  ; serial_out:inst6|store[9]~57  ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.595      ; 0.579      ;
; 0.333  ; serial_out:inst6|store[17]~25 ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.522      ; 0.507      ;
; 0.334  ; serial_out:inst6|store[19]~17 ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.568      ; 0.554      ;
; 0.343  ; serial_out:inst6|store[15]~33 ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.518      ; 0.513      ;
; 0.345  ; serial_out:inst6|store[22]~5  ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.502      ; 0.499      ;
; 0.345  ; serial_out:inst6|store[14]~37 ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.516      ; 0.513      ;
; 0.347  ; serial_out:inst6|store[8]~61  ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.586      ; 0.585      ;
; 0.359  ; ctrl:inst4|count[2]           ; ctrl:inst4|count[2]                  ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 0.511      ;
; 0.363  ; serial_out:inst6|store[10]~53 ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.564      ; 0.579      ;
; 0.369  ; serial_out:inst6|store[4]~77  ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.563      ; 0.584      ;
; 0.372  ; serial_out:inst6|store[19]~17 ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.568      ; 0.592      ;
; 0.374  ; ctrl:inst4|count[1]           ; ctrl:inst4|count[1]                  ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; ctrl:inst4|count[0]           ; ctrl:inst4|count[0]                  ; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout ; 0.000        ; 0.000      ; 0.528      ;
; 0.382  ; serial_out:inst6|store[1]~89  ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.522      ; 0.556      ;
; 0.388  ; serial_out:inst6|store[7]~65  ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.523      ; 0.563      ;
; 0.389  ; serial_out:inst6|store[3]~81  ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.563      ; 0.604      ;
; 0.397  ; serial_out:inst6|store[12]~45 ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 0.520      ; 0.569      ;
+--------+-------------------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk50M'                                                                                                                                                                                             ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                    ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 0.085 ; AGU:inst|Addr[1]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.269      ; 0.492      ;
; 0.085 ; AGU:inst|Addr[1]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.269      ; 0.492      ;
; 0.102 ; AGU:inst|Addr[3]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.269      ; 0.509      ;
; 0.102 ; AGU:inst|Addr[2]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.269      ; 0.509      ;
; 0.102 ; AGU:inst|Addr[3]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.269      ; 0.509      ;
; 0.102 ; AGU:inst|Addr[2]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.269      ; 0.509      ;
; 0.104 ; AGU:inst|Addr[4]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.269      ; 0.511      ;
; 0.104 ; AGU:inst|Addr[4]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.269      ; 0.511      ;
; 0.243 ; FDIV25K:inst3|count[31] ; FDIV25K:inst3|count[31]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; FDIV:inst2|count[31]    ; FDIV:inst2|count[31]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; AGU:inst|Addr[0]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.269      ; 0.653      ;
; 0.251 ; AGU:inst|Addr[0]        ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; FDIV:inst2|fout ; clk50M      ; 0.000        ; 0.269      ; 0.658      ;
; 0.355 ; FDIV25K:inst3|count[0]  ; FDIV25K:inst3|count[0]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; FDIV25K:inst3|count[16] ; FDIV25K:inst3|count[16]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; FDIV:inst2|count[16]    ; FDIV:inst2|count[16]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; FDIV:inst2|count[9]     ; FDIV:inst2|count[9]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; FDIV:inst2|count[11]    ; FDIV:inst2|count[11]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; FDIV25K:inst3|count[1]  ; FDIV25K:inst3|count[1]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; FDIV25K:inst3|count[17] ; FDIV25K:inst3|count[17]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; FDIV:inst2|count[17]    ; FDIV:inst2|count[17]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; FDIV25K:inst3|count[2]  ; FDIV25K:inst3|count[2]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV25K:inst3|count[9]  ; FDIV25K:inst3|count[9]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV25K:inst3|count[11] ; FDIV25K:inst3|count[11]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV25K:inst3|count[18] ; FDIV25K:inst3|count[18]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV25K:inst3|count[25] ; FDIV25K:inst3|count[25]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV25K:inst3|count[27] ; FDIV25K:inst3|count[27]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV:inst2|count[2]     ; FDIV:inst2|count[2]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV:inst2|count[18]    ; FDIV:inst2|count[18]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV:inst2|count[25]    ; FDIV:inst2|count[25]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV:inst2|count[27]    ; FDIV:inst2|count[27]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; FDIV25K:inst3|count[4]  ; FDIV25K:inst3|count[4]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV25K:inst3|count[7]  ; FDIV25K:inst3|count[7]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV25K:inst3|count[13] ; FDIV25K:inst3|count[13]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV25K:inst3|count[14] ; FDIV25K:inst3|count[14]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV25K:inst3|count[15] ; FDIV25K:inst3|count[15]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV25K:inst3|count[20] ; FDIV25K:inst3|count[20]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV25K:inst3|count[23] ; FDIV25K:inst3|count[23]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV25K:inst3|count[29] ; FDIV25K:inst3|count[29]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV25K:inst3|count[30] ; FDIV25K:inst3|count[30]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV:inst2|count[4]     ; FDIV:inst2|count[4]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV:inst2|count[7]     ; FDIV:inst2|count[7]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV:inst2|count[13]    ; FDIV:inst2|count[13]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV:inst2|count[14]    ; FDIV:inst2|count[14]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV:inst2|count[20]    ; FDIV:inst2|count[20]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV:inst2|count[23]    ; FDIV:inst2|count[23]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV:inst2|count[29]    ; FDIV:inst2|count[29]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; FDIV:inst2|count[15]    ; FDIV:inst2|count[15]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; FDIV:inst2|count[30]    ; FDIV:inst2|count[30]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.516      ;
; 0.369 ; FDIV:inst2|count[5]     ; FDIV:inst2|count[5]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; FDIV:inst2|count[6]     ; FDIV:inst2|count[6]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; FDIV25K:inst3|count[3]  ; FDIV25K:inst3|count[3]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV25K:inst3|count[8]  ; FDIV25K:inst3|count[8]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV25K:inst3|count[10] ; FDIV25K:inst3|count[10]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV25K:inst3|count[19] ; FDIV25K:inst3|count[19]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV25K:inst3|count[24] ; FDIV25K:inst3|count[24]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV25K:inst3|count[26] ; FDIV25K:inst3|count[26]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV:inst2|count[8]     ; FDIV:inst2|count[8]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV:inst2|count[10]    ; FDIV:inst2|count[10]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV:inst2|count[19]    ; FDIV:inst2|count[19]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV:inst2|count[24]    ; FDIV:inst2|count[24]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV:inst2|count[26]    ; FDIV:inst2|count[26]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; FDIV25K:inst3|count[5]  ; FDIV25K:inst3|count[5]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV25K:inst3|count[6]  ; FDIV25K:inst3|count[6]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV25K:inst3|count[12] ; FDIV25K:inst3|count[12]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV25K:inst3|count[21] ; FDIV25K:inst3|count[21]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV25K:inst3|count[22] ; FDIV25K:inst3|count[22]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV25K:inst3|count[28] ; FDIV25K:inst3|count[28]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV:inst2|count[12]    ; FDIV:inst2|count[12]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV:inst2|count[21]    ; FDIV:inst2|count[21]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV:inst2|count[22]    ; FDIV:inst2|count[22]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV:inst2|count[28]    ; FDIV:inst2|count[28]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.493 ; FDIV25K:inst3|count[0]  ; FDIV25K:inst3|count[1]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; FDIV25K:inst3|count[16] ; FDIV25K:inst3|count[17]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; FDIV:inst2|count[16]    ; FDIV:inst2|count[17]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.645      ;
; 0.496 ; FDIV:inst2|count[9]     ; FDIV:inst2|count[10]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; FDIV:inst2|count[11]    ; FDIV:inst2|count[12]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; FDIV25K:inst3|count[1]  ; FDIV25K:inst3|count[2]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; FDIV25K:inst3|count[17] ; FDIV25K:inst3|count[18]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; FDIV:inst2|count[17]    ; FDIV:inst2|count[18]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; FDIV25K:inst3|count[2]  ; FDIV25K:inst3|count[3]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; FDIV25K:inst3|count[9]  ; FDIV25K:inst3|count[10]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; FDIV25K:inst3|count[18] ; FDIV25K:inst3|count[19]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; FDIV25K:inst3|count[25] ; FDIV25K:inst3|count[26]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; FDIV:inst2|count[18]    ; FDIV:inst2|count[19]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; FDIV:inst2|count[25]    ; FDIV:inst2|count[26]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; FDIV25K:inst3|count[11] ; FDIV25K:inst3|count[12]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; FDIV25K:inst3|count[27] ; FDIV25K:inst3|count[28]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; FDIV:inst2|count[27]    ; FDIV:inst2|count[28]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; FDIV25K:inst3|count[30] ; FDIV25K:inst3|count[31]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; FDIV25K:inst3|count[13] ; FDIV25K:inst3|count[14]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; FDIV25K:inst3|count[14] ; FDIV25K:inst3|count[15]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; FDIV25K:inst3|count[29] ; FDIV25K:inst3|count[30]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; FDIV:inst2|count[13]    ; FDIV:inst2|count[14]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; FDIV:inst2|count[14]    ; FDIV:inst2|count[15]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; FDIV:inst2|count[29]    ; FDIV:inst2|count[30]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; FDIV:inst2|count[4]     ; FDIV:inst2|count[5]                                                                                        ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; FDIV25K:inst3|count[4]  ; FDIV25K:inst3|count[5]                                                                                     ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; FDIV25K:inst3|count[20] ; FDIV25K:inst3|count[21]                                                                                    ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; FDIV:inst2|count[20]    ; FDIV:inst2|count[21]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.502 ; FDIV:inst2|count[30]    ; FDIV:inst2|count[31]                                                                                       ; clk50M          ; clk50M      ; 0.000        ; 0.000      ; 0.654      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FDIV:inst2|fout'                                                                                       ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; 0.363 ; AGU:inst|Addr[0] ; AGU:inst|Addr[1] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; AGU:inst|Addr[2] ; AGU:inst|Addr[2] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.515      ;
; 0.371 ; AGU:inst|Addr[1] ; AGU:inst|Addr[1] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; AGU:inst|Addr[3] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.524      ;
; 0.426 ; AGU:inst|Addr[4] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.578      ;
; 0.498 ; AGU:inst|Addr[0] ; AGU:inst|Addr[2] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.650      ;
; 0.501 ; AGU:inst|Addr[2] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.653      ;
; 0.511 ; AGU:inst|Addr[1] ; AGU:inst|Addr[2] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; AGU:inst|Addr[3] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.664      ;
; 0.533 ; AGU:inst|Addr[0] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.685      ;
; 0.536 ; AGU:inst|Addr[2] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.688      ;
; 0.546 ; AGU:inst|Addr[1] ; AGU:inst|Addr[3] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.698      ;
; 0.568 ; AGU:inst|Addr[0] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.720      ;
; 0.581 ; AGU:inst|Addr[1] ; AGU:inst|Addr[4] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.733      ;
; 0.667 ; AGU:inst|Addr[0] ; AGU:inst|Addr[0] ; FDIV:inst2|fout ; FDIV:inst2|fout ; 0.000        ; 0.000      ; 0.819      ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ctrl:inst4|state.001'                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                       ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------+--------------+------------+------------+
; 3.006 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[18]~21 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.213     ; 2.293      ;
; 3.006 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[18]~21 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.213     ; 2.293      ;
; 3.006 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[18]~21 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.213     ; 2.293      ;
; 3.006 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[18]~21 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.213     ; 2.293      ;
; 3.006 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[18]~21 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.213     ; 2.293      ;
; 3.006 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[18]~21 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.213     ; 2.293      ;
; 3.009 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[21]~9  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.212     ; 2.297      ;
; 3.009 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[21]~9  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.212     ; 2.297      ;
; 3.009 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[21]~9  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.212     ; 2.297      ;
; 3.009 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[21]~9  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.212     ; 2.297      ;
; 3.009 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[21]~9  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.212     ; 2.297      ;
; 3.009 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[21]~9  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.212     ; 2.297      ;
; 3.106 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[22]~5  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.212     ; 2.394      ;
; 3.106 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[22]~5  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.212     ; 2.394      ;
; 3.106 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[22]~5  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.212     ; 2.394      ;
; 3.106 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[22]~5  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.212     ; 2.394      ;
; 3.106 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[22]~5  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.212     ; 2.394      ;
; 3.106 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[22]~5  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.212     ; 2.394      ;
; 3.119 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[20]~13 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.231     ; 2.388      ;
; 3.119 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[20]~13 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.231     ; 2.388      ;
; 3.119 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[20]~13 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.231     ; 2.388      ;
; 3.119 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[20]~13 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.231     ; 2.388      ;
; 3.119 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[20]~13 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.231     ; 2.388      ;
; 3.119 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[20]~13 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.231     ; 2.388      ;
; 3.120 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[10]~53 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.277     ; 2.343      ;
; 3.120 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[0]     ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.216     ; 2.404      ;
; 3.120 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[10]~53 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.277     ; 2.343      ;
; 3.120 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[10]~53 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.277     ; 2.343      ;
; 3.120 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[10]~53 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.277     ; 2.343      ;
; 3.120 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[10]~53 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.277     ; 2.343      ;
; 3.120 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[10]~53 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.277     ; 2.343      ;
; 3.120 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[0]     ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.216     ; 2.404      ;
; 3.120 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[0]     ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.216     ; 2.404      ;
; 3.120 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[0]     ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.216     ; 2.404      ;
; 3.120 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[0]     ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.216     ; 2.404      ;
; 3.120 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[0]     ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.216     ; 2.404      ;
; 3.124 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.388      ;
; 3.124 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.388      ;
; 3.124 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.388      ;
; 3.124 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.388      ;
; 3.124 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.388      ;
; 3.124 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[1]~89  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.388      ;
; 3.125 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.389      ;
; 3.125 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.389      ;
; 3.125 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.389      ;
; 3.125 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.389      ;
; 3.125 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.389      ;
; 3.125 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[2]~85  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.389      ;
; 3.128 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[6]~69  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.213     ; 2.415      ;
; 3.128 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[6]~69  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.213     ; 2.415      ;
; 3.128 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[6]~69  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.213     ; 2.415      ;
; 3.128 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[6]~69  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.213     ; 2.415      ;
; 3.128 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[6]~69  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.213     ; 2.415      ;
; 3.128 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[6]~69  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.213     ; 2.415      ;
; 3.131 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.399      ;
; 3.131 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.399      ;
; 3.131 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.399      ;
; 3.131 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.399      ;
; 3.131 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.399      ;
; 3.131 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[17]~25 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.399      ;
; 3.135 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.399      ;
; 3.135 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.399      ;
; 3.135 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.399      ;
; 3.135 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.399      ;
; 3.135 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.399      ;
; 3.135 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.399      ;
; 3.135 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[7]~65  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.399      ;
; 3.135 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.399      ;
; 3.135 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.399      ;
; 3.135 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.399      ;
; 3.135 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.399      ;
; 3.135 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[5]~73  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.236     ; 2.399      ;
; 3.136 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.228     ; 2.408      ;
; 3.136 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.228     ; 2.408      ;
; 3.136 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.228     ; 2.408      ;
; 3.136 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.228     ; 2.408      ;
; 3.136 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.228     ; 2.408      ;
; 3.136 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[14]~37 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.228     ; 2.408      ;
; 3.137 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.233     ; 2.404      ;
; 3.137 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.233     ; 2.404      ;
; 3.137 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.233     ; 2.404      ;
; 3.137 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.233     ; 2.404      ;
; 3.137 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.233     ; 2.404      ;
; 3.137 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst6|store[23]~1  ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.233     ; 2.404      ;
; 3.139 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.228     ; 2.411      ;
; 3.139 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.228     ; 2.411      ;
; 3.139 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.228     ; 2.411      ;
; 3.139 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.228     ; 2.411      ;
; 3.139 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.228     ; 2.411      ;
; 3.139 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[11]~49 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.228     ; 2.411      ;
; 3.141 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.409      ;
; 3.141 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.409      ;
; 3.141 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.409      ;
; 3.141 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.409      ;
; 3.141 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.409      ;
; 3.141 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst6|store[12]~45 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.409      ;
; 3.151 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.419      ;
; 3.151 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.419      ;
; 3.151 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.419      ;
; 3.151 ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst6|store[13]~41 ; clk50M       ; ctrl:inst4|state.001 ; -0.500       ; -0.232     ; 2.419      ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'FDIV25K:inst3|fout'                                                                                                                ;
+-------+----------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                              ; Launch Clock         ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+
; 0.717 ; ctrl:inst4|state.001 ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.019      ; 1.975      ;
; 0.717 ; ctrl:inst4|state.001 ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.019      ; 1.975      ;
; 0.717 ; ctrl:inst4|state.001 ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.019      ; 1.975      ;
; 0.717 ; ctrl:inst4|state.001 ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.019      ; 1.975      ;
; 0.717 ; ctrl:inst4|state.001 ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.019      ; 1.975      ;
; 0.719 ; ctrl:inst4|state.001 ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.021      ; 1.975      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[1]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.017      ; 1.967      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.017      ; 1.967      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.017      ; 1.967      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.017      ; 1.967      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.017      ; 1.967      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.017      ; 1.967      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.018      ; 1.968      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.018      ; 1.968      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.018      ; 1.968      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.018      ; 1.968      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.018      ; 1.968      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.018      ; 1.968      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.021      ; 1.971      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.021      ; 1.971      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.021      ; 1.971      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.021      ; 1.971      ;
; 0.723 ; ctrl:inst4|state.001 ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.500        ; 2.021      ; 1.971      ;
; 1.217 ; ctrl:inst4|state.001 ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.019      ; 1.975      ;
; 1.217 ; ctrl:inst4|state.001 ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.019      ; 1.975      ;
; 1.217 ; ctrl:inst4|state.001 ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.019      ; 1.975      ;
; 1.217 ; ctrl:inst4|state.001 ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.019      ; 1.975      ;
; 1.217 ; ctrl:inst4|state.001 ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.019      ; 1.975      ;
; 1.219 ; ctrl:inst4|state.001 ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.021      ; 1.975      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[1]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.017      ; 1.967      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.017      ; 1.967      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.017      ; 1.967      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.017      ; 1.967      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.017      ; 1.967      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.017      ; 1.967      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.018      ; 1.968      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.018      ; 1.968      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.018      ; 1.968      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.018      ; 1.968      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.018      ; 1.968      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.018      ; 1.968      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.021      ; 1.971      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.021      ; 1.971      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.021      ; 1.971      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.021      ; 1.971      ;
; 1.223 ; ctrl:inst4|state.001 ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 1.000        ; 2.021      ; 1.971      ;
+-------+----------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'FDIV25K:inst3|fout'                                                                                                                  ;
+--------+----------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                              ; Launch Clock         ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[1]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.017      ; 1.967      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.017      ; 1.967      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.017      ; 1.967      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.017      ; 1.967      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.017      ; 1.967      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.017      ; 1.967      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.018      ; 1.968      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.018      ; 1.968      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.018      ; 1.968      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.018      ; 1.968      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.018      ; 1.968      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.018      ; 1.968      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.021      ; 1.971      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.021      ; 1.971      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.021      ; 1.971      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.021      ; 1.971      ;
; -0.343 ; ctrl:inst4|state.001 ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.021      ; 1.971      ;
; -0.339 ; ctrl:inst4|state.001 ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.021      ; 1.975      ;
; -0.337 ; ctrl:inst4|state.001 ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.019      ; 1.975      ;
; -0.337 ; ctrl:inst4|state.001 ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.019      ; 1.975      ;
; -0.337 ; ctrl:inst4|state.001 ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.019      ; 1.975      ;
; -0.337 ; ctrl:inst4|state.001 ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.019      ; 1.975      ;
; -0.337 ; ctrl:inst4|state.001 ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 0.000        ; 2.019      ; 1.975      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[1]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.017      ; 1.967      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[2]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.017      ; 1.967      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[3]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.017      ; 1.967      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[4]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.017      ; 1.967      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[5]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.017      ; 1.967      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[6]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.017      ; 1.967      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[7]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.018      ; 1.968      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[8]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.018      ; 1.968      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[9]~_emulated  ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.018      ; 1.968      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[10]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.018      ; 1.968      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[11]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.018      ; 1.968      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[17]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.018      ; 1.968      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[18]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.021      ; 1.971      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[19]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.021      ; 1.971      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[20]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.021      ; 1.971      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[21]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.021      ; 1.971      ;
; 0.157  ; ctrl:inst4|state.001 ; serial_out:inst6|store[22]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.021      ; 1.971      ;
; 0.161  ; ctrl:inst4|state.001 ; serial_out:inst6|store[23]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.021      ; 1.975      ;
; 0.163  ; ctrl:inst4|state.001 ; serial_out:inst6|store[12]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.019      ; 1.975      ;
; 0.163  ; ctrl:inst4|state.001 ; serial_out:inst6|store[13]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.019      ; 1.975      ;
; 0.163  ; ctrl:inst4|state.001 ; serial_out:inst6|store[14]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.019      ; 1.975      ;
; 0.163  ; ctrl:inst4|state.001 ; serial_out:inst6|store[15]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.019      ; 1.975      ;
; 0.163  ; ctrl:inst4|state.001 ; serial_out:inst6|store[16]~_emulated ; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; -0.500       ; 2.019      ; 1.975      ;
+--------+----------------------+--------------------------------------+----------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk50M'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a21~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk50M ; Rise       ; LED:inst13|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ram_block1a21~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FDIV25K:inst3|fout'                                                                               ;
+--------+--------------+----------------+------------------+--------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|count[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|state.000                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|state.000                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|state.001                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|state.001                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|state.010                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; ctrl:inst4|state.010                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; oneshot:inst5|cs.00                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; oneshot:inst5|cs.00                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; oneshot:inst5|cs.01                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; oneshot:inst5|cs.01                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; oneshot:inst5|shot                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; oneshot:inst5|shot                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[10]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[10]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[11]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[11]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[12]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[12]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[13]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[13]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[14]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[14]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[15]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[15]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[16]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[16]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[17]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[17]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[18]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[18]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[19]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[19]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[1]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[1]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[20]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[20]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[21]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[21]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[22]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[22]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[23]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[23]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[2]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[2]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[3]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[3]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[4]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[4]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[5]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[5]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[6]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[6]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[7]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[7]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[8]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[8]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[9]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; serial_out:inst6|store[9]~_emulated  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst3|fout|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst3|fout|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst3|fout~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst3|fout~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst3|fout~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst3|fout~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|count[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|count[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|count[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|count[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|count[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|count[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|count[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|count[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|count[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|count[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|state.000|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|state.000|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|state.001|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|state.001|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst4|state.010|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst4|state.010|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst5|cs.00|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst5|cs.00|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst5|cs.01|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst5|cs.01|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst5|shot|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst5|shot|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst6|store[10]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst6|store[10]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst3|fout ; Rise       ; inst6|store[11]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst3|fout ; Rise       ; inst6|store[11]~_emulated|clk        ;
+--------+--------------+----------------+------------------+--------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FDIV:inst2|fout'                                                                      ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; AGU:inst|Addr[4]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst2|fout|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst2|fout|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst2|fout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst2|fout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst2|fout~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst2|fout~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst|Addr[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst|Addr[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst|Addr[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst|Addr[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst|Addr[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst|Addr[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst|Addr[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst|Addr[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV:inst2|fout ; Rise       ; inst|Addr[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV:inst2|fout ; Rise       ; inst|Addr[4]|clk            ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ctrl:inst4|state.001'                                                                          ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst4|state.001|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst4|state.001|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst4|state.001~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst4|state.001~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst4|state.001~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst4|state.001~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[10]~53|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[10]~53|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[11]~49|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[11]~49|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[12]~45|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[12]~45|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[13]~41|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[13]~41|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[14]~37|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[14]~37|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[15]~33|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[15]~33|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[16]~29|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[16]~29|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[17]~25|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[17]~25|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[18]~21|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[18]~21|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[19]~17|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[19]~17|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[1]~89|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[1]~89|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[20]~13|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[20]~13|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[21]~9|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[21]~9|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[22]~5|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[22]~5|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[23]~1|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[23]~1|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[2]~85|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[2]~85|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[3]~81|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[3]~81|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[4]~77|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[4]~77|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[5]~73|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[5]~73|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[6]~69|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[6]~69|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[7]~65|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[7]~65|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[8]~61|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[8]~61|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Rise       ; inst6|store[9]~57|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Rise       ; inst6|store[9]~57|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[10]~53    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[10]~53    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[11]~49    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[11]~49    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[12]~45    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[12]~45    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[13]~41    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[13]~41    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[14]~37    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[14]~37    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[15]~33    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[15]~33    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[16]~29    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[16]~29    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[17]~25    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[17]~25    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[18]~21    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[18]~21    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[19]~17    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[19]~17    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[1]~89     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[1]~89     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[20]~13    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[20]~13    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[21]~9     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[21]~9     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[22]~5     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[22]~5     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[23]~1     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[23]~1     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[2]~85     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[2]~85     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[3]~81     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[3]~81     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[4]~77     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[4]~77     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[5]~73     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[5]~73     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[6]~69     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[6]~69     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[7]~65     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[7]~65     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[8]~61     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl:inst4|state.001 ; Fall       ; serial_out:inst6|store[8]~61     ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; Dip_select[*]  ; clk50M     ; 3.495 ; 3.495 ; Rise       ; clk50M          ;
;  Dip_select[0] ; clk50M     ; 3.495 ; 3.495 ; Rise       ; clk50M          ;
;  Dip_select[1] ; clk50M     ; 3.265 ; 3.265 ; Rise       ; clk50M          ;
; select         ; clk50M     ; 2.101 ; 2.101 ; Rise       ; clk50M          ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; Dip_select[*]  ; clk50M     ; -0.573 ; -0.573 ; Rise       ; clk50M          ;
;  Dip_select[0] ; clk50M     ; -0.975 ; -0.975 ; Rise       ; clk50M          ;
;  Dip_select[1] ; clk50M     ; -0.573 ; -0.573 ; Rise       ; clk50M          ;
; select         ; clk50M     ; -1.962 ; -1.962 ; Rise       ; clk50M          ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+-----------+----------------------+-------+-------+------------+----------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+-----------+----------------------+-------+-------+------------+----------------------+
; CP        ; FDIV25K:inst3|fout   ;       ; 3.041 ; Rise       ; FDIV25K:inst3|fout   ;
; D         ; FDIV25K:inst3|fout   ; 5.591 ; 5.591 ; Rise       ; FDIV25K:inst3|fout   ;
; str       ; FDIV25K:inst3|fout   ; 5.645 ; 5.645 ; Rise       ; FDIV25K:inst3|fout   ;
; CP        ; FDIV25K:inst3|fout   ; 3.041 ;       ; Fall       ; FDIV25K:inst3|fout   ;
; D         ; clk50M               ; 7.611 ; 7.611 ; Rise       ; clk50M               ;
; D         ; ctrl:inst4|state.001 ; 4.462 ; 4.462 ; Rise       ; ctrl:inst4|state.001 ;
; D         ; ctrl:inst4|state.001 ; 4.766 ; 4.766 ; Fall       ; ctrl:inst4|state.001 ;
+-----------+----------------------+-------+-------+------------+----------------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+-----------+----------------------+-------+-------+------------+----------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+-----------+----------------------+-------+-------+------------+----------------------+
; CP        ; FDIV25K:inst3|fout   ;       ; 3.041 ; Rise       ; FDIV25K:inst3|fout   ;
; D         ; FDIV25K:inst3|fout   ; 5.591 ; 5.591 ; Rise       ; FDIV25K:inst3|fout   ;
; str       ; FDIV25K:inst3|fout   ; 5.225 ; 5.225 ; Rise       ; FDIV25K:inst3|fout   ;
; CP        ; FDIV25K:inst3|fout   ; 3.041 ;       ; Fall       ; FDIV25K:inst3|fout   ;
; D         ; clk50M               ; 7.611 ; 7.611 ; Rise       ; clk50M               ;
; D         ; ctrl:inst4|state.001 ; 4.462 ; 4.462 ; Rise       ; ctrl:inst4|state.001 ;
; D         ; ctrl:inst4|state.001 ; 4.462 ; 4.462 ; Fall       ; ctrl:inst4|state.001 ;
+-----------+----------------------+-------+-------+------------+----------------------+


+---------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                   ;
+-----------------------+----------+---------+----------+---------+---------------------+
; Clock                 ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack      ; -5.317   ; -1.419  ; 0.717    ; -0.618  ; -2.000              ;
;  FDIV25K:inst3|fout   ; -2.899   ; -1.419  ; 0.717    ; -0.618  ; -0.500              ;
;  FDIV:inst2|fout      ; -0.607   ; 0.363   ; N/A      ; N/A     ; -0.500              ;
;  clk50M               ; -5.317   ; 0.085   ; N/A      ; N/A     ; -2.000              ;
;  ctrl:inst4|state.001 ; -5.038   ; 3.006   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS       ; -491.774 ; -16.639 ; 0.0      ; -14.033 ; -346.38             ;
;  FDIV25K:inst3|fout   ; -66.804  ; -16.639 ; 0.000    ; -14.033 ; -34.000             ;
;  FDIV:inst2|fout      ; -2.249   ; 0.000   ; N/A      ; N/A     ; -5.000              ;
;  clk50M               ; -312.534 ; 0.000   ; N/A      ; N/A     ; -307.380            ;
;  ctrl:inst4|state.001 ; -110.187 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+-----------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; Dip_select[*]  ; clk50M     ; 8.593 ; 8.593 ; Rise       ; clk50M          ;
;  Dip_select[0] ; clk50M     ; 8.593 ; 8.593 ; Rise       ; clk50M          ;
;  Dip_select[1] ; clk50M     ; 8.178 ; 8.178 ; Rise       ; clk50M          ;
; select         ; clk50M     ; 3.911 ; 3.911 ; Rise       ; clk50M          ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; Dip_select[*]  ; clk50M     ; -0.573 ; -0.573 ; Rise       ; clk50M          ;
;  Dip_select[0] ; clk50M     ; -0.975 ; -0.975 ; Rise       ; clk50M          ;
;  Dip_select[1] ; clk50M     ; -0.573 ; -0.573 ; Rise       ; clk50M          ;
; select         ; clk50M     ; -1.962 ; -1.962 ; Rise       ; clk50M          ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+----------------------+--------+--------+------------+----------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference      ;
+-----------+----------------------+--------+--------+------------+----------------------+
; CP        ; FDIV25K:inst3|fout   ;        ; 5.973  ; Rise       ; FDIV25K:inst3|fout   ;
; D         ; FDIV25K:inst3|fout   ; 10.868 ; 10.868 ; Rise       ; FDIV25K:inst3|fout   ;
; str       ; FDIV25K:inst3|fout   ; 10.877 ; 10.877 ; Rise       ; FDIV25K:inst3|fout   ;
; CP        ; FDIV25K:inst3|fout   ; 5.973  ;        ; Fall       ; FDIV25K:inst3|fout   ;
; D         ; clk50M               ; 13.969 ; 13.969 ; Rise       ; clk50M               ;
; D         ; ctrl:inst4|state.001 ; 9.142  ; 9.142  ; Rise       ; ctrl:inst4|state.001 ;
; D         ; ctrl:inst4|state.001 ; 9.440  ; 9.440  ; Fall       ; ctrl:inst4|state.001 ;
+-----------+----------------------+--------+--------+------------+----------------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+-----------+----------------------+-------+-------+------------+----------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+-----------+----------------------+-------+-------+------------+----------------------+
; CP        ; FDIV25K:inst3|fout   ;       ; 3.041 ; Rise       ; FDIV25K:inst3|fout   ;
; D         ; FDIV25K:inst3|fout   ; 5.591 ; 5.591 ; Rise       ; FDIV25K:inst3|fout   ;
; str       ; FDIV25K:inst3|fout   ; 5.225 ; 5.225 ; Rise       ; FDIV25K:inst3|fout   ;
; CP        ; FDIV25K:inst3|fout   ; 3.041 ;       ; Fall       ; FDIV25K:inst3|fout   ;
; D         ; clk50M               ; 7.611 ; 7.611 ; Rise       ; clk50M               ;
; D         ; ctrl:inst4|state.001 ; 4.462 ; 4.462 ; Rise       ; ctrl:inst4|state.001 ;
; D         ; ctrl:inst4|state.001 ; 4.462 ; 4.462 ; Fall       ; ctrl:inst4|state.001 ;
+-----------+----------------------+-------+-------+------------+----------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+----------------------+----------------------+----------+----------+----------+----------+
; From Clock           ; To Clock             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------+----------------------+----------+----------+----------+----------+
; clk50M               ; clk50M               ; 4132     ; 0        ; 0        ; 0        ;
; FDIV:inst2|fout      ; clk50M               ; 10       ; 0        ; 0        ; 0        ;
; clk50M               ; ctrl:inst4|state.001 ; 0        ; 0        ; 144      ; 0        ;
; clk50M               ; FDIV25K:inst3|fout   ; 132      ; 0        ; 0        ; 0        ;
; ctrl:inst4|state.001 ; FDIV25K:inst3|fout   ; 23       ; 69       ; 0        ; 0        ;
; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout   ; 61       ; 0        ; 0        ; 0        ;
; FDIV:inst2|fout      ; FDIV25K:inst3|fout   ; 2        ; 2        ; 0        ; 0        ;
; FDIV:inst2|fout      ; FDIV:inst2|fout      ; 15       ; 0        ; 0        ; 0        ;
+----------------------+----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+----------------------+----------------------+----------+----------+----------+----------+
; From Clock           ; To Clock             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------+----------------------+----------+----------+----------+----------+
; clk50M               ; clk50M               ; 4132     ; 0        ; 0        ; 0        ;
; FDIV:inst2|fout      ; clk50M               ; 10       ; 0        ; 0        ; 0        ;
; clk50M               ; ctrl:inst4|state.001 ; 0        ; 0        ; 144      ; 0        ;
; clk50M               ; FDIV25K:inst3|fout   ; 132      ; 0        ; 0        ; 0        ;
; ctrl:inst4|state.001 ; FDIV25K:inst3|fout   ; 23       ; 69       ; 0        ; 0        ;
; FDIV25K:inst3|fout   ; FDIV25K:inst3|fout   ; 61       ; 0        ; 0        ; 0        ;
; FDIV:inst2|fout      ; FDIV25K:inst3|fout   ; 2        ; 2        ; 0        ; 0        ;
; FDIV:inst2|fout      ; FDIV:inst2|fout      ; 15       ; 0        ; 0        ; 0        ;
+----------------------+----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+----------------------+--------------------+----------+----------+----------+----------+
; From Clock           ; To Clock           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------+--------------------+----------+----------+----------+----------+
; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 23       ; 23       ; 0        ; 0        ;
+----------------------+--------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+----------------------+--------------------+----------+----------+----------+----------+
; From Clock           ; To Clock           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------+--------------------+----------+----------+----------+----------+
; ctrl:inst4|state.001 ; FDIV25K:inst3|fout ; 23       ; 23       ; 0        ; 0        ;
+----------------------+--------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 75    ; 75   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 24 16:12:41 2019
Info: Command: quartus_sta hw5 -c hw5
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'hw5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FDIV25K:inst3|fout FDIV25K:inst3|fout
    Info (332105): create_clock -period 1.000 -name clk50M clk50M
    Info (332105): create_clock -period 1.000 -name FDIV:inst2|fout FDIV:inst2|fout
    Info (332105): create_clock -period 1.000 -name ctrl:inst4|state.001 ctrl:inst4|state.001
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.317
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.317      -312.534 clk50M 
    Info (332119):    -5.038      -110.187 ctrl:inst4|state.001 
    Info (332119):    -2.899       -66.804 FDIV25K:inst3|fout 
    Info (332119):    -0.607        -2.249 FDIV:inst2|fout 
Info (332146): Worst-case hold slack is -1.419
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.419       -16.639 FDIV25K:inst3|fout 
    Info (332119):     0.396         0.000 clk50M 
    Info (332119):     0.804         0.000 FDIV:inst2|fout 
    Info (332119):     4.320         0.000 ctrl:inst4|state.001 
Info (332146): Worst-case recovery slack is 0.868
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.868         0.000 FDIV25K:inst3|fout 
Info (332146): Worst-case removal slack is -0.618
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.618       -14.033 FDIV25K:inst3|fout 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -307.380 clk50M 
    Info (332119):    -0.500       -34.000 FDIV25K:inst3|fout 
    Info (332119):    -0.500        -5.000 FDIV:inst2|fout 
    Info (332119):     0.500         0.000 ctrl:inst4|state.001 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.752
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.752       -61.195 ctrl:inst4|state.001 
    Info (332119):    -1.764      -117.067 clk50M 
    Info (332119):    -1.377       -29.084 FDIV25K:inst3|fout 
    Info (332119):     0.213         0.000 FDIV:inst2|fout 
Info (332146): Worst-case hold slack is -1.032
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.032       -16.563 FDIV25K:inst3|fout 
    Info (332119):     0.085         0.000 clk50M 
    Info (332119):     0.363         0.000 FDIV:inst2|fout 
    Info (332119):     3.006         0.000 ctrl:inst4|state.001 
Info (332146): Worst-case recovery slack is 0.717
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.717         0.000 FDIV25K:inst3|fout 
Info (332146): Worst-case removal slack is -0.343
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.343        -7.855 FDIV25K:inst3|fout 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -307.380 clk50M 
    Info (332119):    -0.500       -34.000 FDIV25K:inst3|fout 
    Info (332119):    -0.500        -5.000 FDIV:inst2|fout 
    Info (332119):     0.500         0.000 ctrl:inst4|state.001 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4556 megabytes
    Info: Processing ended: Sun Nov 24 16:12:42 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


