
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Wed Jul 09 04:39:45 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.57 seconds. CPU system time: 1.25 seconds. Elapsed time: 9.37 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,931 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 65,563 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,788 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,160 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 12, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 12, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 28, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 12, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 28, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 60, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 28, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 60, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 60, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 6, 1, 20>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 20>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_380_1' (firmware/hls_dummy.cpp:380:23) in function 'hls_dummy' completely with a factor of 60 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-188] Unrolling loop 'FillFlatArr' (firmware/hls_dummy.cpp:319:5) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 6, 1, 20>' partially with a factor of 4 (firmware/hls_dummy.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_dummy.cpp:327:9) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 6, 1, 20>' completely with a factor of 1 (firmware/hls_dummy.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'InitFlatArr' (firmware/hls_dummy.cpp:313:5) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 6, 1, 20>' completely with a factor of 60 (firmware/hls_dummy.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>' completely with a factor of 20 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>' completely with a factor of 20 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 6, 1, 20>' completely with a factor of 60 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:366:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:367:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:372:14)
INFO: [HLS 214-248] Applying array_partition to 'flatten_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:376:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 22.34 seconds. CPU system time: 0.97 seconds. Elapsed time: 28.81 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.514 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.528 GB.
INFO: [XFORM 203-510] Pipelining loop 'FillFlatArr' (firmware/hls_dummy.cpp:319) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 6, 1, 20>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:366:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 6, 1, 20>4'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>'
	 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 6, 1, 20>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>'... converting 2661 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>' (firmware/hls_dummy.cpp:141:34)...740 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.27 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.72 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 10, 6, 1, 20>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,20,1,1>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_flatten<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 10, 6, 1, 20>' to 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 65.59 seconds. CPU system time: 0.29 seconds. Elapsed time: 66.17 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.43 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FillFlatArr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'FillFlatArr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 90.2 seconds. CPU system time: 0.3 seconds. Elapsed time: 90.83 seconds; current allocated memory: 1.993 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.13 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.993 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.993 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_60_6_3_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s' is 6600 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 380 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.63 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.18 seconds; current allocated memory: 2.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s' pipeline 'FillFlatArr' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'FillFlatArr' in module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s', because the estimated Stream Port Number is 108, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_10_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_3_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 50.4 seconds. CPU system time: 1.29 seconds. Elapsed time: 52.3 seconds; current allocated memory: 2.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.87 seconds; current allocated memory: 2.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c42_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c43_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c44_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c45_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c46_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c47_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c48_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c49_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c50_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c51_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_30_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_31_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_32_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_33_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_34_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_35_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_36_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_37_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_38_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_39_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_40_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_41_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_42_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_43_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_44_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_45_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_46_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_47_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_48_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_49_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_50_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_51_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_52_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_53_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_54_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_55_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_56_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_57_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_58_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_59_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.22 seconds. Elapsed time: 31.74 seconds; current allocated memory: 2.610 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 31.2 seconds. CPU system time: 0.15 seconds. Elapsed time: 31.58 seconds; current allocated memory: 2.618 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 9.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.08 seconds; current allocated memory: 2.618 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 278.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 308.48 seconds. CPU system time: 5.23 seconds. Elapsed time: 360.2 seconds; current allocated memory: 1.169 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h6m0s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.141 ; gain = 114.992 ; free physical = 303853 ; free virtual = 405677
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 128197
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2848.629 ; gain = 416.625 ; free physical = 304225 ; free virtual = 406117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_60_6_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_60_6_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter din10_WIDTH bound to: 3 - type: integer 
	Parameter din11_WIDTH bound to: 3 - type: integer 
	Parameter din12_WIDTH bound to: 3 - type: integer 
	Parameter din13_WIDTH bound to: 3 - type: integer 
	Parameter din14_WIDTH bound to: 3 - type: integer 
	Parameter din15_WIDTH bound to: 3 - type: integer 
	Parameter din16_WIDTH bound to: 3 - type: integer 
	Parameter din17_WIDTH bound to: 3 - type: integer 
	Parameter din18_WIDTH bound to: 3 - type: integer 
	Parameter din19_WIDTH bound to: 3 - type: integer 
	Parameter din20_WIDTH bound to: 3 - type: integer 
	Parameter din21_WIDTH bound to: 3 - type: integer 
	Parameter din22_WIDTH bound to: 3 - type: integer 
	Parameter din23_WIDTH bound to: 3 - type: integer 
	Parameter din24_WIDTH bound to: 3 - type: integer 
	Parameter din25_WIDTH bound to: 3 - type: integer 
	Parameter din26_WIDTH bound to: 3 - type: integer 
	Parameter din27_WIDTH bound to: 3 - type: integer 
	Parameter din28_WIDTH bound to: 3 - type: integer 
	Parameter din29_WIDTH bound to: 3 - type: integer 
	Parameter din30_WIDTH bound to: 3 - type: integer 
	Parameter din31_WIDTH bound to: 3 - type: integer 
	Parameter din32_WIDTH bound to: 3 - type: integer 
	Parameter din33_WIDTH bound to: 3 - type: integer 
	Parameter din34_WIDTH bound to: 3 - type: integer 
	Parameter din35_WIDTH bound to: 3 - type: integer 
	Parameter din36_WIDTH bound to: 3 - type: integer 
	Parameter din37_WIDTH bound to: 3 - type: integer 
	Parameter din38_WIDTH bound to: 3 - type: integer 
	Parameter din39_WIDTH bound to: 3 - type: integer 
	Parameter din40_WIDTH bound to: 3 - type: integer 
	Parameter din41_WIDTH bound to: 3 - type: integer 
	Parameter din42_WIDTH bound to: 3 - type: integer 
	Parameter din43_WIDTH bound to: 3 - type: integer 
	Parameter din44_WIDTH bound to: 3 - type: integer 
	Parameter din45_WIDTH bound to: 3 - type: integer 
	Parameter din46_WIDTH bound to: 3 - type: integer 
	Parameter din47_WIDTH bound to: 3 - type: integer 
	Parameter din48_WIDTH bound to: 3 - type: integer 
	Parameter din49_WIDTH bound to: 3 - type: integer 
	Parameter din50_WIDTH bound to: 3 - type: integer 
	Parameter din51_WIDTH bound to: 3 - type: integer 
	Parameter din52_WIDTH bound to: 3 - type: integer 
	Parameter din53_WIDTH bound to: 3 - type: integer 
	Parameter din54_WIDTH bound to: 3 - type: integer 
	Parameter din55_WIDTH bound to: 3 - type: integer 
	Parameter din56_WIDTH bound to: 3 - type: integer 
	Parameter din57_WIDTH bound to: 3 - type: integer 
	Parameter din58_WIDTH bound to: 3 - type: integer 
	Parameter din59_WIDTH bound to: 3 - type: integer 
	Parameter din60_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_60_6_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_60_6_3_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_17_5_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_17_5_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter din10_WIDTH bound to: 3 - type: integer 
	Parameter din11_WIDTH bound to: 3 - type: integer 
	Parameter din12_WIDTH bound to: 3 - type: integer 
	Parameter din13_WIDTH bound to: 3 - type: integer 
	Parameter din14_WIDTH bound to: 3 - type: integer 
	Parameter din15_WIDTH bound to: 3 - type: integer 
	Parameter din16_WIDTH bound to: 3 - type: integer 
	Parameter din17_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_17_5_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_17_5_3_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_17_5_10_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_17_5_10_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 10 - type: integer 
	Parameter din4_WIDTH bound to: 10 - type: integer 
	Parameter din5_WIDTH bound to: 10 - type: integer 
	Parameter din6_WIDTH bound to: 10 - type: integer 
	Parameter din7_WIDTH bound to: 10 - type: integer 
	Parameter din8_WIDTH bound to: 10 - type: integer 
	Parameter din9_WIDTH bound to: 10 - type: integer 
	Parameter din10_WIDTH bound to: 10 - type: integer 
	Parameter din11_WIDTH bound to: 10 - type: integer 
	Parameter din12_WIDTH bound to: 10 - type: integer 
	Parameter din13_WIDTH bound to: 10 - type: integer 
	Parameter din14_WIDTH bound to: 10 - type: integer 
	Parameter din15_WIDTH bound to: 10 - type: integer 
	Parameter din16_WIDTH bound to: 10 - type: integer 
	Parameter din17_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_17_5_10_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_17_5_10_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_flow_control_loop_pipe' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_flow_control_loop_pipe' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out60/flatten-p20-c1-out60/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w3_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module hls_dummy_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_39_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_39_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_39_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_39_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_38_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_38_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_38_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_38_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_37_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_37_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_37_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_37_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_36_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_36_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_36_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_36_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_35_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_35_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_35_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_35_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_34_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_34_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_34_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_34_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_33_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_33_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_33_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_33_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_32_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_32_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_32_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_32_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_31_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_31_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_31_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_31_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_30_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_30_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_30_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_30_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3300.691 ; gain = 868.688 ; free physical = 303525 ; free virtual = 405553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3300.691 ; gain = 868.688 ; free physical = 303372 ; free virtual = 405418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 4132.090 ; gain = 1700.086 ; free physical = 293801 ; free virtual = 395883
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 20    
	   2 Input   10 Bit       Adders := 40    
	   3 Input   10 Bit       Adders := 80    
	  11 Input   10 Bit       Adders := 20    
	   4 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 760   
	   2 Input    2 Bit       Adders := 360   
+---XORs : 
	   2 Input      1 Bit         XORs := 2181  
+---Registers : 
	               12 Bit    Registers := 16    
	               10 Bit    Registers := 800   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 245   
	                2 Bit    Registers := 180   
	                1 Bit    Registers := 2421  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 111   
	   2 Input   10 Bit        Muxes := 2235  
	   3 Input   10 Bit        Muxes := 380   
	   2 Input    9 Bit        Muxes := 468   
	   5 Input    9 Bit        Muxes := 380   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 326   
	   2 Input    2 Bit        Muxes := 182   
	   2 Input    1 Bit        Muxes := 1242  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:46 . Memory (MB): peak = 4626.203 ; gain = 2194.199 ; free physical = 289610 ; free virtual = 391760
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:42 ; elapsed = 00:03:54 . Memory (MB): peak = 4626.203 ; gain = 2194.199 ; free physical = 287929 ; free virtual = 390177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:07 ; elapsed = 00:04:19 . Memory (MB): peak = 5254.203 ; gain = 2822.199 ; free physical = 286143 ; free virtual = 388396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:15 ; elapsed = 00:04:28 . Memory (MB): peak = 5254.203 ; gain = 2822.199 ; free physical = 283083 ; free virtual = 386527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:16 ; elapsed = 00:04:28 . Memory (MB): peak = 5254.203 ; gain = 2822.199 ; free physical = 283732 ; free virtual = 386492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:26 ; elapsed = 00:04:39 . Memory (MB): peak = 5254.203 ; gain = 2822.199 ; free physical = 284406 ; free virtual = 385336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:30 ; elapsed = 00:04:43 . Memory (MB): peak = 5254.203 ; gain = 2822.199 ; free physical = 281598 ; free virtual = 381685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:32 ; elapsed = 00:04:45 . Memory (MB): peak = 5254.203 ; gain = 2822.199 ; free physical = 284570 ; free virtual = 383036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:34 ; elapsed = 00:04:46 . Memory (MB): peak = 5254.203 ; gain = 2822.199 ; free physical = 284342 ; free virtual = 382616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  3879|
|3     |LUT1   |  1251|
|4     |LUT2   | 12716|
|5     |LUT3   |  6917|
|6     |LUT4   | 13559|
|7     |LUT5   |  1675|
|8     |LUT6   | 28733|
|9     |MUXF7  |     9|
|10    |FDRE   | 10987|
|11    |FDSE   |   542|
|12    |IBUF   |   604|
|13    |OBUF   |   663|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                     |Cells |
+------+--------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                           | 81536|
|2     |  Block_entry28_proc_U0                                             |hls_dummy_Block_entry28_proc                                               |   600|
|3     |  flatten_out_10_U                                                  |hls_dummy_fifo_w10_d2_S                                                    |    50|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_744                                       |    41|
|5     |  flatten_out_11_U                                                  |hls_dummy_fifo_w10_d2_S_0                                                  |    50|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_743                                       |    41|
|7     |  flatten_out_12_U                                                  |hls_dummy_fifo_w10_d2_S_1                                                  |    50|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_742                                       |    41|
|9     |  flatten_out_13_U                                                  |hls_dummy_fifo_w10_d2_S_2                                                  |    50|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_741                                       |    41|
|11    |  flatten_out_14_U                                                  |hls_dummy_fifo_w10_d2_S_3                                                  |    51|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_740                                       |    41|
|13    |  flatten_out_15_U                                                  |hls_dummy_fifo_w10_d2_S_4                                                  |    51|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_739                                       |    41|
|15    |  flatten_out_16_U                                                  |hls_dummy_fifo_w10_d2_S_5                                                  |    50|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_738                                       |    41|
|17    |  flatten_out_17_U                                                  |hls_dummy_fifo_w10_d2_S_6                                                  |    50|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_737                                       |    41|
|19    |  flatten_out_18_U                                                  |hls_dummy_fifo_w10_d2_S_7                                                  |    54|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_736                                       |    41|
|21    |  flatten_out_19_U                                                  |hls_dummy_fifo_w10_d2_S_8                                                  |    51|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_735                                       |    41|
|23    |  flatten_out_1_U                                                   |hls_dummy_fifo_w10_d2_S_9                                                  |    52|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_734                                       |    41|
|25    |  flatten_out_20_U                                                  |hls_dummy_fifo_w10_d2_S_10                                                 |    50|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_733                                       |    41|
|27    |  flatten_out_21_U                                                  |hls_dummy_fifo_w10_d2_S_11                                                 |    52|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_732                                       |    41|
|29    |  flatten_out_22_U                                                  |hls_dummy_fifo_w10_d2_S_12                                                 |    50|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_731                                       |    41|
|31    |  flatten_out_23_U                                                  |hls_dummy_fifo_w10_d2_S_13                                                 |    52|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_730                                       |    41|
|33    |  flatten_out_24_U                                                  |hls_dummy_fifo_w10_d2_S_14                                                 |    51|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_729                                       |    41|
|35    |  flatten_out_25_U                                                  |hls_dummy_fifo_w10_d2_S_15                                                 |    53|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_728                                       |    41|
|37    |  flatten_out_26_U                                                  |hls_dummy_fifo_w10_d2_S_16                                                 |    52|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_727                                       |    41|
|39    |  flatten_out_27_U                                                  |hls_dummy_fifo_w10_d2_S_17                                                 |    51|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_726                                       |    41|
|41    |  flatten_out_28_U                                                  |hls_dummy_fifo_w10_d2_S_18                                                 |    56|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_725                                       |    41|
|43    |  flatten_out_29_U                                                  |hls_dummy_fifo_w10_d2_S_19                                                 |    51|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_724                                       |    41|
|45    |  flatten_out_2_U                                                   |hls_dummy_fifo_w10_d2_S_20                                                 |    50|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_723                                       |    41|
|47    |  flatten_out_30_U                                                  |hls_dummy_fifo_w10_d2_S_21                                                 |    51|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_722                                       |    41|
|49    |  flatten_out_31_U                                                  |hls_dummy_fifo_w10_d2_S_22                                                 |    50|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_721                                       |    41|
|51    |  flatten_out_32_U                                                  |hls_dummy_fifo_w10_d2_S_23                                                 |    53|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_720                                       |    41|
|53    |  flatten_out_33_U                                                  |hls_dummy_fifo_w10_d2_S_24                                                 |    53|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_719                                       |    41|
|55    |  flatten_out_34_U                                                  |hls_dummy_fifo_w10_d2_S_25                                                 |    52|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_718                                       |    41|
|57    |  flatten_out_35_U                                                  |hls_dummy_fifo_w10_d2_S_26                                                 |    50|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_717                                       |    41|
|59    |  flatten_out_36_U                                                  |hls_dummy_fifo_w10_d2_S_27                                                 |    50|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_716                                       |    41|
|61    |  flatten_out_37_U                                                  |hls_dummy_fifo_w10_d2_S_28                                                 |    51|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_715                                       |    41|
|63    |  flatten_out_38_U                                                  |hls_dummy_fifo_w10_d2_S_29                                                 |    50|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_714                                       |    41|
|65    |  flatten_out_39_U                                                  |hls_dummy_fifo_w10_d2_S_30                                                 |    51|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_713                                       |    41|
|67    |  flatten_out_3_U                                                   |hls_dummy_fifo_w10_d2_S_31                                                 |    51|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_712                                       |    41|
|69    |  flatten_out_40_U                                                  |hls_dummy_fifo_w10_d2_S_32                                                 |    53|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_711                                       |    41|
|71    |  flatten_out_41_U                                                  |hls_dummy_fifo_w10_d2_S_33                                                 |    50|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_710                                       |    41|
|73    |  flatten_out_42_U                                                  |hls_dummy_fifo_w10_d2_S_34                                                 |    53|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_709                                       |    41|
|75    |  flatten_out_43_U                                                  |hls_dummy_fifo_w10_d2_S_35                                                 |    51|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_708                                       |    41|
|77    |  flatten_out_44_U                                                  |hls_dummy_fifo_w10_d2_S_36                                                 |    50|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_707                                       |    41|
|79    |  flatten_out_45_U                                                  |hls_dummy_fifo_w10_d2_S_37                                                 |    50|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_706                                       |    41|
|81    |  flatten_out_46_U                                                  |hls_dummy_fifo_w10_d2_S_38                                                 |    51|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_705                                       |    41|
|83    |  flatten_out_47_U                                                  |hls_dummy_fifo_w10_d2_S_39                                                 |    50|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_704                                       |    41|
|85    |  flatten_out_48_U                                                  |hls_dummy_fifo_w10_d2_S_40                                                 |    52|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_703                                       |    41|
|87    |  flatten_out_49_U                                                  |hls_dummy_fifo_w10_d2_S_41                                                 |    52|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_702                                       |    41|
|89    |  flatten_out_4_U                                                   |hls_dummy_fifo_w10_d2_S_42                                                 |    51|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_701                                       |    41|
|91    |  flatten_out_50_U                                                  |hls_dummy_fifo_w10_d2_S_43                                                 |    51|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_700                                       |    41|
|93    |  flatten_out_51_U                                                  |hls_dummy_fifo_w10_d2_S_44                                                 |    51|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_699                                       |    41|
|95    |  flatten_out_52_U                                                  |hls_dummy_fifo_w10_d2_S_45                                                 |    50|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_698                                       |    41|
|97    |  flatten_out_53_U                                                  |hls_dummy_fifo_w10_d2_S_46                                                 |    51|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_697                                       |    41|
|99    |  flatten_out_54_U                                                  |hls_dummy_fifo_w10_d2_S_47                                                 |    52|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_696                                       |    41|
|101   |  flatten_out_55_U                                                  |hls_dummy_fifo_w10_d2_S_48                                                 |    51|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_695                                       |    41|
|103   |  flatten_out_56_U                                                  |hls_dummy_fifo_w10_d2_S_49                                                 |    50|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_694                                       |    41|
|105   |  flatten_out_57_U                                                  |hls_dummy_fifo_w10_d2_S_50                                                 |    51|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_693                                       |    41|
|107   |  flatten_out_58_U                                                  |hls_dummy_fifo_w10_d2_S_51                                                 |    52|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_692                                       |    41|
|109   |  flatten_out_59_U                                                  |hls_dummy_fifo_w10_d2_S_52                                                 |    51|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_691                                       |    41|
|111   |  flatten_out_5_U                                                   |hls_dummy_fifo_w10_d2_S_53                                                 |    50|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_690                                       |    41|
|113   |  flatten_out_6_U                                                   |hls_dummy_fifo_w10_d2_S_54                                                 |    50|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_689                                       |    41|
|115   |  flatten_out_7_U                                                   |hls_dummy_fifo_w10_d2_S_55                                                 |    52|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_688                                       |    41|
|117   |  flatten_out_8_U                                                   |hls_dummy_fifo_w10_d2_S_56                                                 |    53|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_687                                       |    41|
|119   |  flatten_out_9_U                                                   |hls_dummy_fifo_w10_d2_S_57                                                 |    51|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_686                                       |    41|
|121   |  flatten_out_U                                                     |hls_dummy_fifo_w10_d2_S_58                                                 |    54|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_685                                       |    41|
|123   |  sparse_arr_feat_conv1_out_10_U                                    |hls_dummy_fifo_w10_d2_S_59                                                 |    42|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_684                                       |    31|
|125   |  sparse_arr_feat_conv1_out_11_U                                    |hls_dummy_fifo_w10_d2_S_60                                                 |    41|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_683                                       |    31|
|127   |  sparse_arr_feat_conv1_out_12_U                                    |hls_dummy_fifo_w10_d2_S_61                                                 |    40|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_682                                       |    31|
|129   |  sparse_arr_feat_conv1_out_13_U                                    |hls_dummy_fifo_w10_d2_S_62                                                 |    41|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_681                                       |    31|
|131   |  sparse_arr_feat_conv1_out_14_U                                    |hls_dummy_fifo_w10_d2_S_63                                                 |    40|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_680                                       |    31|
|133   |  sparse_arr_feat_conv1_out_15_U                                    |hls_dummy_fifo_w10_d2_S_64                                                 |    40|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_679                                       |    31|
|135   |  sparse_arr_feat_conv1_out_16_U                                    |hls_dummy_fifo_w10_d2_S_65                                                 |    43|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_678                                       |    31|
|137   |  sparse_arr_feat_conv1_out_17_U                                    |hls_dummy_fifo_w10_d2_S_66                                                 |    40|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_677                                       |    31|
|139   |  sparse_arr_feat_conv1_out_18_U                                    |hls_dummy_fifo_w10_d2_S_67                                                 |    41|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_676                                       |    31|
|141   |  sparse_arr_feat_conv1_out_19_U                                    |hls_dummy_fifo_w10_d2_S_68                                                 |    40|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_675                                       |    31|
|143   |  sparse_arr_feat_conv1_out_1_U                                     |hls_dummy_fifo_w10_d2_S_69                                                 |    41|
|144   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_674                                       |    31|
|145   |  sparse_arr_feat_conv1_out_2_U                                     |hls_dummy_fifo_w10_d2_S_70                                                 |    41|
|146   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_673                                       |    31|
|147   |  sparse_arr_feat_conv1_out_3_U                                     |hls_dummy_fifo_w10_d2_S_71                                                 |    41|
|148   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_672                                       |    31|
|149   |  sparse_arr_feat_conv1_out_4_U                                     |hls_dummy_fifo_w10_d2_S_72                                                 |    41|
|150   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_671                                       |    31|
|151   |  sparse_arr_feat_conv1_out_5_U                                     |hls_dummy_fifo_w10_d2_S_73                                                 |    43|
|152   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_670                                       |    31|
|153   |  sparse_arr_feat_conv1_out_6_U                                     |hls_dummy_fifo_w10_d2_S_74                                                 |    41|
|154   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_669                                       |    31|
|155   |  sparse_arr_feat_conv1_out_7_U                                     |hls_dummy_fifo_w10_d2_S_75                                                 |    41|
|156   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_668                                       |    31|
|157   |  sparse_arr_feat_conv1_out_8_U                                     |hls_dummy_fifo_w10_d2_S_76                                                 |    40|
|158   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_667                                       |    31|
|159   |  sparse_arr_feat_conv1_out_9_U                                     |hls_dummy_fifo_w10_d2_S_77                                                 |    41|
|160   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_666                                       |    31|
|161   |  sparse_arr_feat_conv1_out_U                                       |hls_dummy_fifo_w10_d2_S_78                                                 |    42|
|162   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_665                                       |    31|
|163   |  sparse_arr_feat_reduce_out_10_U                                   |hls_dummy_fifo_w10_d2_S_79                                                 |  1503|
|164   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_664                                       |  1492|
|165   |  sparse_arr_feat_reduce_out_11_U                                   |hls_dummy_fifo_w10_d2_S_80                                                 |  1508|
|166   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_663                                       |  1499|
|167   |  sparse_arr_feat_reduce_out_12_U                                   |hls_dummy_fifo_w10_d2_S_81                                                 |  1420|
|168   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_662                                       |  1411|
|169   |  sparse_arr_feat_reduce_out_13_U                                   |hls_dummy_fifo_w10_d2_S_82                                                 |  1431|
|170   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_661                                       |  1420|
|171   |  sparse_arr_feat_reduce_out_14_U                                   |hls_dummy_fifo_w10_d2_S_83                                                 |  1417|
|172   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_660                                       |  1408|
|173   |  sparse_arr_feat_reduce_out_15_U                                   |hls_dummy_fifo_w10_d2_S_84                                                 |  1420|
|174   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_659                                       |  1411|
|175   |  sparse_arr_feat_reduce_out_16_U                                   |hls_dummy_fifo_w10_d2_S_85                                                 |  1410|
|176   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_658                                       |  1401|
|177   |  sparse_arr_feat_reduce_out_17_U                                   |hls_dummy_fifo_w10_d2_S_86                                                 |  1414|
|178   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_657                                       |  1404|
|179   |  sparse_arr_feat_reduce_out_18_U                                   |hls_dummy_fifo_w10_d2_S_87                                                 |  1418|
|180   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_656                                       |  1409|
|181   |  sparse_arr_feat_reduce_out_19_U                                   |hls_dummy_fifo_w10_d2_S_88                                                 |  1521|
|182   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_655                                       |  1512|
|183   |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w10_d2_S_89                                                 |  1596|
|184   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_654                                       |  1587|
|185   |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w10_d2_S_90                                                 |  1422|
|186   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_653                                       |  1412|
|187   |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w10_d2_S_91                                                 |  1415|
|188   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_652                                       |  1406|
|189   |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w10_d2_S_92                                                 |  1566|
|190   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_651                                       |  1557|
|191   |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w10_d2_S_93                                                 |  1461|
|192   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_650                                       |  1451|
|193   |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w10_d2_S_94                                                 |  1417|
|194   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_649                                       |  1408|
|195   |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w10_d2_S_95                                                 |  1444|
|196   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_648                                       |  1434|
|197   |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w10_d2_S_96                                                 |  1441|
|198   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_647                                       |  1432|
|199   |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w10_d2_S_97                                                 |  1418|
|200   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_646                                       |  1407|
|201   |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w10_d2_S_98                                                 |  1604|
|202   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg                                           |  1595|
|203   |  sparse_arr_hash_reduce_out_10_c22_channel_U                       |hls_dummy_fifo_w3_d2_S                                                     |    70|
|204   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_645                                        |    61|
|205   |  sparse_arr_hash_reduce_out_10_c_U                                 |hls_dummy_fifo_w3_d2_S_99                                                  |    20|
|206   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_644                                        |    10|
|207   |  sparse_arr_hash_reduce_out_11_c23_channel_U                       |hls_dummy_fifo_w3_d2_S_100                                                 |    70|
|208   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_643                                        |    61|
|209   |  sparse_arr_hash_reduce_out_11_c_U                                 |hls_dummy_fifo_w3_d2_S_101                                                 |    19|
|210   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_642                                        |    10|
|211   |  sparse_arr_hash_reduce_out_12_c24_channel_U                       |hls_dummy_fifo_w3_d2_S_102                                                 |    71|
|212   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_641                                        |    60|
|213   |  sparse_arr_hash_reduce_out_12_c_U                                 |hls_dummy_fifo_w3_d2_S_103                                                 |    20|
|214   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_640                                        |    10|
|215   |  sparse_arr_hash_reduce_out_13_c25_channel_U                       |hls_dummy_fifo_w3_d2_S_104                                                 |    70|
|216   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_639                                        |    60|
|217   |  sparse_arr_hash_reduce_out_13_c_U                                 |hls_dummy_fifo_w3_d2_S_105                                                 |    19|
|218   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_638                                        |    10|
|219   |  sparse_arr_hash_reduce_out_14_c26_channel_U                       |hls_dummy_fifo_w3_d2_S_106                                                 |    69|
|220   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_637                                        |    59|
|221   |  sparse_arr_hash_reduce_out_14_c_U                                 |hls_dummy_fifo_w3_d2_S_107                                                 |    19|
|222   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_636                                        |    10|
|223   |  sparse_arr_hash_reduce_out_15_c27_channel_U                       |hls_dummy_fifo_w3_d2_S_108                                                 |    70|
|224   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_635                                        |    59|
|225   |  sparse_arr_hash_reduce_out_15_c_U                                 |hls_dummy_fifo_w3_d2_S_109                                                 |    20|
|226   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_634                                        |    10|
|227   |  sparse_arr_hash_reduce_out_16_c28_channel_U                       |hls_dummy_fifo_w3_d2_S_110                                                 |    67|
|228   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_633                                        |    58|
|229   |  sparse_arr_hash_reduce_out_16_c_U                                 |hls_dummy_fifo_w3_d2_S_111                                                 |    19|
|230   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_632                                        |    10|
|231   |  sparse_arr_hash_reduce_out_17_c29_channel_U                       |hls_dummy_fifo_w3_d2_S_112                                                 |    67|
|232   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_631                                        |    58|
|233   |  sparse_arr_hash_reduce_out_17_c_U                                 |hls_dummy_fifo_w3_d2_S_113                                                 |    21|
|234   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_630                                        |    10|
|235   |  sparse_arr_hash_reduce_out_18_c30_channel_U                       |hls_dummy_fifo_w3_d2_S_114                                                 |    67|
|236   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_629                                        |    57|
|237   |  sparse_arr_hash_reduce_out_18_c_U                                 |hls_dummy_fifo_w3_d2_S_115                                                 |    19|
|238   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_628                                        |    10|
|239   |  sparse_arr_hash_reduce_out_19_c31_channel_U                       |hls_dummy_fifo_w3_d2_S_116                                                 |    66|
|240   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_627                                        |    57|
|241   |  sparse_arr_hash_reduce_out_19_c_U                                 |hls_dummy_fifo_w3_d2_S_117                                                 |    20|
|242   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_626                                        |    10|
|243   |  sparse_arr_hash_reduce_out_1_c13_channel_U                        |hls_dummy_fifo_w3_d2_S_118                                                 |    75|
|244   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_625                                        |    66|
|245   |  sparse_arr_hash_reduce_out_1_c_U                                  |hls_dummy_fifo_w3_d2_S_119                                                 |    19|
|246   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_624                                        |    10|
|247   |  sparse_arr_hash_reduce_out_20_c32_channel_U                       |hls_dummy_fifo_w3_d2_S_120                                                 |    65|
|248   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_623                                        |    56|
|249   |  sparse_arr_hash_reduce_out_20_c_U                                 |hls_dummy_fifo_w3_d2_S_121                                                 |    20|
|250   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_622                                        |    10|
|251   |  sparse_arr_hash_reduce_out_21_c33_channel_U                       |hls_dummy_fifo_w3_d2_S_122                                                 |    65|
|252   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_621                                        |    56|
|253   |  sparse_arr_hash_reduce_out_21_c_U                                 |hls_dummy_fifo_w3_d2_S_123                                                 |    19|
|254   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_620                                        |    10|
|255   |  sparse_arr_hash_reduce_out_22_c34_channel_U                       |hls_dummy_fifo_w3_d2_S_124                                                 |    64|
|256   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_619                                        |    55|
|257   |  sparse_arr_hash_reduce_out_22_c_U                                 |hls_dummy_fifo_w3_d2_S_125                                                 |    19|
|258   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_618                                        |    10|
|259   |  sparse_arr_hash_reduce_out_23_c35_channel_U                       |hls_dummy_fifo_w3_d2_S_126                                                 |    64|
|260   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_617                                        |    55|
|261   |  sparse_arr_hash_reduce_out_23_c_U                                 |hls_dummy_fifo_w3_d2_S_127                                                 |    20|
|262   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_616                                        |    10|
|263   |  sparse_arr_hash_reduce_out_24_c36_channel_U                       |hls_dummy_fifo_w3_d2_S_128                                                 |    63|
|264   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_615                                        |    54|
|265   |  sparse_arr_hash_reduce_out_24_c_U                                 |hls_dummy_fifo_w3_d2_S_129                                                 |    19|
|266   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_614                                        |    10|
|267   |  sparse_arr_hash_reduce_out_25_c37_channel_U                       |hls_dummy_fifo_w3_d2_S_130                                                 |    63|
|268   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_613                                        |    54|
|269   |  sparse_arr_hash_reduce_out_25_c_U                                 |hls_dummy_fifo_w3_d2_S_131                                                 |    21|
|270   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_612                                        |    10|
|271   |  sparse_arr_hash_reduce_out_26_c38_channel_U                       |hls_dummy_fifo_w3_d2_S_132                                                 |    62|
|272   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_611                                        |    53|
|273   |  sparse_arr_hash_reduce_out_26_c_U                                 |hls_dummy_fifo_w3_d2_S_133                                                 |    19|
|274   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_610                                        |    10|
|275   |  sparse_arr_hash_reduce_out_27_c39_channel_U                       |hls_dummy_fifo_w3_d2_S_134                                                 |    62|
|276   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_609                                        |    53|
|277   |  sparse_arr_hash_reduce_out_27_c_U                                 |hls_dummy_fifo_w3_d2_S_135                                                 |    19|
|278   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_608                                        |    10|
|279   |  sparse_arr_hash_reduce_out_28_c40_channel_U                       |hls_dummy_fifo_w3_d2_S_136                                                 |    62|
|280   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_607                                        |    52|
|281   |  sparse_arr_hash_reduce_out_28_c_U                                 |hls_dummy_fifo_w3_d2_S_137                                                 |    20|
|282   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_606                                        |    10|
|283   |  sparse_arr_hash_reduce_out_29_c41_channel_U                       |hls_dummy_fifo_w3_d2_S_138                                                 |    62|
|284   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_605                                        |    52|
|285   |  sparse_arr_hash_reduce_out_29_c_U                                 |hls_dummy_fifo_w3_d2_S_139                                                 |    20|
|286   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_604                                        |    10|
|287   |  sparse_arr_hash_reduce_out_2_c14_channel_U                        |hls_dummy_fifo_w3_d2_S_140                                                 |    74|
|288   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_603                                        |    65|
|289   |  sparse_arr_hash_reduce_out_2_c_U                                  |hls_dummy_fifo_w3_d2_S_141                                                 |    20|
|290   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_602                                        |    10|
|291   |  sparse_arr_hash_reduce_out_30_c42_channel_U                       |hls_dummy_fifo_w3_d2_S_142                                                 |    60|
|292   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_601                                        |    51|
|293   |  sparse_arr_hash_reduce_out_30_c_U                                 |hls_dummy_fifo_w3_d2_S_143                                                 |    19|
|294   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_600                                        |    10|
|295   |  sparse_arr_hash_reduce_out_31_c43_channel_U                       |hls_dummy_fifo_w3_d2_S_144                                                 |    61|
|296   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_599                                        |    51|
|297   |  sparse_arr_hash_reduce_out_31_c_U                                 |hls_dummy_fifo_w3_d2_S_145                                                 |    20|
|298   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_598                                        |    10|
|299   |  sparse_arr_hash_reduce_out_32_c44_channel_U                       |hls_dummy_fifo_w3_d2_S_146                                                 |    59|
|300   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_597                                        |    50|
|301   |  sparse_arr_hash_reduce_out_32_c_U                                 |hls_dummy_fifo_w3_d2_S_147                                                 |    20|
|302   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_596                                        |    10|
|303   |  sparse_arr_hash_reduce_out_33_c45_channel_U                       |hls_dummy_fifo_w3_d2_S_148                                                 |    62|
|304   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_595                                        |    50|
|305   |  sparse_arr_hash_reduce_out_33_c_U                                 |hls_dummy_fifo_w3_d2_S_149                                                 |    19|
|306   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_594                                        |    10|
|307   |  sparse_arr_hash_reduce_out_34_c46_channel_U                       |hls_dummy_fifo_w3_d2_S_150                                                 |    58|
|308   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_593                                        |    49|
|309   |  sparse_arr_hash_reduce_out_34_c_U                                 |hls_dummy_fifo_w3_d2_S_151                                                 |    19|
|310   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_592                                        |    10|
|311   |  sparse_arr_hash_reduce_out_35_c47_channel_U                       |hls_dummy_fifo_w3_d2_S_152                                                 |    59|
|312   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_591                                        |    49|
|313   |  sparse_arr_hash_reduce_out_35_c_U                                 |hls_dummy_fifo_w3_d2_S_153                                                 |    19|
|314   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_590                                        |    10|
|315   |  sparse_arr_hash_reduce_out_36_c48_channel_U                       |hls_dummy_fifo_w3_d2_S_154                                                 |    57|
|316   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_589                                        |    48|
|317   |  sparse_arr_hash_reduce_out_36_c_U                                 |hls_dummy_fifo_w3_d2_S_155                                                 |    20|
|318   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_588                                        |    10|
|319   |  sparse_arr_hash_reduce_out_37_c49_channel_U                       |hls_dummy_fifo_w3_d2_S_156                                                 |    57|
|320   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_587                                        |    48|
|321   |  sparse_arr_hash_reduce_out_37_c_U                                 |hls_dummy_fifo_w3_d2_S_157                                                 |    19|
|322   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_586                                        |    10|
|323   |  sparse_arr_hash_reduce_out_38_c50_channel_U                       |hls_dummy_fifo_w3_d2_S_158                                                 |    57|
|324   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_585                                        |    47|
|325   |  sparse_arr_hash_reduce_out_38_c_U                                 |hls_dummy_fifo_w3_d2_S_159                                                 |    20|
|326   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_584                                        |    10|
|327   |  sparse_arr_hash_reduce_out_39_c51_channel_U                       |hls_dummy_fifo_w3_d2_S_160                                                 |    58|
|328   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_583                                        |    47|
|329   |  sparse_arr_hash_reduce_out_39_c_U                                 |hls_dummy_fifo_w3_d2_S_161                                                 |    20|
|330   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_582                                        |    10|
|331   |  sparse_arr_hash_reduce_out_3_c15_channel_U                        |hls_dummy_fifo_w3_d2_S_162                                                 |    74|
|332   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_581                                        |    65|
|333   |  sparse_arr_hash_reduce_out_3_c_U                                  |hls_dummy_fifo_w3_d2_S_163                                                 |    19|
|334   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_580                                        |    10|
|335   |  sparse_arr_hash_reduce_out_4_c16_channel_U                        |hls_dummy_fifo_w3_d2_S_164                                                 |    73|
|336   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_579                                        |    64|
|337   |  sparse_arr_hash_reduce_out_4_c_U                                  |hls_dummy_fifo_w3_d2_S_165                                                 |    20|
|338   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_578                                        |    10|
|339   |  sparse_arr_hash_reduce_out_5_c17_channel_U                        |hls_dummy_fifo_w3_d2_S_166                                                 |    74|
|340   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_577                                        |    64|
|341   |  sparse_arr_hash_reduce_out_5_c_U                                  |hls_dummy_fifo_w3_d2_S_167                                                 |    19|
|342   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_576                                        |    10|
|343   |  sparse_arr_hash_reduce_out_6_c18_channel_U                        |hls_dummy_fifo_w3_d2_S_168                                                 |    72|
|344   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_575                                        |    63|
|345   |  sparse_arr_hash_reduce_out_6_c_U                                  |hls_dummy_fifo_w3_d2_S_169                                                 |    20|
|346   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_574                                        |    10|
|347   |  sparse_arr_hash_reduce_out_7_c19_channel_U                        |hls_dummy_fifo_w3_d2_S_170                                                 |    75|
|348   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_573                                        |    63|
|349   |  sparse_arr_hash_reduce_out_7_c_U                                  |hls_dummy_fifo_w3_d2_S_171                                                 |    20|
|350   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_572                                        |    10|
|351   |  sparse_arr_hash_reduce_out_8_c20_channel_U                        |hls_dummy_fifo_w3_d2_S_172                                                 |    71|
|352   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_571                                        |    62|
|353   |  sparse_arr_hash_reduce_out_8_c_U                                  |hls_dummy_fifo_w3_d2_S_173                                                 |    19|
|354   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_570                                        |    10|
|355   |  sparse_arr_hash_reduce_out_9_c21_channel_U                        |hls_dummy_fifo_w3_d2_S_174                                                 |    71|
|356   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_569                                        |    62|
|357   |  sparse_arr_hash_reduce_out_9_c_U                                  |hls_dummy_fifo_w3_d2_S_175                                                 |    19|
|358   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_568                                        |    10|
|359   |  sparse_arr_hash_reduce_out_c12_channel_U                          |hls_dummy_fifo_w3_d2_S_176                                                 |    75|
|360   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_567                                        |    66|
|361   |  sparse_arr_hash_reduce_out_c_U                                    |hls_dummy_fifo_w3_d2_S_177                                                 |    19|
|362   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg                                            |    10|
|363   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s | 34886|
|364   |    mul_10s_10s_18_1_1_U10                                          |hls_dummy_mul_10s_10s_18_1_1                                               |   116|
|365   |    mul_10s_10s_18_1_1_U100                                         |hls_dummy_mul_10s_10s_18_1_1_188                                           |    64|
|366   |    mul_10s_10s_18_1_1_U101                                         |hls_dummy_mul_10s_10s_18_1_1_189                                           |    64|
|367   |    mul_10s_10s_18_1_1_U102                                         |hls_dummy_mul_10s_10s_18_1_1_190                                           |    73|
|368   |    mul_10s_10s_18_1_1_U103                                         |hls_dummy_mul_10s_10s_18_1_1_191                                           |    64|
|369   |    mul_10s_10s_18_1_1_U104                                         |hls_dummy_mul_10s_10s_18_1_1_192                                           |    73|
|370   |    mul_10s_10s_18_1_1_U105                                         |hls_dummy_mul_10s_10s_18_1_1_193                                           |    68|
|371   |    mul_10s_10s_18_1_1_U106                                         |hls_dummy_mul_10s_10s_18_1_1_194                                           |    73|
|372   |    mul_10s_10s_18_1_1_U107                                         |hls_dummy_mul_10s_10s_18_1_1_195                                           |    79|
|373   |    mul_10s_10s_18_1_1_U108                                         |hls_dummy_mul_10s_10s_18_1_1_196                                           |    64|
|374   |    mul_10s_10s_18_1_1_U109                                         |hls_dummy_mul_10s_10s_18_1_1_197                                           |    73|
|375   |    mul_10s_10s_18_1_1_U11                                          |hls_dummy_mul_10s_10s_18_1_1_198                                           |   123|
|376   |    mul_10s_10s_18_1_1_U110                                         |hls_dummy_mul_10s_10s_18_1_1_199                                           |    64|
|377   |    mul_10s_10s_18_1_1_U111                                         |hls_dummy_mul_10s_10s_18_1_1_200                                           |    79|
|378   |    mul_10s_10s_18_1_1_U112                                         |hls_dummy_mul_10s_10s_18_1_1_201                                           |    74|
|379   |    mul_10s_10s_18_1_1_U113                                         |hls_dummy_mul_10s_10s_18_1_1_202                                           |    64|
|380   |    mul_10s_10s_18_1_1_U114                                         |hls_dummy_mul_10s_10s_18_1_1_203                                           |    79|
|381   |    mul_10s_10s_18_1_1_U115                                         |hls_dummy_mul_10s_10s_18_1_1_204                                           |    73|
|382   |    mul_10s_10s_18_1_1_U116                                         |hls_dummy_mul_10s_10s_18_1_1_205                                           |    64|
|383   |    mul_10s_10s_18_1_1_U117                                         |hls_dummy_mul_10s_10s_18_1_1_206                                           |    64|
|384   |    mul_10s_10s_18_1_1_U118                                         |hls_dummy_mul_10s_10s_18_1_1_207                                           |    64|
|385   |    mul_10s_10s_18_1_1_U119                                         |hls_dummy_mul_10s_10s_18_1_1_208                                           |    64|
|386   |    mul_10s_10s_18_1_1_U12                                          |hls_dummy_mul_10s_10s_18_1_1_209                                           |   104|
|387   |    mul_10s_10s_18_1_1_U120                                         |hls_dummy_mul_10s_10s_18_1_1_210                                           |    64|
|388   |    mul_10s_10s_18_1_1_U121                                         |hls_dummy_mul_10s_10s_18_1_1_211                                           |    64|
|389   |    mul_10s_10s_18_1_1_U122                                         |hls_dummy_mul_10s_10s_18_1_1_212                                           |    64|
|390   |    mul_10s_10s_18_1_1_U123                                         |hls_dummy_mul_10s_10s_18_1_1_213                                           |    64|
|391   |    mul_10s_10s_18_1_1_U124                                         |hls_dummy_mul_10s_10s_18_1_1_214                                           |    68|
|392   |    mul_10s_10s_18_1_1_U125                                         |hls_dummy_mul_10s_10s_18_1_1_215                                           |    82|
|393   |    mul_10s_10s_18_1_1_U126                                         |hls_dummy_mul_10s_10s_18_1_1_216                                           |    64|
|394   |    mul_10s_10s_18_1_1_U127                                         |hls_dummy_mul_10s_10s_18_1_1_217                                           |    64|
|395   |    mul_10s_10s_18_1_1_U128                                         |hls_dummy_mul_10s_10s_18_1_1_218                                           |    73|
|396   |    mul_10s_10s_18_1_1_U129                                         |hls_dummy_mul_10s_10s_18_1_1_219                                           |    64|
|397   |    mul_10s_10s_18_1_1_U13                                          |hls_dummy_mul_10s_10s_18_1_1_220                                           |   104|
|398   |    mul_10s_10s_18_1_1_U130                                         |hls_dummy_mul_10s_10s_18_1_1_221                                           |    64|
|399   |    mul_10s_10s_18_1_1_U131                                         |hls_dummy_mul_10s_10s_18_1_1_222                                           |    74|
|400   |    mul_10s_10s_18_1_1_U132                                         |hls_dummy_mul_10s_10s_18_1_1_223                                           |    64|
|401   |    mul_10s_10s_18_1_1_U133                                         |hls_dummy_mul_10s_10s_18_1_1_224                                           |    64|
|402   |    mul_10s_10s_18_1_1_U134                                         |hls_dummy_mul_10s_10s_18_1_1_225                                           |    88|
|403   |    mul_10s_10s_18_1_1_U135                                         |hls_dummy_mul_10s_10s_18_1_1_226                                           |    73|
|404   |    mul_10s_10s_18_1_1_U136                                         |hls_dummy_mul_10s_10s_18_1_1_227                                           |    64|
|405   |    mul_10s_10s_18_1_1_U137                                         |hls_dummy_mul_10s_10s_18_1_1_228                                           |    73|
|406   |    mul_10s_10s_18_1_1_U138                                         |hls_dummy_mul_10s_10s_18_1_1_229                                           |    79|
|407   |    mul_10s_10s_18_1_1_U139                                         |hls_dummy_mul_10s_10s_18_1_1_230                                           |    73|
|408   |    mul_10s_10s_18_1_1_U14                                          |hls_dummy_mul_10s_10s_18_1_1_231                                           |   123|
|409   |    mul_10s_10s_18_1_1_U140                                         |hls_dummy_mul_10s_10s_18_1_1_232                                           |    73|
|410   |    mul_10s_10s_18_1_1_U141                                         |hls_dummy_mul_10s_10s_18_1_1_233                                           |    64|
|411   |    mul_10s_10s_18_1_1_U142                                         |hls_dummy_mul_10s_10s_18_1_1_234                                           |    64|
|412   |    mul_10s_10s_18_1_1_U143                                         |hls_dummy_mul_10s_10s_18_1_1_235                                           |    68|
|413   |    mul_10s_10s_18_1_1_U144                                         |hls_dummy_mul_10s_10s_18_1_1_236                                           |    73|
|414   |    mul_10s_10s_18_1_1_U145                                         |hls_dummy_mul_10s_10s_18_1_1_237                                           |    79|
|415   |    mul_10s_10s_18_1_1_U146                                         |hls_dummy_mul_10s_10s_18_1_1_238                                           |    64|
|416   |    mul_10s_10s_18_1_1_U147                                         |hls_dummy_mul_10s_10s_18_1_1_239                                           |    73|
|417   |    mul_10s_10s_18_1_1_U148                                         |hls_dummy_mul_10s_10s_18_1_1_240                                           |    64|
|418   |    mul_10s_10s_18_1_1_U149                                         |hls_dummy_mul_10s_10s_18_1_1_241                                           |    73|
|419   |    mul_10s_10s_18_1_1_U15                                          |hls_dummy_mul_10s_10s_18_1_1_242                                           |   105|
|420   |    mul_10s_10s_18_1_1_U150                                         |hls_dummy_mul_10s_10s_18_1_1_243                                           |    74|
|421   |    mul_10s_10s_18_1_1_U151                                         |hls_dummy_mul_10s_10s_18_1_1_244                                           |    79|
|422   |    mul_10s_10s_18_1_1_U152                                         |hls_dummy_mul_10s_10s_18_1_1_245                                           |    73|
|423   |    mul_10s_10s_18_1_1_U153                                         |hls_dummy_mul_10s_10s_18_1_1_246                                           |    88|
|424   |    mul_10s_10s_18_1_1_U154                                         |hls_dummy_mul_10s_10s_18_1_1_247                                           |    79|
|425   |    mul_10s_10s_18_1_1_U155                                         |hls_dummy_mul_10s_10s_18_1_1_248                                           |    64|
|426   |    mul_10s_10s_18_1_1_U156                                         |hls_dummy_mul_10s_10s_18_1_1_249                                           |    64|
|427   |    mul_10s_10s_18_1_1_U157                                         |hls_dummy_mul_10s_10s_18_1_1_250                                           |    73|
|428   |    mul_10s_10s_18_1_1_U158                                         |hls_dummy_mul_10s_10s_18_1_1_251                                           |    79|
|429   |    mul_10s_10s_18_1_1_U159                                         |hls_dummy_mul_10s_10s_18_1_1_252                                           |    73|
|430   |    mul_10s_10s_18_1_1_U16                                          |hls_dummy_mul_10s_10s_18_1_1_253                                           |   104|
|431   |    mul_10s_10s_18_1_1_U160                                         |hls_dummy_mul_10s_10s_18_1_1_254                                           |    64|
|432   |    mul_10s_10s_18_1_1_U161                                         |hls_dummy_mul_10s_10s_18_1_1_255                                           |    64|
|433   |    mul_10s_10s_18_1_1_U162                                         |hls_dummy_mul_10s_10s_18_1_1_256                                           |    68|
|434   |    mul_10s_10s_18_1_1_U163                                         |hls_dummy_mul_10s_10s_18_1_1_257                                           |    73|
|435   |    mul_10s_10s_18_1_1_U164                                         |hls_dummy_mul_10s_10s_18_1_1_258                                           |    73|
|436   |    mul_10s_10s_18_1_1_U165                                         |hls_dummy_mul_10s_10s_18_1_1_259                                           |    64|
|437   |    mul_10s_10s_18_1_1_U166                                         |hls_dummy_mul_10s_10s_18_1_1_260                                           |    73|
|438   |    mul_10s_10s_18_1_1_U167                                         |hls_dummy_mul_10s_10s_18_1_1_261                                           |    73|
|439   |    mul_10s_10s_18_1_1_U168                                         |hls_dummy_mul_10s_10s_18_1_1_262                                           |    73|
|440   |    mul_10s_10s_18_1_1_U169                                         |hls_dummy_mul_10s_10s_18_1_1_263                                           |    89|
|441   |    mul_10s_10s_18_1_1_U17                                          |hls_dummy_mul_10s_10s_18_1_1_264                                           |   119|
|442   |    mul_10s_10s_18_1_1_U170                                         |hls_dummy_mul_10s_10s_18_1_1_265                                           |    64|
|443   |    mul_10s_10s_18_1_1_U171                                         |hls_dummy_mul_10s_10s_18_1_1_266                                           |    79|
|444   |    mul_10s_10s_18_1_1_U172                                         |hls_dummy_mul_10s_10s_18_1_1_267                                           |    73|
|445   |    mul_10s_10s_18_1_1_U173                                         |hls_dummy_mul_10s_10s_18_1_1_268                                           |    64|
|446   |    mul_10s_10s_18_1_1_U174                                         |hls_dummy_mul_10s_10s_18_1_1_269                                           |    64|
|447   |    mul_10s_10s_18_1_1_U175                                         |hls_dummy_mul_10s_10s_18_1_1_270                                           |    64|
|448   |    mul_10s_10s_18_1_1_U176                                         |hls_dummy_mul_10s_10s_18_1_1_271                                           |    64|
|449   |    mul_10s_10s_18_1_1_U177                                         |hls_dummy_mul_10s_10s_18_1_1_272                                           |    64|
|450   |    mul_10s_10s_18_1_1_U178                                         |hls_dummy_mul_10s_10s_18_1_1_273                                           |    79|
|451   |    mul_10s_10s_18_1_1_U179                                         |hls_dummy_mul_10s_10s_18_1_1_274                                           |    64|
|452   |    mul_10s_10s_18_1_1_U18                                          |hls_dummy_mul_10s_10s_18_1_1_275                                           |   104|
|453   |    mul_10s_10s_18_1_1_U180                                         |hls_dummy_mul_10s_10s_18_1_1_276                                           |    64|
|454   |    mul_10s_10s_18_1_1_U181                                         |hls_dummy_mul_10s_10s_18_1_1_277                                           |    68|
|455   |    mul_10s_10s_18_1_1_U182                                         |hls_dummy_mul_10s_10s_18_1_1_278                                           |    73|
|456   |    mul_10s_10s_18_1_1_U183                                         |hls_dummy_mul_10s_10s_18_1_1_279                                           |    64|
|457   |    mul_10s_10s_18_1_1_U184                                         |hls_dummy_mul_10s_10s_18_1_1_280                                           |    64|
|458   |    mul_10s_10s_18_1_1_U185                                         |hls_dummy_mul_10s_10s_18_1_1_281                                           |    73|
|459   |    mul_10s_10s_18_1_1_U186                                         |hls_dummy_mul_10s_10s_18_1_1_282                                           |    64|
|460   |    mul_10s_10s_18_1_1_U187                                         |hls_dummy_mul_10s_10s_18_1_1_283                                           |    79|
|461   |    mul_10s_10s_18_1_1_U188                                         |hls_dummy_mul_10s_10s_18_1_1_284                                           |    74|
|462   |    mul_10s_10s_18_1_1_U189                                         |hls_dummy_mul_10s_10s_18_1_1_285                                           |    64|
|463   |    mul_10s_10s_18_1_1_U19                                          |hls_dummy_mul_10s_10s_18_1_1_286                                           |   116|
|464   |    mul_10s_10s_18_1_1_U190                                         |hls_dummy_mul_10s_10s_18_1_1_287                                           |    64|
|465   |    mul_10s_10s_18_1_1_U191                                         |hls_dummy_mul_10s_10s_18_1_1_288                                           |    73|
|466   |    mul_10s_10s_18_1_1_U192                                         |hls_dummy_mul_10s_10s_18_1_1_289                                           |    64|
|467   |    mul_10s_10s_18_1_1_U193                                         |hls_dummy_mul_10s_10s_18_1_1_290                                           |    64|
|468   |    mul_10s_10s_18_1_1_U194                                         |hls_dummy_mul_10s_10s_18_1_1_291                                           |    64|
|469   |    mul_10s_10s_18_1_1_U195                                         |hls_dummy_mul_10s_10s_18_1_1_292                                           |    64|
|470   |    mul_10s_10s_18_1_1_U196                                         |hls_dummy_mul_10s_10s_18_1_1_293                                           |    79|
|471   |    mul_10s_10s_18_1_1_U197                                         |hls_dummy_mul_10s_10s_18_1_1_294                                           |    75|
|472   |    mul_10s_10s_18_1_1_U198                                         |hls_dummy_mul_10s_10s_18_1_1_295                                           |    64|
|473   |    mul_10s_10s_18_1_1_U199                                         |hls_dummy_mul_10s_10s_18_1_1_296                                           |    64|
|474   |    mul_10s_10s_18_1_1_U20                                          |hls_dummy_mul_10s_10s_18_1_1_297                                           |   132|
|475   |    mul_10s_10s_18_1_1_U200                                         |hls_dummy_mul_10s_10s_18_1_1_298                                           |    68|
|476   |    mul_10s_10s_18_1_1_U201                                         |hls_dummy_mul_10s_10s_18_1_1_299                                           |    82|
|477   |    mul_10s_10s_18_1_1_U202                                         |hls_dummy_mul_10s_10s_18_1_1_300                                           |    73|
|478   |    mul_10s_10s_18_1_1_U203                                         |hls_dummy_mul_10s_10s_18_1_1_301                                           |    64|
|479   |    mul_10s_10s_18_1_1_U204                                         |hls_dummy_mul_10s_10s_18_1_1_302                                           |    73|
|480   |    mul_10s_10s_18_1_1_U205                                         |hls_dummy_mul_10s_10s_18_1_1_303                                           |    64|
|481   |    mul_10s_10s_18_1_1_U206                                         |hls_dummy_mul_10s_10s_18_1_1_304                                           |    64|
|482   |    mul_10s_10s_18_1_1_U207                                         |hls_dummy_mul_10s_10s_18_1_1_305                                           |    74|
|483   |    mul_10s_10s_18_1_1_U208                                         |hls_dummy_mul_10s_10s_18_1_1_306                                           |    64|
|484   |    mul_10s_10s_18_1_1_U209                                         |hls_dummy_mul_10s_10s_18_1_1_307                                           |    73|
|485   |    mul_10s_10s_18_1_1_U21                                          |hls_dummy_mul_10s_10s_18_1_1_308                                           |   104|
|486   |    mul_10s_10s_18_1_1_U210                                         |hls_dummy_mul_10s_10s_18_1_1_309                                           |    73|
|487   |    mul_10s_10s_18_1_1_U211                                         |hls_dummy_mul_10s_10s_18_1_1_310                                           |    64|
|488   |    mul_10s_10s_18_1_1_U212                                         |hls_dummy_mul_10s_10s_18_1_1_311                                           |    73|
|489   |    mul_10s_10s_18_1_1_U213                                         |hls_dummy_mul_10s_10s_18_1_1_312                                           |    73|
|490   |    mul_10s_10s_18_1_1_U214                                         |hls_dummy_mul_10s_10s_18_1_1_313                                           |    79|
|491   |    mul_10s_10s_18_1_1_U215                                         |hls_dummy_mul_10s_10s_18_1_1_314                                           |    64|
|492   |    mul_10s_10s_18_1_1_U216                                         |hls_dummy_mul_10s_10s_18_1_1_315                                           |    64|
|493   |    mul_10s_10s_18_1_1_U217                                         |hls_dummy_mul_10s_10s_18_1_1_316                                           |    73|
|494   |    mul_10s_10s_18_1_1_U218                                         |hls_dummy_mul_10s_10s_18_1_1_317                                           |    79|
|495   |    mul_10s_10s_18_1_1_U219                                         |hls_dummy_mul_10s_10s_18_1_1_318                                           |    68|
|496   |    mul_10s_10s_18_1_1_U22                                          |hls_dummy_mul_10s_10s_18_1_1_319                                           |   105|
|497   |    mul_10s_10s_18_1_1_U220                                         |hls_dummy_mul_10s_10s_18_1_1_320                                           |    73|
|498   |    mul_10s_10s_18_1_1_U221                                         |hls_dummy_mul_10s_10s_18_1_1_321                                           |    64|
|499   |    mul_10s_10s_18_1_1_U222                                         |hls_dummy_mul_10s_10s_18_1_1_322                                           |    64|
|500   |    mul_10s_10s_18_1_1_U223                                         |hls_dummy_mul_10s_10s_18_1_1_323                                           |    73|
|501   |    mul_10s_10s_18_1_1_U224                                         |hls_dummy_mul_10s_10s_18_1_1_324                                           |    64|
|502   |    mul_10s_10s_18_1_1_U225                                         |hls_dummy_mul_10s_10s_18_1_1_325                                           |    64|
|503   |    mul_10s_10s_18_1_1_U226                                         |hls_dummy_mul_10s_10s_18_1_1_326                                           |    89|
|504   |    mul_10s_10s_18_1_1_U227                                         |hls_dummy_mul_10s_10s_18_1_1_327                                           |    64|
|505   |    mul_10s_10s_18_1_1_U228                                         |hls_dummy_mul_10s_10s_18_1_1_328                                           |    64|
|506   |    mul_10s_10s_18_1_1_U229                                         |hls_dummy_mul_10s_10s_18_1_1_329                                           |    73|
|507   |    mul_10s_10s_18_1_1_U23                                          |hls_dummy_mul_10s_10s_18_1_1_330                                           |   104|
|508   |    mul_10s_10s_18_1_1_U230                                         |hls_dummy_mul_10s_10s_18_1_1_331                                           |    64|
|509   |    mul_10s_10s_18_1_1_U231                                         |hls_dummy_mul_10s_10s_18_1_1_332                                           |    64|
|510   |    mul_10s_10s_18_1_1_U232                                         |hls_dummy_mul_10s_10s_18_1_1_333                                           |    64|
|511   |    mul_10s_10s_18_1_1_U233                                         |hls_dummy_mul_10s_10s_18_1_1_334                                           |    64|
|512   |    mul_10s_10s_18_1_1_U234                                         |hls_dummy_mul_10s_10s_18_1_1_335                                           |    64|
|513   |    mul_10s_10s_18_1_1_U235                                         |hls_dummy_mul_10s_10s_18_1_1_336                                           |    64|
|514   |    mul_10s_10s_18_1_1_U236                                         |hls_dummy_mul_10s_10s_18_1_1_337                                           |    64|
|515   |    mul_10s_10s_18_1_1_U237                                         |hls_dummy_mul_10s_10s_18_1_1_338                                           |    64|
|516   |    mul_10s_10s_18_1_1_U238                                         |hls_dummy_mul_10s_10s_18_1_1_339                                           |    68|
|517   |    mul_10s_10s_18_1_1_U239                                         |hls_dummy_mul_10s_10s_18_1_1_340                                           |    82|
|518   |    mul_10s_10s_18_1_1_U24                                          |hls_dummy_mul_10s_10s_18_1_1_341                                           |   105|
|519   |    mul_10s_10s_18_1_1_U240                                         |hls_dummy_mul_10s_10s_18_1_1_342                                           |    73|
|520   |    mul_10s_10s_18_1_1_U241                                         |hls_dummy_mul_10s_10s_18_1_1_343                                           |    64|
|521   |    mul_10s_10s_18_1_1_U242                                         |hls_dummy_mul_10s_10s_18_1_1_344                                           |    73|
|522   |    mul_10s_10s_18_1_1_U243                                         |hls_dummy_mul_10s_10s_18_1_1_345                                           |    79|
|523   |    mul_10s_10s_18_1_1_U244                                         |hls_dummy_mul_10s_10s_18_1_1_346                                           |    64|
|524   |    mul_10s_10s_18_1_1_U245                                         |hls_dummy_mul_10s_10s_18_1_1_347                                           |    74|
|525   |    mul_10s_10s_18_1_1_U246                                         |hls_dummy_mul_10s_10s_18_1_1_348                                           |    64|
|526   |    mul_10s_10s_18_1_1_U247                                         |hls_dummy_mul_10s_10s_18_1_1_349                                           |    64|
|527   |    mul_10s_10s_18_1_1_U248                                         |hls_dummy_mul_10s_10s_18_1_1_350                                           |    73|
|528   |    mul_10s_10s_18_1_1_U249                                         |hls_dummy_mul_10s_10s_18_1_1_351                                           |    64|
|529   |    mul_10s_10s_18_1_1_U25                                          |hls_dummy_mul_10s_10s_18_1_1_352                                           |   104|
|530   |    mul_10s_10s_18_1_1_U250                                         |hls_dummy_mul_10s_10s_18_1_1_353                                           |    64|
|531   |    mul_10s_10s_18_1_1_U251                                         |hls_dummy_mul_10s_10s_18_1_1_354                                           |    79|
|532   |    mul_10s_10s_18_1_1_U252                                         |hls_dummy_mul_10s_10s_18_1_1_355                                           |    64|
|533   |    mul_10s_10s_18_1_1_U253                                         |hls_dummy_mul_10s_10s_18_1_1_356                                           |    73|
|534   |    mul_10s_10s_18_1_1_U254                                         |hls_dummy_mul_10s_10s_18_1_1_357                                           |    64|
|535   |    mul_10s_10s_18_1_1_U255                                         |hls_dummy_mul_10s_10s_18_1_1_358                                           |    64|
|536   |    mul_10s_10s_18_1_1_U256                                         |hls_dummy_mul_10s_10s_18_1_1_359                                           |    64|
|537   |    mul_10s_10s_18_1_1_U257                                         |hls_dummy_mul_10s_10s_18_1_1_360                                           |    68|
|538   |    mul_10s_10s_18_1_1_U258                                         |hls_dummy_mul_10s_10s_18_1_1_361                                           |    82|
|539   |    mul_10s_10s_18_1_1_U259                                         |hls_dummy_mul_10s_10s_18_1_1_362                                           |    64|
|540   |    mul_10s_10s_18_1_1_U26                                          |hls_dummy_mul_10s_10s_18_1_1_363                                           |   104|
|541   |    mul_10s_10s_18_1_1_U260                                         |hls_dummy_mul_10s_10s_18_1_1_364                                           |    64|
|542   |    mul_10s_10s_18_1_1_U261                                         |hls_dummy_mul_10s_10s_18_1_1_365                                           |    73|
|543   |    mul_10s_10s_18_1_1_U262                                         |hls_dummy_mul_10s_10s_18_1_1_366                                           |    79|
|544   |    mul_10s_10s_18_1_1_U263                                         |hls_dummy_mul_10s_10s_18_1_1_367                                           |    79|
|545   |    mul_10s_10s_18_1_1_U264                                         |hls_dummy_mul_10s_10s_18_1_1_368                                           |    74|
|546   |    mul_10s_10s_18_1_1_U265                                         |hls_dummy_mul_10s_10s_18_1_1_369                                           |    64|
|547   |    mul_10s_10s_18_1_1_U266                                         |hls_dummy_mul_10s_10s_18_1_1_370                                           |    64|
|548   |    mul_10s_10s_18_1_1_U267                                         |hls_dummy_mul_10s_10s_18_1_1_371                                           |    73|
|549   |    mul_10s_10s_18_1_1_U268                                         |hls_dummy_mul_10s_10s_18_1_1_372                                           |    64|
|550   |    mul_10s_10s_18_1_1_U269                                         |hls_dummy_mul_10s_10s_18_1_1_373                                           |    64|
|551   |    mul_10s_10s_18_1_1_U27                                          |hls_dummy_mul_10s_10s_18_1_1_374                                           |   104|
|552   |    mul_10s_10s_18_1_1_U270                                         |hls_dummy_mul_10s_10s_18_1_1_375                                           |    73|
|553   |    mul_10s_10s_18_1_1_U271                                         |hls_dummy_mul_10s_10s_18_1_1_376                                           |    64|
|554   |    mul_10s_10s_18_1_1_U272                                         |hls_dummy_mul_10s_10s_18_1_1_377                                           |    64|
|555   |    mul_10s_10s_18_1_1_U273                                         |hls_dummy_mul_10s_10s_18_1_1_378                                           |    79|
|556   |    mul_10s_10s_18_1_1_U274                                         |hls_dummy_mul_10s_10s_18_1_1_379                                           |    64|
|557   |    mul_10s_10s_18_1_1_U275                                         |hls_dummy_mul_10s_10s_18_1_1_380                                           |    64|
|558   |    mul_10s_10s_18_1_1_U276                                         |hls_dummy_mul_10s_10s_18_1_1_381                                           |    68|
|559   |    mul_10s_10s_18_1_1_U277                                         |hls_dummy_mul_10s_10s_18_1_1_382                                           |    73|
|560   |    mul_10s_10s_18_1_1_U278                                         |hls_dummy_mul_10s_10s_18_1_1_383                                           |    64|
|561   |    mul_10s_10s_18_1_1_U279                                         |hls_dummy_mul_10s_10s_18_1_1_384                                           |    64|
|562   |    mul_10s_10s_18_1_1_U28                                          |hls_dummy_mul_10s_10s_18_1_1_385                                           |   109|
|563   |    mul_10s_10s_18_1_1_U280                                         |hls_dummy_mul_10s_10s_18_1_1_386                                           |    73|
|564   |    mul_10s_10s_18_1_1_U281                                         |hls_dummy_mul_10s_10s_18_1_1_387                                           |    79|
|565   |    mul_10s_10s_18_1_1_U282                                         |hls_dummy_mul_10s_10s_18_1_1_388                                           |    64|
|566   |    mul_10s_10s_18_1_1_U283                                         |hls_dummy_mul_10s_10s_18_1_1_389                                           |    74|
|567   |    mul_10s_10s_18_1_1_U284                                         |hls_dummy_mul_10s_10s_18_1_1_390                                           |    64|
|568   |    mul_10s_10s_18_1_1_U285                                         |hls_dummy_mul_10s_10s_18_1_1_391                                           |    64|
|569   |    mul_10s_10s_18_1_1_U286                                         |hls_dummy_mul_10s_10s_18_1_1_392                                           |    73|
|570   |    mul_10s_10s_18_1_1_U287                                         |hls_dummy_mul_10s_10s_18_1_1_393                                           |    64|
|571   |    mul_10s_10s_18_1_1_U288                                         |hls_dummy_mul_10s_10s_18_1_1_394                                           |    64|
|572   |    mul_10s_10s_18_1_1_U289                                         |hls_dummy_mul_10s_10s_18_1_1_395                                           |    64|
|573   |    mul_10s_10s_18_1_1_U29                                          |hls_dummy_mul_10s_10s_18_1_1_396                                           |    68|
|574   |    mul_10s_10s_18_1_1_U290                                         |hls_dummy_mul_10s_10s_18_1_1_397                                           |    73|
|575   |    mul_10s_10s_18_1_1_U291                                         |hls_dummy_mul_10s_10s_18_1_1_398                                           |    64|
|576   |    mul_10s_10s_18_1_1_U292                                         |hls_dummy_mul_10s_10s_18_1_1_399                                           |    64|
|577   |    mul_10s_10s_18_1_1_U293                                         |hls_dummy_mul_10s_10s_18_1_1_400                                           |    73|
|578   |    mul_10s_10s_18_1_1_U294                                         |hls_dummy_mul_10s_10s_18_1_1_401                                           |    64|
|579   |    mul_10s_10s_18_1_1_U295                                         |hls_dummy_mul_10s_10s_18_1_1_402                                           |    68|
|580   |    mul_10s_10s_18_1_1_U296                                         |hls_dummy_mul_10s_10s_18_1_1_403                                           |    73|
|581   |    mul_10s_10s_18_1_1_U297                                         |hls_dummy_mul_10s_10s_18_1_1_404                                           |    64|
|582   |    mul_10s_10s_18_1_1_U298                                         |hls_dummy_mul_10s_10s_18_1_1_405                                           |    64|
|583   |    mul_10s_10s_18_1_1_U299                                         |hls_dummy_mul_10s_10s_18_1_1_406                                           |    73|
|584   |    mul_10s_10s_18_1_1_U30                                          |hls_dummy_mul_10s_10s_18_1_1_407                                           |    73|
|585   |    mul_10s_10s_18_1_1_U300                                         |hls_dummy_mul_10s_10s_18_1_1_408                                           |    64|
|586   |    mul_10s_10s_18_1_1_U301                                         |hls_dummy_mul_10s_10s_18_1_1_409                                           |    79|
|587   |    mul_10s_10s_18_1_1_U302                                         |hls_dummy_mul_10s_10s_18_1_1_410                                           |    74|
|588   |    mul_10s_10s_18_1_1_U303                                         |hls_dummy_mul_10s_10s_18_1_1_411                                           |    73|
|589   |    mul_10s_10s_18_1_1_U304                                         |hls_dummy_mul_10s_10s_18_1_1_412                                           |    73|
|590   |    mul_10s_10s_18_1_1_U305                                         |hls_dummy_mul_10s_10s_18_1_1_413                                           |    73|
|591   |    mul_10s_10s_18_1_1_U306                                         |hls_dummy_mul_10s_10s_18_1_1_414                                           |    73|
|592   |    mul_10s_10s_18_1_1_U307                                         |hls_dummy_mul_10s_10s_18_1_1_415                                           |    64|
|593   |    mul_10s_10s_18_1_1_U308                                         |hls_dummy_mul_10s_10s_18_1_1_416                                           |    73|
|594   |    mul_10s_10s_18_1_1_U309                                         |hls_dummy_mul_10s_10s_18_1_1_417                                           |    64|
|595   |    mul_10s_10s_18_1_1_U31                                          |hls_dummy_mul_10s_10s_18_1_1_418                                           |    64|
|596   |    mul_10s_10s_18_1_1_U310                                         |hls_dummy_mul_10s_10s_18_1_1_419                                           |    64|
|597   |    mul_10s_10s_18_1_1_U311                                         |hls_dummy_mul_10s_10s_18_1_1_420                                           |    64|
|598   |    mul_10s_10s_18_1_1_U312                                         |hls_dummy_mul_10s_10s_18_1_1_421                                           |    79|
|599   |    mul_10s_10s_18_1_1_U313                                         |hls_dummy_mul_10s_10s_18_1_1_422                                           |    64|
|600   |    mul_10s_10s_18_1_1_U314                                         |hls_dummy_mul_10s_10s_18_1_1_423                                           |    68|
|601   |    mul_10s_10s_18_1_1_U315                                         |hls_dummy_mul_10s_10s_18_1_1_424                                           |    73|
|602   |    mul_10s_10s_18_1_1_U316                                         |hls_dummy_mul_10s_10s_18_1_1_425                                           |    75|
|603   |    mul_10s_10s_18_1_1_U317                                         |hls_dummy_mul_10s_10s_18_1_1_426                                           |    64|
|604   |    mul_10s_10s_18_1_1_U318                                         |hls_dummy_mul_10s_10s_18_1_1_427                                           |    73|
|605   |    mul_10s_10s_18_1_1_U319                                         |hls_dummy_mul_10s_10s_18_1_1_428                                           |    64|
|606   |    mul_10s_10s_18_1_1_U32                                          |hls_dummy_mul_10s_10s_18_1_1_429                                           |    64|
|607   |    mul_10s_10s_18_1_1_U320                                         |hls_dummy_mul_10s_10s_18_1_1_430                                           |    64|
|608   |    mul_10s_10s_18_1_1_U321                                         |hls_dummy_mul_10s_10s_18_1_1_431                                           |    74|
|609   |    mul_10s_10s_18_1_1_U322                                         |hls_dummy_mul_10s_10s_18_1_1_432                                           |    64|
|610   |    mul_10s_10s_18_1_1_U323                                         |hls_dummy_mul_10s_10s_18_1_1_433                                           |    79|
|611   |    mul_10s_10s_18_1_1_U324                                         |hls_dummy_mul_10s_10s_18_1_1_434                                           |    73|
|612   |    mul_10s_10s_18_1_1_U325                                         |hls_dummy_mul_10s_10s_18_1_1_435                                           |    64|
|613   |    mul_10s_10s_18_1_1_U326                                         |hls_dummy_mul_10s_10s_18_1_1_436                                           |    64|
|614   |    mul_10s_10s_18_1_1_U327                                         |hls_dummy_mul_10s_10s_18_1_1_437                                           |    64|
|615   |    mul_10s_10s_18_1_1_U328                                         |hls_dummy_mul_10s_10s_18_1_1_438                                           |    64|
|616   |    mul_10s_10s_18_1_1_U329                                         |hls_dummy_mul_10s_10s_18_1_1_439                                           |    73|
|617   |    mul_10s_10s_18_1_1_U33                                          |hls_dummy_mul_10s_10s_18_1_1_440                                           |    82|
|618   |    mul_10s_10s_18_1_1_U330                                         |hls_dummy_mul_10s_10s_18_1_1_441                                           |    79|
|619   |    mul_10s_10s_18_1_1_U331                                         |hls_dummy_mul_10s_10s_18_1_1_442                                           |    64|
|620   |    mul_10s_10s_18_1_1_U332                                         |hls_dummy_mul_10s_10s_18_1_1_443                                           |    64|
|621   |    mul_10s_10s_18_1_1_U333                                         |hls_dummy_mul_10s_10s_18_1_1_444                                           |    68|
|622   |    mul_10s_10s_18_1_1_U334                                         |hls_dummy_mul_10s_10s_18_1_1_445                                           |    82|
|623   |    mul_10s_10s_18_1_1_U335                                         |hls_dummy_mul_10s_10s_18_1_1_446                                           |    64|
|624   |    mul_10s_10s_18_1_1_U336                                         |hls_dummy_mul_10s_10s_18_1_1_447                                           |    64|
|625   |    mul_10s_10s_18_1_1_U337                                         |hls_dummy_mul_10s_10s_18_1_1_448                                           |    73|
|626   |    mul_10s_10s_18_1_1_U338                                         |hls_dummy_mul_10s_10s_18_1_1_449                                           |    64|
|627   |    mul_10s_10s_18_1_1_U339                                         |hls_dummy_mul_10s_10s_18_1_1_450                                           |    64|
|628   |    mul_10s_10s_18_1_1_U34                                          |hls_dummy_mul_10s_10s_18_1_1_451                                           |    64|
|629   |    mul_10s_10s_18_1_1_U340                                         |hls_dummy_mul_10s_10s_18_1_1_452                                           |    74|
|630   |    mul_10s_10s_18_1_1_U341                                         |hls_dummy_mul_10s_10s_18_1_1_453                                           |    64|
|631   |    mul_10s_10s_18_1_1_U342                                         |hls_dummy_mul_10s_10s_18_1_1_454                                           |    64|
|632   |    mul_10s_10s_18_1_1_U343                                         |hls_dummy_mul_10s_10s_18_1_1_455                                           |    73|
|633   |    mul_10s_10s_18_1_1_U344                                         |hls_dummy_mul_10s_10s_18_1_1_456                                           |    79|
|634   |    mul_10s_10s_18_1_1_U345                                         |hls_dummy_mul_10s_10s_18_1_1_457                                           |    79|
|635   |    mul_10s_10s_18_1_1_U346                                         |hls_dummy_mul_10s_10s_18_1_1_458                                           |    64|
|636   |    mul_10s_10s_18_1_1_U347                                         |hls_dummy_mul_10s_10s_18_1_1_459                                           |    73|
|637   |    mul_10s_10s_18_1_1_U348                                         |hls_dummy_mul_10s_10s_18_1_1_460                                           |    64|
|638   |    mul_10s_10s_18_1_1_U349                                         |hls_dummy_mul_10s_10s_18_1_1_461                                           |    64|
|639   |    mul_10s_10s_18_1_1_U35                                          |hls_dummy_mul_10s_10s_18_1_1_462                                           |    73|
|640   |    mul_10s_10s_18_1_1_U350                                         |hls_dummy_mul_10s_10s_18_1_1_463                                           |    64|
|641   |    mul_10s_10s_18_1_1_U351                                         |hls_dummy_mul_10s_10s_18_1_1_464                                           |    64|
|642   |    mul_10s_10s_18_1_1_U352                                         |hls_dummy_mul_10s_10s_18_1_1_465                                           |    68|
|643   |    mul_10s_10s_18_1_1_U353                                         |hls_dummy_mul_10s_10s_18_1_1_466                                           |    73|
|644   |    mul_10s_10s_18_1_1_U354                                         |hls_dummy_mul_10s_10s_18_1_1_467                                           |    64|
|645   |    mul_10s_10s_18_1_1_U355                                         |hls_dummy_mul_10s_10s_18_1_1_468                                           |    64|
|646   |    mul_10s_10s_18_1_1_U356                                         |hls_dummy_mul_10s_10s_18_1_1_469                                           |    73|
|647   |    mul_10s_10s_18_1_1_U357                                         |hls_dummy_mul_10s_10s_18_1_1_470                                           |    64|
|648   |    mul_10s_10s_18_1_1_U358                                         |hls_dummy_mul_10s_10s_18_1_1_471                                           |    64|
|649   |    mul_10s_10s_18_1_1_U359                                         |hls_dummy_mul_10s_10s_18_1_1_472                                           |    74|
|650   |    mul_10s_10s_18_1_1_U36                                          |hls_dummy_mul_10s_10s_18_1_1_473                                           |    74|
|651   |    mul_10s_10s_18_1_1_U360                                         |hls_dummy_mul_10s_10s_18_1_1_474                                           |    64|
|652   |    mul_10s_10s_18_1_1_U361                                         |hls_dummy_mul_10s_10s_18_1_1_475                                           |    64|
|653   |    mul_10s_10s_18_1_1_U362                                         |hls_dummy_mul_10s_10s_18_1_1_476                                           |    73|
|654   |    mul_10s_10s_18_1_1_U363                                         |hls_dummy_mul_10s_10s_18_1_1_477                                           |    64|
|655   |    mul_10s_10s_18_1_1_U364                                         |hls_dummy_mul_10s_10s_18_1_1_478                                           |    64|
|656   |    mul_10s_10s_18_1_1_U365                                         |hls_dummy_mul_10s_10s_18_1_1_479                                           |    64|
|657   |    mul_10s_10s_18_1_1_U366                                         |hls_dummy_mul_10s_10s_18_1_1_480                                           |    64|
|658   |    mul_10s_10s_18_1_1_U367                                         |hls_dummy_mul_10s_10s_18_1_1_481                                           |    64|
|659   |    mul_10s_10s_18_1_1_U368                                         |hls_dummy_mul_10s_10s_18_1_1_482                                           |    64|
|660   |    mul_10s_10s_18_1_1_U369                                         |hls_dummy_mul_10s_10s_18_1_1_483                                           |    73|
|661   |    mul_10s_10s_18_1_1_U37                                          |hls_dummy_mul_10s_10s_18_1_1_484                                           |    64|
|662   |    mul_10s_10s_18_1_1_U370                                         |hls_dummy_mul_10s_10s_18_1_1_485                                           |    73|
|663   |    mul_10s_10s_18_1_1_U371                                         |hls_dummy_mul_10s_10s_18_1_1_486                                           |    68|
|664   |    mul_10s_10s_18_1_1_U372                                         |hls_dummy_mul_10s_10s_18_1_1_487                                           |    73|
|665   |    mul_10s_10s_18_1_1_U373                                         |hls_dummy_mul_10s_10s_18_1_1_488                                           |    64|
|666   |    mul_10s_10s_18_1_1_U374                                         |hls_dummy_mul_10s_10s_18_1_1_489                                           |    64|
|667   |    mul_10s_10s_18_1_1_U375                                         |hls_dummy_mul_10s_10s_18_1_1_490                                           |    73|
|668   |    mul_10s_10s_18_1_1_U376                                         |hls_dummy_mul_10s_10s_18_1_1_491                                           |    64|
|669   |    mul_10s_10s_18_1_1_U377                                         |hls_dummy_mul_10s_10s_18_1_1_492                                           |    73|
|670   |    mul_10s_10s_18_1_1_U378                                         |hls_dummy_mul_10s_10s_18_1_1_493                                           |    74|
|671   |    mul_10s_10s_18_1_1_U379                                         |hls_dummy_mul_10s_10s_18_1_1_494                                           |    64|
|672   |    mul_10s_10s_18_1_1_U38                                          |hls_dummy_mul_10s_10s_18_1_1_495                                           |    64|
|673   |    mul_10s_10s_18_1_1_U380                                         |hls_dummy_mul_10s_10s_18_1_1_496                                           |    64|
|674   |    mul_10s_10s_18_1_1_U381                                         |hls_dummy_mul_10s_10s_18_1_1_497                                           |    73|
|675   |    mul_10s_10s_18_1_1_U382                                         |hls_dummy_mul_10s_10s_18_1_1_498                                           |    64|
|676   |    mul_10s_10s_18_1_1_U383                                         |hls_dummy_mul_10s_10s_18_1_1_499                                           |    64|
|677   |    mul_10s_10s_18_1_1_U384                                         |hls_dummy_mul_10s_10s_18_1_1_500                                           |    73|
|678   |    mul_10s_10s_18_1_1_U385                                         |hls_dummy_mul_10s_10s_18_1_1_501                                           |    64|
|679   |    mul_10s_10s_18_1_1_U386                                         |hls_dummy_mul_10s_10s_18_1_1_502                                           |    64|
|680   |    mul_10s_10s_18_1_1_U387                                         |hls_dummy_mul_10s_10s_18_1_1_503                                           |    64|
|681   |    mul_10s_10s_18_1_1_U388                                         |hls_dummy_mul_10s_10s_18_1_1_504                                           |    73|
|682   |    mul_10s_10s_18_1_1_U389                                         |hls_dummy_mul_10s_10s_18_1_1_505                                           |    64|
|683   |    mul_10s_10s_18_1_1_U39                                          |hls_dummy_mul_10s_10s_18_1_1_506                                           |    73|
|684   |    mul_10s_10s_18_1_1_U40                                          |hls_dummy_mul_10s_10s_18_1_1_507                                           |    64|
|685   |    mul_10s_10s_18_1_1_U41                                          |hls_dummy_mul_10s_10s_18_1_1_508                                           |    64|
|686   |    mul_10s_10s_18_1_1_U42                                          |hls_dummy_mul_10s_10s_18_1_1_509                                           |    73|
|687   |    mul_10s_10s_18_1_1_U43                                          |hls_dummy_mul_10s_10s_18_1_1_510                                           |    79|
|688   |    mul_10s_10s_18_1_1_U44                                          |hls_dummy_mul_10s_10s_18_1_1_511                                           |    64|
|689   |    mul_10s_10s_18_1_1_U45                                          |hls_dummy_mul_10s_10s_18_1_1_512                                           |    64|
|690   |    mul_10s_10s_18_1_1_U46                                          |hls_dummy_mul_10s_10s_18_1_1_513                                           |    64|
|691   |    mul_10s_10s_18_1_1_U47                                          |hls_dummy_mul_10s_10s_18_1_1_514                                           |    64|
|692   |    mul_10s_10s_18_1_1_U48                                          |hls_dummy_mul_10s_10s_18_1_1_515                                           |    68|
|693   |    mul_10s_10s_18_1_1_U49                                          |hls_dummy_mul_10s_10s_18_1_1_516                                           |    73|
|694   |    mul_10s_10s_18_1_1_U50                                          |hls_dummy_mul_10s_10s_18_1_1_517                                           |    64|
|695   |    mul_10s_10s_18_1_1_U51                                          |hls_dummy_mul_10s_10s_18_1_1_518                                           |    64|
|696   |    mul_10s_10s_18_1_1_U52                                          |hls_dummy_mul_10s_10s_18_1_1_519                                           |    73|
|697   |    mul_10s_10s_18_1_1_U53                                          |hls_dummy_mul_10s_10s_18_1_1_520                                           |    73|
|698   |    mul_10s_10s_18_1_1_U54                                          |hls_dummy_mul_10s_10s_18_1_1_521                                           |    64|
|699   |    mul_10s_10s_18_1_1_U55                                          |hls_dummy_mul_10s_10s_18_1_1_522                                           |    74|
|700   |    mul_10s_10s_18_1_1_U56                                          |hls_dummy_mul_10s_10s_18_1_1_523                                           |    64|
|701   |    mul_10s_10s_18_1_1_U57                                          |hls_dummy_mul_10s_10s_18_1_1_524                                           |    64|
|702   |    mul_10s_10s_18_1_1_U58                                          |hls_dummy_mul_10s_10s_18_1_1_525                                           |    73|
|703   |    mul_10s_10s_18_1_1_U59                                          |hls_dummy_mul_10s_10s_18_1_1_526                                           |    64|
|704   |    mul_10s_10s_18_1_1_U60                                          |hls_dummy_mul_10s_10s_18_1_1_527                                           |    64|
|705   |    mul_10s_10s_18_1_1_U61                                          |hls_dummy_mul_10s_10s_18_1_1_528                                           |    64|
|706   |    mul_10s_10s_18_1_1_U62                                          |hls_dummy_mul_10s_10s_18_1_1_529                                           |    64|
|707   |    mul_10s_10s_18_1_1_U63                                          |hls_dummy_mul_10s_10s_18_1_1_530                                           |    64|
|708   |    mul_10s_10s_18_1_1_U64                                          |hls_dummy_mul_10s_10s_18_1_1_531                                           |    64|
|709   |    mul_10s_10s_18_1_1_U65                                          |hls_dummy_mul_10s_10s_18_1_1_532                                           |    79|
|710   |    mul_10s_10s_18_1_1_U66                                          |hls_dummy_mul_10s_10s_18_1_1_533                                           |    64|
|711   |    mul_10s_10s_18_1_1_U67                                          |hls_dummy_mul_10s_10s_18_1_1_534                                           |    79|
|712   |    mul_10s_10s_18_1_1_U68                                          |hls_dummy_mul_10s_10s_18_1_1_535                                           |    84|
|713   |    mul_10s_10s_18_1_1_U69                                          |hls_dummy_mul_10s_10s_18_1_1_536                                           |    64|
|714   |    mul_10s_10s_18_1_1_U70                                          |hls_dummy_mul_10s_10s_18_1_1_537                                           |    64|
|715   |    mul_10s_10s_18_1_1_U71                                          |hls_dummy_mul_10s_10s_18_1_1_538                                           |    73|
|716   |    mul_10s_10s_18_1_1_U72                                          |hls_dummy_mul_10s_10s_18_1_1_539                                           |    64|
|717   |    mul_10s_10s_18_1_1_U73                                          |hls_dummy_mul_10s_10s_18_1_1_540                                           |    64|
|718   |    mul_10s_10s_18_1_1_U74                                          |hls_dummy_mul_10s_10s_18_1_1_541                                           |    74|
|719   |    mul_10s_10s_18_1_1_U75                                          |hls_dummy_mul_10s_10s_18_1_1_542                                           |    64|
|720   |    mul_10s_10s_18_1_1_U76                                          |hls_dummy_mul_10s_10s_18_1_1_543                                           |    64|
|721   |    mul_10s_10s_18_1_1_U77                                          |hls_dummy_mul_10s_10s_18_1_1_544                                           |    82|
|722   |    mul_10s_10s_18_1_1_U78                                          |hls_dummy_mul_10s_10s_18_1_1_545                                           |    64|
|723   |    mul_10s_10s_18_1_1_U79                                          |hls_dummy_mul_10s_10s_18_1_1_546                                           |    64|
|724   |    mul_10s_10s_18_1_1_U80                                          |hls_dummy_mul_10s_10s_18_1_1_547                                           |    64|
|725   |    mul_10s_10s_18_1_1_U81                                          |hls_dummy_mul_10s_10s_18_1_1_548                                           |    64|
|726   |    mul_10s_10s_18_1_1_U82                                          |hls_dummy_mul_10s_10s_18_1_1_549                                           |    64|
|727   |    mul_10s_10s_18_1_1_U83                                          |hls_dummy_mul_10s_10s_18_1_1_550                                           |    64|
|728   |    mul_10s_10s_18_1_1_U84                                          |hls_dummy_mul_10s_10s_18_1_1_551                                           |    64|
|729   |    mul_10s_10s_18_1_1_U85                                          |hls_dummy_mul_10s_10s_18_1_1_552                                           |    64|
|730   |    mul_10s_10s_18_1_1_U86                                          |hls_dummy_mul_10s_10s_18_1_1_553                                           |    68|
|731   |    mul_10s_10s_18_1_1_U87                                          |hls_dummy_mul_10s_10s_18_1_1_554                                           |    73|
|732   |    mul_10s_10s_18_1_1_U88                                          |hls_dummy_mul_10s_10s_18_1_1_555                                           |    64|
|733   |    mul_10s_10s_18_1_1_U89                                          |hls_dummy_mul_10s_10s_18_1_1_556                                           |    64|
|734   |    mul_10s_10s_18_1_1_U90                                          |hls_dummy_mul_10s_10s_18_1_1_557                                           |    82|
|735   |    mul_10s_10s_18_1_1_U91                                          |hls_dummy_mul_10s_10s_18_1_1_558                                           |    73|
|736   |    mul_10s_10s_18_1_1_U92                                          |hls_dummy_mul_10s_10s_18_1_1_559                                           |    64|
|737   |    mul_10s_10s_18_1_1_U93                                          |hls_dummy_mul_10s_10s_18_1_1_560                                           |    74|
|738   |    mul_10s_10s_18_1_1_U94                                          |hls_dummy_mul_10s_10s_18_1_1_561                                           |    73|
|739   |    mul_10s_10s_18_1_1_U95                                          |hls_dummy_mul_10s_10s_18_1_1_562                                           |    64|
|740   |    mul_10s_10s_18_1_1_U96                                          |hls_dummy_mul_10s_10s_18_1_1_563                                           |    73|
|741   |    mul_10s_10s_18_1_1_U97                                          |hls_dummy_mul_10s_10s_18_1_1_564                                           |    64|
|742   |    mul_10s_10s_18_1_1_U98                                          |hls_dummy_mul_10s_10s_18_1_1_565                                           |    64|
|743   |    mul_10s_10s_18_1_1_U99                                          |hls_dummy_mul_10s_10s_18_1_1_566                                           |    64|
|744   |  sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_U0        |hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_s        |  5129|
|745   |    flow_control_loop_pipe_U                                        |hls_dummy_flow_control_loop_pipe                                           |    14|
|746   |    mux_17_5_10_1_1_U493                                            |hls_dummy_mux_17_5_10_1_1                                                  |    20|
|747   |    mux_17_5_10_1_1_U496                                            |hls_dummy_mux_17_5_10_1_1_178                                              |    20|
|748   |    mux_17_5_10_1_1_U499                                            |hls_dummy_mux_17_5_10_1_1_179                                              |    20|
|749   |    mux_17_5_10_1_1_U502                                            |hls_dummy_mux_17_5_10_1_1_180                                              |    20|
|750   |    mux_17_5_3_1_1_U491                                             |hls_dummy_mux_17_5_3_1_1                                                   |     5|
|751   |    mux_17_5_3_1_1_U492                                             |hls_dummy_mux_17_5_3_1_1_181                                               |     4|
|752   |    mux_17_5_3_1_1_U494                                             |hls_dummy_mux_17_5_3_1_1_182                                               |     5|
|753   |    mux_17_5_3_1_1_U495                                             |hls_dummy_mux_17_5_3_1_1_183                                               |     4|
|754   |    mux_17_5_3_1_1_U497                                             |hls_dummy_mux_17_5_3_1_1_184                                               |     6|
|755   |    mux_17_5_3_1_1_U498                                             |hls_dummy_mux_17_5_3_1_1_185                                               |     6|
|756   |    mux_17_5_3_1_1_U500                                             |hls_dummy_mux_17_5_3_1_1_186                                               |     6|
|757   |    mux_17_5_3_1_1_U501                                             |hls_dummy_mux_17_5_3_1_1_187                                               |     6|
|758   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_6_1_20_4   |  2953|
+------+--------------------------------------------------------------------+---------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:34 ; elapsed = 00:04:46 . Memory (MB): peak = 5254.203 ; gain = 2822.199 ; free physical = 284300 ; free virtual = 382540
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 324 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:37 ; elapsed = 00:04:49 . Memory (MB): peak = 5258.113 ; gain = 2826.109 ; free physical = 296542 ; free virtual = 394759
Synthesis Optimization Complete : Time (s): cpu = 00:04:37 ; elapsed = 00:04:49 . Memory (MB): peak = 5258.113 ; gain = 2826.109 ; free physical = 296542 ; free virtual = 394759
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5258.113 ; gain = 0.000 ; free physical = 290350 ; free virtual = 388654
INFO: [Netlist 29-17] Analyzing 4493 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5302.227 ; gain = 0.000 ; free physical = 288698 ; free virtual = 387004
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 605 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 604 instances

Synth Design complete | Checksum: 5664a258
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:09 ; elapsed = 00:05:20 . Memory (MB): peak = 5302.227 ; gain = 2894.086 ; free physical = 288662 ; free virtual = 386995
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17027.905; main = 4364.763; forked = 12762.994
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22258.980; main = 5302.230; forked = 17004.773
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5366.258 ; gain = 64.031 ; free physical = 288693 ; free virtual = 386996

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1122d290c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5405.836 ; gain = 39.578 ; free physical = 298943 ; free virtual = 397523

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 42 inverters resulting in an inversion of 5409 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 132931240

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5405.836 ; gain = 0.000 ; free physical = 300760 ; free virtual = 399084
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 43 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1042c2ecb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5405.836 ; gain = 0.000 ; free physical = 300627 ; free virtual = 398951
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 6 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 55fb9e20

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5405.836 ; gain = 0.000 ; free physical = 300424 ; free virtual = 398746
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 137d75eed

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 5405.836 ; gain = 0.000 ; free physical = 296578 ; free virtual = 396341
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: ea9d82d5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 5405.836 ; gain = 0.000 ; free physical = 297103 ; free virtual = 396340
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              43  |                                              0  |
|  Constant propagation         |               3  |               6  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b1f353eb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 5405.836 ; gain = 0.000 ; free physical = 299842 ; free virtual = 398160

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b1f353eb

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5405.836 ; gain = 0.000 ; free physical = 299869 ; free virtual = 398185

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b1f353eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5405.836 ; gain = 0.000 ; free physical = 299869 ; free virtual = 398185

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5405.836 ; gain = 0.000 ; free physical = 299865 ; free virtual = 398184
Ending Netlist Obfuscation Task | Checksum: b1f353eb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5405.836 ; gain = 0.000 ; free physical = 299865 ; free virtual = 398184
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 5405.836 ; gain = 103.609 ; free physical = 299865 ; free virtual = 398184
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 04:51:51 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h6m11s *****
INFO: [HLS 200-112] Total CPU user time: 672.64 seconds. Total CPU system time: 29.97 seconds. Total elapsed time: 738.94 seconds; peak allocated memory: 2.618 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Jul  9 04:52:03 2025...
