set_property PACKAGE_PIN U18 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property PACKAGE_PIN V20 [get_ports RSTn]
set_property IOSTANDARD LVCMOS33 [get_ports RSTn]
set_property PACKAGE_PIN N20 [get_ports SWDIO]
set_property IOSTANDARD LVCMOS33 [get_ports SWDIO]
set_property PACKAGE_PIN M19 [get_ports SWCLK]
set_property IOSTANDARD LVCMOS33 [get_ports SWCLK]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets SWCLK]
set_property PACKAGE_PIN H16 [get_ports TXD]
set_property PACKAGE_PIN A20 [get_ports RXD]
set_property IOSTANDARD LVCMOS33 [get_ports TXD]
set_property IOSTANDARD LVCMOS33 [get_ports RXD]
set_property PACKAGE_PIN B20 [get_ports vsync]
set_property IOSTANDARD LVCMOS33 [get_ports vsync]
set_property PACKAGE_PIN B19 [get_ports hsync]
set_property IOSTANDARD LVCMOS33 [get_ports hsync]
set_property PACKAGE_PIN D20 [get_ports {vga_data[6]}]
set_property PACKAGE_PIN D18 [get_ports {vga_data[7]}]
set_property PACKAGE_PIN H17 [get_ports {vga_data[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[8]}]
set_property PACKAGE_PIN D19 [get_ports {vga_data[5]}]
set_property PACKAGE_PIN H18 [get_ports {vga_data[4]}]
set_property PACKAGE_PIN E19 [get_ports {vga_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[3]}]
set_property PACKAGE_PIN F19 [get_ports {vga_data[0]}]
set_property PACKAGE_PIN K17 [get_ports {vga_data[1]}]
set_property PACKAGE_PIN F20 [get_ports {vga_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[2]}]
## set_property LOC V20 [get_ports resetn]
# set_property PACKAGE_PIN U18 [get_ports clk]
#set_property PACKAGE_PIN H16 [get_ports ser_tx]
#set_property PACKAGE_PIN A20 [get_ports ser_rx]
#set_property PACKAGE_PIN H20 [get_ports {leds[0]}]
#set_property PACKAGE_PIN W14 [get_ports {leds[1]}]
#set_property PACKAGE_PIN G19 [get_ports {leds[2]}]
## set_property PACKAGE_PIN H20 [get_ports {leds[3]}]
#set_property PACKAGE_PIN N20 [get_ports {gpio[0]}]
#set_property PACKAGE_PIN M19 [get_ports {gpio[1]}]
#set_property PACKAGE_PIN M17 [get_ports {gpio[2]}]
#set_property PACKAGE_PIN P18 [get_ports {gpio[3]}]
#set_property PACKAGE_PIN P20 [get_ports {gpio[4]}]
#set_property PACKAGE_PIN N17 [get_ports {gpio[5]}]
#set_property PACKAGE_PIN U19 [get_ports key0]
#set_property PACKAGE_PIN V20 [get_ports key1]
#set_property PACKAGE_PIN M20 [get_ports spi_miso]
#set_property PACKAGE_PIN L17 [get_ports spi_mosi]
#set_property PACKAGE_PIN L20 [get_ports spi_scs]
#set_property PACKAGE_PIN M18 [get_ports spi_sck]
#set_property PACKAGE_PIN R19 [get_ports flash_csb]
#set_property PACKAGE_PIN U20 [get_ports flash_clk]
#set_property PACKAGE_PIN T19 [get_ports flash_io0]
#set_property PACKAGE_PIN T20 [get_ports flash_io1]
#set_property PACKAGE_PIN R18 [get_ports flash_io2]
#set_property PACKAGE_PIN P19 [get_ports flash_io3]
#set_property PACKAGE_PIN J18 [get_ports AUDIO_L]
#set_property PACKAGE_PIN G20 [get_ports AUDIO_R]
#
## set_property PULLUP true [get_ports resetn]
#
## set_property IOSTANDARD LVCMOS33 [get_ports resetn]
# set_property IOSTANDARD LVCMOS33 [get_ports clk]
#set_property IOSTANDARD LVCMOS33 [get_ports ser_tx]
#set_property IOSTANDARD LVCMOS33 [get_ports ser_rx]
#set_property IOSTANDARD LVCMOS33 [get_ports {leds[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {leds[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {leds[2]}]
##set_property IOSTANDARD LVCMOS33 [get_ports {leds[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {gpio[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {gpio[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {gpio[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {gpio[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {gpio[4]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {gpio[5]}]
#set_property IOSTANDARD LVCMOS33 [get_ports key0]
#set_property IOSTANDARD LVCMOS33 [get_ports key1]
#set_property IOSTANDARD LVCMOS33 [get_ports spi_miso]
#set_property IOSTANDARD LVCMOS33 [get_ports spi_mosi]
#set_property IOSTANDARD LVCMOS33 [get_ports spi_scs]
#set_property IOSTANDARD LVCMOS33 [get_ports spi_sck]
#set_property IOSTANDARD LVCMOS33 [get_ports flash_csb]
#set_property IOSTANDARD LVCMOS33 [get_ports flash_clk]
#set_property IOSTANDARD LVCMOS33 [get_ports flash_io0]
#set_property IOSTANDARD LVCMOS33 [get_ports flash_io1]
#set_property IOSTANDARD LVCMOS33 [get_ports flash_io2]
#set_property IOSTANDARD LVCMOS33 [get_ports flash_io3]
#set_property IOSTANDARD LVCMOS33 [get_ports AUDIO_L]
#set_property IOSTANDARD LVCMOS33 [get_ports AUDIO_R]
#
#set_property PULLUP true [get_ports spi_miso]
#
#
#set_property PACKAGE_PIN W13 [get_ports O_clken_vdp]
#set_property IOSTANDARD LVCMOS33 [get_ports O_clken_vdp]
#
#set_property PACKAGE_PIN B20 [get_ports O_vs]
#set_property IOSTANDARD LVCMOS33 [get_ports O_vs]
#set_property PACKAGE_PIN B19 [get_ports O_hs]
#set_property IOSTANDARD LVCMOS33 [get_ports O_hs]
#set_property PACKAGE_PIN D20 [get_ports {vga_data[0]}]
#set_property PACKAGE_PIN D18 [get_ports {vga_data[1]}]
#set_property PACKAGE_PIN H17 [get_ports {vga_data[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[0]}]
#set_property PACKAGE_PIN F19 [get_ports {vga_data[0]}]
#set_property PACKAGE_PIN K17 [get_ports {vga_data[1]}]
#set_property PACKAGE_PIN F20 [get_ports {vga_data[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[0]}]
#set_property PACKAGE_PIN D19 [get_ports {vga_data[2]}]
#set_property PACKAGE_PIN H18 [get_ports {vga_data[1]}]
#set_property PACKAGE_PIN E19 [get_ports {vga_data[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {vga_data[0]}]
#
#set_property OFFCHIP_TERM NONE [get_ports O_hs]
#set_property OFFCHIP_TERM NONE [get_ports O_vs]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[2]]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[1]]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[0]]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[2]]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[1]]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[0]]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[2]]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[1]]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[0]]
#
#set_property PULLUP true [get_ports key0]
#set_property OFFCHIP_TERM NONE [get_ports O_hs]
#set_property OFFCHIP_TERM NONE [get_ports O_vs]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[1]]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[0]]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[1]]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[0]]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[1]]
#set_property OFFCHIP_TERM NONE [get_ports vga_data[0]]

# NET "I_rst_n" IOSTANDARD = LVCMOS33;
# NET "I_rst_n" PULLUP;
# NET "I_rst_n" LOC = V20;

# NET "R_clk_25M" IOSTANDARD = LVCMOS33;
# NET "R_clk_25M" LOC = U18;

# # PlanAhead Generated physical constraints
# NET "O_hs" LOC = B19;
# NET "O_vs" LOC = B20;

# # PlanAhead Generated IO constraints
# NET "O_hs" IOSTANDARD = LVCMOS33;
# NET "O_vs" IOSTANDARD = LVCMOS33;

# # PlanAhead Generated physical constraints
# NET "vga_data[0]" LOC = D20;
# NET "vga_data[1]" LOC = D18;
# NET "vga_data[2]" LOC = H17;

# # PlanAhead Generated IO constraints
# NET "vga_data[2]" IOSTANDARD = LVCMOS33;
# NET "vga_data[1]" IOSTANDARD = LVCMOS33;
# NET "vga_data[0]" IOSTANDARD = LVCMOS33;

# # PlanAhead Generated physical constraints
# NET "vga_data[0]" LOC = E19;
# NET "vga_data[1]" LOC = H18;
# NET "vga_data[2]" LOC = D19;

# # PlanAhead Generated IO constraints
# NET "vga_data[2]" IOSTANDARD = LVCMOS33;
# NET "vga_data[1]" IOSTANDARD = LVCMOS33;
# NET "vga_data[0]" IOSTANDARD = LVCMOS33;

# # PlanAhead Generated physical constraints
# NET "vga_data[0]" LOC = F19;
# NET "vga_data[1]" LOC = K17;
# NET "vga_data[2]" LOC = F20;

# # PlanAhead Generated IO constraints
# NET "vga_data[2]" IOSTANDARD = LVCMOS33;
# NET "vga_data[1]" IOSTANDARD = LVCMOS33;
# NET "vga_data[0]" IOSTANDARD = LVCMOS33;


