{
  "_cqa_text_report":
    {
      "_objects":
        {
          "image_col_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/col_maj.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_128.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_8x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/8x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "list_path_1_cvt_1":
            {
              "dynamic": true,
              "initial": "closed",
              "type": "list",
              "lines":
                [
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70"
                ],
              "header": ""
            },
          "image_2x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_vec_align":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/vec_align.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_row_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/row_maj.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_128.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_2x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "list_path_1_cvt_2":
            {
              "dynamic": true,
              "initial": "closed",
              "type": "list",
              "lines":
                [
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70",
                "/home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:70"
                ],
              "header": ""
            },
          "image_4x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x64_512.svg",
              "size":
                {
                  "x": 500
                }
            }
        },
      "AVG":
        {
          "hint":
            [
              {
                "workaround": " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n",
                "details": " - Constant unknown stride: 7 occurrence(s)\nNon-unit stride (uncontiguous) accesses are not efficiently using data caches\n",
                "title": "Slow data structures access",
                "txt": "Detected data structures (typically arrays) that cannot be efficiently read/written"
              },
              {
                "workaround": "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements. Use double instead of single precision only when/where needed by numerical stability and avoid mixing precision. In C/C++, FP constants are double precision by default and must be suffixed by 'f' to make them single precision.",
                "details": " - VCVTSD2SS (FP64 to FP32, scalar): 8 occurrences<<list_path_1_cvt_1>>\n - VCVTSS2SD (FP32 to FP64, scalar): 16 occurrences<<list_path_1_cvt_2>>\n",
                "title": "Conversion instructions",
                "txt": "Detected expensive conversion instructions."
              },
              {
                "title": "Type of elements and instruction set",
                "txt": "24 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n"
              },
              {
                "title": "Matching between your loop (in the source code) and the binary loop",
                "txt": "The binary loop is composed of 24 FP arithmetical operations:\n - 8: addition or subtraction\n - 8: divide\n - 8: square root\nThe binary loop is loading 96 bytes (12 double precision FP elements)."
              },
              {
                "title": "Arithmetic intensity",
                "txt": "Arithmetic intensity is 0.25 FP operations per loaded or stored byte."
              }
            ],
          "expert":
            [
              {
                "title": "General properties",
                "txt": "nb instructions    : 74\nnb uops            : 73\nloop length        : 320\nused x86 registers : 8\nused mmx registers : 0\nused xmm registers : 4\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 0\n"
              },
              {
                "title": "Front-end",
                "txt": "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 12.17 cycles\nfront end            : 12.17 cycles\n"
              },
              {
                "title": "Back-end",
                "txt": "       | ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0 | AGU1 | AGU2 | FP0  | FP1  | FP2   | FP3   | FP4  | FP5\n---------------------------------------------------------------------------------------------------------------\nuops   | 2.25      | 2.25 | 2.00 | 2.00 | 0.50 | 5.33 | 5.33 | 5.33 | 8.00 | 8.00 | 16.00 | 16.00 | 0.00 | 0.00\ncycles | 2.25      | 2.25 | 2.00 | 2.00 | 0.50 | 5.33 | 5.33 | 5.33 | 8.00 | 8.00 | 16.00 | 16.00 | 0.00 | 0.00\n\nExecution ports to units layout:\n - ALU0/BRU0: ALU, BRU\n - ALU1: ALU\n - ALU2: ALU\n - ALU3: ALU\n - BRU1: BRU\n - AGU0 (256 bits): store address, load\n - AGU1 (256 bits): store address, load\n - AGU2 (256 bits): store address, load\n - FP0 (256 bits): VPU, DIV/SQRT\n - FP1 (256 bits): VPU, DIV/SQRT\n - FP2 (256 bits): VPU\n - FP3 (256 bits): VPU\n - FP4 (256 bits): FP store data\n - FP5 (256 bits): FP store data\n\nCycles executing div or sqrt instructions: 108.00\nCycles loading/storing data              : 8.00\nLongest recurrence chain latency (RecMII): 0.00\n"
              },
              {
                "title": "Cycles summary",
                "txt": "Front-end : 12.17\nDispatch  : 16.00\nDIV/SQRT  : 108.00\nData deps.: 0.00\nOverall L1: 108.00\n"
              },
              {
                "title": "Vectorization ratios",
                "txt": "all     : 0%\nload    : 0%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 0%\nother   : 0%\n"
              },
              {
                "title": "Vector efficiency ratios",
                "txt": "all     : 20%\nload    : 18%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 25%\nother   : 16%\n"
              },
              {
                "title": "Cycles and memory resources usage",
                "txt": "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 108.00 cycles. At this rate:\n - 0% of peak load performance is reached (0.89 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))\n"
              },
              {
                "title": "Front-end bottlenecks",
                "txt": "Found no such bottlenecks."
              },
              {
                "title": "ASM code",
                "txt": "In the binary file, the address of the loop is: 1220\n\nInstruction                    | Nb FU | ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0 | AGU1 | AGU2 | FP0  | FP1  | FP2  | FP3  | FP4 | FP5 | Latency | Recip. throughput | Vectorization\n-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nVMOVSS (%RDX,%RBX,4),%XMM2     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nVMOVSD (%RDI),%XMM1            | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nVMOVSS 0x4(%RDX,%RBX,4),%XMM3  | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nLEA (%RDI,%RCX,1),%RAX         | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RDI,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nADD %R10,%RDI                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM3,%XMM3,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVMOVSS 0x8(%RDX,%RBX,4),%XMM2  | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RAX,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nADD %RCX,%RAX                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVMOVSS 0xc(%RDX,%RBX,4),%XMM2  | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RAX,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nADD %RCX,%RAX                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVMOVSS 0x10(%RDX,%RBX,4),%XMM2 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RAX,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nADD %RCX,%RAX                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVMOVSS 0x14(%RDX,%RBX,4),%XMM2 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RAX,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nADD %RCX,%RAX                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVMOVSS 0x18(%RDX,%RBX,4),%XMM2 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RAX,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nADD %RCX,%RAX                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVMOVSS 0x1c(%RDX,%RBX,4),%XMM2 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nADD $0x8,%RBX                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RAX,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nCMP %RBX,%R9                   | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nJNE 1220 <kernel+0x70>         | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50-1            | N/A\n"
              }
            ],
          "header":
            [
            "0% of peak computational performance is used (0.22 out of 24.00 FLOP per cycle (GFLOPS @ 1GHz))"
            ],
          "brief":
            [

            ],
          "gain":
            [
              {
                "workaround": " - Try another compiler or update/tune your current one:\n  * recompile with O2 or higher to enable loop vectorization and with ffast-math (included in Ofast) to extend vectorization to FP reductions.\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly:\nC storage order is row-major: for(i) for(j) a[j][i] = b[j][i]; (slow, non stride 1) => for(i) for(j) a[i][j] = b[i][j]; (fast, stride 1)<<image_row_maj>>\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\nfor(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)\n",
                "details": "All SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
                "title": "Vectorization",
                "txt": "Your loop is not vectorized.\nOnly 20% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 108.00 to 27.00 cycles (4.00x speedup)."
              },
              {
                "workaround": " - Reduce the number of division or square root instructions:\n  * If denominator is constant over iterations, use reciprocal (replace x/y with x*(1/y)). Check precision impact. This will be done by your compiler with ffast-math or Ofast\n - Check whether you really need double precision. If not, switch to single precision to speedup execution\n",
                "title": "Execution units bottlenecks",
                "txt": "Performance is limited by execution of divide and square root operations (the divide/square root unit is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 108.00 to 16.00 cycles (6.75x speedup).\n"
              }
            ],
          "potential":
            [
              {
                "title": "Expensive FP math instructions/calls",
                "txt": "Detected performance impact from expensive FP math instructions/calls.\nBy removing/reexpressing them, you can lower the cost of an iteration from 108.00 to 24.00 cycles (4.50x speedup)."
              }
            ]
        },
      "paths":
        [
          {
            "hint":
              [
                {
                  "workaround": " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n",
                  "details": " - Constant unknown stride: 7 occurrence(s)\nNon-unit stride (uncontiguous) accesses are not efficiently using data caches\n",
                  "title": "Slow data structures access",
                  "txt": "Detected data structures (typically arrays) that cannot be efficiently read/written"
                },
                {
                  "workaround": "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements. Use double instead of single precision only when/where needed by numerical stability and avoid mixing precision. In C/C++, FP constants are double precision by default and must be suffixed by 'f' to make them single precision.",
                  "details": " - VCVTSD2SS (FP64 to FP32, scalar): 8 occurrences<<list_path_1_cvt_1>>\n - VCVTSS2SD (FP32 to FP64, scalar): 16 occurrences<<list_path_1_cvt_2>>\n",
                  "title": "Conversion instructions",
                  "txt": "Detected expensive conversion instructions."
                },
                {
                  "title": "Type of elements and instruction set",
                  "txt": "24 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n"
                },
                {
                  "title": "Matching between your loop (in the source code) and the binary loop",
                  "txt": "The binary loop is composed of 24 FP arithmetical operations:\n - 8: addition or subtraction\n - 8: divide\n - 8: square root\nThe binary loop is loading 96 bytes (12 double precision FP elements)."
                },
                {
                  "title": "Arithmetic intensity",
                  "txt": "Arithmetic intensity is 0.25 FP operations per loaded or stored byte."
                }
              ],
            "expert":
              [
                {
                  "title": "General properties",
                  "txt": "nb instructions    : 74\nnb uops            : 73\nloop length        : 320\nused x86 registers : 8\nused mmx registers : 0\nused xmm registers : 4\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 0\n"
                },
                {
                  "title": "Front-end",
                  "txt": "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 12.17 cycles\nfront end            : 12.17 cycles\n"
                },
                {
                  "title": "Back-end",
                  "txt": "       | ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0 | AGU1 | AGU2 | FP0  | FP1  | FP2   | FP3   | FP4  | FP5\n---------------------------------------------------------------------------------------------------------------\nuops   | 2.25      | 2.25 | 2.00 | 2.00 | 0.50 | 5.33 | 5.33 | 5.33 | 8.00 | 8.00 | 16.00 | 16.00 | 0.00 | 0.00\ncycles | 2.25      | 2.25 | 2.00 | 2.00 | 0.50 | 5.33 | 5.33 | 5.33 | 8.00 | 8.00 | 16.00 | 16.00 | 0.00 | 0.00\n\nExecution ports to units layout:\n - ALU0/BRU0: ALU, BRU\n - ALU1: ALU\n - ALU2: ALU\n - ALU3: ALU\n - BRU1: BRU\n - AGU0 (256 bits): store address, load\n - AGU1 (256 bits): store address, load\n - AGU2 (256 bits): store address, load\n - FP0 (256 bits): VPU, DIV/SQRT\n - FP1 (256 bits): VPU, DIV/SQRT\n - FP2 (256 bits): VPU\n - FP3 (256 bits): VPU\n - FP4 (256 bits): FP store data\n - FP5 (256 bits): FP store data\n\nCycles executing div or sqrt instructions: 108.00\nCycles loading/storing data              : 8.00\nLongest recurrence chain latency (RecMII): 0.00\n"
                },
                {
                  "title": "Cycles summary",
                  "txt": "Front-end : 12.17\nDispatch  : 16.00\nDIV/SQRT  : 108.00\nData deps.: 0.00\nOverall L1: 108.00\n"
                },
                {
                  "title": "Vectorization ratios",
                  "txt": "all     : 0%\nload    : 0%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 0%\nother   : 0%\n"
                },
                {
                  "title": "Vector efficiency ratios",
                  "txt": "all     : 20%\nload    : 18%\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 25%\nother   : 16%\n"
                },
                {
                  "title": "Cycles and memory resources usage",
                  "txt": "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 108.00 cycles. At this rate:\n - 0% of peak load performance is reached (0.89 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))\n"
                },
                {
                  "title": "Front-end bottlenecks",
                  "txt": "Found no such bottlenecks."
                },
                {
                  "title": "ASM code",
                  "txt": "In the binary file, the address of the loop is: 1220\n\nInstruction                    | Nb FU | ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0 | AGU1 | AGU2 | FP0  | FP1  | FP2  | FP3  | FP4 | FP5 | Latency | Recip. throughput | Vectorization\n-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nVMOVSS (%RDX,%RBX,4),%XMM2     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nVMOVSD (%RDI),%XMM1            | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nVMOVSS 0x4(%RDX,%RBX,4),%XMM3  | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nLEA (%RDI,%RCX,1),%RAX         | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RDI,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nADD %R10,%RDI                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM3,%XMM3,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVMOVSS 0x8(%RDX,%RBX,4),%XMM2  | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RAX,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nADD %RCX,%RAX                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVMOVSS 0xc(%RDX,%RBX,4),%XMM2  | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RAX,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nADD %RCX,%RAX                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVMOVSS 0x10(%RDX,%RBX,4),%XMM2 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RAX,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nADD %RCX,%RAX                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVMOVSS 0x14(%RDX,%RBX,4),%XMM2 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RAX,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nADD %RCX,%RAX                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVMOVSS 0x18(%RDX,%RBX,4),%XMM2 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RAX,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nADD %RCX,%RAX                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVMOVSS 0x1c(%RDX,%RBX,4),%XMM2 | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (12.5%)\nADD $0x8,%RBX                  | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVMOVSD (%RAX,%R15,8),%XMM1     | 1     | 0         | 0    | 0    | 0    | 0    | 0.33 | 0.33 | 0.33 | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50              | scal (25.0%)\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSS2SD %XMM2,%XMM2,%XMM2    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVSQRTSD %XMM2,%XMM2,%XMM2      | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 20      | 9                 | scal (25.0%)\nVCVTSS2SD %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (12.5%)\nVDIVSD %XMM2,%XMM1,%XMM1       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0   | 0   | 13      | 4.50              | scal (25.0%)\nVADDSD %XMM0,%XMM1,%XMM0       | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nVCVTSD2SS %XMM0,%XMM0,%XMM0    | 1     | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0   | 0   | 3       | 0.50              | scal (25.0%)\nCMP %RBX,%R9                   | 1     | 0.25      | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.25              | N/A\nJNE 1220 <kernel+0x70>         | 1     | 0.50      | 0    | 0    | 0    | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 1       | 0.50-1            | N/A\n"
                }
              ],
            "header":
              [
              "0% of peak computational performance is used (0.22 out of 24.00 FLOP per cycle (GFLOPS @ 1GHz))"
              ],
            "brief":
              [

              ],
            "gain":
              [
                {
                  "workaround": " - Try another compiler or update/tune your current one:\n  * recompile with O2 or higher to enable loop vectorization and with ffast-math (included in Ofast) to extend vectorization to FP reductions.\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly:\nC storage order is row-major: for(i) for(j) a[j][i] = b[j][i]; (slow, non stride 1) => for(i) for(j) a[i][j] = b[i][j]; (fast, stride 1)<<image_row_maj>>\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\nfor(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)\n",
                  "details": "All SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
                  "title": "Vectorization",
                  "txt": "Your loop is not vectorized.\nOnly 20% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 108.00 to 27.00 cycles (4.00x speedup)."
                },
                {
                  "workaround": " - Reduce the number of division or square root instructions:\n  * If denominator is constant over iterations, use reciprocal (replace x/y with x*(1/y)). Check precision impact. This will be done by your compiler with ffast-math or Ofast\n - Check whether you really need double precision. If not, switch to single precision to speedup execution\n",
                  "title": "Execution units bottlenecks",
                  "txt": "Performance is limited by execution of divide and square root operations (the divide/square root unit is a bottleneck).\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 108.00 to 16.00 cycles (6.75x speedup).\n"
                }
              ],
            "potential":
              [
                {
                  "title": "Expensive FP math instructions/calls",
                  "txt": "Detected performance impact from expensive FP math instructions/calls.\nBy removing/reexpressing them, you can lower the cost of an iteration from 108.00 to 24.00 cycles (4.50x speedup)."
                }
              ]
          }
        ],
      "common":
        {
          "header":
            [
            "The loop is defined in /home/benabid-guendouzi/Documents/GitHub/AOA-Project5/kernel.c:69-70.\n",
            "It is main loop of related source loop which is unrolled by 8 (including vectorization)."
            ],
          "nb_paths": 1
        }
    }
}
