
---------- Begin Simulation Statistics ----------
final_tick                               1045146808000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58064                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702968                       # Number of bytes of host memory used
host_op_rate                                    58254                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19044.57                       # Real time elapsed on the host
host_tick_rate                               54878991                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105805705                       # Number of instructions simulated
sim_ops                                    1109431077                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.045147                       # Number of seconds simulated
sim_ticks                                1045146808000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.885304                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              144750481                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164703852                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14252228                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        229815837                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18292484                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18696386                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          403902                       # Number of indirect misses.
system.cpu0.branchPred.lookups              290894911                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1865328                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811464                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9570590                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260682941                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26256612                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441386                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       91344963                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050734960                       # Number of instructions committed
system.cpu0.commit.committedOps            1052548955                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1946005531                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.540877                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.272447                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1424068891     73.18%     73.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    307844375     15.82%     89.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     82321630      4.23%     93.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     75815282      3.90%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17353520      0.89%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5070008      0.26%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3128033      0.16%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4147180      0.21%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26256612      1.35%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1946005531                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857147                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015924816                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326217657                       # Number of loads committed
system.cpu0.commit.membars                    3625353                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625359      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583901089     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328029113     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127151948     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052548955                       # Class of committed instruction
system.cpu0.commit.refs                     455181089                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050734960                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052548955                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.986558                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.986558                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            315765520                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4691329                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142225134                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1173790530                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               837751499                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                794479214                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9584600                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13307831                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5467800                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  290894911                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                210481713                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1130111936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3293661                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          144                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1209342485                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          514                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               28532636                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139361                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         818669624                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         163042965                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.579368                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1963048633                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.619090                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.926854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1126367040     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               611675369     31.16%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               117732260      6.00%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                81210505      4.14%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14594287      0.74%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6609714      0.34%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1015761      0.05%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3737354      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  106343      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1963048633                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      124297831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9669289                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270377449                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.525463                       # Inst execution rate
system.cpu0.iew.exec_refs                   477111810                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133033558                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              260453982                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            358958170                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4109504                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5044121                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           138576738                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1143862021                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            344078252                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7970235                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1096823563                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1706402                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4527840                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9584600                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7984984                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       102802                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15413125                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40512                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14230                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4230699                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32740513                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9613306                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14230                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1585410                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8083879                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                460335169                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1088546846                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.881291                       # average fanout of values written-back
system.cpu0.iew.wb_producers                405689343                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.521498                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1088639698                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1343513441                       # number of integer regfile reads
system.cpu0.int_regfile_writes              693080591                       # number of integer regfile writes
system.cpu0.ipc                              0.503383                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.503383                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626917      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            610556241     55.26%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035937      0.73%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811529      0.16%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           349266632     31.61%     88.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131496491     11.90%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1104793799                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2338274                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002116                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 379902     16.25%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1745360     74.64%     90.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               213010      9.11%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1103505102                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4175099863                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1088546794                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1235188343                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1131536149                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1104793799                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12325872                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       91313062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           125465                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       6884486                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     55761714                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1963048633                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.562795                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798277                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1154425347     58.81%     58.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          577478562     29.42%     88.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181747147      9.26%     97.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38113541      1.94%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8893957      0.45%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1113584      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             759643      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             356102      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             160750      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1963048633                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.529281                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         31575551                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5148065                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           358958170                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          138576738                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1505                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2087346464                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2949979                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              279188011                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670603589                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9074339                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               850051441                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14016577                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                60019                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1415715531                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1157938012                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          742546036                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                785900420                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13883165                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9584600                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             38203768                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                71942442                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1415715487                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        120393                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4712                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 20995213                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4665                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3063623779                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2304852118                       # The number of ROB writes
system.cpu0.timesIdled                       26930031                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1472                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.056021                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9795020                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10525939                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1992690                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19186896                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            338799                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         684333                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          345534                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21083201                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4782                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1166278                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12201255                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1271053                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434269                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22653899                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55070745                       # Number of instructions committed
system.cpu1.commit.committedOps              56882122                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    346300290                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.164257                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.798701                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    322600359     93.16%     93.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11835892      3.42%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3935735      1.14%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3649741      1.05%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       907128      0.26%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       306167      0.09%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1661739      0.48%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       132476      0.04%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1271053      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    346300290                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502278                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52968063                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16124929                       # Number of loads committed
system.cpu1.commit.membars                    3622522                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622522      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32007251     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17936127     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3316081      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56882122                       # Class of committed instruction
system.cpu1.commit.refs                      21252220                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55070745                       # Number of Instructions Simulated
system.cpu1.committedOps                     56882122                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.359211                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.359211                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            302218081                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               832664                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8761621                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87550237                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13529028                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28611717                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1166774                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1204870                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4386511                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21083201                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13276136                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    333230311                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                96567                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     102674245                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3986372                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060202                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14688613                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10133819                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.293182                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         349912111                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.304766                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.813503                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               289810342     82.82%     82.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32994261      9.43%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16043240      4.58%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6449461      1.84%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1469510      0.42%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2548475      0.73%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  589423      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    4088      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3311      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           349912111                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         294370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1228332                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14774905                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184755                       # Inst execution rate
system.cpu1.iew.exec_refs                    22537792                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5215789                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              260892923                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22604734                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712398                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1727808                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7089265                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79526612                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17322003                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           914468                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64702458                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1588463                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3245510                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1166774                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6896473                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22870                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          320570                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7901                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          545                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2401                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6479805                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1961974                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           545                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       207419                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1020913                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36969179                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64282517                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852995                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31534523                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183556                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64300402                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80813475                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42780515                       # number of integer regfile writes
system.cpu1.ipc                              0.157252                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.157252                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622625      5.52%      5.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39294126     59.88%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19283605     29.39%     94.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3416424      5.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65616926                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1915501                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029192                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 327214     17.08%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1433899     74.86%     91.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               154386      8.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63909788                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         483182993                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64282505                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102171530                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71390424                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65616926                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136188                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22644489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           121555                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701919                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15037236                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    349912111                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187524                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.636221                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          309050705     88.32%     88.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27558812      7.88%     96.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6983844      2.00%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2924238      0.84%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2469261      0.71%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             327099      0.09%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             430956      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             118131      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              49065      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      349912111                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187366                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16097061                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1950751                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22604734                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7089265                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       350206481                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1740079109                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              280740728                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37991512                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10958497                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16012082                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2186496                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                37397                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102848430                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83612601                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56411336                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28717836                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8813197                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1166774                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23244658                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18419824                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102848418                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30033                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               611                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22298109                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           606                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   424565024                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162689630                       # The number of ROB writes
system.cpu1.timesIdled                           9527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11380257                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              9311568                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            21737512                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              58384                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1615634                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12441029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24834790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       162014                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        66672                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58513124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3948804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    117008187                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4015476                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10029993                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2795454                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9598186                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              359                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2409996                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2409991                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10029994                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           540                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37274774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37274774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    975068032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               975068032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              542                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12441150                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12441150    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12441150                       # Request fanout histogram
system.membus.respLayer1.occupancy        63946002281                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         38654873258                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    210713285.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   394534759.066386                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        53500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1033716000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1043671815000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1474993000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    178904898                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       178904898                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    178904898                       # number of overall hits
system.cpu0.icache.overall_hits::total      178904898                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31576815                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31576815                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31576815                       # number of overall misses
system.cpu0.icache.overall_misses::total     31576815                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 411083940997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 411083940997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 411083940997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 411083940997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    210481713                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    210481713                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    210481713                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    210481713                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150022                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.150022                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150022                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.150022                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13018.537208                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13018.537208                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13018.537208                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13018.537208                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2348                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.796610                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29785093                       # number of writebacks
system.cpu0.icache.writebacks::total         29785093                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1791688                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1791688                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1791688                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1791688                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29785127                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29785127                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29785127                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29785127                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 364491603998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 364491603998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 364491603998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 364491603998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.141509                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.141509                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.141509                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.141509                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12237.369476                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12237.369476                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12237.369476                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12237.369476                       # average overall mshr miss latency
system.cpu0.icache.replacements              29785093                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    178904898                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      178904898                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31576815                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31576815                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 411083940997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 411083940997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    210481713                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    210481713                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150022                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.150022                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13018.537208                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13018.537208                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1791688                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1791688                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29785127                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29785127                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 364491603998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 364491603998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.141509                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.141509                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12237.369476                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12237.369476                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999950                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          208689719                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29785093                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.006516                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999950                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        450748551                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       450748551                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411997826                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411997826                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411997826                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411997826                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39206067                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39206067                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39206067                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39206067                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1066261052525                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1066261052525                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1066261052525                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1066261052525                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    451203893                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    451203893                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    451203893                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    451203893                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.086892                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086892                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.086892                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086892                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27196.327867                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27196.327867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27196.327867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27196.327867                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6034193                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       457269                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           116206                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4563                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.926691                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.212360                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     26915012                       # number of writebacks
system.cpu0.dcache.writebacks::total         26915012                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13038985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13038985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13038985                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13038985                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26167082                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26167082                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26167082                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26167082                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 475853612975                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 475853612975                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 475853612975                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 475853612975                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057994                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057994                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057994                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057994                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18185.199747                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18185.199747                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18185.199747                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18185.199747                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26915012                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    292120135                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      292120135                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     31934881                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     31934881                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 716460647500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 716460647500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    324055016                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    324055016                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.098548                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.098548                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22435.049860                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22435.049860                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8700530                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8700530                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23234351                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23234351                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 364773961500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 364773961500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071699                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071699                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15699.769772                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15699.769772                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    119877691                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     119877691                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7271186                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7271186                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 349800405025                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 349800405025                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127148877                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127148877                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.057186                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.057186                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48107.750926                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48107.750926                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4338455                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4338455                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2932731                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2932731                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 111079651475                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 111079651475                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023065                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023065                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37875.840462                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37875.840462                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2417                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2417                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          740                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          740                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7092500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7092500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.234400                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.234400                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9584.459459                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9584.459459                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          722                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          722                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005702                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005702                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 72916.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72916.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2935                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2935                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       733000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       733000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3090                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3090                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050162                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050162                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4729.032258                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4729.032258                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       579000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       579000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.050162                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050162                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3735.483871                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3735.483871                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054094                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054094                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757370                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757370                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65133699000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65133699000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811464                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811464                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418098                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418098                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85999.840237                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85999.840237                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757370                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757370                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64376329000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64376329000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418098                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418098                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84999.840237                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84999.840237                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987689                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439980174                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26924206                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.341435                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987689                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999615                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999615                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932967446                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932967446                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29738570                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24781952                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10597                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              340539                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54871658                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29738570                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24781952                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10597                       # number of overall hits
system.l2.overall_hits::.cpu1.data             340539                       # number of overall hits
system.l2.overall_hits::total                54871658                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             46556                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2131629                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1437521                       # number of demand (read+write) misses
system.l2.demand_misses::total                3617702                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            46556                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2131629                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1996                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1437521                       # number of overall misses
system.l2.overall_misses::total               3617702                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4270021998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 223556172875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    188289497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 158346584055                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     386361068425                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4270021998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 223556172875                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    188289497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 158346584055                       # number of overall miss cycles
system.l2.overall_miss_latency::total    386361068425                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29785126                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        26913581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           12593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1778060                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58489360                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29785126                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       26913581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          12593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1778060                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58489360                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001563                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079203                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.158501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.808477                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061852                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001563                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079203                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.158501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.808477                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061852                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91717.974010                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104875.741921                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94333.415331                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110152.536245                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106797.372593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91717.974010                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104875.741921                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94333.415331                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110152.536245                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106797.372593                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             710902                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     21221                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.499929                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8528621                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2795454                       # number of writebacks
system.l2.writebacks::total                   2795454                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            121                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         155450                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          65503                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              221141                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           121                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        155450                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         65503                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             221141                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        46435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1976179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1372018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3396561                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        46435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1976179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1372018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9179779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12576340                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3798689001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 191446681351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    165419997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 138288100802                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 333698891151                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3798689001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 191446681351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    165419997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 138288100802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 850549134551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1184248025702                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.073427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.153180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.771638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058071                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.073427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.153180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.771638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215019                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81806.589878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96877.196525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85754.275272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100791.754046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98246.105738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81806.589878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96877.196525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85754.275272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100791.754046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92654.641746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94164.759040                       # average overall mshr miss latency
system.l2.replacements                       16247994                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6480070                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6480070                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6480070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6480070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51850119                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51850119                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51850119                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51850119                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9179779                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9179779                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 850549134551                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 850549134551                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92654.641746                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92654.641746                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 71                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       122500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       183500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.939394                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.922078                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3062.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1967.741935                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2584.507042                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       803000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       611500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1414500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.939394                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.922078                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20075                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19725.806452                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19922.535211                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       138500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       217500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19772.727273                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2270722                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           134454                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2405176                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1411746                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1095877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2507623                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 144811325990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 115072995078                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  259884321068                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3682468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1230331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4912799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.383370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.890717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.510427                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102576.048376                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105005.393012                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103637.716303                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        71002                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        29061                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           100063                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1340744                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1066816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2407560                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 125123056148                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 101255696642                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 226378752790                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.364088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.867097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.490059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93323.599545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94913.927652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94028.291212                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29738570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10597                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29749167                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        46556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            48552                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4270021998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    188289497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4458311495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29785126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        12593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29797719                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.158501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001629                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91717.974010                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94333.415331                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91825.496272                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          121                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           188                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        46435                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1929                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        48364                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3798689001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    165419997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3964108998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.153180                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81806.589878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85754.275272                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81964.043462                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     22511230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       206085                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22717315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       719883                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       341644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1061527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  78744846885                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  43273588977                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 122018435862                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23231113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       547729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23778842                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.623746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044642                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109385.618059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 126662.809758                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114946.144433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        84448                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        36442                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       120890                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       635435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       305202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       940637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66323625203                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  37032404160                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 103356029363                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.557214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039558                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104375.152774                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121337.357422                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109878.762331                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          106                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               130                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          531                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          144                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             675                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7733978                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1231983                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8965961                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          637                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          168                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           805                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.833595                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.838509                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14564.930320                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8555.437500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13282.905185                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          111                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           24                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          135                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          420                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          120                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          540                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8455472                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2466487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10921959                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.659341                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.670807                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20132.076190                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20554.058333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20225.850000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999926                       # Cycle average of tags in use
system.l2.tags.total_refs                   125641159                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16248259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.732592                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.552602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.695150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.037774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.114658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.592800                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.430509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.172465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.321763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 950811867                       # Number of tag accesses
system.l2.tags.data_accesses                950811867                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2971840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     126634560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        123456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      87878144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    578550976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          796158976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2971840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       123456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3095296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    178909056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       178909056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          46435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1978665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1373096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9039859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12439984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2795454                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2795454                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2843467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        121164375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           118123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         84082105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    553559530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             761767600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2843467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       118123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2961590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171180790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171180790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171180790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2843467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       121164375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          118123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        84082105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    553559530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            932948390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2742071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     46434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1908379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1348595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9028204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008269802000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168324                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168324                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21065326                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2582497                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12439985                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2795454                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12439985                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2795454                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 106445                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 53383                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            644957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            654325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            637199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            750278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1371579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            768663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            834066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            789703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            754461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            890871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           785530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           735742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           671631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           678448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           721292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           644795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            139220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            135015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            129320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            155285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            214079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            196601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            245368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           211449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           186035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           153136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           155727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           179321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           139969                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 526553638840                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61667700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            757807513840                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42692.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61442.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10121742                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1619484                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12439985                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2795454                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1829464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1966369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1418060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1083845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  719319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  688368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  656022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  611113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  530883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  422713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 437487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 853899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 393963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 203327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 171885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 148909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 120658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  68462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 121042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 148657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 159788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 165209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 168378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 170810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 173463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 177609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 184569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 176343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 174237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 169486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 166152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3334351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    289.362141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.418940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.573343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1046418     31.38%     31.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1094941     32.84%     64.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       261174      7.83%     72.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       182125      5.46%     77.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       230132      6.90%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       116796      3.50%     87.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        60731      1.82%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32731      0.98%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       309303      9.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3334351                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.272427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    740.800793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       168323    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168324                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.290315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.270585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.845377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146892     87.27%     87.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3424      2.03%     89.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12158      7.22%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3658      2.17%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1395      0.83%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              442      0.26%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              201      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              110      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               28      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168324                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              789346560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6812480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175491264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               796159040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            178909056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       755.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    761.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1045146796500                       # Total gap between requests
system.mem_ctrls.avgGap                      68599.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2971776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    122136256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       123392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     86310080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    577805056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175491264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2843405.325694684871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 116860382.737733066082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 118061.882843161307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 82581776.396718427539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 552845831.396348714828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167910634.809114784002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        46435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1978665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1373096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9039860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2795454                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1870920800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 109960362126                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     84615384                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  81370462798                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 564521152732                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25097291338745                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40291.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55573.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43864.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59260.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62448.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8977894.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12097844640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6430134150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         42002977800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7660903320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82502512560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     208434404010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     225812665920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       584941442400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.673950                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 584600689600                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34899540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 425646578400                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11709521460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6223727895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46058497800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6652602900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82502512560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     323792065350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     128669372160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       605608300125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.448069                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 330833161798                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34899540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 679414106202                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10232039823.529411                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46908951123.101074                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        38500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 346825373000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   175423423000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 869723385000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13262313                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13262313                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13262313                       # number of overall hits
system.cpu1.icache.overall_hits::total       13262313                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13823                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13823                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13823                       # number of overall misses
system.cpu1.icache.overall_misses::total        13823                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    370401000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    370401000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    370401000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    370401000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13276136                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13276136                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13276136                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13276136                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001041                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26795.992187                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26795.992187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26795.992187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26795.992187                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        12561                       # number of writebacks
system.cpu1.icache.writebacks::total            12561                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1230                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1230                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1230                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1230                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        12593                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12593                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        12593                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12593                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    330134500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    330134500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    330134500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    330134500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000949                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000949                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000949                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000949                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26215.715080                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26215.715080                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26215.715080                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26215.715080                       # average overall mshr miss latency
system.cpu1.icache.replacements                 12561                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13262313                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13262313                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13823                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13823                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    370401000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    370401000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13276136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13276136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26795.992187                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26795.992187                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1230                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1230                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        12593                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12593                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    330134500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    330134500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000949                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000949                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26215.715080                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26215.715080                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.207281                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13124776                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12561                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1044.883051                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        320326500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.207281                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975228                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975228                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26564865                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26564865                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16227128                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16227128                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16227128                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16227128                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3996101                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3996101                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3996101                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3996101                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 412776275383                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 412776275383                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 412776275383                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 412776275383                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20223229                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20223229                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20223229                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20223229                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197600                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197600                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197600                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197600                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103294.755409                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103294.755409                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103294.755409                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103294.755409                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1400869                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       276549                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            24281                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2199                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.694041                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   125.761255                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1777544                       # number of writebacks
system.cpu1.dcache.writebacks::total          1777544                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2916028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2916028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2916028                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2916028                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1080073                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1080073                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1080073                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1080073                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103475809466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103475809466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103475809466                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103475809466                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053408                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053408                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053408                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053408                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95804.459019                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95804.459019                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95804.459019                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95804.459019                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1777544                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14545477                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14545477                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2362105                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2362105                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 222777249500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 222777249500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16907582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16907582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.139707                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139707                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 94313.017203                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94313.017203                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1814044                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1814044                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       548061                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       548061                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  46778601000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  46778601000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032415                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032415                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85352.909621                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85352.909621                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1681651                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1681651                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1633996                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1633996                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 189999025883                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 189999025883                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3315647                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3315647                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.492814                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.492814                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116278.758261                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116278.758261                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1101984                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1101984                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       532012                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       532012                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56697208466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56697208466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160455                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160455                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106571.296260                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106571.296260                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7520500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7520500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.377682                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.377682                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42730.113636                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42730.113636                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3595000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3595000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100858                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100858                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76489.361702                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76489.361702                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       640500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       640500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.248869                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248869                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5822.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5822.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       532500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       532500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248869                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248869                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4840.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4840.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        68000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        68000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        66000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        66000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103640                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103640                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707558                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707558                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62964604500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62964604500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390657                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390657                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88988.612241                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88988.612241                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707558                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707558                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62257046500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62257046500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390657                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390657                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87988.612241                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87988.612241                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.762682                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19117532                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1787524                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.694979                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        320338000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.762682                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.930084                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.930084                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45858220                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45858220                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1045146808000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53577410                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9275524                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     52010124                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13452540                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15461871                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            626                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4931288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4931288                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29797719                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23779692                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          805                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          805                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89355344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80753901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        37747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5343595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175490587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3812493952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3445029824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1609856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    227558208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7486691840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31729751                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180147392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         90224310                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.047254                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.215637                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               86027505     95.35%     95.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4130133      4.58%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  66672      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           90224310                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116998030989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40390237832                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44686369101                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2681887777                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          18930418                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10506                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1168897944500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 419541                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715496                       # Number of bytes of host memory used
host_op_rate                                   421571                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3006.17                       # Real time elapsed on the host
host_tick_rate                               41165726                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261210027                       # Number of instructions simulated
sim_ops                                    1267315171                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123751                       # Number of seconds simulated
sim_ticks                                123751136500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.249382                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12704682                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14396341                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           586825                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18123271                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1474999                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1491334                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16335                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25039918                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6455                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4444                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           526231                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20721969                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4085789                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2602642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11875717                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            82076332                       # Number of instructions committed
system.cpu0.commit.committedOps              83373337                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    239670663                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.347866                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.242117                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    209184976     87.28%     87.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13072703      5.45%     92.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7084156      2.96%     95.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3688111      1.54%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1384715      0.58%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       361881      0.15%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       624912      0.26%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       183420      0.08%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4085789      1.70%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    239670663                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2458631                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78251015                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18918628                       # Number of loads committed
system.cpu0.commit.membars                    1946379                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1946862      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60547208     72.62%     74.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     74.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18922760     22.70%     97.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1870689      2.24%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83373337                       # Class of committed instruction
system.cpu0.commit.refs                      20793827                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   82076332                       # Number of Instructions Simulated
system.cpu0.committedOps                     83373337                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.995182                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.995182                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            185878400                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                60888                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12120036                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              97131327                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                14054782                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 39247583                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                526981                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               117087                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1794202                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25039918                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16111524                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    220284890                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               141536                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     100271562                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          388                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1175272                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.101857                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20628885                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14179681                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.407884                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         241501948                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.420953                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.838612                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               175950497     72.86%     72.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39390844     16.31%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20709243      8.58%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3767265      1.56%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  286106      0.12%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  680929      0.28%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   22487      0.01%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  690720      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3857      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           241501948                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1419                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     933                       # number of floating regfile writes
system.cpu0.idleCycles                        4331589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              554042                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22700598                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.377022                       # Inst execution rate
system.cpu0.iew.exec_refs                    23882937                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2070257                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                7740911                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21905288                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            700878                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           143636                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2189927                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95133234                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21812680                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           414480                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92684574                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 86126                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             29884550                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                526981                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             30030079                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       269086                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           46619                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          151                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          467                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2794                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2986660                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       314728                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           467                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       326339                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        227703                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 70097405                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91495161                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753453                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 52815086                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.372183                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91601888                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               119680184                       # number of integer regfile reads
system.cpu0.int_regfile_writes               67019965                       # number of integer regfile writes
system.cpu0.ipc                              0.333870                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.333870                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1947303      2.09%      2.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             67015414     71.98%     74.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28602      0.03%     74.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57124      0.06%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 48      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                558      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                54      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21978284     23.61%     97.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2070809      2.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            369      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              93099053                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1565                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3082                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1502                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1739                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     292267                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003139                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 230501     78.87%     78.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    33      0.01%     78.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    119      0.04%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 54621     18.69%     97.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6945      2.38%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               32      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91442452                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         428017474                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91493659                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106891847                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  92424734                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 93099053                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2708500                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11759900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            28234                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        105858                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4700874                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    241501948                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.385500                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.910714                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          188056091     77.87%     77.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           30508915     12.63%     90.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15144644      6.27%     96.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2747601      1.14%     97.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2966547      1.23%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             720326      0.30%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1043765      0.43%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             184833      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             129226      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      241501948                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.378708                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           861305                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          136355                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21905288                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2189927                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2090                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       245833537                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1668870                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               39488190                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60716514                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                488747                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14939633                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              20774234                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               101907                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            124802353                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              96090516                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70386291                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 39906821                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1170369                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                526981                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23455658                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9669782                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1550                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       124800803                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     123184665                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            695864                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5728577                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        695734                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   330829599                       # The number of ROB reads
system.cpu0.rob.rob_writes                  192394307                       # The number of ROB writes
system.cpu0.timesIdled                         169035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  376                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.473850                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13019860                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14233423                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           616796                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17834811                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1057362                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1059159                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1797                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24157997                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1051                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1037                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           615684                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18836517                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3477076                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2367402                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15191671                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73327990                       # Number of instructions committed
system.cpu1.commit.committedOps              74510757                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190037380                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.392085                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.290649                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    161838008     85.16%     85.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12384693      6.52%     91.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6563576      3.45%     95.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3699835      1.95%     97.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1136789      0.60%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       261172      0.14%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       503834      0.27%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       172397      0.09%     98.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3477076      1.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190037380                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1681248                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69598231                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16369789                       # Number of loads committed
system.cpu1.commit.membars                    1774265                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1774265      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55005142     73.82%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16370826     21.97%     98.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1360348      1.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74510757                       # Class of committed instruction
system.cpu1.commit.refs                      17731174                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73327990                       # Number of Instructions Simulated
system.cpu1.committedOps                     74510757                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.628457                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.628457                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            140086698                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1211                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12323746                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              91926086                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10419853                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39635666                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                615995                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1975                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1529533                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24157997                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14867420                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    176477214                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                73533                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      95566593                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1234214                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.125340                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15193417                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14077222                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.495833                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192287745                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.503867                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.893520                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               130076778     67.65%     67.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36760049     19.12%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20395431     10.61%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3556839      1.85%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  147709      0.08%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  690774      0.36%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     338      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  659358      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     469      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192287745                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         451693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              658904                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21272194                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.443275                       # Inst execution rate
system.cpu1.iew.exec_refs                    20753732                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1390784                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                8906560                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20132052                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            652993                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           136027                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1516877                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           89599616                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19362948                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           512462                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85436581                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                133974                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             17041474                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                615995                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17241328                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        65472                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             649                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3762263                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       155492                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            44                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       376088                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        282816                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65288347                       # num instructions consuming a value
system.cpu1.iew.wb_count                     84633691                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.747525                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48804694                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.439109                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      84787051                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               110917874                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62024070                       # number of integer regfile writes
system.cpu1.ipc                              0.380451                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.380451                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1774553      2.06%      2.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63265829     73.61%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 103      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19517901     22.71%     98.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1390561      1.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85949043                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     320079                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003724                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 294319     91.95%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 25718      8.03%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   42      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              84494569                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         364564058                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     84633691                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        104688507                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87053027                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85949043                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2546589                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15088859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            58148                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        179187                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6472141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192287745                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.446981                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.973613                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          143890474     74.83%     74.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26280223     13.67%     88.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15039484      7.82%     96.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2536936      1.32%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2440445      1.27%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             765584      0.40%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1065677      0.55%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             156094      0.08%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             112828      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192287745                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.445934                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           829802                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          142237                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20132052                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1516877                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    288                       # number of misc regfile reads
system.cpu1.numCycles                       192739438                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    54664732                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               29913183                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53972342                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                589646                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11128542                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9993420                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                82599                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            118730446                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              90785544                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66413275                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40147187                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1166052                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                615995                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12650773                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12440933                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       118730446                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      97832065                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            654255                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3941955                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        654264                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   276261718                       # The number of ROB reads
system.cpu1.rob.rob_writes                  181732207                       # The number of ROB writes
system.cpu1.timesIdled                           4434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7145002                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2809325                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10397660                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1869                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                665066                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8409796                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16770081                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       115108                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        62238                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3312752                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2383208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6627101                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2445446                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8380610                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       259768                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8100797                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              968                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1231                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26299                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8380609                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           407                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25176987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25176987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    554667264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               554667264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1438                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8409514                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8409514    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8409514                       # Request fanout histogram
system.membus.respLayer1.occupancy        43098816477                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         19184601957                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   123751136500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   123751136500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 84                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        19868000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   20274008.961073                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        89000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     47240000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   122916680500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    834456000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15855664                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15855664                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15855664                       # number of overall hits
system.cpu0.icache.overall_hits::total       15855664                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       255860                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        255860                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       255860                       # number of overall misses
system.cpu0.icache.overall_misses::total       255860                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5642101998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5642101998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5642101998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5642101998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16111524                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16111524                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16111524                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16111524                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015881                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015881                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015881                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015881                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22051.520355                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22051.520355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22051.520355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22051.520355                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1543                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.774194                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       220764                       # number of writebacks
system.cpu0.icache.writebacks::total           220764                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        35086                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        35086                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        35086                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        35086                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       220774                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       220774                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       220774                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       220774                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4839733498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4839733498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4839733498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4839733498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013703                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013703                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013703                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013703                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21921.664227                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21921.664227                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21921.664227                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21921.664227                       # average overall mshr miss latency
system.cpu0.icache.replacements                220764                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15855664                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15855664                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       255860                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       255860                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5642101998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5642101998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16111524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16111524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015881                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015881                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22051.520355                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22051.520355                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        35086                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        35086                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       220774                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       220774                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4839733498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4839733498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013703                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013703                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21921.664227                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21921.664227                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.997588                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16076743                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           220807                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            72.809028                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.997588                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999925                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999925                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32443823                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32443823                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17532505                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17532505                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17532505                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17532505                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4057725                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4057725                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4057725                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4057725                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 304873327868                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 304873327868                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 304873327868                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 304873327868                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21590230                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21590230                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21590230                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21590230                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.187943                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.187943                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.187943                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.187943                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75134.053655                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75134.053655                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75134.053655                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75134.053655                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     20879805                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         6775                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           336159                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            150                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.112884                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    45.166667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1914942                       # number of writebacks
system.cpu0.dcache.writebacks::total          1914942                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2148957                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2148957                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2148957                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2148957                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1908768                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1908768                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1908768                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1908768                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 164874635979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 164874635979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 164874635979                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 164874635979                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088409                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088409                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088409                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088409                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86377.514700                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86377.514700                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86377.514700                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86377.514700                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1914942                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16746922                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16746922                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3623513                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3623513                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 277522507000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 277522507000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20370435                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20370435                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.177881                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.177881                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76589.350445                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76589.350445                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1767960                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1767960                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1855553                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1855553                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 161899589500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 161899589500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091090                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091090                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 87251.395945                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87251.395945                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       785583                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        785583                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       434212                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       434212                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  27350820868                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  27350820868                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1219795                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1219795                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.355971                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.355971                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62989.555489                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62989.555489                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       380997                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       380997                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53215                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53215                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2975046479                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2975046479                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043626                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043626                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55906.163281                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55906.163281                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       650978                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       650978                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12995                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12995                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    219074500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    219074500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       663973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       663973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.019572                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019572                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 16858.368603                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16858.368603                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6020                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6020                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6975                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6975                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    175511500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    175511500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010505                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010505                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25162.939068                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25162.939068                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       649864                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       649864                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1095                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1095                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21976500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21976500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       650959                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       650959                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001682                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001682                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 20069.863014                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20069.863014                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1095                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1095                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     20882500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     20882500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001682                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001682                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 19070.776256                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19070.776256                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3729                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3729                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          715                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          715                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     15441500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     15441500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4444                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4444                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.160891                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.160891                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21596.503497                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21596.503497                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          715                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          715                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     14726500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     14726500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.160891                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.160891                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20596.503497                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20596.503497                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994929                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20756739                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1915903                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.833920                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994929                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47735083                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47735083                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              197788                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              482667                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1049                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              286539                       # number of demand (read+write) hits
system.l2.demand_hits::total                   968043                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             197788                       # number of overall hits
system.l2.overall_hits::.cpu0.data             482667                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1049                       # number of overall hits
system.l2.overall_hits::.cpu1.data             286539                       # number of overall hits
system.l2.overall_hits::total                  968043                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             22981                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1431192                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3720                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            877092                       # number of demand (read+write) misses
system.l2.demand_misses::total                2334985                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            22981                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1431192                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3720                       # number of overall misses
system.l2.overall_misses::.cpu1.data           877092                       # number of overall misses
system.l2.overall_misses::total               2334985                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1983087500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 155813716459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    333517000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 101541142180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     259671463139                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1983087500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 155813716459                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    333517000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 101541142180                       # number of overall miss cycles
system.l2.overall_miss_latency::total    259671463139                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          220769                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1913859                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4769                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1163631                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3303028                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         220769                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1913859                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4769                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1163631                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3303028                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.104095                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.747804                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.780038                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.753754                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.706923                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.104095                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.747804                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.780038                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.753754                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.706923                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86292.480745                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108869.890594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89655.107527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115770.229554                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111209.049796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86292.480745                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108869.890594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89655.107527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115770.229554                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111209.049796                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             796835                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     45107                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      17.665440                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5740561                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              259767                       # number of writebacks
system.l2.writebacks::total                    259767                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          86857                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          24816                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              111953                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         86857                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         24816                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             111953                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        22767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1344335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       852276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2223032                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        22767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1344335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       852276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6229227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8452259                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1742834001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 136762914202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    294388000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  91428753801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 230228890004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1742834001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 136762914202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    294388000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  91428753801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 555434209812                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 785663099816                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.103126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.702421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.766198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.732428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.673029                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.103126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.702421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.766198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.732428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.558943                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76550.885097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101732.763189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80565.955118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107275.992520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103565.261321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76550.885097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101732.763189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80565.955118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107275.992520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89165.832263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92953.031825                       # average overall mshr miss latency
system.l2.replacements                       10751022                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       317726                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           317726                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       317727                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       317727                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2878256                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2878256                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2878258                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2878258                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6229227                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6229227                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 555434209812                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 555434209812                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89165.832263                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89165.832263                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   34                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                180                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              214                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.867347                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.818966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.841121                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1076.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   621.052632                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   836.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           180                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1712500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1898000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3610500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.867347                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.818966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.841121                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20147.058824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19978.947368                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20058.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           209                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                219                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          536                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              580                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1536000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1536000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          745                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            799                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.719463                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.814815                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.725907                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2865.671642                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2648.275862                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          533                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          577                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10954500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       875500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11830000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.715436                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.814815                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.722153                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20552.532833                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19897.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20502.599653                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            22811                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16415                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39226                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29805                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23254                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               53059                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2631065500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2162942997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4794008497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39669                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.566463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.586201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.574947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88275.977185                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93013.803948                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90352.409525                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        14077                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        12733                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            26810                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        15728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1519759000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1173816998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2693575998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.298920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.265220                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.284434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96627.606816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111568.957133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102616.328165                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        197788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1049                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             198837                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        22981                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3720                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            26701                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1983087500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    333517000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2316604500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       220769                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4769                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         225538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.104095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.780038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.118388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86292.480745                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89655.107527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86760.964009                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          214                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           280                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        22767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3654                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        26421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1742834001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    294388000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2037222001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.103126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.766198                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.117147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76550.885097                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80565.955118                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77106.165588                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       459856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       270124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            729980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1401387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       853838                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2255225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 153182650959                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  99378199183                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 252560850142                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1861243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1123962                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2985205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.752931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.759668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.755467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109307.886372                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116389.993398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111989.202914                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        72780                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12083                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        84863                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1328607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       841755                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2170362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 135243155202                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  90254936803                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 225498092005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.713828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.748918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.727040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101793.197840                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107222.335244                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103898.838998                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          191                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               191                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          408                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             408                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        43000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        43000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          599                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           599                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.681135                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.681135                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data   105.392157                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   105.392157                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          407                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          407                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7819500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7819500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.679466                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.679466                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19212.530713                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19212.530713                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999636                       # Cycle average of tags in use
system.l2.tags.total_refs                    12572253                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10751278                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.169373                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.237470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.261266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.157942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.913224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    42.418580                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.206835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.080593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.045519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.662790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62756326                       # Number of tag accesses
system.l2.tags.data_accesses                 62756326                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1457088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      86114176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        233856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54553728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    395683136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          538041984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1457088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       233856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1690944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16625152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16625152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          22767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1345534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         852402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6182549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8406906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       259768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             259768                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11774340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        695865739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1889728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        440834158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3197410118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4347774083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11774340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1889728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13664068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134343429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134343429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134343429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11774340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       695865739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1889728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       440834158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3197410118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4482117512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    255667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     22767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1336381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    849607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6175243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002134787250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15426                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15426                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12298364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             241680                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8406905                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     259770                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8406905                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   259770                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19253                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4103                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            414747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            427790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            411748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            425433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            425404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            628146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            861203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            785046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            626207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            612225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           530533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           482640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           440760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           431763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           438903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           445104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11683                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 341232137231                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                41938260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            498500612231                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40682.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59432.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7224971                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  231626                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8406905                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               259770                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  782936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  858835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  680827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  650977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  614579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  594226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  563409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  520819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  457416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  406766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 415975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 701244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 515145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 211709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 163960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 122702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  80898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  40893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1186727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    466.133963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   311.697722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.268903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       120557     10.16%     10.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       365140     30.77%     40.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       118719     10.00%     50.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        97636      8.23%     59.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        97040      8.18%     67.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        49369      4.16%     71.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28378      2.39%     73.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25459      2.15%     76.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       284429     23.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1186727                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     543.736549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    162.221418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2393.198376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        15224     98.69%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           43      0.28%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           11      0.07%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            3      0.02%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.01%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335           13      0.08%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383           14      0.09%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431           22      0.14%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479           22      0.14%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            5      0.03%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575            7      0.05%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623            7      0.05%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671           22      0.14%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719           10      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            5      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            4      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            5      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            4      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15426                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.573836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.538563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.140173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11508     74.60%     74.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              528      3.42%     78.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2552     16.54%     94.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              523      3.39%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              160      1.04%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               57      0.37%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               37      0.24%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.17%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.11%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15426                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              536809728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1232192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16362752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               538041920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16625280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4337.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       132.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4347.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  123751015500                       # Total gap between requests
system.mem_ctrls.avgGap                      14278.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1457088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     85528384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       233856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54374848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    395215552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16362752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11774340.351209623739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 691132109.320062756538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1889728.099587998586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 439388675.836524546146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3193631696.465268611908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 132223044.270789384842                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        22767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1345534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       852402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6182548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       259770                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    799821798                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  81023890649                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    142198323                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  56055546934                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 360479154527                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3006989219237                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35130.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60216.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38915.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65761.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58305.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11575583.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4072741680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2164721130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         28618083900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          601417080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9769088160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      54686326110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1468793280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       101381171340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        819.234265                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3320214613                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4132440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 116298481887                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4400460540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2338907835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31269751380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          733169880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9769088160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      55038757680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1172008800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       104722144275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        846.231778                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2557206616                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4132440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 117061489884                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                420                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          211                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    129770251.184834                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   235896742.865796                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          211    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    707379000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            211                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96369613500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  27381523000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14862406                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14862406                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14862406                       # number of overall hits
system.cpu1.icache.overall_hits::total       14862406                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5014                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5014                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5014                       # number of overall misses
system.cpu1.icache.overall_misses::total         5014                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    372413500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    372413500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    372413500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    372413500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14867420                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14867420                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14867420                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14867420                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000337                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000337                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000337                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000337                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74274.730754                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74274.730754                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74274.730754                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74274.730754                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4769                       # number of writebacks
system.cpu1.icache.writebacks::total             4769                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          245                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          245                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          245                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          245                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4769                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4769                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4769                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4769                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    352608000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    352608000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    352608000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    352608000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000321                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000321                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000321                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000321                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73937.513105                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73937.513105                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73937.513105                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73937.513105                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4769                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14862406                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14862406                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5014                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5014                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    372413500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    372413500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14867420                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14867420                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000337                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000337                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74274.730754                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74274.730754                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          245                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          245                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4769                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4769                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    352608000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    352608000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73937.513105                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73937.513105                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15017305                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4801                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3127.953551                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29739609                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29739609                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15996469                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15996469                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15996469                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15996469                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3353607                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3353607                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3353607                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3353607                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 261171686496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 261171686496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 261171686496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 261171686496                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19350076                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19350076                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19350076                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19350076                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.173312                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.173312                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.173312                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.173312                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77877.845107                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77877.845107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77877.845107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77877.845107                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6173141                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        17996                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            75547                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            245                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.712590                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.453061                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1163180                       # number of writebacks
system.cpu1.dcache.writebacks::total          1163180                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2196503                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2196503                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2196503                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2196503                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1157104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1157104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1157104                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1157104                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 107061422498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 107061422498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 107061422498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 107061422498                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059798                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059798                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059798                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059798                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92525.323997                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92525.323997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92525.323997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92525.323997                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1163180                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15613781                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15613781                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2967759                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2967759                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 235567788000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 235567788000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18581540                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18581540                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.159715                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159715                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79375.646068                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79375.646068                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1850345                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1850345                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1117414                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1117414                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 104667870000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 104667870000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.060136                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.060136                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93669.732078                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93669.732078                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       382688                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        382688                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       385848                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       385848                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  25603898496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  25603898496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       768536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       768536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.502056                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.502056                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66357.473658                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66357.473658                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       346158                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       346158                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39690                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39690                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2393552498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2393552498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051644                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051644                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 60306.185387                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60306.185387                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583866                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583866                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    215118500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    215118500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       592016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       592016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013767                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013767                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26394.907975                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26394.907975                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8031                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8031                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    197262500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    197262500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013566                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013566                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24562.632300                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24562.632300                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       591423                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       591423                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          363                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          363                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2774500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2774500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       591786                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       591786                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000613                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000613                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7643.250689                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7643.250689                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          363                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          363                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2418500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2418500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000613                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000613                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6662.534435                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6662.534435                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       234500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       234500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       227500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       227500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          512                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            512                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          525                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          525                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      9489000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      9489000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1037                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1037                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.506268                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.506268                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 18074.285714                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 18074.285714                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          525                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          525                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      8964000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      8964000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.506268                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.506268                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 17074.285714                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 17074.285714                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.818524                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18340138                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1165287                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.738730                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.818524                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994329                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994329                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42235091                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42235091                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 123751136500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3213416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       577494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2985928                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10491255                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10662205                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             998                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1450                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2448                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92653                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92653                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        225544                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2987872                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          599                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          599                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       662308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5747797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3493007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9917419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28258112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    245043264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       610432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    148915904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              422827712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21417711                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16820224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24730106                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.106134                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.316074                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               22167638     89.64%     89.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2500230     10.11%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  62238      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24730106                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6624009365                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2875493106                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         331297230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1749124796                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7185935                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
