FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2020 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: AMD
 *
 */
/* bench 4568.3.0 c04e5ea4931a */
/* bench 4568.3.1 c18fef9298a0 */
/* bench 4568.3.2 b373c39970d6 */
/* bench 4568.3.3 c7d83c6e8fe5 */
/* bench 4568.3.4 fa3a509ae9f8 */
/* bench 8864.2.0 ca20e6d61de1 */
/* bench 8864.2.1 f120c92dfd85 */
/* bench 8864.2.2 ede24a7e23df */
/* bench 8864.2.3 56de202f24b8 */
/* bench 8864.2.4 ab7780f4acec */
/* bench 8864.2.5 e662001ae4c2 */
/* bench 8864.2.6 0fa443690ab1 */
/* bench 8864.2.7 89dac4be9f28 */
/* bench 8864.2.8 04aca5734a5f */
/* bench 8864.2.9 1dc5a0e4aeef */
/* bench 8864.2.10 386dc9357003 */
/* bench 8864.2.11 0fccaa6fa5bf */
/* bench 8864.2.12 6368fddb3bc4 */
/* bench 8864.2.13 777516b6816a */
/* bench 8864.2.14 fed8626b1045 */
/* bench 4568.3.6 067e50861390 */
/* bench 4568.3.7 fdeca23da2b3 */
/* bench 4568.3.8 29bd090f3c85 */
/* bench 4568.3.9 11cd7aa81a84 */
/* bench 23424.0.0 cc4bdfc3d64b */
/* bench 23424.0.1 482d4d17c3f6 */
/* bench 23424.0.2 c26c1f2089d3 */
/* bench 23424.0.3 439db6e54316 */
/* bench 23424.0.4 985025f10998 */

void dcn302_dpp_pg_control(struct dce_hwseq *hws, unsigned int dpp_inst, bool power_on);
void dcn302_hubp_pg_control(struct dce_hwseq *hws, unsigned int hubp_inst, bool power_on);
void dcn302_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on);

#endif /* __DC_HWSS_DCN302_H__ */
