I 000047 55 779           1541376156408 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541376156409 2018.11.04 22:02:36)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 9b9ccb94cdcccb8d9ece89c1cb9d9f9d9f9d9e9c99)
	(_ent
		(_time 1541373662817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541376156428 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541376156429 2018.11.04 22:02:36)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code bbbcebefbaedeaadbbeff8e0efbdbabde8bcbebdba)
	(_ent
		(_time 1541373662839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 954           1541376156444 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541376156445 2018.11.04 22:02:36)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code cacd9a9fc89c9bdccfc4df9098cccbcc99cdcfccce)
	(_ent
		(_time 1541373662854)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(131842)
		(131843)
		(131586)
		(197122)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 8311          1541376156465 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541376156466 2018.11.04 22:02:36)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code dadd8f888a8c8accdedeca808adddedcd2dcdedcdb)
	(_ent
		(_time 1541373662884)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 1156          1541376156479 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541376156480 2018.11.04 22:02:36)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code eaedbfb9efbdbbfcbfbefeb0efecefecbeeceeecbe)
	(_ent
		(_time 1541373662910)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541376156498 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541376156499 2018.11.04 22:02:36)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code f9feaea9a3aefbeef8ffeba3aeffaaffaffef9fefb)
	(_ent
		(_time 1541373662927)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 6602          1541376156512 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541376156513 2018.11.04 22:02:36)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 090e520f545e581f5e0f10530c0f0c0f5d0f000f5d)
	(_ent
		(_time 1541373662941)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1435          1541376156527 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541376156528 2018.11.04 22:02:36)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 181f1e1f114f450e4c4d0c424c1e1b1e4c1e191e11)
	(_ent
		(_time 1541376156525)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 4147          1541376156540 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541376156541 2018.11.04 22:02:36)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 282f2e2c297e7c3f297c6c72702f282f2b2e7c2e21)
	(_ent
		(_time 1541373662970)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 891           1541376156546 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541376156547 2018.11.04 22:02:36)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 282f2e2d257e743b2a7d6c737c2f202b2a2e7c2f2d)
	(_ent
		(_time 1541373662977)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1618          1541376156558 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541376156559 2018.11.04 22:02:36)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 383e683d356f6b2e3c3d21623a3e3d3f3a3e3d3e3f)
	(_ent
		(_time 1541373662990)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 811           1541376156571 behave
(_unit VHDL(signext 0 4(behave 0 9))
	(_version vde)
	(_time 1541376156572 2018.11.04 22:02:36)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 47411645491014511210521c1e40434044414e4140)
	(_ent
		(_time 1541373663002)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
I 000047 55 739           1541376156599 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541376156600 2018.11.04 22:02:36)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 676136673335317064302438346064613464656064)
	(_ent
		(_time 1541373663014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000045 55 1738          1541376156650 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541376156651 2018.11.04 22:02:36)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 9593c39a95c3c28293c787cfc193c09396939d9291)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000045 55 2908          1541376156671 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541376156672 2018.11.04 22:02:36)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code a5a3f3f2f6f3f1b2a3a0e3fef4a2a1a3f3a2a5a2a1)
	(_ent
		(_time 1541373663041)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000047 55 8311          1541376156699 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541376156700 2018.11.04 22:02:36)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code c4c39291c19294d2c0c0d49e94c3c0c2ccc2c0c2c5)
	(_ent
		(_time 1541373662884)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2778          1541376156713 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541376156714 2018.11.04 22:02:36)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code d4d385868683d5c3d2d1c68ed3d287d287d2d1d3d6)
	(_ent
		(_time 1541373662866)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000045 55 1738          1541376156724 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541376156725 2018.11.04 22:02:36)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code e4e2b2b7e5b2b3f3e2b6f6beb0e2b1e2e7e2ece3e0)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541376741584 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541376741585 2018.11.04 22:12:21)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 7f797e7e7d282e69287966257a797a792b7976792b)
	(_ent
		(_time 1541373662941)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541376741606 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541376741607 2018.11.04 22:12:21)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 8f89d380dcd9d39c8ddacbd4db88878c8d89db888a)
	(_ent
		(_time 1541373662977)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 811           1541376741618 behave
(_unit VHDL(signext 0 4(behave 0 9))
	(_version vde)
	(_time 1541376741619 2018.11.04 22:12:21)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 9e999591c2c9cd88cbc98bc5c7999a999d98979899)
	(_ent
		(_time 1541373663002)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
I 000047 55 739           1541376741630 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541376741631 2018.11.04 22:12:21)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code aea9a5f9a8fcf8b9adf9edf1fda9ada8fdadaca9ad)
	(_ent
		(_time 1541373663014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541376741646 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541376741647 2018.11.04 22:12:21)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code bdbab7e9eceaeeabb9b8a4e7bfbbb8babfbbb8bbba)
	(_ent
		(_time 1541373662990)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1460          1541376741659 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541376741660 2018.11.04 22:12:21)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code bdbbe1e9e8eae0abe9eea9e7e9bbbebbe9bbbcbbb4)
	(_ent
		(_time 1541376156524)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(33751555 50463234 3)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541376741675 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541376741676 2018.11.04 22:12:21)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code dddbd18fdd8a8ccb8889c987d8dbd8db89dbd9db89)
	(_ent
		(_time 1541373662910)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541376741690 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541376741691 2018.11.04 22:12:21)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code eceae2bfecbbeefbedeafeb6bbeabfeabaebecebee)
	(_ent
		(_time 1541373662927)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541376741705 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541376741706 2018.11.04 22:12:21)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code eceae5bfecbabdfaecb8afb7b8eaedeabfebe9eaed)
	(_ent
		(_time 1541373662839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541376741719 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541376741720 2018.11.04 22:12:21)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code fcfaf5acfcaaadeaf9f3e9a6aefafdfaaffbf9faf8)
	(_ent
		(_time 1541373662854)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541376741732 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541376741733 2018.11.04 22:12:21)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 0c0a040a5b5b5c1a09591e565c0a080a080a090b0e)
	(_ent
		(_time 1541373662817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8311          1541376741745 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541376741746 2018.11.04 22:12:21)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 1b1d161c484d4b0d1f1f0b414b1c1f1d131d1f1d1a)
	(_ent
		(_time 1541373662884)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2784          1541376741771 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541376741772 2018.11.04 22:12:21)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 3a3c303f3d6d3b2d3c3f28603d3c693c693c3f3d38)
	(_ent
		(_time 1541373662866)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4147          1541376741800 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541376741801 2018.11.04 22:12:21)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 4a4c1748121c1e5d4b1e0e10124d4a4d494c1e4c43)
	(_ent
		(_time 1541373662970)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541376741806 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541376741807 2018.11.04 22:12:21)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 5a5d57595d0c0e4d5c5f1c010b5d5e5c0c5d5a5d5e)
	(_ent
		(_time 1541373663041)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541376741812 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541376741813 2018.11.04 22:12:21)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 5a5d57590e0c0d4d5c0848000e5c0f5c595c525d5e)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541377240077 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541377240078 2018.11.04 22:20:40)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code b3e4b9e7e4e4e2a5e4b5aae9b6b5b6b5e7b5bab5e7)
	(_ent
		(_time 1541373662941)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541377240103 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541377240104 2018.11.04 22:20:40)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code d3848480d5858fc0d186978887d4dbd0d1d587d4d6)
	(_ent
		(_time 1541373662977)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 739           1541377240122 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541377240123 2018.11.04 22:20:40)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code e2b4e2b1b3b0b4f5e1b5a1bdb1e5e1e4b1e1e0e5e1)
	(_ent
		(_time 1541373663014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541377240137 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541377240138 2018.11.04 22:20:40)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code f2a4f3a2f5a5a1e4f6f7eba8f0f4f7f5f0f4f7f4f5)
	(_ent
		(_time 1541373662990)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1460          1541377240153 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541377240154 2018.11.04 22:20:40)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 0156510701565c175552155b550702075507000708)
	(_ent
		(_time 1541376156524)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(33751555 50463234 3)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541377240173 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541377240174 2018.11.04 22:20:40)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 11461116444640074445054b141714174517151745)
	(_ent
		(_time 1541373662910)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541377240190 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541377240191 2018.11.04 22:20:40)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 21762325737623362027337b762772277726212623)
	(_ent
		(_time 1541373662927)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541377240206 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541377240207 2018.11.04 22:20:40)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 40174542131611564014031b144641461347454641)
	(_ent
		(_time 1541373662839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541377240224 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541377240225 2018.11.04 22:20:40)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 4017454213161156454f551a124641461347454644)
	(_ent
		(_time 1541373662854)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541377240239 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541377240240 2018.11.04 22:20:40)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 50075553540700465505420a005654565456555752)
	(_ent
		(_time 1541373662817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2784          1541377240259 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541377240260 2018.11.04 22:20:40)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 6f38686f6f386e78696a7d3568693c693c696a686d)
	(_ent
		(_time 1541373662866)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4147          1541377240277 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541377240278 2018.11.04 22:20:40)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 7e292e7f22282a697f2a3a2426797e797d782a7877)
	(_ent
		(_time 1541373662970)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541377240286 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541377240287 2018.11.04 22:20:40)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 7e287e7f7d282a69787b38252f797a7828797e797a)
	(_ent
		(_time 1541373663041)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541377240294 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541377240295 2018.11.04 22:20:40)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 8ed88e80ded8d99988dc9cd4da88db888d8886898a)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541377253961 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541377253962 2018.11.04 22:20:53)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code e6b4e6b5b4b1b7f0b1e0ffbce3e0e3e0b2e0efe0b2)
	(_ent
		(_time 1541373662941)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541377253983 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541377253984 2018.11.04 22:20:53)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code f6a4aba7f5a0aae5f4a3b2ada2f1fef5f4f0a2f1f3)
	(_ent
		(_time 1541373662977)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 739           1541377253999 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541377254000 2018.11.04 22:20:53)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 065554005354501105514559550105005505040105)
	(_ent
		(_time 1541373663014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541377254012 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541377254013 2018.11.04 22:20:54)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 154646121542460311100c4f171310121713101312)
	(_ent
		(_time 1541373662990)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1460          1541377254025 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541377254026 2018.11.04 22:20:54)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 25772021217278337176317f71232623712324232c)
	(_ent
		(_time 1541376156524)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(33751555 50463234 3)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541377254039 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541377254040 2018.11.04 22:20:54)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 34666131646365226160206e313231326032303260)
	(_ent
		(_time 1541373662910)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541377254056 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541377254057 2018.11.04 22:20:54)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 44161346131346534542561e134217421243444346)
	(_ent
		(_time 1541373662927)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541377254076 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541377254077 2018.11.04 22:20:54)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 54060457030205425400170f005255520753515255)
	(_ent
		(_time 1541373662839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(5)(0)(2(2))))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(6)(0)(1)(2(d_1_0))))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541377254090 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541377254091 2018.11.04 22:20:54)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6331336333353275666c7639316562653064666567)
	(_ent
		(_time 1541373662854)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541377254103 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541377254104 2018.11.04 22:20:54)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 732123727424236576266129237577757775767471)
	(_ent
		(_time 1541373662817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2784          1541377254122 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541377254123 2018.11.04 22:20:54)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 83d1d18dd6d48294858691d98485d085d085868481)
	(_ent
		(_time 1541373662866)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4147          1541377254137 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541377254138 2018.11.04 22:20:54)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code a2f0a7f5a9f4f6b5a3f6e6f8faa5a2a5a1a4f6a4ab)
	(_ent
		(_time 1541373662970)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541377254143 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541377254144 2018.11.04 22:20:54)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code a2f1f7f5f6f4f6b5a4a7e4f9f3a5a6a4f4a5a2a5a6)
	(_ent
		(_time 1541373663041)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541377254149 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541377254150 2018.11.04 22:20:54)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code b1e2e4e5b5e7e6a6b7e3a3ebe5b7e4b7b2b7b9b6b5)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541377293243 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541377293244 2018.11.04 22:21:33)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 5859525b040f094e0f5e41025d5e5d5e0c5e515e0c)
	(_ent
		(_time 1541373662941)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541377293266 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541377293267 2018.11.04 22:21:33)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 7776207775212b647522332c23707f747571237072)
	(_ent
		(_time 1541373662977)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1215          1541377293278 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541377293279 2018.11.04 22:21:33)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 77777776792024612371622c2e70737074717e7170)
	(_ent
		(_time 1541377293276)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(2))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541377293291 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541377293292 2018.11.04 22:21:33)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 86868688d3d4d09185d1c5d9d5818580d585848185)
	(_ent
		(_time 1541373663014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541377293303 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541377293304 2018.11.04 22:21:33)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 9696979995c1c58092938fcc949093919490939091)
	(_ent
		(_time 1541373662990)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1460          1541377293316 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541377293317 2018.11.04 22:21:33)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code a6a7f1f1a1f1fbb0f2f5b2fcf2a0a5a0f2a0a7a0af)
	(_ent
		(_time 1541376156524)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(33751555 50463234 3)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541377293328 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541377293329 2018.11.04 22:21:33)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code b5b4b2e1e4e2e4a3e0e1a1efb0b3b0b3e1b3b1b3e1)
	(_ent
		(_time 1541373662910)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541377293342 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541377293343 2018.11.04 22:21:33)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code b5b4b0e1e3e2b7a2b4b3a7efe2b3e6b3e3b2b5b2b7)
	(_ent
		(_time 1541373662927)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541377293358 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541377293359 2018.11.04 22:21:33)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code d5d4d787838384c3d581968e81d3d4d386d2d0d3d4)
	(_ent
		(_time 1541373662839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541377293372 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541377293373 2018.11.04 22:21:33)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code e4e5e6b7b3b2b5f2e1ebf1beb6e2e5e2b7e3e1e2e0)
	(_ent
		(_time 1541373662854)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541377293384 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541377293385 2018.11.04 22:21:33)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code f4f5f6a4f4a3a4e2f1a1e6aea4f2f0f2f0f2f1f3f6)
	(_ent
		(_time 1541373662817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2784          1541377293401 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541377293402 2018.11.04 22:21:33)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 030204055654021405061159040550055005060401)
	(_ent
		(_time 1541373662866)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4147          1541377293414 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541377293415 2018.11.04 22:21:33)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 1312431419454704124757494b141314101547151a)
	(_ent
		(_time 1541373662970)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541377293420 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541377293421 2018.11.04 22:21:33)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 131313144645470415165548421417154514131417)
	(_ent
		(_time 1541373663041)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541377293426 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541377293427 2018.11.04 22:21:33)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 1313131415454404154101494715461510151b1417)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541377637715 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541377637716 2018.11.04 22:27:17)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code fca8f1acfbabadeaabfae5a6f9faf9faa8faf5faa8)
	(_ent
		(_time 1541373662941)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541377637738 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541377637739 2018.11.04 22:27:17)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 0c585d0b5a5a501f0e594857580b040f0e0a580b09)
	(_ent
		(_time 1541373662977)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1215          1541377637749 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541377637750 2018.11.04 22:27:17)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 1b4e1d1c404c480d4f1d0e40421c1f1c181d121d1c)
	(_ent
		(_time 1541377293275)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(2))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541377637760 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541377637761 2018.11.04 22:27:17)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 1b4e1d1c1a494d0c184c5844481c181d4818191c18)
	(_ent
		(_time 1541373663014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541377637772 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541377637773 2018.11.04 22:27:17)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 2b7e2c2f7c7c783d2f2e3271292d2e2c292d2e2d2c)
	(_ent
		(_time 1541373662990)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1520          1541377637784 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541377637785 2018.11.04 22:27:17)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 3a6e6b3f6a6d672c6e692e606e3c393c6e3c3b3c33)
	(_ent
		(_time 1541377637782)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541377637797 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541377637798 2018.11.04 22:27:17)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 4a1e4b484f1d1b5c1f1e5e104f4c4f4c1e4c4e4c1e)
	(_ent
		(_time 1541373662910)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541377637810 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541377637811 2018.11.04 22:27:17)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 5a0e5959580d584d5b5c48000d5c095c0c5d5a5d58)
	(_ent
		(_time 1541373662927)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541377637824 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541377637825 2018.11.04 22:27:17)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 693d6d69333f387f693d2a323d6f686f3a6e6c6f68)
	(_ent
		(_time 1541373662839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541377637839 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541377637840 2018.11.04 22:27:17)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 792d7d78232f286f7c766c232b7f787f2a7e7c7f7d)
	(_ent
		(_time 1541373662854)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541377637853 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541377637854 2018.11.04 22:27:17)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 792d7d78742e296f7c2c6b23297f7d7f7d7f7c7e7b)
	(_ent
		(_time 1541373662817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 4244          1541377637875 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541377637876 2018.11.04 22:27:17)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 98ccc99799cecc8f99cddcc2c09f989f9b9ecc9e91)
	(_ent
		(_time 1541373662970)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541377637882 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541377637883 2018.11.04 22:27:17)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 98cd9997c6cecc8f9e9ddec3c99f9c9ece9f989f9c)
	(_ent
		(_time 1541373663041)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541377637901 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541377637902 2018.11.04 22:27:17)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code b7e2b6e3b5e1e0a0b1e5a5ede3b1e2b1b4b1bfb0b3)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541377662445 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541377662446 2018.11.04 22:27:42)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 9a9d96959fcdcb8ccd9c83c09f9c9f9cce9c939cce)
	(_ent
		(_time 1541373662941)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541377662468 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541377662469 2018.11.04 22:27:42)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 9a9dcb94ceccc68998cfdec1ce9d9299989cce9d9f)
	(_ent
		(_time 1541373662977)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1215          1541377662479 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541377662480 2018.11.04 22:27:42)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code aaacacfdf2fdf9bcfeacbff1f3adaeada9aca3acad)
	(_ent
		(_time 1541377293275)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(2))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541377662491 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541377662492 2018.11.04 22:27:42)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code babcbceeb8e8ecadb9edf9e5e9bdb9bce9b9b8bdb9)
	(_ent
		(_time 1541373663014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541377662503 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541377662504 2018.11.04 22:27:42)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code c9cfce9cc59e9adfcdccd093cbcfcccecbcfcccfce)
	(_ent
		(_time 1541373662990)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1520          1541377662516 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541377662517 2018.11.04 22:27:42)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code d9de888bd18e84cf8d8acd838ddfdadf8ddfd8dfd0)
	(_ent
		(_time 1541377637781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541377662530 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541377662531 2018.11.04 22:27:42)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code d9ded88b848e88cf8c8dcd83dcdfdcdf8ddfdddf8d)
	(_ent
		(_time 1541373662910)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541377662546 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541377662547 2018.11.04 22:27:42)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code e8efebbbb3bfeaffe9eefab2bfeebbeebeefe8efea)
	(_ent
		(_time 1541373662927)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541377662560 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541377662561 2018.11.04 22:27:42)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code f8fffca8a3aea9eef8acbba3acfef9feabfffdfef9)
	(_ent
		(_time 1541373662839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541377662573 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541377662574 2018.11.04 22:27:42)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 080f0f0e535e591e0d071d525a0e090e5b0f0d0e0c)
	(_ent
		(_time 1541373662854)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541377662585 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541377662586 2018.11.04 22:27:42)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 17101010144047011242054d471113111311121015)
	(_ent
		(_time 1541373662817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8402          1541377662598 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541377662599 2018.11.04 22:27:42)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 27202523217177312371377d772023212f21232126)
	(_ent
		(_time 1541377637862)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 50(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 51(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 51(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 34(_ent (_in))))
				(_port(_int b 11 0 34(_ent (_in))))
				(_port(_int y 12 0 35(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 39(_ent (_in))))
				(_port(_int y 14 0 40(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 54(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 55(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 55(_ent (_in))))
				(_port(_int d1 21 0 55(_ent (_in))))
				(_port(_int s -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 57(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int we3 -1 0 27(_ent (_in))))
				(_port(_int ra1 8 0 28(_ent (_in))))
				(_port(_int ra2 8 0 28(_ent (_in))))
				(_port(_int wa3 8 0 28(_ent (_in))))
				(_port(_int wd3 9 0 29(_ent (_in))))
				(_port(_int rd1 10 0 30(_ent (_out))))
				(_port(_int rd2 10 0 30(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 43(_ent (_in))))
				(_port(_int c -1 0 44(_ent (_in))))
				(_port(_int y 16 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 69(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 70(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 71(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 72(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 73(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 75(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 78(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 81(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 84(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 86(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 91(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 61(_arch(_uni))))
		(_sig(_int pcnext 18 0 61(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 62(_arch(_uni))))
		(_sig(_int pcplus4 18 0 62(_arch(_uni))))
		(_sig(_int pcbranch 18 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 64(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 64(_arch(_uni))))
		(_sig(_int signimmsh 19 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 65(_arch(_uni))))
		(_sig(_int srcb 20 0 65(_arch(_uni))))
		(_sig(_int result 20 0 65(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(17))(_sens(12(d_25_0))(20(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 4244          1541377662615 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541377662616 2018.11.04 22:27:42)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 37306532396163203662736d6f303730343163313e)
	(_ent
		(_time 1541373662970)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541377662621 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541377662622 2018.11.04 22:27:42)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 37313532666163203132716c663033316130373033)
	(_ent
		(_time 1541373663041)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541377662627 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541377662628 2018.11.04 22:27:42)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 46404444451011514014541c1240134045404e4142)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541377702867 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541377702868 2018.11.04 22:28:22)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 71257b70242620672677682b747774772577787725)
	(_ent
		(_time 1541373662941)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541377702888 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541377702889 2018.11.04 22:28:22)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 80d4d78f85d6dc9382d5c4dbd48788838286d48785)
	(_ent
		(_time 1541373662977)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1215          1541377702900 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541377702901 2018.11.04 22:28:22)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 90c5909f99c7c386c49685cbc99794979396999697)
	(_ent
		(_time 1541377293275)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(2))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541377702912 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541377702913 2018.11.04 22:28:22)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 9fca9f909acdc9889cc8dcc0cc989c99cc9c9d989c)
	(_ent
		(_time 1541373663014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541377702924 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541377702925 2018.11.04 22:28:22)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 9fca9e90ccc8cc899b9a86c59d999a989d999a9998)
	(_ent
		(_time 1541373662990)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1520          1541377702936 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541377702937 2018.11.04 22:28:22)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code affbf8f8f8f8f2b9fbfcbbf5fba9aca9fba9aea9a6)
	(_ent
		(_time 1541377637781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541377702949 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541377702950 2018.11.04 22:28:22)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code bfebb8ebbde8eea9eaebabe5bab9bab9ebb9bbb9eb)
	(_ent
		(_time 1541373662910)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541377702963 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541377702964 2018.11.04 22:28:22)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code ce9acb9bc899ccd9cfc8dc9499c89dc898c9cec9cc)
	(_ent
		(_time 1541373662927)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541377702976 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541377702977 2018.11.04 22:28:22)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code de8adc8cd8888fc8de8a9d858ad8dfd88dd9dbd8df)
	(_ent
		(_time 1541373662839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(5)(0)(2(2))))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(6)(0)(1)(2(d_1_0))))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541377702990 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541377702991 2018.11.04 22:28:22)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code eebaecbde8b8bff8ebe1fbb4bce8efe8bde9ebe8ea)
	(_ent
		(_time 1541373662854)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541377703002 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541377703003 2018.11.04 22:28:23)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code eebaecbdbfb9bef8ebbbfcb4bee8eae8eae8ebe9ec)
	(_ent
		(_time 1541373662817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8402          1541377703015 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541377703016 2018.11.04 22:28:23)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code fda9faada8abadebf9abeda7adfaf9fbf5fbf9fbfc)
	(_ent
		(_time 1541377637862)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 50(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 51(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 51(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 34(_ent (_in))))
				(_port(_int b 11 0 34(_ent (_in))))
				(_port(_int y 12 0 35(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 39(_ent (_in))))
				(_port(_int y 14 0 40(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 54(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 55(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 55(_ent (_in))))
				(_port(_int d1 21 0 55(_ent (_in))))
				(_port(_int s -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 57(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int we3 -1 0 27(_ent (_in))))
				(_port(_int ra1 8 0 28(_ent (_in))))
				(_port(_int ra2 8 0 28(_ent (_in))))
				(_port(_int wa3 8 0 28(_ent (_in))))
				(_port(_int wd3 9 0 29(_ent (_in))))
				(_port(_int rd1 10 0 30(_ent (_out))))
				(_port(_int rd2 10 0 30(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 43(_ent (_in))))
				(_port(_int c -1 0 44(_ent (_in))))
				(_port(_int y 16 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 69(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 70(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 71(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 72(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 73(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 75(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 78(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 81(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 84(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 86(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 91(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 61(_arch(_uni))))
		(_sig(_int pcnext 18 0 61(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 62(_arch(_uni))))
		(_sig(_int pcplus4 18 0 62(_arch(_uni))))
		(_sig(_int pcbranch 18 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 64(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 64(_arch(_uni))))
		(_sig(_int signimmsh 19 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 65(_arch(_uni))))
		(_sig(_int srcb 20 0 65(_arch(_uni))))
		(_sig(_int result 20 0 65(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(17))(_sens(12(d_25_0))(20(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2882          1541377703028 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541377703029 2018.11.04 22:28:23)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 0d590a0b0f5a0c1a0b091f570a0b5e0b5e0b080a0f)
	(_ent
		(_time 1541373662866)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_sig(_int s_c -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(12)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4244          1541377703040 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541377703041 2018.11.04 22:28:23)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 1c484c1b464a480b1d495846441b1c1b1f1a481a15)
	(_ent
		(_time 1541373662970)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541377703046 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541377703047 2018.11.04 22:28:23)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 1c491c1b194a480b1a195a474d1b181a4a1b1c1b18)
	(_ent
		(_time 1541373663041)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541377703052 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541377703053 2018.11.04 22:28:23)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 2c792c287a7a7b3b2a7e3e76782a792a2f2a242b28)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541377789157 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541377789158 2018.11.04 22:29:49)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 898f8487d4ded89fde8f90d38c8f8c8fdd8f808fdd)
	(_ent
		(_time 1541373662941)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541377789180 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541377789181 2018.11.04 22:29:49)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 999fc99795cfc58a9bccddc2cd9e919a9b9fcd9e9c)
	(_ent
		(_time 1541373662977)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1215          1541377789191 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541377789192 2018.11.04 22:29:49)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code a9aeaefea9fefabffdafbcf2f0aeadaeaaafa0afae)
	(_ent
		(_time 1541377293275)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(2))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541377789204 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541377789205 2018.11.04 22:29:49)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code b8bfbfece3eaeeafbbeffbe7ebbfbbbeebbbbabfbb)
	(_ent
		(_time 1541373663014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541377789215 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541377789216 2018.11.04 22:29:49)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code c8cfce9dc59f9bdecccdd192cacecdcfcacecdcecf)
	(_ent
		(_time 1541373662990)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1520          1541377789228 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541377789229 2018.11.04 22:29:49)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code c8ce989dc19f95de9c9bdc929ccecbce9ccec9cec1)
	(_ent
		(_time 1541377637781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541377789247 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541377789248 2018.11.04 22:29:49)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code e7e1e7b4b4b0b6f1b2b3f3bde2e1e2e1b3e1e3e1b3)
	(_ent
		(_time 1541373662910)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541377789260 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541377789261 2018.11.04 22:29:49)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code e7e1e5b4b3b0e5f0e6e1f5bdb0e1b4e1b1e0e7e0e5)
	(_ent
		(_time 1541373662927)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541377789274 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541377789275 2018.11.04 22:29:49)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code f7f1f2a7a3a1a6e1f7a3b4aca3f1f6f1a4f0f2f1f6)
	(_ent
		(_time 1541373662839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541377789289 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541377789290 2018.11.04 22:29:49)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 06000200535057100309135c540007005501030002)
	(_ent
		(_time 1541373662854)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541377789301 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541377789302 2018.11.04 22:29:49)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 16101211144146001343044c461012101210131114)
	(_ent
		(_time 1541373662817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8402          1541377789314 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541377789315 2018.11.04 22:29:49)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 26202722217076302270367c762122202e20222027)
	(_ent
		(_time 1541377637862)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 50(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 51(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 51(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 34(_ent (_in))))
				(_port(_int b 11 0 34(_ent (_in))))
				(_port(_int y 12 0 35(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 39(_ent (_in))))
				(_port(_int y 14 0 40(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 54(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 55(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 55(_ent (_in))))
				(_port(_int d1 21 0 55(_ent (_in))))
				(_port(_int s -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 57(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int we3 -1 0 27(_ent (_in))))
				(_port(_int ra1 8 0 28(_ent (_in))))
				(_port(_int ra2 8 0 28(_ent (_in))))
				(_port(_int wa3 8 0 28(_ent (_in))))
				(_port(_int wd3 9 0 29(_ent (_in))))
				(_port(_int rd1 10 0 30(_ent (_out))))
				(_port(_int rd2 10 0 30(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 43(_ent (_in))))
				(_port(_int c -1 0 44(_ent (_in))))
				(_port(_int y 16 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 69(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 70(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 71(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 72(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 73(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 75(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 78(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 81(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 84(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 86(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 91(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 61(_arch(_uni))))
		(_sig(_int pcnext 18 0 61(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 62(_arch(_uni))))
		(_sig(_int pcplus4 18 0 62(_arch(_uni))))
		(_sig(_int pcbranch 18 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 64(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 64(_arch(_uni))))
		(_sig(_int signimmsh 19 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 65(_arch(_uni))))
		(_sig(_int srcb 20 0 65(_arch(_uni))))
		(_sig(_int result 20 0 65(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(17))(_sens(12(d_25_0))(20(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2877          1541377789327 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541377789328 2018.11.04 22:29:49)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 35333330666234223331276f323366336633303237)
	(_ent
		(_time 1541377789325)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0(0))(2)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1541377789339 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541377789340 2018.11.04 22:29:49)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 45431447491311524410011f1d424542464311434c)
	(_ent
		(_time 1541373662970)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541377789345 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541377789346 2018.11.04 22:29:49)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 45424447161311524340031e144241431342454241)
	(_ent
		(_time 1541373663041)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541377789351 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541377789352 2018.11.04 22:29:49)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 45424447451312524317571f1143104346434d4241)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541379555373 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541379555374 2018.11.04 22:59:15)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code d484da86848385c283d2cd8ed1d2d1d280d2ddd280)
	(_ent
		(_time 1541373662941)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541379555401 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541379555402 2018.11.04 22:59:15)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code f3a3a0a2f5a5afe0f1a6b7a8a7f4fbf0f1f5a7f4f6)
	(_ent
		(_time 1541373662977)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1215          1541379555414 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541379555415 2018.11.04 22:59:15)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 0352080509545015570516585a04070400050a0504)
	(_ent
		(_time 1541377293275)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(2))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541379555430 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541379555431 2018.11.04 22:59:15)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 13421814434145041044504c401410154010111410)
	(_ent
		(_time 1541373663014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541379555447 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541379555448 2018.11.04 22:59:15)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 227328262575713426273b78202427252024272425)
	(_ent
		(_time 1541373662990)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1520          1541379555465 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541379555466 2018.11.04 22:59:15)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 32626e3731656f246661266866343134663433343b)
	(_ent
		(_time 1541377637781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541379555486 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541379555487 2018.11.04 22:59:15)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 42124e401415135417165618474447441644464416)
	(_ent
		(_time 1541373662910)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541379555506 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541379555507 2018.11.04 22:59:15)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 61316f61333663766067733b366732673766616663)
	(_ent
		(_time 1541373662927)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541379555525 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541379555526 2018.11.04 22:59:15)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 70207971232621667024332b247671762377757671)
	(_ent
		(_time 1541373662839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541379555543 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541379555544 2018.11.04 22:59:15)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 80d0898ed3d6d196858f95dad2868186d387858684)
	(_ent
		(_time 1541373662854)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541379555558 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541379555559 2018.11.04 22:59:15)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 90c0999f94c7c08695c582cac09694969496959792)
	(_ent
		(_time 1541373662817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8402          1541379555576 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541379555577 2018.11.04 22:59:15)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 9fcf9390c8c9cf899bc98fc5cf989b9997999b999e)
	(_ent
		(_time 1541377637862)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 50(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 51(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 51(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 34(_ent (_in))))
				(_port(_int b 11 0 34(_ent (_in))))
				(_port(_int y 12 0 35(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 39(_ent (_in))))
				(_port(_int y 14 0 40(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 54(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 55(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 55(_ent (_in))))
				(_port(_int d1 21 0 55(_ent (_in))))
				(_port(_int s -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 57(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int we3 -1 0 27(_ent (_in))))
				(_port(_int ra1 8 0 28(_ent (_in))))
				(_port(_int ra2 8 0 28(_ent (_in))))
				(_port(_int wa3 8 0 28(_ent (_in))))
				(_port(_int wd3 9 0 29(_ent (_in))))
				(_port(_int rd1 10 0 30(_ent (_out))))
				(_port(_int rd2 10 0 30(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 43(_ent (_in))))
				(_port(_int c -1 0 44(_ent (_in))))
				(_port(_int y 16 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 69(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 70(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 71(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 72(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 73(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 75(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 78(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 81(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 84(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 86(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 91(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 61(_arch(_uni))))
		(_sig(_int pcnext 18 0 61(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 62(_arch(_uni))))
		(_sig(_int pcplus4 18 0 62(_arch(_uni))))
		(_sig(_int pcbranch 18 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 64(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 64(_arch(_uni))))
		(_sig(_int signimmsh 19 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 65(_arch(_uni))))
		(_sig(_int srcb 20 0 65(_arch(_uni))))
		(_sig(_int result 20 0 65(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(17))(_sens(12(d_25_0))(20(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2877          1541379555593 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541379555594 2018.11.04 22:59:15)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code afffa4f8aff8aeb8a9abbdf5a8a9fca9fca9aaa8ad)
	(_ent
		(_time 1541377789324)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1541379555609 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541379555610 2018.11.04 22:59:15)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code bfefe3ebe0e9eba8beeafbe5e7b8bfb8bcb9ebb9b6)
	(_ent
		(_time 1541373662970)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541379555616 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541379555617 2018.11.04 22:59:15)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code ce9fc29bcd989ad9c8cb88959fc9cac898c9cec9ca)
	(_ent
		(_time 1541373663041)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541379555623 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541379555624 2018.11.04 22:59:15)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code ce9fc29b9e9899d9c89cdc949ac89bc8cdc8c6c9ca)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541379564523 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541379564524 2018.11.04 22:59:24)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 989fc397c4cfc98ecf9e81c29d9e9d9ecc9e919ecc)
	(_ent
		(_time 1541373662941)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541379564555 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541379564556 2018.11.04 22:59:24)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code b8bfbeedb5eee4abbaedfce3ecbfb0bbbabeecbfbd)
	(_ent
		(_time 1541373662977)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1215          1541379564581 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541379564582 2018.11.04 22:59:24)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code c7c19692c99094d193c1d29c9ec0c3c0c4c1cec1c0)
	(_ent
		(_time 1541377293275)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(2))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541379564599 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541379564600 2018.11.04 22:59:24)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code e7e1b6b4b3b5b1f0e4b0a4b8b4e0e4e1b4e4e5e0e4)
	(_ent
		(_time 1541373663014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541379564615 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541379564616 2018.11.04 22:59:24)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code f6f0a6a6f5a1a5e0f2f3efacf4f0f3f1f4f0f3f0f1)
	(_ent
		(_time 1541373662990)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1520          1541379564633 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541379564634 2018.11.04 22:59:24)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 0601010001515b105255125c52000500520007000f)
	(_ent
		(_time 1541377637781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541379564652 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541379564653 2018.11.04 22:59:24)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 15124212444244034041014f101310134113111341)
	(_ent
		(_time 1541373662910)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541379564672 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541379564673 2018.11.04 22:59:24)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 25227021737227322423377f722376237322252227)
	(_ent
		(_time 1541373662927)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541379564689 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541379564690 2018.11.04 22:59:24)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 35326730636364233561766e613334336632303334)
	(_ent
		(_time 1541373662839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(5)(0)(2(2))))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(6)(0)(1)(2(d_1_0))))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541379564704 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541379564705 2018.11.04 22:59:24)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 4443164613121552414b511e164245421743414240)
	(_ent
		(_time 1541373662854)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541379564718 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541379564719 2018.11.04 22:59:24)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 54530657540304425101460e045250525052515356)
	(_ent
		(_time 1541373662817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8402          1541379564731 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541379564732 2018.11.04 22:59:24)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 64633364613234726032743e346360626c62606265)
	(_ent
		(_time 1541377637862)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 50(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 51(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 51(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 34(_ent (_in))))
				(_port(_int b 11 0 34(_ent (_in))))
				(_port(_int y 12 0 35(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 39(_ent (_in))))
				(_port(_int y 14 0 40(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 54(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 55(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 55(_ent (_in))))
				(_port(_int d1 21 0 55(_ent (_in))))
				(_port(_int s -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 57(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int we3 -1 0 27(_ent (_in))))
				(_port(_int ra1 8 0 28(_ent (_in))))
				(_port(_int ra2 8 0 28(_ent (_in))))
				(_port(_int wa3 8 0 28(_ent (_in))))
				(_port(_int wd3 9 0 29(_ent (_in))))
				(_port(_int rd1 10 0 30(_ent (_out))))
				(_port(_int rd2 10 0 30(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 43(_ent (_in))))
				(_port(_int c -1 0 44(_ent (_in))))
				(_port(_int y 16 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 69(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 70(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 71(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 72(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 73(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 75(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 78(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 81(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 84(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 86(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 91(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 61(_arch(_uni))))
		(_sig(_int pcnext 18 0 61(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 62(_arch(_uni))))
		(_sig(_int pcplus4 18 0 62(_arch(_uni))))
		(_sig(_int pcbranch 18 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 64(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 64(_arch(_uni))))
		(_sig(_int signimmsh 19 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 65(_arch(_uni))))
		(_sig(_int srcb 20 0 65(_arch(_uni))))
		(_sig(_int result 20 0 65(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(17))(_sens(12(d_25_0))(20(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2877          1541379564748 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541379564749 2018.11.04 22:59:24)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 737423722624726475776129747520752075767471)
	(_ent
		(_time 1541377789324)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1541379564767 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541379564768 2018.11.04 22:59:24)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 8384848d89d5d79482d6c7d9db8483848085d7858a)
	(_ent
		(_time 1541373662970)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541379564775 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541379564776 2018.11.04 22:59:24)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 9294c59dc6c4c6859497d4c9c3959694c495929596)
	(_ent
		(_time 1541373663041)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541379564781 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541379564782 2018.11.04 22:59:24)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 9294c59d95c4c58594c080c8c694c79491949a9596)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541379721047 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541379721048 2018.11.04 23:02:01)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code fcfda0acfbabadeaabfae5a6f9faf9faa8faf5faa8)
	(_ent
		(_time 1541373662941)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541379721071 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541379721072 2018.11.04 23:02:01)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 1b1a191d4c4d4708194e5f404f1c1318191d4f1c1e)
	(_ent
		(_time 1541373662977)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1258          1541379721083 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541379721084 2018.11.04 23:02:01)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 2b2b7e2f707c783d7f2d3e70722c2f2c282d222d2c)
	(_ent
		(_time 1541377293275)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541379721095 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541379721096 2018.11.04 23:02:01)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 2b2b7e2f2a797d3c287c6874782c282d7828292c28)
	(_ent
		(_time 1541373663014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541379721107 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541379721108 2018.11.04 23:02:01)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 3b3b6f3e6c6c682d3f3e2261393d3e3c393d3e3d3c)
	(_ent
		(_time 1541373662990)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1520          1541379721121 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541379721122 2018.11.04 23:02:01)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 4a4b48481a1d175c1e195e101e4c494c1e4c4b4c43)
	(_ent
		(_time 1541377637781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541379721137 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541379721138 2018.11.04 23:02:01)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 5a5b08595f0d0b4c0f0e4e005f5c5f5c0e5c5e5c0e)
	(_ent
		(_time 1541373662910)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541379721153 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541379721154 2018.11.04 23:02:01)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 69683969333e6b7e686f7b333e6f3a6f3f6e696e6b)
	(_ent
		(_time 1541373662927)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541379721167 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541379721168 2018.11.04 23:02:01)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 79782e78232f286f792d3a222d7f787f2a7e7c7f78)
	(_ent
		(_time 1541373662839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541379721182 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541379721183 2018.11.04 23:02:01)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 8988de87d3dfd89f8c869cd3db8f888fda8e8c8f8d)
	(_ent
		(_time 1541373662854)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541379721195 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541379721196 2018.11.04 23:02:01)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 9899cf9794cfc88e9dcd8ac2c89e9c9e9c9e9d9f9a)
	(_ent
		(_time 1541373662817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8402          1541379721208 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541379721209 2018.11.04 23:02:01)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code a8a9faffa1fef8beacfeb8f2f8afacaea0aeacaea9)
	(_ent
		(_time 1541377637862)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 50(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 51(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 51(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 34(_ent (_in))))
				(_port(_int b 11 0 34(_ent (_in))))
				(_port(_int y 12 0 35(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 39(_ent (_in))))
				(_port(_int y 14 0 40(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 54(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 55(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 55(_ent (_in))))
				(_port(_int d1 21 0 55(_ent (_in))))
				(_port(_int s -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 57(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int we3 -1 0 27(_ent (_in))))
				(_port(_int ra1 8 0 28(_ent (_in))))
				(_port(_int ra2 8 0 28(_ent (_in))))
				(_port(_int wa3 8 0 28(_ent (_in))))
				(_port(_int wd3 9 0 29(_ent (_in))))
				(_port(_int rd1 10 0 30(_ent (_out))))
				(_port(_int rd2 10 0 30(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 43(_ent (_in))))
				(_port(_int c -1 0 44(_ent (_in))))
				(_port(_int y 16 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 69(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 70(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 71(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 72(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 73(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 75(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 78(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 81(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 84(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 86(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 91(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 61(_arch(_uni))))
		(_sig(_int pcnext 18 0 61(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 62(_arch(_uni))))
		(_sig(_int pcplus4 18 0 62(_arch(_uni))))
		(_sig(_int pcbranch 18 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 64(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 64(_arch(_uni))))
		(_sig(_int signimmsh 19 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 65(_arch(_uni))))
		(_sig(_int srcb 20 0 65(_arch(_uni))))
		(_sig(_int result 20 0 65(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(17))(_sens(12(d_25_0))(20(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2877          1541379721222 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541379721223 2018.11.04 23:02:01)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code a8a9fdfff6ffa9bfaeacbaf2afaefbaefbaeadafaa)
	(_ent
		(_time 1541377789324)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1541379721234 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541379721235 2018.11.04 23:02:01)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code b8b9baecb9eeecafb9edfce2e0bfb8bfbbbeecbeb1)
	(_ent
		(_time 1541373662970)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541379721240 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541379721241 2018.11.04 23:02:01)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code c7c79592969193d0c1c2819c96c0c3c191c0c7c0c3)
	(_ent
		(_time 1541373663041)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541379721246 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541379721247 2018.11.04 23:02:01)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code c7c79592c59190d0c195d59d93c192c1c4c1cfc0c3)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
V 000047 55 6602          1541380818764 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541380818765 2018.11.04 23:20:18)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code f3f6afa3a4a4a2e5a4f5eaa9f6f5f6f5a7f5faf5a7)
	(_ent
		(_time 1541373662941)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
V 000047 55 891           1541380818786 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541380818787 2018.11.04 23:20:18)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 1217101415444e011047564946151a111014461517)
	(_ent
		(_time 1541373662977)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
V 000047 55 1258          1541380818798 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541380818799 2018.11.04 23:20:18)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 1216471519454104461407494b15161511141b1415)
	(_ent
		(_time 1541377293275)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
V 000047 55 739           1541380818811 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541380818812 2018.11.04 23:20:18)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 22267726737074352175617d712521247121202521)
	(_ent
		(_time 1541373663014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
V 000047 55 1618          1541380818824 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541380818825 2018.11.04 23:20:18)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 31356534356662273534286b333734363337343736)
	(_ent
		(_time 1541373662990)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
V 000047 55 1520          1541380818839 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541380818840 2018.11.04 23:20:18)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 4144434341161c571512551b154742471547404748)
	(_ent
		(_time 1541377637781)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
V 000047 55 1156          1541380818855 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541380818856 2018.11.04 23:20:18)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 51540352040600470405450b545754570557555705)
	(_ent
		(_time 1541373662910)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000053 55 1030          1541380818872 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541380818873 2018.11.04 23:20:18)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 60653060333762776166723a376633663667606762)
	(_ent
		(_time 1541373662927)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
V 000047 55 1548          1541380818886 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541380818887 2018.11.04 23:20:18)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 70752771232621667024332b247671762377757671)
	(_ent
		(_time 1541373662839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
V 000047 55 963           1541380818901 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541380818902 2018.11.04 23:20:18)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 7f7a287e7a292e697a706a252d797e792c787a797b)
	(_ent
		(_time 1541373662854)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
V 000047 55 779           1541380818914 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541380818915 2018.11.04 23:20:18)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 8f8ad881ddd8df998ada9dd5df898b898b898a888d)
	(_ent
		(_time 1541373662817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000047 55 8402          1541380818929 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541380818930 2018.11.04 23:20:18)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 9f9acd90c8c9cf899bc98fc5cf989b9997999b999e)
	(_ent
		(_time 1541377637862)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 50(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 51(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 51(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 34(_ent (_in))))
				(_port(_int b 11 0 34(_ent (_in))))
				(_port(_int y 12 0 35(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 39(_ent (_in))))
				(_port(_int y 14 0 40(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 54(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 55(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 55(_ent (_in))))
				(_port(_int d1 21 0 55(_ent (_in))))
				(_port(_int s -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 57(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int we3 -1 0 27(_ent (_in))))
				(_port(_int ra1 8 0 28(_ent (_in))))
				(_port(_int ra2 8 0 28(_ent (_in))))
				(_port(_int wa3 8 0 28(_ent (_in))))
				(_port(_int wd3 9 0 29(_ent (_in))))
				(_port(_int rd1 10 0 30(_ent (_out))))
				(_port(_int rd2 10 0 30(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 43(_ent (_in))))
				(_port(_int c -1 0 44(_ent (_in))))
				(_port(_int y 16 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 69(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 70(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 71(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 72(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 73(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 75(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 78(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 81(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 84(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 86(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 91(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 61(_arch(_uni))))
		(_sig(_int pcnext 18 0 61(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 62(_arch(_uni))))
		(_sig(_int pcplus4 18 0 62(_arch(_uni))))
		(_sig(_int pcbranch 18 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 64(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 64(_arch(_uni))))
		(_sig(_int signimmsh 19 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 65(_arch(_uni))))
		(_sig(_int srcb 20 0 65(_arch(_uni))))
		(_sig(_int result 20 0 65(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(17))(_sens(20(d_31_28))(12(d_25_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
V 000047 55 2877          1541380818943 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541380818944 2018.11.04 23:20:18)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code aeabfbf9adf9afb9a8aabcf4a9a8fda8fda8aba9ac)
	(_ent
		(_time 1541377789324)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
V 000047 55 4301          1541380818954 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541380818955 2018.11.04 23:20:18)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code aeabacf9f2f8fab9affbeaf4f6a9aea9ada8faa8a7)
	(_ent
		(_time 1541373662970)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000045 55 2908          1541380818960 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541380818961 2018.11.04 23:20:18)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code bebaeceabde8eaa9b8bbf8e5efb9bab8e8b9beb9ba)
	(_ent
		(_time 1541373663041)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
V 000045 55 1738          1541380818966 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541380818967 2018.11.04 23:20:18)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code bebaeceaeee8e9a9b8ecace4eab8ebb8bdb8b6b9ba)
	(_ent
		(_time 1541373663027)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
