{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1734032252391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1734032252392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 03:37:32 2024 " "Processing started: Fri Dec 13 03:37:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1734032252392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1734032252392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mlp_verilog -c mlp_verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off mlp_verilog -c mlp_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1734032252392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1734032252572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mlp_verilog.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mlp_verilog.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mlp_verilog " "Found entity 1: mlp_verilog" {  } { { "mlp_verilog.bdf" "" { Schematic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1734032252596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1734032252596 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NeuralNetwork.sv(33) " "Verilog HDL information at NeuralNetwork.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1734032252597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE NeuralNetwork.sv(6) " "Verilog HDL Declaration information at NeuralNetwork.sv(6): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1734032252598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuralnetwork.sv 1 1 " "Found 1 design units, including 1 entities, in source file neuralnetwork.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_pass " "Found entity 1: forward_pass" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1734032252598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1734032252598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "argmax.sv 1 1 " "Found 1 design units, including 1 entities, in source file argmax.sv" { { "Info" "ISGN_ENTITY_NAME" "1 argmax " "Found entity 1: argmax" {  } { { "argmax.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/argmax.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1734032252599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1734032252599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_loader.v 1 1 " "Found 1 design units, including 1 entities, in source file image_loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_loader " "Found entity 1: image_loader" {  } { { "image_loader.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/image_loader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1734032252600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1734032252600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital.v 1 1 " "Found 1 design units, including 1 entities, in source file digital.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital " "Found entity 1: digital" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1734032252601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1734032252601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mlp_verilog " "Elaborating entity \"mlp_verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1734032252630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "argmax argmax:inst1 " "Elaborating entity \"argmax\" for hierarchy \"argmax:inst1\"" {  } { { "mlp_verilog.bdf" "inst1" { Schematic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.bdf" { { 336 912 1176 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1734032252642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 argmax.sv(39) " "Verilog HDL assignment warning at argmax.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "argmax.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/argmax.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1734032252643 "|mlp_verilog|argmax:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_pass forward_pass:inst " "Elaborating entity \"forward_pass\" for hierarchy \"forward_pass:inst\"" {  } { { "mlp_verilog.bdf" "inst" { Schematic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.bdf" { { 368 488 840 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1734032252644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NeuralNetwork.sv(101) " "Verilog HDL assignment warning at NeuralNetwork.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1734032252675 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b1.data_a 0 NeuralNetwork.sv(12) " "Net \"b1.data_a\" at NeuralNetwork.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1734032252675 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b1.waddr_a 0 NeuralNetwork.sv(12) " "Net \"b1.waddr_a\" at NeuralNetwork.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1734032252675 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b2.data_a 0 NeuralNetwork.sv(14) " "Net \"b2.data_a\" at NeuralNetwork.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1734032252675 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b2.waddr_a 0 NeuralNetwork.sv(14) " "Net \"b2.waddr_a\" at NeuralNetwork.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1734032252675 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b1.we_a 0 NeuralNetwork.sv(12) " "Net \"b1.we_a\" at NeuralNetwork.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1734032252675 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b2.we_a 0 NeuralNetwork.sv(14) " "Net \"b2.we_a\" at NeuralNetwork.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1734032252675 "|mlp_verilog|forward_pass:inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "W1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"W1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1734032252675 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "W2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"W2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1734032252675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_loader image_loader:inst5 " "Elaborating entity \"image_loader\" for hierarchy \"image_loader:inst5\"" {  } { { "mlp_verilog.bdf" "inst5" { Schematic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.bdf" { { 440 224 408 536 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1734032252676 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "28 0 0 image_loader.v(9) " "Verilog HDL warning at image_loader.v(9): number of words (28) in memory file does not match the number of elements in the address range \[0:0\]" {  } { { "image_loader.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/image_loader.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1734032252677 "|mlp_verilog|image_loader:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital digital:inst3 " "Elaborating entity \"digital\" for hierarchy \"digital:inst3\"" {  } { { "mlp_verilog.bdf" "inst3" { Schematic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.bdf" { { 336 1432 1592 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1734032252678 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[0\] digital.v(4) " "Inferred latch for \"dr\[0\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032252678 "|mlp_verilog|digital:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[1\] digital.v(4) " "Inferred latch for \"dr\[1\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032252678 "|mlp_verilog|digital:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[2\] digital.v(4) " "Inferred latch for \"dr\[2\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032252678 "|mlp_verilog|digital:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[3\] digital.v(4) " "Inferred latch for \"dr\[3\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032252678 "|mlp_verilog|digital:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[4\] digital.v(4) " "Inferred latch for \"dr\[4\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032252678 "|mlp_verilog|digital:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[5\] digital.v(4) " "Inferred latch for \"dr\[5\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032252678 "|mlp_verilog|digital:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[6\] digital.v(4) " "Inferred latch for \"dr\[6\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032252678 "|mlp_verilog|digital:inst3"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "forward_pass:inst\|b2 " "RAM logic \"forward_pass:inst\|b2\" is uninferred due to inappropriate RAM size" {  } { { "NeuralNetwork.sv" "b2" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1734032264369 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "forward_pass:inst\|b1 " "RAM logic \"forward_pass:inst\|b1\" is uninferred due to inappropriate RAM size" {  } { { "NeuralNetwork.sv" "b1" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1734032264369 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1734032264369 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/db/mlp_verilog.ram1_forward_pass_76e74bdd.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/db/mlp_verilog.ram1_forward_pass_76e74bdd.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1734032264370 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/db/mlp_verilog.ram0_forward_pass_76e74bdd.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/db/mlp_verilog.ram0_forward_pass_76e74bdd.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1734032264370 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult793 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult793\"" {  } { { "NeuralNetwork.sv" "Mult793" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032264774 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult792 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult792\"" {  } { { "NeuralNetwork.sv" "Mult792" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032264774 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult791 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult791\"" {  } { { "NeuralNetwork.sv" "Mult791" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032264774 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult790 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult790\"" {  } { { "NeuralNetwork.sv" "Mult790" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032264774 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult789 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult789\"" {  } { { "NeuralNetwork.sv" "Mult789" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032264774 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult788 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult788\"" {  } { { "NeuralNetwork.sv" "Mult788" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032264774 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult787 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult787\"" {  } { { "NeuralNetwork.sv" "Mult787" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032264774 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult786 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult786\"" {  } { { "NeuralNetwork.sv" "Mult786" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032264774 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult785 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult785\"" {  } { { "NeuralNetwork.sv" "Mult785" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032264774 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult784 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult784\"" {  } { { "NeuralNetwork.sv" "Mult784" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032264774 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1734032264774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "forward_pass:inst\|lpm_mult:Mult793 " "Elaborated megafunction instantiation \"forward_pass:inst\|lpm_mult:Mult793\"" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1734032264798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "forward_pass:inst\|lpm_mult:Mult793 " "Instantiated megafunction \"forward_pass:inst\|lpm_mult:Mult793\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264798 ""}  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1734032264798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1734032264825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1734032264825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "forward_pass:inst\|lpm_mult:Mult792 " "Elaborated megafunction instantiation \"forward_pass:inst\|lpm_mult:Mult792\"" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1734032264830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "forward_pass:inst\|lpm_mult:Mult792 " "Instantiated megafunction \"forward_pass:inst\|lpm_mult:Mult792\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264830 ""}  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1734032264830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "forward_pass:inst\|lpm_mult:Mult784 " "Elaborated megafunction instantiation \"forward_pass:inst\|lpm_mult:Mult784\"" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1734032264856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "forward_pass:inst\|lpm_mult:Mult784 " "Instantiated megafunction \"forward_pass:inst\|lpm_mult:Mult784\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032264856 ""}  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1734032264856 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1734032265237 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1734032265417 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.map.smsg " "Generated suppressed messages file C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1734032265462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1734032265775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1734032265775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1069 " "Implemented 1069 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1734032265887 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1734032265887 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1038 " "Implemented 1038 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1734032265887 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1734032265887 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1734032265887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1734032266030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 03:37:46 2024 " "Processing ended: Fri Dec 13 03:37:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1734032266030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1734032266030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1734032266030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1734032266030 ""}
