Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: Sender_receiver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sender_receiver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sender_receiver"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : Sender_receiver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/UART/mux2_1.vhd" in Library work.
Architecture dataflow of Entity mux2_1 is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/UART/edge_triggered_d_n.vhd" in Library work.
Architecture behavioral of Entity edge_triggered_d_n is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/UART/contatore_modulo_4.vhd" in Library work.
Architecture behavioral of Entity contatore_modulo_2n is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/UART/Transmitter.vhd" in Library work.
Architecture behavioral of Entity transmitter is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/UART/latch_d_en.vhd" in Library work.
Architecture behavioral of Entity latch_d_en is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/UART/boundary_scan_chain.vhd" in Library work.
Architecture structural of Entity boundary_scan_chain is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/UART/Receiver.vhd" in Library work.
Architecture behavioral of Entity receiver is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/UART/Sender_receiver.vhd" in Library work.
Entity <sender_receiver> compiled.
Entity <Sender_receiver> (Architecture <Structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Sender_receiver> in library <work> (architecture <Structural>) with generics.
	baud_rate = 9600
	number_of_bits = 8

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 3

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 4

Analyzing hierarchy for entity <Transmitter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 11

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 8

Analyzing hierarchy for entity <Receiver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Sender_receiver> in library <work> (Architecture <Structural>).
	baud_rate = 9600
	number_of_bits = 8
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/UART/Sender_receiver.vhd" line 114: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/UART/Sender_receiver.vhd" line 115: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/UART/Sender_receiver.vhd" line 116: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/UART/Sender_receiver.vhd" line 117: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/UART/Sender_receiver.vhd" line 118: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/UART/Sender_receiver.vhd" line 121: Unconnected output port 'dout' of component 'boundary_scan_chain'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/UART/Sender_receiver.vhd" line 122: Unconnected output port 'scan_out' of component 'boundary_scan_chain'.
Entity <Sender_receiver> analyzed. Unit <Sender_receiver> generated.

Analyzing generic Entity <contatore_modulo_2n.1> in library <work> (Architecture <behavioral>).
	width = 3
Entity <contatore_modulo_2n.1> analyzed. Unit <contatore_modulo_2n.1> generated.

Analyzing generic Entity <contatore_modulo_2n.2> in library <work> (Architecture <behavioral>).
	width = 4
Entity <contatore_modulo_2n.2> analyzed. Unit <contatore_modulo_2n.2> generated.

Analyzing Entity <Transmitter> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/media/sf_ASE/VHDL/Milo/UART/Transmitter.vhd" line 76: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_in>, <current_state>, <start>, <c_s>, <send_s>
Entity <Transmitter> analyzed. Unit <Transmitter> generated.

Analyzing generic Entity <latch_d_en> in library <work> (Architecture <behavioral>).
	width = 1
Entity <latch_d_en> analyzed. Unit <latch_d_en> generated.

Analyzing generic Entity <boundary_scan_chain.1> in library <work> (Architecture <structural>).
	n = 11
Entity <boundary_scan_chain.1> analyzed. Unit <boundary_scan_chain.1> generated.

Analyzing Entity <mux2_1> in library <work> (Architecture <dataflow>).
Entity <mux2_1> analyzed. Unit <mux2_1> generated.

Analyzing generic Entity <edge_triggered_d_n> in library <work> (Architecture <behavioral>).
	width = 1
Entity <edge_triggered_d_n> analyzed. Unit <edge_triggered_d_n> generated.

Analyzing generic Entity <boundary_scan_chain.2> in library <work> (Architecture <structural>).
	n = 8
Entity <boundary_scan_chain.2> analyzed. Unit <boundary_scan_chain.2> generated.

Analyzing Entity <Receiver> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/media/sf_ASE/VHDL/Milo/UART/Receiver.vhd" line 72: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <current_state>, <data_in>
Entity <Receiver> analyzed. Unit <Receiver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <contatore_modulo_2n_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/UART/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 3-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_1> synthesized.


Synthesizing Unit <contatore_modulo_2n_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/UART/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_2> synthesized.


Synthesizing Unit <Transmitter>.
    Related source file is "/media/sf_ASE/VHDL/Milo/UART/Transmitter.vhd".
WARNING:Xst:1780 - Signal <number_of_bits> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Transmitter> synthesized.


Synthesizing Unit <latch_d_en>.
    Related source file is "/media/sf_ASE/VHDL/Milo/UART/latch_d_en.vhd".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <latch_d_en> synthesized.


Synthesizing Unit <Receiver>.
    Related source file is "/media/sf_ASE/VHDL/Milo/UART/Receiver.vhd".
WARNING:Xst:1780 - Signal <next_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <data_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <number_of_bits>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit adder for signal <number_of_bits$add0000> created at line 89.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Adder/Subtractor(s).
Unit <Receiver> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/UART/mux2_1.vhd".
Unit <mux2_1> synthesized.


Synthesizing Unit <edge_triggered_d_n>.
    Related source file is "/media/sf_ASE/VHDL/Milo/UART/edge_triggered_d_n.vhd".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_triggered_d_n> synthesized.


Synthesizing Unit <boundary_scan_chain_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/UART/boundary_scan_chain.vhd".
WARNING:Xst:1780 - Signal <q<10>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain_1> synthesized.


Synthesizing Unit <boundary_scan_chain_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/UART/boundary_scan_chain.vhd".
WARNING:Xst:1780 - Signal <q<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain_2> synthesized.


Synthesizing Unit <Sender_receiver>.
    Related source file is "/media/sf_ASE/VHDL/Milo/UART/Sender_receiver.vhd".
Unit <Sender_receiver> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 5
 3-bit up counter                                      : 3
 4-bit up counter                                      : 2
# Registers                                            : 25
 1-bit register                                        : 25
# Latches                                              : 2
 1-bit latch                                           : 1
 4-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <receive/current_state/FSM> on signal <current_state[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 00
 sfasamento    | 01
 receive       | 10
 wait_for_next | 11
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <trans/current_state/FSM> on signal <current_state[1:3]> with sequential encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 000
 send_start    | 001
 send          | 011
 wait_for_next | 010
 send_stop     | 100
---------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 5
 3-bit up counter                                      : 3
 4-bit up counter                                      : 2
# Registers                                            : 25
 Flip-Flops                                            : 25
# Latches                                              : 2
 1-bit latch                                           : 1
 4-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <receive/number_of_bits_3> of sequential type is unconnected in block <Sender_receiver>.
WARNING:Xst:2677 - Node <receive/number_of_bits_2> of sequential type is unconnected in block <Sender_receiver>.
WARNING:Xst:2677 - Node <receive/number_of_bits_1> of sequential type is unconnected in block <Sender_receiver>.
WARNING:Xst:2677 - Node <receive/number_of_bits_0> of sequential type is unconnected in block <Sender_receiver>.

Optimizing unit <Sender_receiver> ...

Optimizing unit <boundary_scan_chain_1> ...

Optimizing unit <boundary_scan_chain_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sender_receiver, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 47
 Flip-Flops                                            : 47

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Sender_receiver.ngr
Top Level Output File Name         : Sender_receiver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 59
#      INV                         : 6
#      LUT2                        : 7
#      LUT2_D                      : 2
#      LUT2_L                      : 3
#      LUT3                        : 10
#      LUT3_L                      : 1
#      LUT4                        : 30
# FlipFlops/Latches                : 48
#      FDC                         : 16
#      FDCE                        : 31
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 10
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                       30  out of    960     3%  
 Number of Slice Flip Flops:             48  out of   1920     2%  
 Number of 4 input LUTs:                 59  out of   1920     3%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    108    18%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+--------------------------+-------+
Clock Signal                             | Clock buffer(FF name)    | Load  |
-----------------------------------------+--------------------------+-------+
clk                                      | BUFGP                    | 47    |
en_b_r(receive/current_state_FSM_Out01:O)| NONE(*)(receive/data_out)| 1     |
-----------------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------+------------------------+-------+
Control Signal                                                                          | Buffer(FF name)        | Load  |
----------------------------------------------------------------------------------------+------------------------+-------+
counter_r/reset_inv(output/chain_gen[0].sc_out.inst_edge_triggered/reset_n_inv1_INV_0:O)| NONE(counter_r/count_0)| 47    |
----------------------------------------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.953ns (Maximum Frequency: 252.988MHz)
   Minimum input arrival time before clock: 3.467ns
   Maximum output required time after clock: 4.221ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.953ns (frequency: 252.988MHz)
  Total number of paths / destination ports: 241 / 77
-------------------------------------------------------------------------
Delay:               3.953ns (Levels of Logic = 2)
  Source:            trans/current_state_FSM_FFd3 (FF)
  Destination:       counter_t/hit (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: trans/current_state_FSM_FFd3 to counter_t/hit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             23   0.514   1.091  trans/current_state_FSM_FFd3 (trans/current_state_FSM_FFd3)
     LUT2_D:I1->LO         1   0.612   0.103  trans/current_state_FSM_Out61 (N41)
     LUT4:I3->O            5   0.612   0.538  trans/en_c1 (en_c)
     FDCE:CE                   0.483          counter_t/hit
    ----------------------------------------
    Total                      3.953ns (2.221ns logic, 1.732ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.467ns (Levels of Logic = 3)
  Source:            data<0> (PAD)
  Destination:       input/chain_gen[2].sc_ch.inst_edge_triggered/q_0 (FF)
  Destination Clock: clk rising

  Data Path: data<0> to input/chain_gen[2].sc_ch.inst_edge_triggered/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  data_0_IBUF (data_0_IBUF)
     LUT4:I0->O            1   0.612   0.360  input/chain_gen[2].sc_ch.inst_mux2_1/X_SW0 (N37)
     LUT4:I3->O            1   0.612   0.000  input/chain_gen[2].sc_ch.inst_mux2_1/X (input/x<2>)
     FDC:D                     0.268          input/chain_gen[2].sc_ch.inst_edge_triggered/q_0
    ----------------------------------------
    Total                      3.467ns (2.598ns logic, 0.869ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.221ns (Levels of Logic = 1)
  Source:            input/chain_gen[0].sc_out.inst_edge_triggered/q_0 (FF)
  Destination:       data_t (PAD)
  Source Clock:      clk rising

  Data Path: input/chain_gen[0].sc_out.inst_edge_triggered/q_0 to data_t
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.514   0.538  input/chain_gen[0].sc_out.inst_edge_triggered/q_0 (input/chain_gen[0].sc_out.inst_edge_triggered/q_0)
     OBUF:I->O                 3.169          data_t_OBUF (data_t)
    ----------------------------------------
    Total                      4.221ns (3.683ns logic, 0.538ns route)
                                       (87.3% logic, 12.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 3.21 secs
 
--> 


Total memory usage is 515324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    1 (   0 filtered)

