
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010578                       # Number of seconds simulated
sim_ticks                                 10577697060                       # Number of ticks simulated
final_tick                               537679759968                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152311                       # Simulator instruction rate (inst/s)
host_op_rate                                   193563                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 200543                       # Simulator tick rate (ticks/s)
host_mem_usage                               67340328                       # Number of bytes of host memory used
host_seconds                                 52745.18                       # Real time elapsed on the host
sim_insts                                  8033686224                       # Number of instructions simulated
sim_ops                                   10209497688                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       186624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       288256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       133888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       134528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       130304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       193152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       320896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       290048                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1713408                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       558080                       # Number of bytes written to this memory
system.physmem.bytes_written::total            558080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1458                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2252                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1046                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1051                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1018                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1509                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2507                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2266                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13386                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4360                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4360                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       399331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17643160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       435634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27251300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       484037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12657576                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       459835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12718080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       435634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12318749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       314624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18260307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       423533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     30337038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       423533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27420713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               161983085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       399331                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       435634                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       484037                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       459835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       435634                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       314624                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       423533                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       423533                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3376160                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52760066                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52760066                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52760066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       399331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17643160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       435634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27251300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       484037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12657576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       459835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12718080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       435634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12318749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       314624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18260307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       423533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     30337038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       423533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27420713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              214743151                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25366181                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2067824                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1695791                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205272                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       856191                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808903                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212151                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9134                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19815808                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11772377                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2067824                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021054                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2590435                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         581787                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        602368                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1222774                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203901                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23381799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.615805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.966776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20791364     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          279814      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          325069      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178416      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208145      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          112012      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77419      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          200200      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1209360      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23381799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081519                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464097                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19653203                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       768361                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2569890                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19302                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        371037                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335083                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2152                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14372228                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11300                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        371037                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19683702                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         212768                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       470039                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2559930                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        84317                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14362636                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         21335                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39892                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19961040                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66892241                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66892241                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025519                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2935504                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3843                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2181                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           228673                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1372248                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       747435                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19237                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164655                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14338708                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13545113                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17125                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1802310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4174195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          511                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23381799                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579302                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268855                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17672619     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2298626      9.83%     85.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1233753      5.28%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       852385      3.65%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       745788      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382115      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91950      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60105      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44458      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23381799                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3258     11.01%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13010     43.96%     54.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13328     45.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11337589     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212171      1.57%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1252061      9.24%     94.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       741634      5.48%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13545113                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533983                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29596                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50518745                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16145007                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13319138                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13574709                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34458                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       243507                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        16890                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        371037                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         165583                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13103                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14342583                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6092                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1372248                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       747435                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2184                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9130                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118785                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115102                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233887                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13343150                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1175487                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       201962                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1916904                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1865630                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            741417                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526021                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13319369                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13319138                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7921047                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20748213                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525075                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381770                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268684                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2073990                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206357                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23010762                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533172                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.352254                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17999975     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2323080     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       975052      4.24%     92.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       582906      2.53%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405940      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261350      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       137002      0.60%     98.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109396      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       216061      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23010762                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268684                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859286                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128741                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755765                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       216061                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37137310                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29056410                       # The number of ROB writes
system.switch_cpus0.timesIdled                 306562                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1984382                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.536618                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.536618                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.394226                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394226                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60199339                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18485653                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13412152                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25366181                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2070152                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1693064                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       203448                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       854288                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          814150                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          212461                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9139                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20064501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11747978                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2070152                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1026611                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2460784                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         591634                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        345692                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1235346                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       204832                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23254740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20793956     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          133797      0.58%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          210751      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          334475      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          138819      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          155040      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          165619      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          107572      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1214711      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23254740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081611                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463135                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19883745                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       528266                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2452897                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6343                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        383488                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       339219                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14342158                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1636                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        383488                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19914907                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         168642                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       272362                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2428434                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        86894                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14332537                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1472                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         24954                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        32768                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3024                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     19898607                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     66669102                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     66669102                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16959909                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2938682                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3629                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1987                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           266213                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1365758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       734366                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        22183                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       166694                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14310843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13532749                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17018                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1834734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4102872                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          330                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23254740                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581935                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273998                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17550923     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2287527      9.84%     85.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1251825      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       854974      3.68%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       798290      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       228844      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       179441      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60704      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42212      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23254740                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3204     12.46%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         10088     39.22%     51.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12430     48.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11335635     83.76%     83.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       214432      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1641      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1251075      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       729966      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13532749                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533496                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              25722                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001901                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50362978                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16149370                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13311760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13558471                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        40342                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       246334                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        22549                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          869                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        383488                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         117944                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12180                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14314502                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         6161                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1365758                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       734366                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1987                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          8924                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117973                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116733                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       234706                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13337656                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1176029                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       195093                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1905660                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1876281                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            729631                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525805                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13311970                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13311760                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7785805                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20335616                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524784                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382865                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9962565                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12211417                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2103123                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       207485                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22871252                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533920                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.387201                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17911834     78.32%     78.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2402221     10.50%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       935660      4.09%     92.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       504415      2.21%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       376071      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       210530      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       130198      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       116075      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       284248      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22871252                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9962565                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12211417                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1831236                       # Number of memory references committed
system.switch_cpus1.commit.loads              1119421                       # Number of loads committed
system.switch_cpus1.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1752789                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11003523                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       248105                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       284248                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            36901479                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29012628                       # The number of ROB writes
system.switch_cpus1.timesIdled                 324758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2111441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9962565                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12211417                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9962565                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.546150                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.546150                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392750                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392750                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60143320                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18455514                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13377656                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3308                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                25366181                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2102118                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1719837                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       206585                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       863324                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          825055                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          217105                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9452                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20223967                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11753771                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2102118                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1042160                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2453071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         565618                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        425437                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1238760                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       206692                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23458824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21005753     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          114903      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          181715      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          245593      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          252291      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          214268      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          119443      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          177373      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1147485      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23458824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082871                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463364                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20019975                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       631464                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2448524                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2773                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        356086                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       345933                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14420676                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1528                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        356086                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20075037                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         131933                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       374809                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2396951                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       124006                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14414577                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         16783                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        54084                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     20116798                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     67055659                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     67055659                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17412884                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2703909                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3526                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1811                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           374646                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1350082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       730454                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8762                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       281829                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14394874                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13662814                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2001                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1604321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3850257                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23458824                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582417                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267651                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17594089     75.00%     75.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2477381     10.56%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1235936      5.27%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       878054      3.74%     94.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       696682      2.97%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       287243      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       182247      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        94562      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12630      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23458824                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2817     12.43%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8399     37.05%     49.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11456     50.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11489748     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       203958      1.49%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1712      0.01%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1239280      9.07%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       728116      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13662814                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538623                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              22672                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     50809125                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16002794                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13454770                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13685486                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28231                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       218544                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10601                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        356086                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         103662                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12119                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14398444                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6227                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1350082                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       730454                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1814                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10265                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       119351                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       235828                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13471973                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1165649                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       190841                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   30                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1893704                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1914483                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            728055                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531100                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13454905                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13454770                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7724854                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20813583                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530422                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371145                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10151168                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12491343                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1907101                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       208962                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23102738                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540687                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.377276                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17907883     77.51%     77.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2609210     11.29%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       953102      4.13%     92.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       457128      1.98%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       427184      1.85%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       222866      0.96%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       166576      0.72%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        88289      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       270500      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23102738                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10151168                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12491343                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1851388                       # Number of memory references committed
system.switch_cpus2.commit.loads              1131535                       # Number of loads committed
system.switch_cpus2.commit.membars               1724                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1801427                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11254490                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257277                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       270500                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            37230604                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29152995                       # The number of ROB writes
system.switch_cpus2.timesIdled                 308020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1907357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10151168                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12491343                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10151168                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.498844                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.498844                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400185                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400185                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        60634115                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18743226                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13368877                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3452                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                25366181                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2100943                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1718915                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       206733                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       864894                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          825909                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          216726                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9408                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20226596                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11747056                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2100943                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1042635                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2451931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         565493                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        425149                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1238815                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       206833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23459759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.958048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21007828     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          114422      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          181933      0.78%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          246104      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          252183      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          213799      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          119247      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          177797      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1146446      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23459759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082825                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463099                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20023288                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       630409                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2447449                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2791                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        355820                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       345758                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14413037                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1530                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        355820                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20078141                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         131530                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       374626                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2396144                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       123496                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14407182                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         16719                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        53888                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20105219                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     67021152                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     67021152                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17404136                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2701081                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3516                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1804                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           372895                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1349723                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       730266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8600                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       226383                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14387661                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3528                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13656629                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2025                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1603548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3847698                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           76                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23459759                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582130                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270280                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17639224     75.19%     75.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2426106     10.34%     85.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1220234      5.20%     90.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       893355      3.81%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       703615      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       287898      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       182015      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        94546      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        12766      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23459759                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2605     11.42%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8399     36.81%     48.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11813     51.77%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11484615     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       203787      1.49%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1711      0.01%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1238724      9.07%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       727792      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13656629                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538379                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              22817                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001671                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     50797859                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15994795                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13448439                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13679446                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        27165                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       218741                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10771                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        355820                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         103637                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        12127                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14391212                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6286                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1349723                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       730266                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1805                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10271                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       119822                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       116302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       236124                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13465671                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1164879                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       190958                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1892589                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1913897                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            727710                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.530851                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13448590                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13448439                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7720884                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20802118                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530172                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371159                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10146049                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12485120                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1906104                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       209106                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23103939                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540389                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.382962                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17946784     77.68%     77.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2573253     11.14%     88.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       956033      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       456599      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       406284      1.76%     96.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       222268      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       180150      0.78%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87916      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       274652      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23103939                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10146049                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12485120                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1850476                       # Number of memory references committed
system.switch_cpus3.commit.loads              1130981                       # Number of loads committed
system.switch_cpus3.commit.membars               1722                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1800547                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11248884                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       257159                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       274652                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            37220433                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29138286                       # The number of ROB writes
system.switch_cpus3.timesIdled                 308220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1906422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10146049                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12485120                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10146049                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.500104                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.500104                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.399983                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.399983                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60604459                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18733666                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13361150                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3448                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                25366181                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2101214                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1719831                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       206818                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       862331                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          825400                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          217069                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9437                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20226239                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11748240                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2101214                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1042469                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2452761                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         566185                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        421839                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1238905                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       206894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23457526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.958352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21004765     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          114604      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          182830      0.78%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          245683      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          252193      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          213631      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          119680      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          176541      0.75%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1147599      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23457526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082835                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463146                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20021925                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       628131                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2448316                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2728                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        356424                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       345043                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14415865                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1535                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        356424                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20077088                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         130681                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       372540                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2396645                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       124146                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14409833                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         16806                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        54142                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20109077                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     67035315                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     67035315                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17407576                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2701492                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3575                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1861                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           375041                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1351294                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       729903                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8507                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       227617                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14390950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3588                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13658768                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2005                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1605631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3855159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          131                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23457526                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582277                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270506                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17636165     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2427795     10.35%     85.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1219240      5.20%     90.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       891536      3.80%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       705507      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       287833      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       182129      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        94650      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        12671      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23457526                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2794     12.32%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8395     37.03%     49.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        11483     50.65%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11486702     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       203693      1.49%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1712      0.01%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1239302      9.07%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       727359      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13658768                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538464                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              22672                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001660                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50799737                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16000228                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13449636                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13681440                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        27895                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       220090                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10242                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        356424                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         102526                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        12170                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14394566                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         5875                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1351294                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       729903                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1863                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10307                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       119967                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       116420                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       236387                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13466987                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1165049                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       191779                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1892347                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1913262                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            727298                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.530903                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13449760                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13449636                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7723148                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20811080                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530219                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371108                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10148126                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12487599                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1906964                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3457                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       209196                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23101102                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540563                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.383234                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17942425     77.67%     77.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2574722     11.15%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       956140      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       456738      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       406134      1.76%     96.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       221824      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       180313      0.78%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        87599      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       275207      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23101102                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10148126                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12487599                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1850865                       # Number of memory references committed
system.switch_cpus4.commit.loads              1131204                       # Number of loads committed
system.switch_cpus4.commit.membars               1724                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1800866                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11251156                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       257209                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       275207                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37220380                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29145571                       # The number of ROB writes
system.switch_cpus4.timesIdled                 308304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1908655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10148126                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12487599                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10148126                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.499593                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.499593                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400065                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400065                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60612384                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18736786                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13361935                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3454                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                25366181                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1928103                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1726085                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       154096                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1288718                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1272194                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          112233                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4551                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20453514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10965338                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1928103                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1384427                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2444010                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         508560                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        280770                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1237832                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       150899                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23531924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.520488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.760167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21087914     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          378452      1.61%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          184205      0.78%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          372691      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          113850      0.48%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          346320      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           52728      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           86326      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          909438      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23531924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.076011                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.432282                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20193145                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       546184                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2438970                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1948                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        351676                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       177763                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1954                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12225641                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4600                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        351676                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20222874                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         328756                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       129333                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2412109                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        87170                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12207353                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9205                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        70739                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15955098                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     55262035                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     55262035                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12898989                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3056073                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1590                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          808                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           185203                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2239422                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       347889                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3004                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        79470                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12142888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11355034                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7399                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2219453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4575267                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23531924                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482537                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.093234                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18550915     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1551325      6.59%     85.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1686041      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       976570      4.15%     96.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       492908      2.09%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       123962      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       143858      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3433      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2912      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23531924                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          18641     57.57%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7516     23.21%     80.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6224     19.22%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8880332     78.21%     78.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        86376      0.76%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2042971     17.99%     96.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       344571      3.03%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11355034                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.447645                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              32381                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002852                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46281770                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14363973                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11064545                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11387415                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8706                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       458006                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9560                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        351676                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         211650                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        10803                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12144490                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          518                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2239422                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       347889                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          806                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4035                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          186                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       103400                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        59748                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       163148                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11212899                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2014613                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       142133                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2359152                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1707434                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            344539                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.442041                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11067354                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11064545                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6705655                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14454046                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.436193                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.463929                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8831520                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9907914                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2236986                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1579                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       152947                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23180248                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.427429                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.300080                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19510766     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1428212      6.16%     90.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       931457      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       289650      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       490886      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        92682      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        59145      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        53586      0.23%     98.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       323864      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23180248                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8831520                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9907914                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2119737                       # Number of memory references committed
system.switch_cpus5.commit.loads              1781408                       # Number of loads committed
system.switch_cpus5.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1523568                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8647776                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       120467                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       323864                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            35001258                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           24641762                       # The number of ROB writes
system.switch_cpus5.timesIdled                 457810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1834257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8831520                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9907914                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8831520                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.872233                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.872233                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.348161                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.348161                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        52178088                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14380417                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13043337                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1578                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                25366181                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1984221                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1789885                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       106146                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       743997                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          705594                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          109385                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4663                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     21005337                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12488984                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1984221                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       814979                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2466837                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         333781                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        443257                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1207848                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       106504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24140459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.936983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21673622     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           87428      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          179810      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           74180      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          408687      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          363989      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           70538      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          149563      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1132642      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24140459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078223                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.492348                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20891195                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       559018                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2457753                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7700                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        224788                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       174493                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14645929                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1463                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        224788                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20913468                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         383122                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       108164                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2444256                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        66654                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14637236                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27142                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        24801                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          357                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17201187                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     68939685                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     68939685                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15221303                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1979806                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1709                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          869                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           173413                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3448052                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1743128                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        15758                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        85201                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14605782                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1715                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14033907                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7277                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1143396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2749362                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24140459                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581344                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.379035                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19159833     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1485062      6.15%     85.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1226408      5.08%     90.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       530627      2.20%     92.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       671460      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       649831      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       369948      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        28855      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        18435      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24140459                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35599     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        276812     86.39%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         8026      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8810748     62.78%     62.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       122812      0.88%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          840      0.01%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3360592     23.95%     87.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1738915     12.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14033907                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.553253                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             320437                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022833                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52535987                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15751264                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13912288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14354344                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        25775                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       136018                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          372                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11304                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1244                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        224788                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         347082                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        17851                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14607514                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          164                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3448052                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1743128                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          869                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         12220                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          372                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        60916                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        63439                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       124355                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13934214                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3349224                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        99693                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5087968                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1825207                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1738744                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549323                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13912828                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13912288                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7517735                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14821412                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.548458                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507221                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11293772                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13272361                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1336304                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1695                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       108246                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23915671                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.554965                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.378810                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19104976     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1753732      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       823911      3.45%     90.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       814578      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       221053      0.92%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       947557      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        71052      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        51732      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       127080      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23915671                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11293772                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13272361                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               5043835                       # Number of memory references committed
system.switch_cpus6.commit.loads              3312023                       # Number of loads committed
system.switch_cpus6.commit.membars                846                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1752513                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11802738                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       128658                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       127080                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38397217                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29442228                       # The number of ROB writes
system.switch_cpus6.timesIdled                 462332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1225722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11293772                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13272361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11293772                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.246033                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.246033                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445229                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445229                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        68872926                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16168257                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       17427093                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1692                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25366181                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2068276                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1691482                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       204049                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       852851                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          812959                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          212205                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9130                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20059050                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11736571                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2068276                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1025164                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2457471                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         592745                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        350002                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1235433                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       205400                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23250826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.968850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20793355     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          133427      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          209435      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          333755      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          138669      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          155527      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          165802      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          107496      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1213360      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23250826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081537                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462686                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19878168                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       532727                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2449638                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         6266                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        384026                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       338995                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14328454                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1645                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        384026                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19909293                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         169460                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       276436                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2425197                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        86401                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14319112                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1567                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         24440                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        32907                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         2941                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19878572                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     66604100                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     66604100                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16938492                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2940070                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3622                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1982                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           265461                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1364344                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       733143                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        22109                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       166526                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14297769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3634                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13517690                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        17200                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1835533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4110671                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          328                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23250826                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581385                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273762                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17554223     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2285028      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1249948      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       852644      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       797880      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       228427      0.98%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       179784      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        60661      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        42231      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23250826                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3218     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         10115     39.32%     51.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12392     48.17%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11324234     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       213925      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1638      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1249149      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       728744      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13517690                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532902                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              25725                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001903                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50329131                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16137087                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13296921                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13543415                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        40173                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       246325                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        22219                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          864                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        384026                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         119099                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        12126                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14301422                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         6135                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1364344                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       733143                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1983                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8856                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       117982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       117396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       235378                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13322793                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1174333                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       194897                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1902736                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1873924                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            728403                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525219                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13297143                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13296921                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7774944                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20312640                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524199                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382764                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9949991                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12196023                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2105430                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       208055                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22866800                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533351                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386864                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17914794     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2398571     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       934241      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       503215      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       375481      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       210092      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       130355      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       115597      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       284454      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22866800                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9949991                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12196023                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1828941                       # Number of memory references committed
system.switch_cpus7.commit.loads              1118017                       # Number of loads committed
system.switch_cpus7.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1750569                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10989663                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       247794                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       284454                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36883734                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28986973                       # The number of ROB writes
system.switch_cpus7.timesIdled                 325413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2115355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9949991                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12196023                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9949991                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.549367                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.549367                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392254                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392254                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        60075559                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18434262                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13363658                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3302                       # number of misc regfile writes
system.l2.replacements                          13386                       # number of replacements
system.l2.tagsinuse                      32764.321737                       # Cycle average of tags in use
system.l2.total_refs                          1626741                       # Total number of references to valid blocks.
system.l2.sampled_refs                          46149                       # Sample count of references to valid blocks.
system.l2.avg_refs                          35.249756                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           242.716454                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     27.636738                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    710.287628                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     26.062317                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1100.444715                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     32.398654                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    489.870171                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     31.072129                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    489.374533                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     30.818553                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    477.821869                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     20.306532                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    744.055866                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     27.608357                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1227.513006                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     26.141463                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1109.355643                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3144.834940                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3631.277229                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2472.184419                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2460.316807                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2516.084349                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3915.086209                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4160.520883                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3650.532274                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007407                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000843                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.021676                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000795                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.033583                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000989                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.014950                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000948                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.014935                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000941                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.014582                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000620                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.022707                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000843                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.037461                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000798                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.033855                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.095973                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.110818                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.075445                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.075083                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.076785                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.119479                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.126969                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.111405                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999888                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4198                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5005                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3065                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3060                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3095                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4050                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5562                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4985                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   33033                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10445                       # number of Writeback hits
system.l2.Writeback_hits::total                 10445                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   114                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4213                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5020                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3083                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3078                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3113                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4056                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5571                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         5000                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33147                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4213                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5020                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3083                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3078                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3113                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4056                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5571                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         5000                       # number of overall hits
system.l2.overall_hits::total                   33147                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1455                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2252                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1046                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1051                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1018                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1509                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2507                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2266                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13383                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1458                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1046                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1051                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1018                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1509                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2507                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2266                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13386                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1458                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1046                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1051                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1018                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1509                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2507                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2266                       # number of overall misses
system.l2.overall_misses::total                 13386                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4905219                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    219600860                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5601720                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    339909292                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6169636                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    157834787                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5831429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    158483723                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5808360                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    154442500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3946785                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    227624797                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5215258                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    380436065                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5373752                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    341684088                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2022868271                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       464964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        464964                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4905219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    220065824                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5601720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    339909292                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6169636                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    157834787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5831429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    158483723                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5808360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    154442500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3946785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    227624797                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5215258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    380436065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5373752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    341684088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2023333235                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4905219                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    220065824                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5601720                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    339909292                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6169636                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    157834787                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5831429                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    158483723                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5808360                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    154442500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3946785                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    227624797                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5215258                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    380436065                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5373752                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    341684088                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2023333235                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5653                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7257                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         4113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         5559                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         8069                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         7251                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               46416                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10445                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10445                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               117                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5671                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7272                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4129                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4129                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4131                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         5565                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         8078                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         7266                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                46533                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5671                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7272                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4129                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4129                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4131                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         5565                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         8078                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         7266                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               46533                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.257385                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.310321                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.254439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.926829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.255656                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.923077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.247508                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.271452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.310695                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.312509                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.288327                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025641                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.257098                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.309681                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.253330                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.926829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.254541                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.923077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.246429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.271159                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.310349                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.311863                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.287667                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.257098                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.309681                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.253330                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.926829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.254541                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.923077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.246429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.271159                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.310349                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.311863                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.287667                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       148643                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150928.426117                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155603.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150936.630551                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 154240.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150893.677820                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153458.657895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150793.266413                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 161343.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151711.689587                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 151799.423077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150844.795891                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149007.371429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151749.527323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 153535.771429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150787.329214                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151152.078831                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       154988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       154988                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       148643                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150936.779150                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155603.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150936.630551                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 154240.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150893.677820                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153458.657895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150793.266413                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 161343.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151711.689587                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 151799.423077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150844.795891                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149007.371429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151749.527323                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 153535.771429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150787.329214                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151152.938518                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       148643                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150936.779150                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155603.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150936.630551                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 154240.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150893.677820                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153458.657895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150793.266413                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 161343.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151711.689587                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 151799.423077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150844.795891                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149007.371429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151749.527323                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 153535.771429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150787.329214                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151152.938518                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4360                       # number of writebacks
system.l2.writebacks::total                      4360                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1455                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2252                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1046                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1051                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1018                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1509                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2507                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2266                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13383                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13386                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13386                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2981789                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    134857927                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3508263                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    208733525                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3848149                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     96926285                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3624232                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     97282409                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3718718                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     95148322                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2431910                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    139710645                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3175773                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    234425336                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3334307                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    209669615                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1243377205                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       290815                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       290815                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2981789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    135148742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3508263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    208733525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3848149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     96926285                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3624232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     97282409                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3718718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     95148322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2431910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    139710645                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3175773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    234425336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3334307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    209669615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1243668020                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2981789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    135148742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3508263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    208733525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3848149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     96926285                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3624232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     97282409                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3718718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     95148322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2431910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    139710645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3175773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    234425336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3334307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    209669615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1243668020                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257385                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.310321                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.254439                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.926829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.255656                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.923077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.247508                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.271452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.310695                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.312509                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.288327                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025641                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.257098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.309681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.253330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.926829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.254541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.923077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.246429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.271159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.310349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.311863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.287667                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.257098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.309681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.253330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.926829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.254541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.923077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.246429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.271159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.310349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.311863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.287667                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90357.242424                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92685.860481                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97451.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92688.066163                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96203.725000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92663.752390                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95374.526316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92561.759277                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 103297.722222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93465.935167                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst        93535                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92584.920477                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 90736.371429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93508.311129                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 95265.914286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92528.515004                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92907.211014                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 96938.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96938.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90357.242424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92694.610425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97451.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92688.066163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96203.725000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92663.752390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95374.526316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92561.759277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 103297.722222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93465.935167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst        93535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92584.920477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 90736.371429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93508.311129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 95265.914286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92528.515004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92908.114448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90357.242424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92694.610425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97451.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92688.066163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96203.725000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92663.752390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95374.526316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92561.759277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 103297.722222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93465.935167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst        93535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92584.920477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 90736.371429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93508.311129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 95265.914286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92528.515004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92908.114448                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               511.015426                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230823                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1940369.812016                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.015426                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.046499                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.818935                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1222731                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1222731                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1222731                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1222731                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1222731                       # number of overall hits
system.cpu0.icache.overall_hits::total        1222731                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.cpu0.icache.overall_misses::total           43                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6500456                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6500456                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6500456                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6500456                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6500456                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6500456                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1222774                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1222774                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1222774                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1222774                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1222774                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1222774                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 151173.395349                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 151173.395349                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 151173.395349                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 151173.395349                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 151173.395349                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 151173.395349                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5288145                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5288145                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5288145                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5288145                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5288145                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5288145                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 155533.676471                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 155533.676471                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 155533.676471                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 155533.676471                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 155533.676471                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 155533.676471                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5671                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158371791                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5927                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26720.396659                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.276828                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.723172                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.879988                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.120012                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       857612                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         857612                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726484                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726484                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1765                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1765                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1584096                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1584096                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1584096                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1584096                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19263                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19263                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          470                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          470                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19733                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19733                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19733                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19733                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2237203821                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2237203821                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     56859793                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     56859793                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2294063614                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2294063614                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2294063614                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2294063614                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       876875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       876875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1603829                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1603829                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1603829                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1603829                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021968                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021968                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000647                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000647                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012304                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012304                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012304                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012304                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116139.948139                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116139.948139                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 120978.282979                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 120978.282979                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116255.187452                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116255.187452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116255.187452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116255.187452                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2277                       # number of writebacks
system.cpu0.dcache.writebacks::total             2277                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13610                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13610                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          452                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          452                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14062                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14062                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5653                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5653                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           18                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5671                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5671                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5671                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5671                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    511981109                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    511981109                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1487283                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1487283                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    513468392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    513468392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    513468392                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    513468392                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006447                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006447                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003536                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003536                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003536                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003536                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90568.036264                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90568.036264                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 82626.833333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82626.833333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90542.830541                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90542.830541                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90542.830541                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90542.830541                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.101052                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1005693344                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1908336.516129                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    27.101052                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.043431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.828688                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1235299                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1235299                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1235299                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1235299                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1235299                       # number of overall hits
system.cpu1.icache.overall_hits::total        1235299                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7414422                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7414422                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7414422                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7414422                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7414422                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7414422                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1235346                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1235346                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1235346                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1235346                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1235346                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1235346                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 157753.659574                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 157753.659574                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 157753.659574                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 157753.659574                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 157753.659574                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 157753.659574                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6039336                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6039336                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6039336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6039336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6039336                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6039336                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163225.297297                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163225.297297                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163225.297297                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163225.297297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163225.297297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163225.297297                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7272                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167227896                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7528                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22214.120085                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.543538                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.456462                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888842                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111158                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       855860                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         855860                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       708385                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        708385                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1932                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1932                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1654                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1654                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1564245                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1564245                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1564245                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1564245                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18639                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18639                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           91                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18730                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18730                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18730                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18730                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2049049907                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2049049907                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7378648                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7378648                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2056428555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2056428555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2056428555                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2056428555                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       874499                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       874499                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       708476                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       708476                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1582975                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1582975                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1582975                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1582975                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021314                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021314                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011832                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011832                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011832                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011832                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109933.467836                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109933.467836                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81084.043956                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81084.043956                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109793.302456                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109793.302456                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109793.302456                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109793.302456                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1307                       # number of writebacks
system.cpu1.dcache.writebacks::total             1307                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11382                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11382                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           76                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11458                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11458                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11458                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11458                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7257                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7257                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7272                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7272                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7272                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7272                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    693355202                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    693355202                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       982478                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       982478                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    694337680                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    694337680                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    694337680                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    694337680                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004594                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004594                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95542.951909                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95542.951909                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65498.533333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65498.533333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95480.979098                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95480.979098                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95480.979098                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95480.979098                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               509.765476                       # Cycle average of tags in use
system.cpu2.icache.total_refs               999934544                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1934109.369439                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.765476                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055714                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.816932                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1238709                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1238709                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1238709                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1238709                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1238709                       # number of overall hits
system.cpu2.icache.overall_hits::total        1238709                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8442279                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8442279                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8442279                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8442279                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8442279                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8442279                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1238760                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1238760                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1238760                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1238760                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1238760                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1238760                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 165534.882353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 165534.882353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 165534.882353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 165534.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 165534.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 165534.882353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7161989                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7161989                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7161989                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7161989                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7161989                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7161989                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 170523.547619                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 170523.547619                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 170523.547619                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 170523.547619                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 170523.547619                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 170523.547619                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4129                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152468040                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4385                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34770.362600                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.239745                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.760255                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872030                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127970                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       852470                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         852470                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       716435                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        716435                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1783                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1783                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1726                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1726                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1568905                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1568905                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1568905                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1568905                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        13191                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        13191                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          106                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          106                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13297                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13297                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13297                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13297                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1454418478                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1454418478                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8507975                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8507975                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1462926453                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1462926453                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1462926453                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1462926453                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       865661                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       865661                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716541                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716541                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1582202                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1582202                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1582202                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1582202                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015238                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015238                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000148                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000148                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008404                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008404                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008404                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008404                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110258.394208                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110258.394208                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80263.915094                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80263.915094                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110019.286531                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110019.286531                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110019.286531                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110019.286531                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          893                       # number of writebacks
system.cpu2.dcache.writebacks::total              893                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         9080                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9080                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           88                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           88                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         9168                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9168                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         9168                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9168                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4111                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4111                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4129                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4129                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4129                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4129                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    370910027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    370910027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1209461                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1209461                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    372119488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    372119488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    372119488                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    372119488                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004749                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004749                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002610                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002610                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002610                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002610                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90223.796400                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90223.796400                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 67192.277778                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67192.277778                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90123.392589                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90123.392589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90123.392589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90123.392589                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               509.913631                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999934603                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1937857.757752                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.913631                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.055951                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.817169                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1238768                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1238768                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1238768                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1238768                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1238768                       # number of overall hits
system.cpu3.icache.overall_hits::total        1238768                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8267217                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8267217                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8267217                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8267217                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8267217                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8267217                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1238815                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1238815                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1238815                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1238815                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1238815                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1238815                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 175898.234043                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 175898.234043                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 175898.234043                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 175898.234043                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 175898.234043                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 175898.234043                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7145627                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7145627                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7145627                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7145627                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7145627                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7145627                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 174283.585366                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 174283.585366                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 174283.585366                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 174283.585366                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 174283.585366                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 174283.585366                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4129                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               152468155                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4385                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34770.388826                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.249772                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.750228                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.872069                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.127931                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       852942                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         852942                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       716084                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        716084                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1779                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1779                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1724                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1569026                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1569026                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1569026                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1569026                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13143                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13143                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          102                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13245                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13245                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13245                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13245                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1455526168                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1455526168                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8494305                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8494305                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1464020473                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1464020473                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1464020473                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1464020473                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       866085                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       866085                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       716186                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       716186                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1582271                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1582271                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1582271                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1582271                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015175                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015175                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000142                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008371                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008371                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008371                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008371                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 110745.352507                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 110745.352507                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 83277.500000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83277.500000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 110533.822046                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 110533.822046                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 110533.822046                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 110533.822046                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          893                       # number of writebacks
system.cpu3.dcache.writebacks::total              893                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9032                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9032                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9116                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9116                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9116                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9116                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4111                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4111                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4129                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4129                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4129                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4129                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    371966706                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    371966706                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1211902                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1211902                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    373178608                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    373178608                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    373178608                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    373178608                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004747                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004747                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002610                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002610                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002610                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002610                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90480.833374                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90480.833374                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67327.888889                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67327.888889                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90379.900218                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90379.900218                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90379.900218                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90379.900218                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               509.278799                       # Cycle average of tags in use
system.cpu4.icache.total_refs               999934696                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1945398.241245                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.278799                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.054934                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.816152                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1238861                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1238861                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1238861                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1238861                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1238861                       # number of overall hits
system.cpu4.icache.overall_hits::total        1238861                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.cpu4.icache.overall_misses::total           44                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8234010                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8234010                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8234010                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8234010                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8234010                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8234010                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1238905                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1238905                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1238905                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1238905                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1238905                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1238905                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 187136.590909                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 187136.590909                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 187136.590909                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 187136.590909                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 187136.590909                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 187136.590909                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7100591                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7100591                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7100591                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7100591                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7100591                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7100591                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 182066.435897                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 182066.435897                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 182066.435897                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 182066.435897                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 182066.435897                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 182066.435897                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4131                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               152467713                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4387                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              34754.436517                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   223.243773                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    32.756227                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.872046                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.127954                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       852280                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         852280                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       716243                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        716243                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1837                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1837                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1727                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1727                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1568523                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1568523                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1568523                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1568523                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        13167                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        13167                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          105                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        13272                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         13272                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        13272                       # number of overall misses
system.cpu4.dcache.overall_misses::total        13272                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1452355275                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1452355275                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8960857                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8960857                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1461316132                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1461316132                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1461316132                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1461316132                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       865447                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       865447                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       716348                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       716348                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1727                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1727                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1581795                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1581795                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1581795                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1581795                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015214                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015214                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000147                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008390                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008390                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008390                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008390                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 110302.671451                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 110302.671451                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85341.495238                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85341.495238                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 110105.193791                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 110105.193791                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 110105.193791                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 110105.193791                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          887                       # number of writebacks
system.cpu4.dcache.writebacks::total              887                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         9054                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         9054                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         9141                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         9141                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         9141                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         9141                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4113                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4113                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4131                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4131                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4131                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4131                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    368986606                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    368986606                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1235145                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1235145                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    370221751                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    370221751                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    370221751                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    370221751                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002612                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002612                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002612                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002612                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89712.279601                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 89712.279601                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68619.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68619.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 89620.370612                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 89620.370612                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 89620.370612                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 89620.370612                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               548.177717                       # Cycle average of tags in use
system.cpu5.icache.total_refs               919934979                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1660532.453069                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    21.846930                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.330787                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.035011                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843479                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.878490                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1237796                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1237796                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1237796                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1237796                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1237796                       # number of overall hits
system.cpu5.icache.overall_hits::total        1237796                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5291945                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5291945                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5291945                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5291945                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5291945                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5291945                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1237832                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1237832                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1237832                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1237832                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1237832                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1237832                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000029                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000029                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 146998.472222                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 146998.472222                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 146998.472222                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 146998.472222                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 146998.472222                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 146998.472222                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4294186                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4294186                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4294186                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4294186                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4294186                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4294186                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 159043.925926                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 159043.925926                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 159043.925926                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 159043.925926                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 159043.925926                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 159043.925926                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5565                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               205254588                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5821                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35261.052740                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   191.566063                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    64.433937                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.748305                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.251695                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1846742                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1846742                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       336705                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        336705                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          798                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          798                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          789                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          789                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2183447                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2183447                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2183447                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2183447                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18811                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18811                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           30                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18841                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18841                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18841                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18841                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1899217124                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1899217124                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2379657                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2379657                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1901596781                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1901596781                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1901596781                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1901596781                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1865553                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1865553                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       336735                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       336735                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2202288                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2202288                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2202288                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2202288                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010083                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010083                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000089                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008555                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008555                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008555                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008555                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 100963.113285                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 100963.113285                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 79321.900000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 79321.900000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 100928.654583                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 100928.654583                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 100928.654583                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 100928.654583                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          699                       # number of writebacks
system.cpu5.dcache.writebacks::total              699                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13252                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13252                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13276                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13276                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13276                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13276                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5559                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5559                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5565                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5565                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5565                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5565                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    509907218                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    509907218                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       395253                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       395253                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    510302471                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    510302471                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    510302471                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    510302471                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002980                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002980                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002527                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002527                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002527                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002527                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91726.428854                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 91726.428854                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65875.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65875.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 91698.557233                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 91698.557233                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 91698.557233                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 91698.557233                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               570.667113                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1030790580                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1780294.611399                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.305015                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.362098                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.046963                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867567                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.914531                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1207799                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1207799                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1207799                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1207799                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1207799                       # number of overall hits
system.cpu6.icache.overall_hits::total        1207799                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7449583                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7449583                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7449583                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7449583                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7449583                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7449583                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1207848                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1207848                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1207848                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1207848                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1207848                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1207848                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 152032.306122                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 152032.306122                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 152032.306122                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 152032.306122                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 152032.306122                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 152032.306122                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5690494                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5690494                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5690494                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5690494                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5690494                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5690494                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 158069.277778                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 158069.277778                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 158069.277778                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 158069.277778                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 158069.277778                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 158069.277778                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8078                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               406436440                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8334                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              48768.471322                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.090074                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.909926                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433946                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566054                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3160438                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3160438                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1730063                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1730063                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          849                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          849                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          846                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          846                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4890501                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4890501                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4890501                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4890501                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        28306                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        28306                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        28336                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         28336                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        28336                       # number of overall misses
system.cpu6.dcache.overall_misses::total        28336                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   3047596955                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   3047596955                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2394793                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2394793                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   3049991748                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   3049991748                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   3049991748                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   3049991748                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3188744                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3188744                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1730093                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1730093                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4918837                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4918837                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4918837                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4918837                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008877                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008877                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005761                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005761                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005761                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005761                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 107666.111602                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 107666.111602                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 79826.433333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 79826.433333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 107636.637069                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 107636.637069                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 107636.637069                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 107636.637069                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2172                       # number of writebacks
system.cpu6.dcache.writebacks::total             2172                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        20236                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        20236                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        20257                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        20257                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        20257                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        20257                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8070                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8070                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8079                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8079                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8079                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8079                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    789732245                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    789732245                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       588653                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       588653                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    790320898                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    790320898                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    790320898                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    790320898                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001642                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001642                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001642                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001642                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 97860.253408                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 97860.253408                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65405.888889                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65405.888889                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 97824.099270                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 97824.099270                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 97824.099270                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 97824.099270                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               517.043841                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1005693431                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1911964.697719                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    27.043841                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.043339                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828596                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1235386                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1235386                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1235386                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1235386                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1235386                       # number of overall hits
system.cpu7.icache.overall_hits::total        1235386                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7379250                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7379250                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7379250                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7379250                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7379250                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7379250                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1235433                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1235433                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1235433                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1235433                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1235433                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1235433                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 157005.319149                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 157005.319149                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 157005.319149                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 157005.319149                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 157005.319149                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 157005.319149                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5798446                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5798446                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5798446                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5798446                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5798446                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5798446                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161067.944444                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161067.944444                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161067.944444                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161067.944444                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161067.944444                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161067.944444                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7266                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               167225903                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7522                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              22231.574448                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.672746                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.327254                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.889347                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.110653                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       854741                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         854741                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       707505                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        707505                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1941                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1941                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1651                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1651                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1562246                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1562246                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1562246                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1562246                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18540                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18540                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           85                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18625                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18625                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18625                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18625                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2045621178                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2045621178                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7108540                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7108540                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2052729718                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2052729718                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2052729718                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2052729718                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       873281                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       873281                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       707590                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       707590                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1580871                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1580871                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1580871                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1580871                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021230                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021230                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000120                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000120                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011781                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011781                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011781                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011781                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 110335.554369                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 110335.554369                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83629.882353                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83629.882353                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 110213.676134                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 110213.676134                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 110213.676134                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 110213.676134                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1317                       # number of writebacks
system.cpu7.dcache.writebacks::total             1317                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        11289                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        11289                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           70                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        11359                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        11359                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        11359                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        11359                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7251                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7251                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7266                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7266                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7266                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7266                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    694120619                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    694120619                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       976804                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       976804                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    695097423                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    695097423                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    695097423                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    695097423                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008303                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008303                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004596                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004596                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004596                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004596                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 95727.571232                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 95727.571232                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65120.266667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65120.266667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 95664.385219                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 95664.385219                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 95664.385219                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 95664.385219                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
