{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632277839550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632277839550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 22 09:30:39 2021 " "Processing started: Wed Sep 22 09:30:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632277839550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632277839550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off happytsp -c happytsp " "Command: quartus_map --read_settings_files=on --write_settings_files=off happytsp -c happytsp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632277839551 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1632277839855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "happytsp.v 2 2 " "Found 2 design units, including 2 entities, in source file happytsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 happytsp " "Found entity 1: happytsp" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632277839895 ""} { "Info" "ISGN_ENTITY_NAME" "2 TB_happytsp " "Found entity 2: TB_happytsp" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632277839895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632277839895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "happytsp " "Elaborating entity \"happytsp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1632277839924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(10) " "Verilog HDL assignment warning at happytsp.v(10): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839924 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(11) " "Verilog HDL assignment warning at happytsp.v(11): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839924 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(12) " "Verilog HDL assignment warning at happytsp.v(12): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839924 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(13) " "Verilog HDL assignment warning at happytsp.v(13): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839924 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(14) " "Verilog HDL assignment warning at happytsp.v(14): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839924 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(19) " "Verilog HDL assignment warning at happytsp.v(19): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839925 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(20) " "Verilog HDL assignment warning at happytsp.v(20): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839925 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(21) " "Verilog HDL assignment warning at happytsp.v(21): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839925 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(22) " "Verilog HDL assignment warning at happytsp.v(22): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839925 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(23) " "Verilog HDL assignment warning at happytsp.v(23): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839925 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(28) " "Verilog HDL assignment warning at happytsp.v(28): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839925 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(29) " "Verilog HDL assignment warning at happytsp.v(29): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839925 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(30) " "Verilog HDL assignment warning at happytsp.v(30): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839925 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(31) " "Verilog HDL assignment warning at happytsp.v(31): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839925 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(32) " "Verilog HDL assignment warning at happytsp.v(32): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839925 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(37) " "Verilog HDL assignment warning at happytsp.v(37): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839925 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(38) " "Verilog HDL assignment warning at happytsp.v(38): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(39) " "Verilog HDL assignment warning at happytsp.v(39): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(40) " "Verilog HDL assignment warning at happytsp.v(40): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(41) " "Verilog HDL assignment warning at happytsp.v(41): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(46) " "Verilog HDL assignment warning at happytsp.v(46): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(47) " "Verilog HDL assignment warning at happytsp.v(47): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(48) " "Verilog HDL assignment warning at happytsp.v(48): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(49) " "Verilog HDL assignment warning at happytsp.v(49): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(50) " "Verilog HDL assignment warning at happytsp.v(50): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(55) " "Verilog HDL assignment warning at happytsp.v(55): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(56) " "Verilog HDL assignment warning at happytsp.v(56): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(57) " "Verilog HDL assignment warning at happytsp.v(57): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(58) " "Verilog HDL assignment warning at happytsp.v(58): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(59) " "Verilog HDL assignment warning at happytsp.v(59): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(65) " "Verilog HDL assignment warning at happytsp.v(65): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(66) " "Verilog HDL assignment warning at happytsp.v(66): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839926 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(67) " "Verilog HDL assignment warning at happytsp.v(67): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839927 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(68) " "Verilog HDL assignment warning at happytsp.v(68): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839927 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(69) " "Verilog HDL assignment warning at happytsp.v(69): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839927 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(74) " "Verilog HDL assignment warning at happytsp.v(74): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839927 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(75) " "Verilog HDL assignment warning at happytsp.v(75): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839927 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(76) " "Verilog HDL assignment warning at happytsp.v(76): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839927 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(77) " "Verilog HDL assignment warning at happytsp.v(77): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839927 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 happytsp.v(78) " "Verilog HDL assignment warning at happytsp.v(78): truncated value with size 8 to match size of target (7)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632277839927 "|happytsp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "happytsp.v(44) " "Verilog HDL Case Statement warning at happytsp.v(44): case item expression covers a value already covered by a previous case item" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 44 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1632277839929 "|happytsp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "happytsp.v(62) " "Verilog HDL Case Statement warning at happytsp.v(62): case item expression covers a value already covered by a previous case item" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 62 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1632277839929 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "happytsp.v(6) " "Verilog HDL Case Statement warning at happytsp.v(6): incomplete case statement has no default case item" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1632277839929 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 happytsp.v(4) " "Verilog HDL Always Construct warning at happytsp.v(4): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632277839930 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 happytsp.v(4) " "Verilog HDL Always Construct warning at happytsp.v(4): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632277839930 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 happytsp.v(4) " "Verilog HDL Always Construct warning at happytsp.v(4): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632277839930 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 happytsp.v(4) " "Verilog HDL Always Construct warning at happytsp.v(4): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632277839930 "|happytsp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 happytsp.v(4) " "Verilog HDL Always Construct warning at happytsp.v(4): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632277839930 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] happytsp.v(4) " "Inferred latch for \"HEX0\[0\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839930 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] happytsp.v(4) " "Inferred latch for \"HEX0\[1\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839930 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] happytsp.v(4) " "Inferred latch for \"HEX0\[2\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839930 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] happytsp.v(4) " "Inferred latch for \"HEX0\[3\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] happytsp.v(4) " "Inferred latch for \"HEX0\[4\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] happytsp.v(4) " "Inferred latch for \"HEX0\[5\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] happytsp.v(4) " "Inferred latch for \"HEX0\[6\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] happytsp.v(4) " "Inferred latch for \"HEX1\[0\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] happytsp.v(4) " "Inferred latch for \"HEX1\[1\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] happytsp.v(4) " "Inferred latch for \"HEX1\[2\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] happytsp.v(4) " "Inferred latch for \"HEX1\[3\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] happytsp.v(4) " "Inferred latch for \"HEX1\[4\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] happytsp.v(4) " "Inferred latch for \"HEX1\[5\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] happytsp.v(4) " "Inferred latch for \"HEX1\[6\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] happytsp.v(4) " "Inferred latch for \"HEX2\[0\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] happytsp.v(4) " "Inferred latch for \"HEX2\[1\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] happytsp.v(4) " "Inferred latch for \"HEX2\[2\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] happytsp.v(4) " "Inferred latch for \"HEX2\[3\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839931 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] happytsp.v(4) " "Inferred latch for \"HEX2\[4\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] happytsp.v(4) " "Inferred latch for \"HEX2\[5\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] happytsp.v(4) " "Inferred latch for \"HEX2\[6\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] happytsp.v(4) " "Inferred latch for \"HEX3\[0\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] happytsp.v(4) " "Inferred latch for \"HEX3\[1\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] happytsp.v(4) " "Inferred latch for \"HEX3\[2\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] happytsp.v(4) " "Inferred latch for \"HEX3\[3\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] happytsp.v(4) " "Inferred latch for \"HEX3\[4\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] happytsp.v(4) " "Inferred latch for \"HEX3\[5\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] happytsp.v(4) " "Inferred latch for \"HEX3\[6\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] happytsp.v(4) " "Inferred latch for \"HEX4\[0\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] happytsp.v(4) " "Inferred latch for \"HEX4\[1\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] happytsp.v(4) " "Inferred latch for \"HEX4\[2\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] happytsp.v(4) " "Inferred latch for \"HEX4\[3\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] happytsp.v(4) " "Inferred latch for \"HEX4\[4\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839932 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] happytsp.v(4) " "Inferred latch for \"HEX4\[5\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839933 "|happytsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] happytsp.v(4) " "Inferred latch for \"HEX4\[6\]\" at happytsp.v(4)" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632277839933 "|happytsp"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX0\[6\]\$latch HEX0\[1\]\$latch " "Duplicate LATCH primitive \"HEX0\[6\]\$latch\" merged with LATCH primitive \"HEX0\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX0\[5\]\$latch HEX0\[1\]\$latch " "Duplicate LATCH primitive \"HEX0\[5\]\$latch\" merged with LATCH primitive \"HEX0\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX0\[2\]\$latch HEX0\[1\]\$latch " "Duplicate LATCH primitive \"HEX0\[2\]\$latch\" merged with LATCH primitive \"HEX0\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX1\[6\]\$latch HEX0\[1\]\$latch " "Duplicate LATCH primitive \"HEX1\[6\]\$latch\" merged with LATCH primitive \"HEX0\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX1\[5\]\$latch HEX0\[1\]\$latch " "Duplicate LATCH primitive \"HEX1\[5\]\$latch\" merged with LATCH primitive \"HEX0\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX1\[4\]\$latch HEX0\[1\]\$latch " "Duplicate LATCH primitive \"HEX1\[4\]\$latch\" merged with LATCH primitive \"HEX0\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX1\[1\]\$latch HEX0\[1\]\$latch " "Duplicate LATCH primitive \"HEX1\[1\]\$latch\" merged with LATCH primitive \"HEX0\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX1\[0\]\$latch HEX0\[1\]\$latch " "Duplicate LATCH primitive \"HEX1\[0\]\$latch\" merged with LATCH primitive \"HEX0\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX2\[4\]\$latch HEX0\[1\]\$latch " "Duplicate LATCH primitive \"HEX2\[4\]\$latch\" merged with LATCH primitive \"HEX0\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX2\[0\]\$latch HEX0\[1\]\$latch " "Duplicate LATCH primitive \"HEX2\[0\]\$latch\" merged with LATCH primitive \"HEX0\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX2\[6\]\$latch HEX2\[1\]\$latch " "Duplicate LATCH primitive \"HEX2\[6\]\$latch\" merged with LATCH primitive \"HEX2\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX2\[5\]\$latch HEX2\[1\]\$latch " "Duplicate LATCH primitive \"HEX2\[5\]\$latch\" merged with LATCH primitive \"HEX2\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[4\]\$latch HEX2\[1\]\$latch " "Duplicate LATCH primitive \"HEX3\[4\]\$latch\" merged with LATCH primitive \"HEX2\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[0\]\$latch HEX2\[1\]\$latch " "Duplicate LATCH primitive \"HEX3\[0\]\$latch\" merged with LATCH primitive \"HEX2\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[6\]\$latch HEX3\[1\]\$latch " "Duplicate LATCH primitive \"HEX3\[6\]\$latch\" merged with LATCH primitive \"HEX3\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[5\]\$latch HEX3\[1\]\$latch " "Duplicate LATCH primitive \"HEX3\[5\]\$latch\" merged with LATCH primitive \"HEX3\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX4\[4\]\$latch HEX3\[1\]\$latch " "Duplicate LATCH primitive \"HEX4\[4\]\$latch\" merged with LATCH primitive \"HEX3\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX4\[6\]\$latch HEX4\[1\]\$latch " "Duplicate LATCH primitive \"HEX4\[6\]\$latch\" merged with LATCH primitive \"HEX4\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX4\[5\]\$latch HEX4\[1\]\$latch " "Duplicate LATCH primitive \"HEX4\[5\]\$latch\" merged with LATCH primitive \"HEX4\[1\]\$latch\"" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632277840265 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1632277840265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[1\]\$latch " "Latch HEX0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1632277840268 ""}  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1632277840268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[1\]\$latch " "Latch HEX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1632277840268 ""}  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1632277840268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[2\]\$latch " "Latch HEX2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1632277840268 ""}  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1632277840268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[1\]\$latch " "Latch HEX3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1632277840268 ""}  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1632277840268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[2\]\$latch " "Latch HEX3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1632277840269 ""}  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1632277840269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[0\]\$latch " "Latch HEX4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1632277840269 ""}  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1632277840269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[1\]\$latch " "Latch HEX4\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[17\] " "Ports D and ENA on the latch are fed by the same signal SW\[17\]" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1632277840269 ""}  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1632277840269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[2\]\$latch " "Latch HEX4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1632277840269 ""}  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1632277840269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632277840281 "|happytsp|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632277840281 "|happytsp|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632277840281 "|happytsp|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632277840281 "|happytsp|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632277840281 "|happytsp|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632277840281 "|happytsp|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632277840281 "|happytsp|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "happytsp.v" "" { Text "E:/HDL/chuhappy trai sang phai/happytsp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632277840281 "|happytsp|HEX4[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1632277840281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1632277840507 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632277840507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1632277840546 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1632277840546 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1632277840546 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1632277840546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632277840571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 22 09:30:40 2021 " "Processing ended: Wed Sep 22 09:30:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632277840571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632277840571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632277840571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632277840571 ""}
