
Activity2.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e70  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a4  08004f80  08004f80  00005f80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005324  08005324  000071d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005324  08005324  00006324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800532c  0800532c  000071d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800532c  0800532c  0000632c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005330  08005330  00006330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08005334  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  200001d4  08005508  000071d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000394  08005508  00007394  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000071d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006bf8  00000000  00000000  000071fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014ed  00000000  00000000  0000ddf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006b8  00000000  00000000  0000f2e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000513  00000000  00000000  0000f9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001789d  00000000  00000000  0000feb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007f21  00000000  00000000  00027750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083db9  00000000  00000000  0002f671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b342a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b44  00000000  00000000  000b3470  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000b5fb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08004f68 	.word	0x08004f68

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08004f68 	.word	0x08004f68

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b0b2      	sub	sp, #200	@ 0xc8
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a8e:	f000 fabf 	bl	8001010 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a92:	f000 f837 	bl	8000b04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a96:	f000 f8a5 	bl	8000be4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a9a:	f000 f879 	bl	8000b90 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  char message[200] = {'\0'};
 8000a9e:	463b      	mov	r3, r7
 8000aa0:	22c8      	movs	r2, #200	@ 0xc8
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f002 f986 	bl	8002db6 <memset>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  button_state = HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13);
 8000aaa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aae:	4810      	ldr	r0, [pc, #64]	@ (8000af0 <main+0x68>)
 8000ab0:	f000 fd9c 	bl	80015ec <HAL_GPIO_ReadPin>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8000af4 <main+0x6c>)
 8000aba:	701a      	strb	r2, [r3, #0]

	  if (!button_state)
 8000abc:	4b0d      	ldr	r3, [pc, #52]	@ (8000af4 <main+0x6c>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d1f2      	bne.n	8000aaa <main+0x22>
	  {
		  sprintf(message, "Hello ");
 8000ac4:	463b      	mov	r3, r7
 8000ac6:	490c      	ldr	r1, [pc, #48]	@ (8000af8 <main+0x70>)
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f002 f90f 	bl	8002cec <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*)message, sizeof(message), 100);
 8000ace:	4639      	mov	r1, r7
 8000ad0:	2364      	movs	r3, #100	@ 0x64
 8000ad2:	22c8      	movs	r2, #200	@ 0xc8
 8000ad4:	4809      	ldr	r0, [pc, #36]	@ (8000afc <main+0x74>)
 8000ad6:	f001 fa19 	bl	8001f0c <HAL_UART_Transmit>

		  count++;
 8000ada:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <main+0x78>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	3301      	adds	r3, #1
 8000ae0:	4a07      	ldr	r2, [pc, #28]	@ (8000b00 <main+0x78>)
 8000ae2:	6013      	str	r3, [r2, #0]
		  HAL_Delay(1000);
 8000ae4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ae8:	f000 faf4 	bl	80010d4 <HAL_Delay>
	  button_state = HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13);
 8000aec:	e7dd      	b.n	8000aaa <main+0x22>
 8000aee:	bf00      	nop
 8000af0:	40011000 	.word	0x40011000
 8000af4:	20000238 	.word	0x20000238
 8000af8:	08004f80 	.word	0x08004f80
 8000afc:	200001f0 	.word	0x200001f0
 8000b00:	2000023c 	.word	0x2000023c

08000b04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b090      	sub	sp, #64	@ 0x40
 8000b08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b0a:	f107 0318 	add.w	r3, r7, #24
 8000b0e:	2228      	movs	r2, #40	@ 0x28
 8000b10:	2100      	movs	r1, #0
 8000b12:	4618      	mov	r0, r3
 8000b14:	f002 f94f 	bl	8002db6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b18:	1d3b      	adds	r3, r7, #4
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	601a      	str	r2, [r3, #0]
 8000b1e:	605a      	str	r2, [r3, #4]
 8000b20:	609a      	str	r2, [r3, #8]
 8000b22:	60da      	str	r2, [r3, #12]
 8000b24:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b26:	2301      	movs	r3, #1
 8000b28:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b2e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b30:	2300      	movs	r3, #0
 8000b32:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b34:	2301      	movs	r3, #1
 8000b36:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b3c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b40:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8000b42:	f44f 13c0 	mov.w	r3, #1572864	@ 0x180000
 8000b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b48:	f107 0318 	add.w	r3, r7, #24
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f000 fd7d 	bl	800164c <HAL_RCC_OscConfig>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000b58:	f000 f8ca 	bl	8000cf0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b5c:	230f      	movs	r3, #15
 8000b5e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b60:	2302      	movs	r3, #2
 8000b62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b64:	2300      	movs	r3, #0
 8000b66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b6c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b72:	1d3b      	adds	r3, r7, #4
 8000b74:	2102      	movs	r1, #2
 8000b76:	4618      	mov	r0, r3
 8000b78:	f000 ffea 	bl	8001b50 <HAL_RCC_ClockConfig>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000b82:	f000 f8b5 	bl	8000cf0 <Error_Handler>
  }
}
 8000b86:	bf00      	nop
 8000b88:	3740      	adds	r7, #64	@ 0x40
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
	...

08000b90 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b94:	4b11      	ldr	r3, [pc, #68]	@ (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000b96:	4a12      	ldr	r2, [pc, #72]	@ (8000be0 <MX_USART2_UART_Init+0x50>)
 8000b98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000b9a:	4b10      	ldr	r3, [pc, #64]	@ (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000b9c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000ba0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bae:	4b0b      	ldr	r3, [pc, #44]	@ (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bb4:	4b09      	ldr	r3, [pc, #36]	@ (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000bb6:	220c      	movs	r2, #12
 8000bb8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bba:	4b08      	ldr	r3, [pc, #32]	@ (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bc6:	4805      	ldr	r0, [pc, #20]	@ (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000bc8:	f001 f950 	bl	8001e6c <HAL_UART_Init>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bd2:	f000 f88d 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200001f0 	.word	0x200001f0
 8000be0:	40004400 	.word	0x40004400

08000be4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b088      	sub	sp, #32
 8000be8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bea:	f107 0310 	add.w	r3, r7, #16
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	605a      	str	r2, [r3, #4]
 8000bf4:	609a      	str	r2, [r3, #8]
 8000bf6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf8:	4b39      	ldr	r3, [pc, #228]	@ (8000ce0 <MX_GPIO_Init+0xfc>)
 8000bfa:	699b      	ldr	r3, [r3, #24]
 8000bfc:	4a38      	ldr	r2, [pc, #224]	@ (8000ce0 <MX_GPIO_Init+0xfc>)
 8000bfe:	f043 0310 	orr.w	r3, r3, #16
 8000c02:	6193      	str	r3, [r2, #24]
 8000c04:	4b36      	ldr	r3, [pc, #216]	@ (8000ce0 <MX_GPIO_Init+0xfc>)
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	f003 0310 	and.w	r3, r3, #16
 8000c0c:	60fb      	str	r3, [r7, #12]
 8000c0e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c10:	4b33      	ldr	r3, [pc, #204]	@ (8000ce0 <MX_GPIO_Init+0xfc>)
 8000c12:	699b      	ldr	r3, [r3, #24]
 8000c14:	4a32      	ldr	r2, [pc, #200]	@ (8000ce0 <MX_GPIO_Init+0xfc>)
 8000c16:	f043 0320 	orr.w	r3, r3, #32
 8000c1a:	6193      	str	r3, [r2, #24]
 8000c1c:	4b30      	ldr	r3, [pc, #192]	@ (8000ce0 <MX_GPIO_Init+0xfc>)
 8000c1e:	699b      	ldr	r3, [r3, #24]
 8000c20:	f003 0320 	and.w	r3, r3, #32
 8000c24:	60bb      	str	r3, [r7, #8]
 8000c26:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c28:	4b2d      	ldr	r3, [pc, #180]	@ (8000ce0 <MX_GPIO_Init+0xfc>)
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	4a2c      	ldr	r2, [pc, #176]	@ (8000ce0 <MX_GPIO_Init+0xfc>)
 8000c2e:	f043 0304 	orr.w	r3, r3, #4
 8000c32:	6193      	str	r3, [r2, #24]
 8000c34:	4b2a      	ldr	r3, [pc, #168]	@ (8000ce0 <MX_GPIO_Init+0xfc>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	f003 0304 	and.w	r3, r3, #4
 8000c3c:	607b      	str	r3, [r7, #4]
 8000c3e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c40:	4b27      	ldr	r3, [pc, #156]	@ (8000ce0 <MX_GPIO_Init+0xfc>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	4a26      	ldr	r2, [pc, #152]	@ (8000ce0 <MX_GPIO_Init+0xfc>)
 8000c46:	f043 0308 	orr.w	r3, r3, #8
 8000c4a:	6193      	str	r3, [r2, #24]
 8000c4c:	4b24      	ldr	r3, [pc, #144]	@ (8000ce0 <MX_GPIO_Init+0xfc>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	f003 0308 	and.w	r3, r3, #8
 8000c54:	603b      	str	r3, [r7, #0]
 8000c56:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2120      	movs	r1, #32
 8000c5c:	4821      	ldr	r0, [pc, #132]	@ (8000ce4 <MX_GPIO_Init+0x100>)
 8000c5e:	f000 fcdc 	bl	800161a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_ZERO_Pin|LD_TEN_Pin, GPIO_PIN_RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	2103      	movs	r1, #3
 8000c66:	4820      	ldr	r0, [pc, #128]	@ (8000ce8 <MX_GPIO_Init+0x104>)
 8000c68:	f000 fcd7 	bl	800161a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c72:	2300      	movs	r3, #0
 8000c74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c7a:	f107 0310 	add.w	r3, r7, #16
 8000c7e:	4619      	mov	r1, r3
 8000c80:	481a      	ldr	r0, [pc, #104]	@ (8000cec <MX_GPIO_Init+0x108>)
 8000c82:	f000 fb2f 	bl	80012e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c86:	2320      	movs	r3, #32
 8000c88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c92:	2302      	movs	r3, #2
 8000c94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c96:	f107 0310 	add.w	r3, r7, #16
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4811      	ldr	r0, [pc, #68]	@ (8000ce4 <MX_GPIO_Init+0x100>)
 8000c9e:	f000 fb21 	bl	80012e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin COUNTER_UP_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|COUNTER_UP_Pin;
 8000ca2:	2330      	movs	r3, #48	@ 0x30
 8000ca4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000caa:	2302      	movs	r3, #2
 8000cac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cae:	f107 0310 	add.w	r3, r7, #16
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	480d      	ldr	r0, [pc, #52]	@ (8000cec <MX_GPIO_Init+0x108>)
 8000cb6:	f000 fb15 	bl	80012e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD_ZERO_Pin LD_TEN_Pin */
  GPIO_InitStruct.Pin = LD_ZERO_Pin|LD_TEN_Pin;
 8000cba:	2303      	movs	r3, #3
 8000cbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cca:	f107 0310 	add.w	r3, r7, #16
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4805      	ldr	r0, [pc, #20]	@ (8000ce8 <MX_GPIO_Init+0x104>)
 8000cd2:	f000 fb07 	bl	80012e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cd6:	bf00      	nop
 8000cd8:	3720      	adds	r7, #32
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40021000 	.word	0x40021000
 8000ce4:	40010800 	.word	0x40010800
 8000ce8:	40010c00 	.word	0x40010c00
 8000cec:	40011000 	.word	0x40011000

08000cf0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cf4:	b672      	cpsid	i
}
 8000cf6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cf8:	bf00      	nop
 8000cfa:	e7fd      	b.n	8000cf8 <Error_Handler+0x8>

08000cfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d02:	4b15      	ldr	r3, [pc, #84]	@ (8000d58 <HAL_MspInit+0x5c>)
 8000d04:	699b      	ldr	r3, [r3, #24]
 8000d06:	4a14      	ldr	r2, [pc, #80]	@ (8000d58 <HAL_MspInit+0x5c>)
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	6193      	str	r3, [r2, #24]
 8000d0e:	4b12      	ldr	r3, [pc, #72]	@ (8000d58 <HAL_MspInit+0x5c>)
 8000d10:	699b      	ldr	r3, [r3, #24]
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	60bb      	str	r3, [r7, #8]
 8000d18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d58 <HAL_MspInit+0x5c>)
 8000d1c:	69db      	ldr	r3, [r3, #28]
 8000d1e:	4a0e      	ldr	r2, [pc, #56]	@ (8000d58 <HAL_MspInit+0x5c>)
 8000d20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d24:	61d3      	str	r3, [r2, #28]
 8000d26:	4b0c      	ldr	r3, [pc, #48]	@ (8000d58 <HAL_MspInit+0x5c>)
 8000d28:	69db      	ldr	r3, [r3, #28]
 8000d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d2e:	607b      	str	r3, [r7, #4]
 8000d30:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d32:	4b0a      	ldr	r3, [pc, #40]	@ (8000d5c <HAL_MspInit+0x60>)
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000d3e:	60fb      	str	r3, [r7, #12]
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d46:	60fb      	str	r3, [r7, #12]
 8000d48:	4a04      	ldr	r2, [pc, #16]	@ (8000d5c <HAL_MspInit+0x60>)
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	3714      	adds	r7, #20
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bc80      	pop	{r7}
 8000d56:	4770      	bx	lr
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	40010000 	.word	0x40010000

08000d60 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b088      	sub	sp, #32
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d68:	f107 0310 	add.w	r3, r7, #16
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	601a      	str	r2, [r3, #0]
 8000d70:	605a      	str	r2, [r3, #4]
 8000d72:	609a      	str	r2, [r3, #8]
 8000d74:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a15      	ldr	r2, [pc, #84]	@ (8000dd0 <HAL_UART_MspInit+0x70>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d123      	bne.n	8000dc8 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d80:	4b14      	ldr	r3, [pc, #80]	@ (8000dd4 <HAL_UART_MspInit+0x74>)
 8000d82:	69db      	ldr	r3, [r3, #28]
 8000d84:	4a13      	ldr	r2, [pc, #76]	@ (8000dd4 <HAL_UART_MspInit+0x74>)
 8000d86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d8a:	61d3      	str	r3, [r2, #28]
 8000d8c:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <HAL_UART_MspInit+0x74>)
 8000d8e:	69db      	ldr	r3, [r3, #28]
 8000d90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d98:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd4 <HAL_UART_MspInit+0x74>)
 8000d9a:	699b      	ldr	r3, [r3, #24]
 8000d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000dd4 <HAL_UART_MspInit+0x74>)
 8000d9e:	f043 0304 	orr.w	r3, r3, #4
 8000da2:	6193      	str	r3, [r2, #24]
 8000da4:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd4 <HAL_UART_MspInit+0x74>)
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	f003 0304 	and.w	r3, r3, #4
 8000dac:	60bb      	str	r3, [r7, #8]
 8000dae:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000db0:	230c      	movs	r3, #12
 8000db2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db4:	2302      	movs	r3, #2
 8000db6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db8:	2302      	movs	r3, #2
 8000dba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dbc:	f107 0310 	add.w	r3, r7, #16
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4805      	ldr	r0, [pc, #20]	@ (8000dd8 <HAL_UART_MspInit+0x78>)
 8000dc4:	f000 fa8e 	bl	80012e4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000dc8:	bf00      	nop
 8000dca:	3720      	adds	r7, #32
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	40004400 	.word	0x40004400
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	40010800 	.word	0x40010800

08000ddc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <NMI_Handler+0x4>

08000de4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de8:	bf00      	nop
 8000dea:	e7fd      	b.n	8000de8 <HardFault_Handler+0x4>

08000dec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <MemManage_Handler+0x4>

08000df4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <BusFault_Handler+0x4>

08000dfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <UsageFault_Handler+0x4>

08000e04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e08:	bf00      	nop
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr

08000e10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bc80      	pop	{r7}
 8000e1a:	4770      	bx	lr

08000e1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bc80      	pop	{r7}
 8000e26:	4770      	bx	lr

08000e28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e2c:	f000 f936 	bl	800109c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e30:	bf00      	nop
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  return 1;
 8000e38:	2301      	movs	r3, #1
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bc80      	pop	{r7}
 8000e40:	4770      	bx	lr

08000e42 <_kill>:

int _kill(int pid, int sig)
{
 8000e42:	b580      	push	{r7, lr}
 8000e44:	b082      	sub	sp, #8
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
 8000e4a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e4c:	f002 f806 	bl	8002e5c <__errno>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2216      	movs	r2, #22
 8000e54:	601a      	str	r2, [r3, #0]
  return -1;
 8000e56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <_exit>:

void _exit (int status)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b082      	sub	sp, #8
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e6a:	f04f 31ff 	mov.w	r1, #4294967295
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f7ff ffe7 	bl	8000e42 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <_exit+0x12>

08000e78 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b086      	sub	sp, #24
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	60f8      	str	r0, [r7, #12]
 8000e80:	60b9      	str	r1, [r7, #8]
 8000e82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e84:	2300      	movs	r3, #0
 8000e86:	617b      	str	r3, [r7, #20]
 8000e88:	e00a      	b.n	8000ea0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e8a:	f3af 8000 	nop.w
 8000e8e:	4601      	mov	r1, r0
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	1c5a      	adds	r2, r3, #1
 8000e94:	60ba      	str	r2, [r7, #8]
 8000e96:	b2ca      	uxtb	r2, r1
 8000e98:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	617b      	str	r3, [r7, #20]
 8000ea0:	697a      	ldr	r2, [r7, #20]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	dbf0      	blt.n	8000e8a <_read+0x12>
  }

  return len;
 8000ea8:	687b      	ldr	r3, [r7, #4]
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3718      	adds	r7, #24
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b086      	sub	sp, #24
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	60f8      	str	r0, [r7, #12]
 8000eba:	60b9      	str	r1, [r7, #8]
 8000ebc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	617b      	str	r3, [r7, #20]
 8000ec2:	e009      	b.n	8000ed8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	1c5a      	adds	r2, r3, #1
 8000ec8:	60ba      	str	r2, [r7, #8]
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	617b      	str	r3, [r7, #20]
 8000ed8:	697a      	ldr	r2, [r7, #20]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	429a      	cmp	r2, r3
 8000ede:	dbf1      	blt.n	8000ec4 <_write+0x12>
  }
  return len;
 8000ee0:	687b      	ldr	r3, [r7, #4]
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3718      	adds	r7, #24
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <_close>:

int _close(int file)
{
 8000eea:	b480      	push	{r7}
 8000eec:	b083      	sub	sp, #12
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ef2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bc80      	pop	{r7}
 8000efe:	4770      	bx	lr

08000f00 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f10:	605a      	str	r2, [r3, #4]
  return 0;
 8000f12:	2300      	movs	r3, #0
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	370c      	adds	r7, #12
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bc80      	pop	{r7}
 8000f1c:	4770      	bx	lr

08000f1e <_isatty>:

int _isatty(int file)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	b083      	sub	sp, #12
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f26:	2301      	movs	r3, #1
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bc80      	pop	{r7}
 8000f30:	4770      	bx	lr

08000f32 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f32:	b480      	push	{r7}
 8000f34:	b085      	sub	sp, #20
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	60f8      	str	r0, [r7, #12]
 8000f3a:	60b9      	str	r1, [r7, #8]
 8000f3c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f3e:	2300      	movs	r3, #0
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr
	...

08000f4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f54:	4a14      	ldr	r2, [pc, #80]	@ (8000fa8 <_sbrk+0x5c>)
 8000f56:	4b15      	ldr	r3, [pc, #84]	@ (8000fac <_sbrk+0x60>)
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f60:	4b13      	ldr	r3, [pc, #76]	@ (8000fb0 <_sbrk+0x64>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d102      	bne.n	8000f6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f68:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <_sbrk+0x64>)
 8000f6a:	4a12      	ldr	r2, [pc, #72]	@ (8000fb4 <_sbrk+0x68>)
 8000f6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f6e:	4b10      	ldr	r3, [pc, #64]	@ (8000fb0 <_sbrk+0x64>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4413      	add	r3, r2
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d207      	bcs.n	8000f8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f7c:	f001 ff6e 	bl	8002e5c <__errno>
 8000f80:	4603      	mov	r3, r0
 8000f82:	220c      	movs	r2, #12
 8000f84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f86:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8a:	e009      	b.n	8000fa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f8c:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <_sbrk+0x64>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f92:	4b07      	ldr	r3, [pc, #28]	@ (8000fb0 <_sbrk+0x64>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4413      	add	r3, r2
 8000f9a:	4a05      	ldr	r2, [pc, #20]	@ (8000fb0 <_sbrk+0x64>)
 8000f9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3718      	adds	r7, #24
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20005000 	.word	0x20005000
 8000fac:	00000400 	.word	0x00000400
 8000fb0:	20000240 	.word	0x20000240
 8000fb4:	20000398 	.word	0x20000398

08000fb8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr

08000fc4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fc4:	f7ff fff8 	bl	8000fb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fc8:	480b      	ldr	r0, [pc, #44]	@ (8000ff8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000fca:	490c      	ldr	r1, [pc, #48]	@ (8000ffc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000fcc:	4a0c      	ldr	r2, [pc, #48]	@ (8001000 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000fce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fd0:	e002      	b.n	8000fd8 <LoopCopyDataInit>

08000fd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fd6:	3304      	adds	r3, #4

08000fd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fdc:	d3f9      	bcc.n	8000fd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fde:	4a09      	ldr	r2, [pc, #36]	@ (8001004 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000fe0:	4c09      	ldr	r4, [pc, #36]	@ (8001008 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fe2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fe4:	e001      	b.n	8000fea <LoopFillZerobss>

08000fe6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fe6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fe8:	3204      	adds	r2, #4

08000fea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fec:	d3fb      	bcc.n	8000fe6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fee:	f001 ff3b 	bl	8002e68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ff2:	f7ff fd49 	bl	8000a88 <main>
  bx lr
 8000ff6:	4770      	bx	lr
  ldr r0, =_sdata
 8000ff8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ffc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001000:	08005334 	.word	0x08005334
  ldr r2, =_sbss
 8001004:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001008:	20000394 	.word	0x20000394

0800100c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800100c:	e7fe      	b.n	800100c <ADC1_2_IRQHandler>
	...

08001010 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001014:	4b08      	ldr	r3, [pc, #32]	@ (8001038 <HAL_Init+0x28>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a07      	ldr	r2, [pc, #28]	@ (8001038 <HAL_Init+0x28>)
 800101a:	f043 0310 	orr.w	r3, r3, #16
 800101e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001020:	2003      	movs	r0, #3
 8001022:	f000 f92b 	bl	800127c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001026:	2000      	movs	r0, #0
 8001028:	f000 f808 	bl	800103c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800102c:	f7ff fe66 	bl	8000cfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001030:	2300      	movs	r3, #0
}
 8001032:	4618      	mov	r0, r3
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40022000 	.word	0x40022000

0800103c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001044:	4b12      	ldr	r3, [pc, #72]	@ (8001090 <HAL_InitTick+0x54>)
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	4b12      	ldr	r3, [pc, #72]	@ (8001094 <HAL_InitTick+0x58>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	4619      	mov	r1, r3
 800104e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001052:	fbb3 f3f1 	udiv	r3, r3, r1
 8001056:	fbb2 f3f3 	udiv	r3, r2, r3
 800105a:	4618      	mov	r0, r3
 800105c:	f000 f935 	bl	80012ca <HAL_SYSTICK_Config>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e00e      	b.n	8001088 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2b0f      	cmp	r3, #15
 800106e:	d80a      	bhi.n	8001086 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001070:	2200      	movs	r2, #0
 8001072:	6879      	ldr	r1, [r7, #4]
 8001074:	f04f 30ff 	mov.w	r0, #4294967295
 8001078:	f000 f90b 	bl	8001292 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800107c:	4a06      	ldr	r2, [pc, #24]	@ (8001098 <HAL_InitTick+0x5c>)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001082:	2300      	movs	r3, #0
 8001084:	e000      	b.n	8001088 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
}
 8001088:	4618      	mov	r0, r3
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000000 	.word	0x20000000
 8001094:	20000008 	.word	0x20000008
 8001098:	20000004 	.word	0x20000004

0800109c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010a0:	4b05      	ldr	r3, [pc, #20]	@ (80010b8 <HAL_IncTick+0x1c>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	461a      	mov	r2, r3
 80010a6:	4b05      	ldr	r3, [pc, #20]	@ (80010bc <HAL_IncTick+0x20>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4413      	add	r3, r2
 80010ac:	4a03      	ldr	r2, [pc, #12]	@ (80010bc <HAL_IncTick+0x20>)
 80010ae:	6013      	str	r3, [r2, #0]
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bc80      	pop	{r7}
 80010b6:	4770      	bx	lr
 80010b8:	20000008 	.word	0x20000008
 80010bc:	20000244 	.word	0x20000244

080010c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  return uwTick;
 80010c4:	4b02      	ldr	r3, [pc, #8]	@ (80010d0 <HAL_GetTick+0x10>)
 80010c6:	681b      	ldr	r3, [r3, #0]
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr
 80010d0:	20000244 	.word	0x20000244

080010d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010dc:	f7ff fff0 	bl	80010c0 <HAL_GetTick>
 80010e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010ec:	d005      	beq.n	80010fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001118 <HAL_Delay+0x44>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	461a      	mov	r2, r3
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	4413      	add	r3, r2
 80010f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010fa:	bf00      	nop
 80010fc:	f7ff ffe0 	bl	80010c0 <HAL_GetTick>
 8001100:	4602      	mov	r2, r0
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	429a      	cmp	r2, r3
 800110a:	d8f7      	bhi.n	80010fc <HAL_Delay+0x28>
  {
  }
}
 800110c:	bf00      	nop
 800110e:	bf00      	nop
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000008 	.word	0x20000008

0800111c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800111c:	b480      	push	{r7}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f003 0307 	and.w	r3, r3, #7
 800112a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800112c:	4b0c      	ldr	r3, [pc, #48]	@ (8001160 <__NVIC_SetPriorityGrouping+0x44>)
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001132:	68ba      	ldr	r2, [r7, #8]
 8001134:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001138:	4013      	ands	r3, r2
 800113a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001144:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001148:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800114c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800114e:	4a04      	ldr	r2, [pc, #16]	@ (8001160 <__NVIC_SetPriorityGrouping+0x44>)
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	60d3      	str	r3, [r2, #12]
}
 8001154:	bf00      	nop
 8001156:	3714      	adds	r7, #20
 8001158:	46bd      	mov	sp, r7
 800115a:	bc80      	pop	{r7}
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	e000ed00 	.word	0xe000ed00

08001164 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001168:	4b04      	ldr	r3, [pc, #16]	@ (800117c <__NVIC_GetPriorityGrouping+0x18>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	0a1b      	lsrs	r3, r3, #8
 800116e:	f003 0307 	and.w	r3, r3, #7
}
 8001172:	4618      	mov	r0, r3
 8001174:	46bd      	mov	sp, r7
 8001176:	bc80      	pop	{r7}
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	e000ed00 	.word	0xe000ed00

08001180 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	6039      	str	r1, [r7, #0]
 800118a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800118c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001190:	2b00      	cmp	r3, #0
 8001192:	db0a      	blt.n	80011aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	b2da      	uxtb	r2, r3
 8001198:	490c      	ldr	r1, [pc, #48]	@ (80011cc <__NVIC_SetPriority+0x4c>)
 800119a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119e:	0112      	lsls	r2, r2, #4
 80011a0:	b2d2      	uxtb	r2, r2
 80011a2:	440b      	add	r3, r1
 80011a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011a8:	e00a      	b.n	80011c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	b2da      	uxtb	r2, r3
 80011ae:	4908      	ldr	r1, [pc, #32]	@ (80011d0 <__NVIC_SetPriority+0x50>)
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	f003 030f 	and.w	r3, r3, #15
 80011b6:	3b04      	subs	r3, #4
 80011b8:	0112      	lsls	r2, r2, #4
 80011ba:	b2d2      	uxtb	r2, r2
 80011bc:	440b      	add	r3, r1
 80011be:	761a      	strb	r2, [r3, #24]
}
 80011c0:	bf00      	nop
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bc80      	pop	{r7}
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	e000e100 	.word	0xe000e100
 80011d0:	e000ed00 	.word	0xe000ed00

080011d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b089      	sub	sp, #36	@ 0x24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f003 0307 	and.w	r3, r3, #7
 80011e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	f1c3 0307 	rsb	r3, r3, #7
 80011ee:	2b04      	cmp	r3, #4
 80011f0:	bf28      	it	cs
 80011f2:	2304      	movcs	r3, #4
 80011f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	3304      	adds	r3, #4
 80011fa:	2b06      	cmp	r3, #6
 80011fc:	d902      	bls.n	8001204 <NVIC_EncodePriority+0x30>
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	3b03      	subs	r3, #3
 8001202:	e000      	b.n	8001206 <NVIC_EncodePriority+0x32>
 8001204:	2300      	movs	r3, #0
 8001206:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001208:	f04f 32ff 	mov.w	r2, #4294967295
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	fa02 f303 	lsl.w	r3, r2, r3
 8001212:	43da      	mvns	r2, r3
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	401a      	ands	r2, r3
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800121c:	f04f 31ff 	mov.w	r1, #4294967295
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	fa01 f303 	lsl.w	r3, r1, r3
 8001226:	43d9      	mvns	r1, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800122c:	4313      	orrs	r3, r2
         );
}
 800122e:	4618      	mov	r0, r3
 8001230:	3724      	adds	r7, #36	@ 0x24
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr

08001238 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	3b01      	subs	r3, #1
 8001244:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001248:	d301      	bcc.n	800124e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800124a:	2301      	movs	r3, #1
 800124c:	e00f      	b.n	800126e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800124e:	4a0a      	ldr	r2, [pc, #40]	@ (8001278 <SysTick_Config+0x40>)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3b01      	subs	r3, #1
 8001254:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001256:	210f      	movs	r1, #15
 8001258:	f04f 30ff 	mov.w	r0, #4294967295
 800125c:	f7ff ff90 	bl	8001180 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001260:	4b05      	ldr	r3, [pc, #20]	@ (8001278 <SysTick_Config+0x40>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001266:	4b04      	ldr	r3, [pc, #16]	@ (8001278 <SysTick_Config+0x40>)
 8001268:	2207      	movs	r2, #7
 800126a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	e000e010 	.word	0xe000e010

0800127c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f7ff ff49 	bl	800111c <__NVIC_SetPriorityGrouping>
}
 800128a:	bf00      	nop
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}

08001292 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001292:	b580      	push	{r7, lr}
 8001294:	b086      	sub	sp, #24
 8001296:	af00      	add	r7, sp, #0
 8001298:	4603      	mov	r3, r0
 800129a:	60b9      	str	r1, [r7, #8]
 800129c:	607a      	str	r2, [r7, #4]
 800129e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012a4:	f7ff ff5e 	bl	8001164 <__NVIC_GetPriorityGrouping>
 80012a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	68b9      	ldr	r1, [r7, #8]
 80012ae:	6978      	ldr	r0, [r7, #20]
 80012b0:	f7ff ff90 	bl	80011d4 <NVIC_EncodePriority>
 80012b4:	4602      	mov	r2, r0
 80012b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ba:	4611      	mov	r1, r2
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff ff5f 	bl	8001180 <__NVIC_SetPriority>
}
 80012c2:	bf00      	nop
 80012c4:	3718      	adds	r7, #24
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b082      	sub	sp, #8
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f7ff ffb0 	bl	8001238 <SysTick_Config>
 80012d8:	4603      	mov	r3, r0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
	...

080012e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b08b      	sub	sp, #44	@ 0x2c
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012ee:	2300      	movs	r3, #0
 80012f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012f2:	2300      	movs	r3, #0
 80012f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012f6:	e169      	b.n	80015cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80012f8:	2201      	movs	r2, #1
 80012fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	69fa      	ldr	r2, [r7, #28]
 8001308:	4013      	ands	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	429a      	cmp	r2, r3
 8001312:	f040 8158 	bne.w	80015c6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	4a9a      	ldr	r2, [pc, #616]	@ (8001584 <HAL_GPIO_Init+0x2a0>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d05e      	beq.n	80013de <HAL_GPIO_Init+0xfa>
 8001320:	4a98      	ldr	r2, [pc, #608]	@ (8001584 <HAL_GPIO_Init+0x2a0>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d875      	bhi.n	8001412 <HAL_GPIO_Init+0x12e>
 8001326:	4a98      	ldr	r2, [pc, #608]	@ (8001588 <HAL_GPIO_Init+0x2a4>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d058      	beq.n	80013de <HAL_GPIO_Init+0xfa>
 800132c:	4a96      	ldr	r2, [pc, #600]	@ (8001588 <HAL_GPIO_Init+0x2a4>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d86f      	bhi.n	8001412 <HAL_GPIO_Init+0x12e>
 8001332:	4a96      	ldr	r2, [pc, #600]	@ (800158c <HAL_GPIO_Init+0x2a8>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d052      	beq.n	80013de <HAL_GPIO_Init+0xfa>
 8001338:	4a94      	ldr	r2, [pc, #592]	@ (800158c <HAL_GPIO_Init+0x2a8>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d869      	bhi.n	8001412 <HAL_GPIO_Init+0x12e>
 800133e:	4a94      	ldr	r2, [pc, #592]	@ (8001590 <HAL_GPIO_Init+0x2ac>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d04c      	beq.n	80013de <HAL_GPIO_Init+0xfa>
 8001344:	4a92      	ldr	r2, [pc, #584]	@ (8001590 <HAL_GPIO_Init+0x2ac>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d863      	bhi.n	8001412 <HAL_GPIO_Init+0x12e>
 800134a:	4a92      	ldr	r2, [pc, #584]	@ (8001594 <HAL_GPIO_Init+0x2b0>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d046      	beq.n	80013de <HAL_GPIO_Init+0xfa>
 8001350:	4a90      	ldr	r2, [pc, #576]	@ (8001594 <HAL_GPIO_Init+0x2b0>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d85d      	bhi.n	8001412 <HAL_GPIO_Init+0x12e>
 8001356:	2b12      	cmp	r3, #18
 8001358:	d82a      	bhi.n	80013b0 <HAL_GPIO_Init+0xcc>
 800135a:	2b12      	cmp	r3, #18
 800135c:	d859      	bhi.n	8001412 <HAL_GPIO_Init+0x12e>
 800135e:	a201      	add	r2, pc, #4	@ (adr r2, 8001364 <HAL_GPIO_Init+0x80>)
 8001360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001364:	080013df 	.word	0x080013df
 8001368:	080013b9 	.word	0x080013b9
 800136c:	080013cb 	.word	0x080013cb
 8001370:	0800140d 	.word	0x0800140d
 8001374:	08001413 	.word	0x08001413
 8001378:	08001413 	.word	0x08001413
 800137c:	08001413 	.word	0x08001413
 8001380:	08001413 	.word	0x08001413
 8001384:	08001413 	.word	0x08001413
 8001388:	08001413 	.word	0x08001413
 800138c:	08001413 	.word	0x08001413
 8001390:	08001413 	.word	0x08001413
 8001394:	08001413 	.word	0x08001413
 8001398:	08001413 	.word	0x08001413
 800139c:	08001413 	.word	0x08001413
 80013a0:	08001413 	.word	0x08001413
 80013a4:	08001413 	.word	0x08001413
 80013a8:	080013c1 	.word	0x080013c1
 80013ac:	080013d5 	.word	0x080013d5
 80013b0:	4a79      	ldr	r2, [pc, #484]	@ (8001598 <HAL_GPIO_Init+0x2b4>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d013      	beq.n	80013de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013b6:	e02c      	b.n	8001412 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	623b      	str	r3, [r7, #32]
          break;
 80013be:	e029      	b.n	8001414 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	3304      	adds	r3, #4
 80013c6:	623b      	str	r3, [r7, #32]
          break;
 80013c8:	e024      	b.n	8001414 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	3308      	adds	r3, #8
 80013d0:	623b      	str	r3, [r7, #32]
          break;
 80013d2:	e01f      	b.n	8001414 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	330c      	adds	r3, #12
 80013da:	623b      	str	r3, [r7, #32]
          break;
 80013dc:	e01a      	b.n	8001414 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d102      	bne.n	80013ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013e6:	2304      	movs	r3, #4
 80013e8:	623b      	str	r3, [r7, #32]
          break;
 80013ea:	e013      	b.n	8001414 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d105      	bne.n	8001400 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013f4:	2308      	movs	r3, #8
 80013f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	69fa      	ldr	r2, [r7, #28]
 80013fc:	611a      	str	r2, [r3, #16]
          break;
 80013fe:	e009      	b.n	8001414 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001400:	2308      	movs	r3, #8
 8001402:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	69fa      	ldr	r2, [r7, #28]
 8001408:	615a      	str	r2, [r3, #20]
          break;
 800140a:	e003      	b.n	8001414 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800140c:	2300      	movs	r3, #0
 800140e:	623b      	str	r3, [r7, #32]
          break;
 8001410:	e000      	b.n	8001414 <HAL_GPIO_Init+0x130>
          break;
 8001412:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	2bff      	cmp	r3, #255	@ 0xff
 8001418:	d801      	bhi.n	800141e <HAL_GPIO_Init+0x13a>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	e001      	b.n	8001422 <HAL_GPIO_Init+0x13e>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	3304      	adds	r3, #4
 8001422:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	2bff      	cmp	r3, #255	@ 0xff
 8001428:	d802      	bhi.n	8001430 <HAL_GPIO_Init+0x14c>
 800142a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	e002      	b.n	8001436 <HAL_GPIO_Init+0x152>
 8001430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001432:	3b08      	subs	r3, #8
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	210f      	movs	r1, #15
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	fa01 f303 	lsl.w	r3, r1, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	401a      	ands	r2, r3
 8001448:	6a39      	ldr	r1, [r7, #32]
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	fa01 f303 	lsl.w	r3, r1, r3
 8001450:	431a      	orrs	r2, r3
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800145e:	2b00      	cmp	r3, #0
 8001460:	f000 80b1 	beq.w	80015c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001464:	4b4d      	ldr	r3, [pc, #308]	@ (800159c <HAL_GPIO_Init+0x2b8>)
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	4a4c      	ldr	r2, [pc, #304]	@ (800159c <HAL_GPIO_Init+0x2b8>)
 800146a:	f043 0301 	orr.w	r3, r3, #1
 800146e:	6193      	str	r3, [r2, #24]
 8001470:	4b4a      	ldr	r3, [pc, #296]	@ (800159c <HAL_GPIO_Init+0x2b8>)
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	f003 0301 	and.w	r3, r3, #1
 8001478:	60bb      	str	r3, [r7, #8]
 800147a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800147c:	4a48      	ldr	r2, [pc, #288]	@ (80015a0 <HAL_GPIO_Init+0x2bc>)
 800147e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001480:	089b      	lsrs	r3, r3, #2
 8001482:	3302      	adds	r3, #2
 8001484:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001488:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800148a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148c:	f003 0303 	and.w	r3, r3, #3
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	220f      	movs	r2, #15
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	43db      	mvns	r3, r3
 800149a:	68fa      	ldr	r2, [r7, #12]
 800149c:	4013      	ands	r3, r2
 800149e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4a40      	ldr	r2, [pc, #256]	@ (80015a4 <HAL_GPIO_Init+0x2c0>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d013      	beq.n	80014d0 <HAL_GPIO_Init+0x1ec>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	4a3f      	ldr	r2, [pc, #252]	@ (80015a8 <HAL_GPIO_Init+0x2c4>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d00d      	beq.n	80014cc <HAL_GPIO_Init+0x1e8>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4a3e      	ldr	r2, [pc, #248]	@ (80015ac <HAL_GPIO_Init+0x2c8>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d007      	beq.n	80014c8 <HAL_GPIO_Init+0x1e4>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	4a3d      	ldr	r2, [pc, #244]	@ (80015b0 <HAL_GPIO_Init+0x2cc>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d101      	bne.n	80014c4 <HAL_GPIO_Init+0x1e0>
 80014c0:	2303      	movs	r3, #3
 80014c2:	e006      	b.n	80014d2 <HAL_GPIO_Init+0x1ee>
 80014c4:	2304      	movs	r3, #4
 80014c6:	e004      	b.n	80014d2 <HAL_GPIO_Init+0x1ee>
 80014c8:	2302      	movs	r3, #2
 80014ca:	e002      	b.n	80014d2 <HAL_GPIO_Init+0x1ee>
 80014cc:	2301      	movs	r3, #1
 80014ce:	e000      	b.n	80014d2 <HAL_GPIO_Init+0x1ee>
 80014d0:	2300      	movs	r3, #0
 80014d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014d4:	f002 0203 	and.w	r2, r2, #3
 80014d8:	0092      	lsls	r2, r2, #2
 80014da:	4093      	lsls	r3, r2
 80014dc:	68fa      	ldr	r2, [r7, #12]
 80014de:	4313      	orrs	r3, r2
 80014e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80014e2:	492f      	ldr	r1, [pc, #188]	@ (80015a0 <HAL_GPIO_Init+0x2bc>)
 80014e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e6:	089b      	lsrs	r3, r3, #2
 80014e8:	3302      	adds	r3, #2
 80014ea:	68fa      	ldr	r2, [r7, #12]
 80014ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d006      	beq.n	800150a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80014fc:	4b2d      	ldr	r3, [pc, #180]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 80014fe:	689a      	ldr	r2, [r3, #8]
 8001500:	492c      	ldr	r1, [pc, #176]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	4313      	orrs	r3, r2
 8001506:	608b      	str	r3, [r1, #8]
 8001508:	e006      	b.n	8001518 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800150a:	4b2a      	ldr	r3, [pc, #168]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 800150c:	689a      	ldr	r2, [r3, #8]
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	43db      	mvns	r3, r3
 8001512:	4928      	ldr	r1, [pc, #160]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 8001514:	4013      	ands	r3, r2
 8001516:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d006      	beq.n	8001532 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001524:	4b23      	ldr	r3, [pc, #140]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 8001526:	68da      	ldr	r2, [r3, #12]
 8001528:	4922      	ldr	r1, [pc, #136]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	4313      	orrs	r3, r2
 800152e:	60cb      	str	r3, [r1, #12]
 8001530:	e006      	b.n	8001540 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001532:	4b20      	ldr	r3, [pc, #128]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 8001534:	68da      	ldr	r2, [r3, #12]
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	43db      	mvns	r3, r3
 800153a:	491e      	ldr	r1, [pc, #120]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 800153c:	4013      	ands	r3, r2
 800153e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d006      	beq.n	800155a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800154c:	4b19      	ldr	r3, [pc, #100]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 800154e:	685a      	ldr	r2, [r3, #4]
 8001550:	4918      	ldr	r1, [pc, #96]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	4313      	orrs	r3, r2
 8001556:	604b      	str	r3, [r1, #4]
 8001558:	e006      	b.n	8001568 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800155a:	4b16      	ldr	r3, [pc, #88]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 800155c:	685a      	ldr	r2, [r3, #4]
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	43db      	mvns	r3, r3
 8001562:	4914      	ldr	r1, [pc, #80]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 8001564:	4013      	ands	r3, r2
 8001566:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001570:	2b00      	cmp	r3, #0
 8001572:	d021      	beq.n	80015b8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001574:	4b0f      	ldr	r3, [pc, #60]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	490e      	ldr	r1, [pc, #56]	@ (80015b4 <HAL_GPIO_Init+0x2d0>)
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	4313      	orrs	r3, r2
 800157e:	600b      	str	r3, [r1, #0]
 8001580:	e021      	b.n	80015c6 <HAL_GPIO_Init+0x2e2>
 8001582:	bf00      	nop
 8001584:	10320000 	.word	0x10320000
 8001588:	10310000 	.word	0x10310000
 800158c:	10220000 	.word	0x10220000
 8001590:	10210000 	.word	0x10210000
 8001594:	10120000 	.word	0x10120000
 8001598:	10110000 	.word	0x10110000
 800159c:	40021000 	.word	0x40021000
 80015a0:	40010000 	.word	0x40010000
 80015a4:	40010800 	.word	0x40010800
 80015a8:	40010c00 	.word	0x40010c00
 80015ac:	40011000 	.word	0x40011000
 80015b0:	40011400 	.word	0x40011400
 80015b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015b8:	4b0b      	ldr	r3, [pc, #44]	@ (80015e8 <HAL_GPIO_Init+0x304>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	43db      	mvns	r3, r3
 80015c0:	4909      	ldr	r1, [pc, #36]	@ (80015e8 <HAL_GPIO_Init+0x304>)
 80015c2:	4013      	ands	r3, r2
 80015c4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80015c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c8:	3301      	adds	r3, #1
 80015ca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d2:	fa22 f303 	lsr.w	r3, r2, r3
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f47f ae8e 	bne.w	80012f8 <HAL_GPIO_Init+0x14>
  }
}
 80015dc:	bf00      	nop
 80015de:	bf00      	nop
 80015e0:	372c      	adds	r7, #44	@ 0x2c
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr
 80015e8:	40010400 	.word	0x40010400

080015ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	460b      	mov	r3, r1
 80015f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689a      	ldr	r2, [r3, #8]
 80015fc:	887b      	ldrh	r3, [r7, #2]
 80015fe:	4013      	ands	r3, r2
 8001600:	2b00      	cmp	r3, #0
 8001602:	d002      	beq.n	800160a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001604:	2301      	movs	r3, #1
 8001606:	73fb      	strb	r3, [r7, #15]
 8001608:	e001      	b.n	800160e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800160a:	2300      	movs	r3, #0
 800160c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800160e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3714      	adds	r7, #20
 8001614:	46bd      	mov	sp, r7
 8001616:	bc80      	pop	{r7}
 8001618:	4770      	bx	lr

0800161a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800161a:	b480      	push	{r7}
 800161c:	b083      	sub	sp, #12
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
 8001622:	460b      	mov	r3, r1
 8001624:	807b      	strh	r3, [r7, #2]
 8001626:	4613      	mov	r3, r2
 8001628:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800162a:	787b      	ldrb	r3, [r7, #1]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d003      	beq.n	8001638 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001630:	887a      	ldrh	r2, [r7, #2]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001636:	e003      	b.n	8001640 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001638:	887b      	ldrh	r3, [r7, #2]
 800163a:	041a      	lsls	r2, r3, #16
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	611a      	str	r2, [r3, #16]
}
 8001640:	bf00      	nop
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	bc80      	pop	{r7}
 8001648:	4770      	bx	lr
	...

0800164c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d101      	bne.n	800165e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e272      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	2b00      	cmp	r3, #0
 8001668:	f000 8087 	beq.w	800177a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800166c:	4b92      	ldr	r3, [pc, #584]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f003 030c 	and.w	r3, r3, #12
 8001674:	2b04      	cmp	r3, #4
 8001676:	d00c      	beq.n	8001692 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001678:	4b8f      	ldr	r3, [pc, #572]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f003 030c 	and.w	r3, r3, #12
 8001680:	2b08      	cmp	r3, #8
 8001682:	d112      	bne.n	80016aa <HAL_RCC_OscConfig+0x5e>
 8001684:	4b8c      	ldr	r3, [pc, #560]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800168c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001690:	d10b      	bne.n	80016aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001692:	4b89      	ldr	r3, [pc, #548]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d06c      	beq.n	8001778 <HAL_RCC_OscConfig+0x12c>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d168      	bne.n	8001778 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e24c      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016b2:	d106      	bne.n	80016c2 <HAL_RCC_OscConfig+0x76>
 80016b4:	4b80      	ldr	r3, [pc, #512]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a7f      	ldr	r2, [pc, #508]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016be:	6013      	str	r3, [r2, #0]
 80016c0:	e02e      	b.n	8001720 <HAL_RCC_OscConfig+0xd4>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d10c      	bne.n	80016e4 <HAL_RCC_OscConfig+0x98>
 80016ca:	4b7b      	ldr	r3, [pc, #492]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a7a      	ldr	r2, [pc, #488]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016d4:	6013      	str	r3, [r2, #0]
 80016d6:	4b78      	ldr	r3, [pc, #480]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a77      	ldr	r2, [pc, #476]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016e0:	6013      	str	r3, [r2, #0]
 80016e2:	e01d      	b.n	8001720 <HAL_RCC_OscConfig+0xd4>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80016ec:	d10c      	bne.n	8001708 <HAL_RCC_OscConfig+0xbc>
 80016ee:	4b72      	ldr	r3, [pc, #456]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a71      	ldr	r2, [pc, #452]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016f8:	6013      	str	r3, [r2, #0]
 80016fa:	4b6f      	ldr	r3, [pc, #444]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a6e      	ldr	r2, [pc, #440]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001700:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001704:	6013      	str	r3, [r2, #0]
 8001706:	e00b      	b.n	8001720 <HAL_RCC_OscConfig+0xd4>
 8001708:	4b6b      	ldr	r3, [pc, #428]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a6a      	ldr	r2, [pc, #424]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800170e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001712:	6013      	str	r3, [r2, #0]
 8001714:	4b68      	ldr	r3, [pc, #416]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a67      	ldr	r2, [pc, #412]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800171a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800171e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d013      	beq.n	8001750 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001728:	f7ff fcca 	bl	80010c0 <HAL_GetTick>
 800172c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800172e:	e008      	b.n	8001742 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001730:	f7ff fcc6 	bl	80010c0 <HAL_GetTick>
 8001734:	4602      	mov	r2, r0
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	2b64      	cmp	r3, #100	@ 0x64
 800173c:	d901      	bls.n	8001742 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e200      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001742:	4b5d      	ldr	r3, [pc, #372]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d0f0      	beq.n	8001730 <HAL_RCC_OscConfig+0xe4>
 800174e:	e014      	b.n	800177a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001750:	f7ff fcb6 	bl	80010c0 <HAL_GetTick>
 8001754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001756:	e008      	b.n	800176a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001758:	f7ff fcb2 	bl	80010c0 <HAL_GetTick>
 800175c:	4602      	mov	r2, r0
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	2b64      	cmp	r3, #100	@ 0x64
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e1ec      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800176a:	4b53      	ldr	r3, [pc, #332]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d1f0      	bne.n	8001758 <HAL_RCC_OscConfig+0x10c>
 8001776:	e000      	b.n	800177a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001778:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	2b00      	cmp	r3, #0
 8001784:	d063      	beq.n	800184e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001786:	4b4c      	ldr	r3, [pc, #304]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f003 030c 	and.w	r3, r3, #12
 800178e:	2b00      	cmp	r3, #0
 8001790:	d00b      	beq.n	80017aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001792:	4b49      	ldr	r3, [pc, #292]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f003 030c 	and.w	r3, r3, #12
 800179a:	2b08      	cmp	r3, #8
 800179c:	d11c      	bne.n	80017d8 <HAL_RCC_OscConfig+0x18c>
 800179e:	4b46      	ldr	r3, [pc, #280]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d116      	bne.n	80017d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017aa:	4b43      	ldr	r3, [pc, #268]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0302 	and.w	r3, r3, #2
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d005      	beq.n	80017c2 <HAL_RCC_OscConfig+0x176>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	691b      	ldr	r3, [r3, #16]
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d001      	beq.n	80017c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e1c0      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017c2:	4b3d      	ldr	r3, [pc, #244]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	695b      	ldr	r3, [r3, #20]
 80017ce:	00db      	lsls	r3, r3, #3
 80017d0:	4939      	ldr	r1, [pc, #228]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80017d2:	4313      	orrs	r3, r2
 80017d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017d6:	e03a      	b.n	800184e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	691b      	ldr	r3, [r3, #16]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d020      	beq.n	8001822 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017e0:	4b36      	ldr	r3, [pc, #216]	@ (80018bc <HAL_RCC_OscConfig+0x270>)
 80017e2:	2201      	movs	r2, #1
 80017e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e6:	f7ff fc6b 	bl	80010c0 <HAL_GetTick>
 80017ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ec:	e008      	b.n	8001800 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017ee:	f7ff fc67 	bl	80010c0 <HAL_GetTick>
 80017f2:	4602      	mov	r2, r0
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d901      	bls.n	8001800 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80017fc:	2303      	movs	r3, #3
 80017fe:	e1a1      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001800:	4b2d      	ldr	r3, [pc, #180]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0302 	and.w	r3, r3, #2
 8001808:	2b00      	cmp	r3, #0
 800180a:	d0f0      	beq.n	80017ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800180c:	4b2a      	ldr	r3, [pc, #168]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	695b      	ldr	r3, [r3, #20]
 8001818:	00db      	lsls	r3, r3, #3
 800181a:	4927      	ldr	r1, [pc, #156]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800181c:	4313      	orrs	r3, r2
 800181e:	600b      	str	r3, [r1, #0]
 8001820:	e015      	b.n	800184e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001822:	4b26      	ldr	r3, [pc, #152]	@ (80018bc <HAL_RCC_OscConfig+0x270>)
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001828:	f7ff fc4a 	bl	80010c0 <HAL_GetTick>
 800182c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800182e:	e008      	b.n	8001842 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001830:	f7ff fc46 	bl	80010c0 <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b02      	cmp	r3, #2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e180      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001842:	4b1d      	ldr	r3, [pc, #116]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d1f0      	bne.n	8001830 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0308 	and.w	r3, r3, #8
 8001856:	2b00      	cmp	r3, #0
 8001858:	d03a      	beq.n	80018d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d019      	beq.n	8001896 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001862:	4b17      	ldr	r3, [pc, #92]	@ (80018c0 <HAL_RCC_OscConfig+0x274>)
 8001864:	2201      	movs	r2, #1
 8001866:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001868:	f7ff fc2a 	bl	80010c0 <HAL_GetTick>
 800186c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800186e:	e008      	b.n	8001882 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001870:	f7ff fc26 	bl	80010c0 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	2b02      	cmp	r3, #2
 800187c:	d901      	bls.n	8001882 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e160      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001882:	4b0d      	ldr	r3, [pc, #52]	@ (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001886:	f003 0302 	and.w	r3, r3, #2
 800188a:	2b00      	cmp	r3, #0
 800188c:	d0f0      	beq.n	8001870 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800188e:	2001      	movs	r0, #1
 8001890:	f000 face 	bl	8001e30 <RCC_Delay>
 8001894:	e01c      	b.n	80018d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001896:	4b0a      	ldr	r3, [pc, #40]	@ (80018c0 <HAL_RCC_OscConfig+0x274>)
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800189c:	f7ff fc10 	bl	80010c0 <HAL_GetTick>
 80018a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018a2:	e00f      	b.n	80018c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018a4:	f7ff fc0c 	bl	80010c0 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d908      	bls.n	80018c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e146      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
 80018b6:	bf00      	nop
 80018b8:	40021000 	.word	0x40021000
 80018bc:	42420000 	.word	0x42420000
 80018c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018c4:	4b92      	ldr	r3, [pc, #584]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 80018c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018c8:	f003 0302 	and.w	r3, r3, #2
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d1e9      	bne.n	80018a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 80a6 	beq.w	8001a2a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018de:	2300      	movs	r3, #0
 80018e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018e2:	4b8b      	ldr	r3, [pc, #556]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 80018e4:	69db      	ldr	r3, [r3, #28]
 80018e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d10d      	bne.n	800190a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ee:	4b88      	ldr	r3, [pc, #544]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	4a87      	ldr	r2, [pc, #540]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 80018f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018f8:	61d3      	str	r3, [r2, #28]
 80018fa:	4b85      	ldr	r3, [pc, #532]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001902:	60bb      	str	r3, [r7, #8]
 8001904:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001906:	2301      	movs	r3, #1
 8001908:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800190a:	4b82      	ldr	r3, [pc, #520]	@ (8001b14 <HAL_RCC_OscConfig+0x4c8>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001912:	2b00      	cmp	r3, #0
 8001914:	d118      	bne.n	8001948 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001916:	4b7f      	ldr	r3, [pc, #508]	@ (8001b14 <HAL_RCC_OscConfig+0x4c8>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a7e      	ldr	r2, [pc, #504]	@ (8001b14 <HAL_RCC_OscConfig+0x4c8>)
 800191c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001920:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001922:	f7ff fbcd 	bl	80010c0 <HAL_GetTick>
 8001926:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001928:	e008      	b.n	800193c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800192a:	f7ff fbc9 	bl	80010c0 <HAL_GetTick>
 800192e:	4602      	mov	r2, r0
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	2b64      	cmp	r3, #100	@ 0x64
 8001936:	d901      	bls.n	800193c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001938:	2303      	movs	r3, #3
 800193a:	e103      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800193c:	4b75      	ldr	r3, [pc, #468]	@ (8001b14 <HAL_RCC_OscConfig+0x4c8>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001944:	2b00      	cmp	r3, #0
 8001946:	d0f0      	beq.n	800192a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d106      	bne.n	800195e <HAL_RCC_OscConfig+0x312>
 8001950:	4b6f      	ldr	r3, [pc, #444]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	4a6e      	ldr	r2, [pc, #440]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001956:	f043 0301 	orr.w	r3, r3, #1
 800195a:	6213      	str	r3, [r2, #32]
 800195c:	e02d      	b.n	80019ba <HAL_RCC_OscConfig+0x36e>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d10c      	bne.n	8001980 <HAL_RCC_OscConfig+0x334>
 8001966:	4b6a      	ldr	r3, [pc, #424]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001968:	6a1b      	ldr	r3, [r3, #32]
 800196a:	4a69      	ldr	r2, [pc, #420]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 800196c:	f023 0301 	bic.w	r3, r3, #1
 8001970:	6213      	str	r3, [r2, #32]
 8001972:	4b67      	ldr	r3, [pc, #412]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001974:	6a1b      	ldr	r3, [r3, #32]
 8001976:	4a66      	ldr	r2, [pc, #408]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001978:	f023 0304 	bic.w	r3, r3, #4
 800197c:	6213      	str	r3, [r2, #32]
 800197e:	e01c      	b.n	80019ba <HAL_RCC_OscConfig+0x36e>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	2b05      	cmp	r3, #5
 8001986:	d10c      	bne.n	80019a2 <HAL_RCC_OscConfig+0x356>
 8001988:	4b61      	ldr	r3, [pc, #388]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 800198a:	6a1b      	ldr	r3, [r3, #32]
 800198c:	4a60      	ldr	r2, [pc, #384]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 800198e:	f043 0304 	orr.w	r3, r3, #4
 8001992:	6213      	str	r3, [r2, #32]
 8001994:	4b5e      	ldr	r3, [pc, #376]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001996:	6a1b      	ldr	r3, [r3, #32]
 8001998:	4a5d      	ldr	r2, [pc, #372]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 800199a:	f043 0301 	orr.w	r3, r3, #1
 800199e:	6213      	str	r3, [r2, #32]
 80019a0:	e00b      	b.n	80019ba <HAL_RCC_OscConfig+0x36e>
 80019a2:	4b5b      	ldr	r3, [pc, #364]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 80019a4:	6a1b      	ldr	r3, [r3, #32]
 80019a6:	4a5a      	ldr	r2, [pc, #360]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 80019a8:	f023 0301 	bic.w	r3, r3, #1
 80019ac:	6213      	str	r3, [r2, #32]
 80019ae:	4b58      	ldr	r3, [pc, #352]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 80019b0:	6a1b      	ldr	r3, [r3, #32]
 80019b2:	4a57      	ldr	r2, [pc, #348]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 80019b4:	f023 0304 	bic.w	r3, r3, #4
 80019b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d015      	beq.n	80019ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019c2:	f7ff fb7d 	bl	80010c0 <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019c8:	e00a      	b.n	80019e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ca:	f7ff fb79 	bl	80010c0 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019d8:	4293      	cmp	r3, r2
 80019da:	d901      	bls.n	80019e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e0b1      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019e0:	4b4b      	ldr	r3, [pc, #300]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 80019e2:	6a1b      	ldr	r3, [r3, #32]
 80019e4:	f003 0302 	and.w	r3, r3, #2
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d0ee      	beq.n	80019ca <HAL_RCC_OscConfig+0x37e>
 80019ec:	e014      	b.n	8001a18 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ee:	f7ff fb67 	bl	80010c0 <HAL_GetTick>
 80019f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019f4:	e00a      	b.n	8001a0c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019f6:	f7ff fb63 	bl	80010c0 <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e09b      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a0c:	4b40      	ldr	r3, [pc, #256]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001a0e:	6a1b      	ldr	r3, [r3, #32]
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d1ee      	bne.n	80019f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a18:	7dfb      	ldrb	r3, [r7, #23]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d105      	bne.n	8001a2a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a1e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	4a3b      	ldr	r2, [pc, #236]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001a24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a28:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	f000 8087 	beq.w	8001b42 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a34:	4b36      	ldr	r3, [pc, #216]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f003 030c 	and.w	r3, r3, #12
 8001a3c:	2b08      	cmp	r3, #8
 8001a3e:	d061      	beq.n	8001b04 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	69db      	ldr	r3, [r3, #28]
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d146      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a48:	4b33      	ldr	r3, [pc, #204]	@ (8001b18 <HAL_RCC_OscConfig+0x4cc>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4e:	f7ff fb37 	bl	80010c0 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a56:	f7ff fb33 	bl	80010c0 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e06d      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a68:	4b29      	ldr	r3, [pc, #164]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1f0      	bne.n	8001a56 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6a1b      	ldr	r3, [r3, #32]
 8001a78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a7c:	d108      	bne.n	8001a90 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a7e:	4b24      	ldr	r3, [pc, #144]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	4921      	ldr	r1, [pc, #132]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a90:	4b1f      	ldr	r3, [pc, #124]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a19      	ldr	r1, [r3, #32]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa0:	430b      	orrs	r3, r1
 8001aa2:	491b      	ldr	r1, [pc, #108]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b18 <HAL_RCC_OscConfig+0x4cc>)
 8001aaa:	2201      	movs	r2, #1
 8001aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aae:	f7ff fb07 	bl	80010c0 <HAL_GetTick>
 8001ab2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ab4:	e008      	b.n	8001ac8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ab6:	f7ff fb03 	bl	80010c0 <HAL_GetTick>
 8001aba:	4602      	mov	r2, r0
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d901      	bls.n	8001ac8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	e03d      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ac8:	4b11      	ldr	r3, [pc, #68]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d0f0      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x46a>
 8001ad4:	e035      	b.n	8001b42 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ad6:	4b10      	ldr	r3, [pc, #64]	@ (8001b18 <HAL_RCC_OscConfig+0x4cc>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001adc:	f7ff faf0 	bl	80010c0 <HAL_GetTick>
 8001ae0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ae2:	e008      	b.n	8001af6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ae4:	f7ff faec 	bl	80010c0 <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d901      	bls.n	8001af6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001af2:	2303      	movs	r3, #3
 8001af4:	e026      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001af6:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <HAL_RCC_OscConfig+0x4c4>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1f0      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x498>
 8001b02:	e01e      	b.n	8001b42 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	69db      	ldr	r3, [r3, #28]
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d107      	bne.n	8001b1c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e019      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
 8001b10:	40021000 	.word	0x40021000
 8001b14:	40007000 	.word	0x40007000
 8001b18:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b4c <HAL_RCC_OscConfig+0x500>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a1b      	ldr	r3, [r3, #32]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d106      	bne.n	8001b3e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d001      	beq.n	8001b42 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e000      	b.n	8001b44 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001b42:	2300      	movs	r3, #0
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3718      	adds	r7, #24
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40021000 	.word	0x40021000

08001b50 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d101      	bne.n	8001b64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e0d0      	b.n	8001d06 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b64:	4b6a      	ldr	r3, [pc, #424]	@ (8001d10 <HAL_RCC_ClockConfig+0x1c0>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0307 	and.w	r3, r3, #7
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d910      	bls.n	8001b94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b72:	4b67      	ldr	r3, [pc, #412]	@ (8001d10 <HAL_RCC_ClockConfig+0x1c0>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f023 0207 	bic.w	r2, r3, #7
 8001b7a:	4965      	ldr	r1, [pc, #404]	@ (8001d10 <HAL_RCC_ClockConfig+0x1c0>)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b82:	4b63      	ldr	r3, [pc, #396]	@ (8001d10 <HAL_RCC_ClockConfig+0x1c0>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d001      	beq.n	8001b94 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e0b8      	b.n	8001d06 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0302 	and.w	r3, r3, #2
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d020      	beq.n	8001be2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0304 	and.w	r3, r3, #4
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d005      	beq.n	8001bb8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bac:	4b59      	ldr	r3, [pc, #356]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	4a58      	ldr	r2, [pc, #352]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001bb6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0308 	and.w	r3, r3, #8
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d005      	beq.n	8001bd0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bc4:	4b53      	ldr	r3, [pc, #332]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	4a52      	ldr	r2, [pc, #328]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001bca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001bce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bd0:	4b50      	ldr	r3, [pc, #320]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	494d      	ldr	r1, [pc, #308]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001bde:	4313      	orrs	r3, r2
 8001be0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d040      	beq.n	8001c70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d107      	bne.n	8001c06 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf6:	4b47      	ldr	r3, [pc, #284]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d115      	bne.n	8001c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e07f      	b.n	8001d06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d107      	bne.n	8001c1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c0e:	4b41      	ldr	r3, [pc, #260]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d109      	bne.n	8001c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e073      	b.n	8001d06 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c1e:	4b3d      	ldr	r3, [pc, #244]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d101      	bne.n	8001c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e06b      	b.n	8001d06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c2e:	4b39      	ldr	r3, [pc, #228]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f023 0203 	bic.w	r2, r3, #3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	4936      	ldr	r1, [pc, #216]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c40:	f7ff fa3e 	bl	80010c0 <HAL_GetTick>
 8001c44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c46:	e00a      	b.n	8001c5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c48:	f7ff fa3a 	bl	80010c0 <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e053      	b.n	8001d06 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c5e:	4b2d      	ldr	r3, [pc, #180]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f003 020c 	and.w	r2, r3, #12
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d1eb      	bne.n	8001c48 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c70:	4b27      	ldr	r3, [pc, #156]	@ (8001d10 <HAL_RCC_ClockConfig+0x1c0>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0307 	and.w	r3, r3, #7
 8001c78:	683a      	ldr	r2, [r7, #0]
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d210      	bcs.n	8001ca0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c7e:	4b24      	ldr	r3, [pc, #144]	@ (8001d10 <HAL_RCC_ClockConfig+0x1c0>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f023 0207 	bic.w	r2, r3, #7
 8001c86:	4922      	ldr	r1, [pc, #136]	@ (8001d10 <HAL_RCC_ClockConfig+0x1c0>)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c8e:	4b20      	ldr	r3, [pc, #128]	@ (8001d10 <HAL_RCC_ClockConfig+0x1c0>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0307 	and.w	r3, r3, #7
 8001c96:	683a      	ldr	r2, [r7, #0]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d001      	beq.n	8001ca0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e032      	b.n	8001d06 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0304 	and.w	r3, r3, #4
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d008      	beq.n	8001cbe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cac:	4b19      	ldr	r3, [pc, #100]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	4916      	ldr	r1, [pc, #88]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0308 	and.w	r3, r3, #8
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d009      	beq.n	8001cde <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001cca:	4b12      	ldr	r3, [pc, #72]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	00db      	lsls	r3, r3, #3
 8001cd8:	490e      	ldr	r1, [pc, #56]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cde:	f000 f821 	bl	8001d24 <HAL_RCC_GetSysClockFreq>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	091b      	lsrs	r3, r3, #4
 8001cea:	f003 030f 	and.w	r3, r3, #15
 8001cee:	490a      	ldr	r1, [pc, #40]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c8>)
 8001cf0:	5ccb      	ldrb	r3, [r1, r3]
 8001cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8001cf6:	4a09      	ldr	r2, [pc, #36]	@ (8001d1c <HAL_RCC_ClockConfig+0x1cc>)
 8001cf8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001cfa:	4b09      	ldr	r3, [pc, #36]	@ (8001d20 <HAL_RCC_ClockConfig+0x1d0>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff f99c 	bl	800103c <HAL_InitTick>

  return HAL_OK;
 8001d04:	2300      	movs	r3, #0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	40022000 	.word	0x40022000
 8001d14:	40021000 	.word	0x40021000
 8001d18:	08004f88 	.word	0x08004f88
 8001d1c:	20000000 	.word	0x20000000
 8001d20:	20000004 	.word	0x20000004

08001d24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b087      	sub	sp, #28
 8001d28:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60bb      	str	r3, [r7, #8]
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]
 8001d36:	2300      	movs	r3, #0
 8001d38:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001db8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f003 030c 	and.w	r3, r3, #12
 8001d4a:	2b04      	cmp	r3, #4
 8001d4c:	d002      	beq.n	8001d54 <HAL_RCC_GetSysClockFreq+0x30>
 8001d4e:	2b08      	cmp	r3, #8
 8001d50:	d003      	beq.n	8001d5a <HAL_RCC_GetSysClockFreq+0x36>
 8001d52:	e027      	b.n	8001da4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d54:	4b19      	ldr	r3, [pc, #100]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x98>)
 8001d56:	613b      	str	r3, [r7, #16]
      break;
 8001d58:	e027      	b.n	8001daa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	0c9b      	lsrs	r3, r3, #18
 8001d5e:	f003 030f 	and.w	r3, r3, #15
 8001d62:	4a17      	ldr	r2, [pc, #92]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d64:	5cd3      	ldrb	r3, [r2, r3]
 8001d66:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d010      	beq.n	8001d94 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d72:	4b11      	ldr	r3, [pc, #68]	@ (8001db8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	0c5b      	lsrs	r3, r3, #17
 8001d78:	f003 0301 	and.w	r3, r3, #1
 8001d7c:	4a11      	ldr	r2, [pc, #68]	@ (8001dc4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d7e:	5cd3      	ldrb	r3, [r2, r3]
 8001d80:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a0d      	ldr	r2, [pc, #52]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x98>)
 8001d86:	fb03 f202 	mul.w	r2, r3, r2
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d90:	617b      	str	r3, [r7, #20]
 8001d92:	e004      	b.n	8001d9e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	4a0c      	ldr	r2, [pc, #48]	@ (8001dc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d98:	fb02 f303 	mul.w	r3, r2, r3
 8001d9c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	613b      	str	r3, [r7, #16]
      break;
 8001da2:	e002      	b.n	8001daa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001da4:	4b05      	ldr	r3, [pc, #20]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x98>)
 8001da6:	613b      	str	r3, [r7, #16]
      break;
 8001da8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001daa:	693b      	ldr	r3, [r7, #16]
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	371c      	adds	r7, #28
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bc80      	pop	{r7}
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	007a1200 	.word	0x007a1200
 8001dc0:	08004fa0 	.word	0x08004fa0
 8001dc4:	08004fb0 	.word	0x08004fb0
 8001dc8:	003d0900 	.word	0x003d0900

08001dcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dd0:	4b02      	ldr	r3, [pc, #8]	@ (8001ddc <HAL_RCC_GetHCLKFreq+0x10>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr
 8001ddc:	20000000 	.word	0x20000000

08001de0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001de4:	f7ff fff2 	bl	8001dcc <HAL_RCC_GetHCLKFreq>
 8001de8:	4602      	mov	r2, r0
 8001dea:	4b05      	ldr	r3, [pc, #20]	@ (8001e00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	0a1b      	lsrs	r3, r3, #8
 8001df0:	f003 0307 	and.w	r3, r3, #7
 8001df4:	4903      	ldr	r1, [pc, #12]	@ (8001e04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001df6:	5ccb      	ldrb	r3, [r1, r3]
 8001df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40021000 	.word	0x40021000
 8001e04:	08004f98 	.word	0x08004f98

08001e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e0c:	f7ff ffde 	bl	8001dcc <HAL_RCC_GetHCLKFreq>
 8001e10:	4602      	mov	r2, r0
 8001e12:	4b05      	ldr	r3, [pc, #20]	@ (8001e28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	0adb      	lsrs	r3, r3, #11
 8001e18:	f003 0307 	and.w	r3, r3, #7
 8001e1c:	4903      	ldr	r1, [pc, #12]	@ (8001e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e1e:	5ccb      	ldrb	r3, [r1, r3]
 8001e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	08004f98 	.word	0x08004f98

08001e30 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e38:	4b0a      	ldr	r3, [pc, #40]	@ (8001e64 <RCC_Delay+0x34>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a0a      	ldr	r2, [pc, #40]	@ (8001e68 <RCC_Delay+0x38>)
 8001e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e42:	0a5b      	lsrs	r3, r3, #9
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	fb02 f303 	mul.w	r3, r2, r3
 8001e4a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e4c:	bf00      	nop
  }
  while (Delay --);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	1e5a      	subs	r2, r3, #1
 8001e52:	60fa      	str	r2, [r7, #12]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d1f9      	bne.n	8001e4c <RCC_Delay+0x1c>
}
 8001e58:	bf00      	nop
 8001e5a:	bf00      	nop
 8001e5c:	3714      	adds	r7, #20
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr
 8001e64:	20000000 	.word	0x20000000
 8001e68:	10624dd3 	.word	0x10624dd3

08001e6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d101      	bne.n	8001e7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e042      	b.n	8001f04 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d106      	bne.n	8001e98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f7fe ff64 	bl	8000d60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2224      	movs	r2, #36	@ 0x24
 8001e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68da      	ldr	r2, [r3, #12]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001eae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f000 f971 	bl	8002198 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	691a      	ldr	r2, [r3, #16]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001ec4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	695a      	ldr	r2, [r3, #20]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001ed4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68da      	ldr	r2, [r3, #12]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001ee4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2220      	movs	r2, #32
 8001ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2220      	movs	r2, #32
 8001ef8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08a      	sub	sp, #40	@ 0x28
 8001f10:	af02      	add	r7, sp, #8
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	603b      	str	r3, [r7, #0]
 8001f18:	4613      	mov	r3, r2
 8001f1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	2b20      	cmp	r3, #32
 8001f2a:	d175      	bne.n	8002018 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d002      	beq.n	8001f38 <HAL_UART_Transmit+0x2c>
 8001f32:	88fb      	ldrh	r3, [r7, #6]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d101      	bne.n	8001f3c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e06e      	b.n	800201a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2221      	movs	r2, #33	@ 0x21
 8001f46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f4a:	f7ff f8b9 	bl	80010c0 <HAL_GetTick>
 8001f4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	88fa      	ldrh	r2, [r7, #6]
 8001f54:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	88fa      	ldrh	r2, [r7, #6]
 8001f5a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f64:	d108      	bne.n	8001f78 <HAL_UART_Transmit+0x6c>
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d104      	bne.n	8001f78 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	61bb      	str	r3, [r7, #24]
 8001f76:	e003      	b.n	8001f80 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001f80:	e02e      	b.n	8001fe0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	9300      	str	r3, [sp, #0]
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	2180      	movs	r1, #128	@ 0x80
 8001f8c:	68f8      	ldr	r0, [r7, #12]
 8001f8e:	f000 f848 	bl	8002022 <UART_WaitOnFlagUntilTimeout>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d005      	beq.n	8001fa4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2220      	movs	r2, #32
 8001f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e03a      	b.n	800201a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d10b      	bne.n	8001fc2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	881b      	ldrh	r3, [r3, #0]
 8001fae:	461a      	mov	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001fb8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	3302      	adds	r3, #2
 8001fbe:	61bb      	str	r3, [r7, #24]
 8001fc0:	e007      	b.n	8001fd2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	781a      	ldrb	r2, [r3, #0]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	b29a      	uxth	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1cb      	bne.n	8001f82 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	9300      	str	r3, [sp, #0]
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	2140      	movs	r1, #64	@ 0x40
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f000 f814 	bl	8002022 <UART_WaitOnFlagUntilTimeout>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d005      	beq.n	800200c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2220      	movs	r2, #32
 8002004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e006      	b.n	800201a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2220      	movs	r2, #32
 8002010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002014:	2300      	movs	r3, #0
 8002016:	e000      	b.n	800201a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002018:	2302      	movs	r3, #2
  }
}
 800201a:	4618      	mov	r0, r3
 800201c:	3720      	adds	r7, #32
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b086      	sub	sp, #24
 8002026:	af00      	add	r7, sp, #0
 8002028:	60f8      	str	r0, [r7, #12]
 800202a:	60b9      	str	r1, [r7, #8]
 800202c:	603b      	str	r3, [r7, #0]
 800202e:	4613      	mov	r3, r2
 8002030:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002032:	e03b      	b.n	80020ac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002034:	6a3b      	ldr	r3, [r7, #32]
 8002036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800203a:	d037      	beq.n	80020ac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800203c:	f7ff f840 	bl	80010c0 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	6a3a      	ldr	r2, [r7, #32]
 8002048:	429a      	cmp	r2, r3
 800204a:	d302      	bcc.n	8002052 <UART_WaitOnFlagUntilTimeout+0x30>
 800204c:	6a3b      	ldr	r3, [r7, #32]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d101      	bne.n	8002056 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e03a      	b.n	80020cc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	f003 0304 	and.w	r3, r3, #4
 8002060:	2b00      	cmp	r3, #0
 8002062:	d023      	beq.n	80020ac <UART_WaitOnFlagUntilTimeout+0x8a>
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	2b80      	cmp	r3, #128	@ 0x80
 8002068:	d020      	beq.n	80020ac <UART_WaitOnFlagUntilTimeout+0x8a>
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	2b40      	cmp	r3, #64	@ 0x40
 800206e:	d01d      	beq.n	80020ac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0308 	and.w	r3, r3, #8
 800207a:	2b08      	cmp	r3, #8
 800207c:	d116      	bne.n	80020ac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800207e:	2300      	movs	r3, #0
 8002080:	617b      	str	r3, [r7, #20]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	617b      	str	r3, [r7, #20]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002094:	68f8      	ldr	r0, [r7, #12]
 8002096:	f000 f81d 	bl	80020d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2208      	movs	r2, #8
 800209e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e00f      	b.n	80020cc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	4013      	ands	r3, r2
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	bf0c      	ite	eq
 80020bc:	2301      	moveq	r3, #1
 80020be:	2300      	movne	r3, #0
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	461a      	mov	r2, r3
 80020c4:	79fb      	ldrb	r3, [r7, #7]
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d0b4      	beq.n	8002034 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3718      	adds	r7, #24
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b095      	sub	sp, #84	@ 0x54
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	330c      	adds	r3, #12
 80020e2:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020e6:	e853 3f00 	ldrex	r3, [r3]
 80020ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80020ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80020f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	330c      	adds	r3, #12
 80020fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80020fc:	643a      	str	r2, [r7, #64]	@ 0x40
 80020fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002100:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002102:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002104:	e841 2300 	strex	r3, r2, [r1]
 8002108:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800210a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800210c:	2b00      	cmp	r3, #0
 800210e:	d1e5      	bne.n	80020dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	3314      	adds	r3, #20
 8002116:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002118:	6a3b      	ldr	r3, [r7, #32]
 800211a:	e853 3f00 	ldrex	r3, [r3]
 800211e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	f023 0301 	bic.w	r3, r3, #1
 8002126:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	3314      	adds	r3, #20
 800212e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002130:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002132:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002134:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002136:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002138:	e841 2300 	strex	r3, r2, [r1]
 800213c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800213e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002140:	2b00      	cmp	r3, #0
 8002142:	d1e5      	bne.n	8002110 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002148:	2b01      	cmp	r3, #1
 800214a:	d119      	bne.n	8002180 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	330c      	adds	r3, #12
 8002152:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	e853 3f00 	ldrex	r3, [r3]
 800215a:	60bb      	str	r3, [r7, #8]
   return(result);
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	f023 0310 	bic.w	r3, r3, #16
 8002162:	647b      	str	r3, [r7, #68]	@ 0x44
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	330c      	adds	r3, #12
 800216a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800216c:	61ba      	str	r2, [r7, #24]
 800216e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002170:	6979      	ldr	r1, [r7, #20]
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	e841 2300 	strex	r3, r2, [r1]
 8002178:	613b      	str	r3, [r7, #16]
   return(result);
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d1e5      	bne.n	800214c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2220      	movs	r2, #32
 8002184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800218e:	bf00      	nop
 8002190:	3754      	adds	r7, #84	@ 0x54
 8002192:	46bd      	mov	sp, r7
 8002194:	bc80      	pop	{r7}
 8002196:	4770      	bx	lr

08002198 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	691b      	ldr	r3, [r3, #16]
 80021a6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	68da      	ldr	r2, [r3, #12]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	689a      	ldr	r2, [r3, #8]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	431a      	orrs	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	695b      	ldr	r3, [r3, #20]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80021d2:	f023 030c 	bic.w	r3, r3, #12
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	6812      	ldr	r2, [r2, #0]
 80021da:	68b9      	ldr	r1, [r7, #8]
 80021dc:	430b      	orrs	r3, r1
 80021de:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	695b      	ldr	r3, [r3, #20]
 80021e6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	699a      	ldr	r2, [r3, #24]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a2c      	ldr	r2, [pc, #176]	@ (80022ac <UART_SetConfig+0x114>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d103      	bne.n	8002208 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002200:	f7ff fe02 	bl	8001e08 <HAL_RCC_GetPCLK2Freq>
 8002204:	60f8      	str	r0, [r7, #12]
 8002206:	e002      	b.n	800220e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002208:	f7ff fdea 	bl	8001de0 <HAL_RCC_GetPCLK1Freq>
 800220c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800220e:	68fa      	ldr	r2, [r7, #12]
 8002210:	4613      	mov	r3, r2
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4413      	add	r3, r2
 8002216:	009a      	lsls	r2, r3, #2
 8002218:	441a      	add	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	fbb2 f3f3 	udiv	r3, r2, r3
 8002224:	4a22      	ldr	r2, [pc, #136]	@ (80022b0 <UART_SetConfig+0x118>)
 8002226:	fba2 2303 	umull	r2, r3, r2, r3
 800222a:	095b      	lsrs	r3, r3, #5
 800222c:	0119      	lsls	r1, r3, #4
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	4613      	mov	r3, r2
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	4413      	add	r3, r2
 8002236:	009a      	lsls	r2, r3, #2
 8002238:	441a      	add	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	fbb2 f2f3 	udiv	r2, r2, r3
 8002244:	4b1a      	ldr	r3, [pc, #104]	@ (80022b0 <UART_SetConfig+0x118>)
 8002246:	fba3 0302 	umull	r0, r3, r3, r2
 800224a:	095b      	lsrs	r3, r3, #5
 800224c:	2064      	movs	r0, #100	@ 0x64
 800224e:	fb00 f303 	mul.w	r3, r0, r3
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	011b      	lsls	r3, r3, #4
 8002256:	3332      	adds	r3, #50	@ 0x32
 8002258:	4a15      	ldr	r2, [pc, #84]	@ (80022b0 <UART_SetConfig+0x118>)
 800225a:	fba2 2303 	umull	r2, r3, r2, r3
 800225e:	095b      	lsrs	r3, r3, #5
 8002260:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002264:	4419      	add	r1, r3
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	4613      	mov	r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	4413      	add	r3, r2
 800226e:	009a      	lsls	r2, r3, #2
 8002270:	441a      	add	r2, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	fbb2 f2f3 	udiv	r2, r2, r3
 800227c:	4b0c      	ldr	r3, [pc, #48]	@ (80022b0 <UART_SetConfig+0x118>)
 800227e:	fba3 0302 	umull	r0, r3, r3, r2
 8002282:	095b      	lsrs	r3, r3, #5
 8002284:	2064      	movs	r0, #100	@ 0x64
 8002286:	fb00 f303 	mul.w	r3, r0, r3
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	011b      	lsls	r3, r3, #4
 800228e:	3332      	adds	r3, #50	@ 0x32
 8002290:	4a07      	ldr	r2, [pc, #28]	@ (80022b0 <UART_SetConfig+0x118>)
 8002292:	fba2 2303 	umull	r2, r3, r2, r3
 8002296:	095b      	lsrs	r3, r3, #5
 8002298:	f003 020f 	and.w	r2, r3, #15
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	440a      	add	r2, r1
 80022a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80022a4:	bf00      	nop
 80022a6:	3710      	adds	r7, #16
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40013800 	.word	0x40013800
 80022b0:	51eb851f 	.word	0x51eb851f

080022b4 <__cvt>:
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80022ba:	461d      	mov	r5, r3
 80022bc:	bfbb      	ittet	lt
 80022be:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80022c2:	461d      	movlt	r5, r3
 80022c4:	2300      	movge	r3, #0
 80022c6:	232d      	movlt	r3, #45	@ 0x2d
 80022c8:	b088      	sub	sp, #32
 80022ca:	4614      	mov	r4, r2
 80022cc:	bfb8      	it	lt
 80022ce:	4614      	movlt	r4, r2
 80022d0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80022d2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80022d4:	7013      	strb	r3, [r2, #0]
 80022d6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80022d8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80022dc:	f023 0820 	bic.w	r8, r3, #32
 80022e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80022e4:	d005      	beq.n	80022f2 <__cvt+0x3e>
 80022e6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80022ea:	d100      	bne.n	80022ee <__cvt+0x3a>
 80022ec:	3601      	adds	r6, #1
 80022ee:	2302      	movs	r3, #2
 80022f0:	e000      	b.n	80022f4 <__cvt+0x40>
 80022f2:	2303      	movs	r3, #3
 80022f4:	aa07      	add	r2, sp, #28
 80022f6:	9204      	str	r2, [sp, #16]
 80022f8:	aa06      	add	r2, sp, #24
 80022fa:	e9cd a202 	strd	sl, r2, [sp, #8]
 80022fe:	e9cd 3600 	strd	r3, r6, [sp]
 8002302:	4622      	mov	r2, r4
 8002304:	462b      	mov	r3, r5
 8002306:	f000 fe6f 	bl	8002fe8 <_dtoa_r>
 800230a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800230e:	4607      	mov	r7, r0
 8002310:	d119      	bne.n	8002346 <__cvt+0x92>
 8002312:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002314:	07db      	lsls	r3, r3, #31
 8002316:	d50e      	bpl.n	8002336 <__cvt+0x82>
 8002318:	eb00 0906 	add.w	r9, r0, r6
 800231c:	2200      	movs	r2, #0
 800231e:	2300      	movs	r3, #0
 8002320:	4620      	mov	r0, r4
 8002322:	4629      	mov	r1, r5
 8002324:	f7fe fb40 	bl	80009a8 <__aeabi_dcmpeq>
 8002328:	b108      	cbz	r0, 800232e <__cvt+0x7a>
 800232a:	f8cd 901c 	str.w	r9, [sp, #28]
 800232e:	2230      	movs	r2, #48	@ 0x30
 8002330:	9b07      	ldr	r3, [sp, #28]
 8002332:	454b      	cmp	r3, r9
 8002334:	d31e      	bcc.n	8002374 <__cvt+0xc0>
 8002336:	4638      	mov	r0, r7
 8002338:	9b07      	ldr	r3, [sp, #28]
 800233a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800233c:	1bdb      	subs	r3, r3, r7
 800233e:	6013      	str	r3, [r2, #0]
 8002340:	b008      	add	sp, #32
 8002342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002346:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800234a:	eb00 0906 	add.w	r9, r0, r6
 800234e:	d1e5      	bne.n	800231c <__cvt+0x68>
 8002350:	7803      	ldrb	r3, [r0, #0]
 8002352:	2b30      	cmp	r3, #48	@ 0x30
 8002354:	d10a      	bne.n	800236c <__cvt+0xb8>
 8002356:	2200      	movs	r2, #0
 8002358:	2300      	movs	r3, #0
 800235a:	4620      	mov	r0, r4
 800235c:	4629      	mov	r1, r5
 800235e:	f7fe fb23 	bl	80009a8 <__aeabi_dcmpeq>
 8002362:	b918      	cbnz	r0, 800236c <__cvt+0xb8>
 8002364:	f1c6 0601 	rsb	r6, r6, #1
 8002368:	f8ca 6000 	str.w	r6, [sl]
 800236c:	f8da 3000 	ldr.w	r3, [sl]
 8002370:	4499      	add	r9, r3
 8002372:	e7d3      	b.n	800231c <__cvt+0x68>
 8002374:	1c59      	adds	r1, r3, #1
 8002376:	9107      	str	r1, [sp, #28]
 8002378:	701a      	strb	r2, [r3, #0]
 800237a:	e7d9      	b.n	8002330 <__cvt+0x7c>

0800237c <__exponent>:
 800237c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800237e:	2900      	cmp	r1, #0
 8002380:	bfb6      	itet	lt
 8002382:	232d      	movlt	r3, #45	@ 0x2d
 8002384:	232b      	movge	r3, #43	@ 0x2b
 8002386:	4249      	neglt	r1, r1
 8002388:	2909      	cmp	r1, #9
 800238a:	7002      	strb	r2, [r0, #0]
 800238c:	7043      	strb	r3, [r0, #1]
 800238e:	dd29      	ble.n	80023e4 <__exponent+0x68>
 8002390:	f10d 0307 	add.w	r3, sp, #7
 8002394:	461d      	mov	r5, r3
 8002396:	270a      	movs	r7, #10
 8002398:	fbb1 f6f7 	udiv	r6, r1, r7
 800239c:	461a      	mov	r2, r3
 800239e:	fb07 1416 	mls	r4, r7, r6, r1
 80023a2:	3430      	adds	r4, #48	@ 0x30
 80023a4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80023a8:	460c      	mov	r4, r1
 80023aa:	2c63      	cmp	r4, #99	@ 0x63
 80023ac:	4631      	mov	r1, r6
 80023ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80023b2:	dcf1      	bgt.n	8002398 <__exponent+0x1c>
 80023b4:	3130      	adds	r1, #48	@ 0x30
 80023b6:	1e94      	subs	r4, r2, #2
 80023b8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80023bc:	4623      	mov	r3, r4
 80023be:	1c41      	adds	r1, r0, #1
 80023c0:	42ab      	cmp	r3, r5
 80023c2:	d30a      	bcc.n	80023da <__exponent+0x5e>
 80023c4:	f10d 0309 	add.w	r3, sp, #9
 80023c8:	1a9b      	subs	r3, r3, r2
 80023ca:	42ac      	cmp	r4, r5
 80023cc:	bf88      	it	hi
 80023ce:	2300      	movhi	r3, #0
 80023d0:	3302      	adds	r3, #2
 80023d2:	4403      	add	r3, r0
 80023d4:	1a18      	subs	r0, r3, r0
 80023d6:	b003      	add	sp, #12
 80023d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023da:	f813 6b01 	ldrb.w	r6, [r3], #1
 80023de:	f801 6f01 	strb.w	r6, [r1, #1]!
 80023e2:	e7ed      	b.n	80023c0 <__exponent+0x44>
 80023e4:	2330      	movs	r3, #48	@ 0x30
 80023e6:	3130      	adds	r1, #48	@ 0x30
 80023e8:	7083      	strb	r3, [r0, #2]
 80023ea:	70c1      	strb	r1, [r0, #3]
 80023ec:	1d03      	adds	r3, r0, #4
 80023ee:	e7f1      	b.n	80023d4 <__exponent+0x58>

080023f0 <_printf_float>:
 80023f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023f4:	b091      	sub	sp, #68	@ 0x44
 80023f6:	460c      	mov	r4, r1
 80023f8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80023fc:	4616      	mov	r6, r2
 80023fe:	461f      	mov	r7, r3
 8002400:	4605      	mov	r5, r0
 8002402:	f000 fce1 	bl	8002dc8 <_localeconv_r>
 8002406:	6803      	ldr	r3, [r0, #0]
 8002408:	4618      	mov	r0, r3
 800240a:	9308      	str	r3, [sp, #32]
 800240c:	f7fd fea0 	bl	8000150 <strlen>
 8002410:	2300      	movs	r3, #0
 8002412:	930e      	str	r3, [sp, #56]	@ 0x38
 8002414:	f8d8 3000 	ldr.w	r3, [r8]
 8002418:	9009      	str	r0, [sp, #36]	@ 0x24
 800241a:	3307      	adds	r3, #7
 800241c:	f023 0307 	bic.w	r3, r3, #7
 8002420:	f103 0208 	add.w	r2, r3, #8
 8002424:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002428:	f8d4 b000 	ldr.w	fp, [r4]
 800242c:	f8c8 2000 	str.w	r2, [r8]
 8002430:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002434:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002438:	930b      	str	r3, [sp, #44]	@ 0x2c
 800243a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800243e:	f04f 32ff 	mov.w	r2, #4294967295
 8002442:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002446:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800244a:	4b9c      	ldr	r3, [pc, #624]	@ (80026bc <_printf_float+0x2cc>)
 800244c:	f7fe fade 	bl	8000a0c <__aeabi_dcmpun>
 8002450:	bb70      	cbnz	r0, 80024b0 <_printf_float+0xc0>
 8002452:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002456:	f04f 32ff 	mov.w	r2, #4294967295
 800245a:	4b98      	ldr	r3, [pc, #608]	@ (80026bc <_printf_float+0x2cc>)
 800245c:	f7fe fab8 	bl	80009d0 <__aeabi_dcmple>
 8002460:	bb30      	cbnz	r0, 80024b0 <_printf_float+0xc0>
 8002462:	2200      	movs	r2, #0
 8002464:	2300      	movs	r3, #0
 8002466:	4640      	mov	r0, r8
 8002468:	4649      	mov	r1, r9
 800246a:	f7fe faa7 	bl	80009bc <__aeabi_dcmplt>
 800246e:	b110      	cbz	r0, 8002476 <_printf_float+0x86>
 8002470:	232d      	movs	r3, #45	@ 0x2d
 8002472:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002476:	4a92      	ldr	r2, [pc, #584]	@ (80026c0 <_printf_float+0x2d0>)
 8002478:	4b92      	ldr	r3, [pc, #584]	@ (80026c4 <_printf_float+0x2d4>)
 800247a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800247e:	bf8c      	ite	hi
 8002480:	4690      	movhi	r8, r2
 8002482:	4698      	movls	r8, r3
 8002484:	2303      	movs	r3, #3
 8002486:	f04f 0900 	mov.w	r9, #0
 800248a:	6123      	str	r3, [r4, #16]
 800248c:	f02b 0304 	bic.w	r3, fp, #4
 8002490:	6023      	str	r3, [r4, #0]
 8002492:	4633      	mov	r3, r6
 8002494:	4621      	mov	r1, r4
 8002496:	4628      	mov	r0, r5
 8002498:	9700      	str	r7, [sp, #0]
 800249a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800249c:	f000 f9d4 	bl	8002848 <_printf_common>
 80024a0:	3001      	adds	r0, #1
 80024a2:	f040 8090 	bne.w	80025c6 <_printf_float+0x1d6>
 80024a6:	f04f 30ff 	mov.w	r0, #4294967295
 80024aa:	b011      	add	sp, #68	@ 0x44
 80024ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024b0:	4642      	mov	r2, r8
 80024b2:	464b      	mov	r3, r9
 80024b4:	4640      	mov	r0, r8
 80024b6:	4649      	mov	r1, r9
 80024b8:	f7fe faa8 	bl	8000a0c <__aeabi_dcmpun>
 80024bc:	b148      	cbz	r0, 80024d2 <_printf_float+0xe2>
 80024be:	464b      	mov	r3, r9
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	bfb8      	it	lt
 80024c4:	232d      	movlt	r3, #45	@ 0x2d
 80024c6:	4a80      	ldr	r2, [pc, #512]	@ (80026c8 <_printf_float+0x2d8>)
 80024c8:	bfb8      	it	lt
 80024ca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80024ce:	4b7f      	ldr	r3, [pc, #508]	@ (80026cc <_printf_float+0x2dc>)
 80024d0:	e7d3      	b.n	800247a <_printf_float+0x8a>
 80024d2:	6863      	ldr	r3, [r4, #4]
 80024d4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80024d8:	1c5a      	adds	r2, r3, #1
 80024da:	d13f      	bne.n	800255c <_printf_float+0x16c>
 80024dc:	2306      	movs	r3, #6
 80024de:	6063      	str	r3, [r4, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80024e6:	6023      	str	r3, [r4, #0]
 80024e8:	9206      	str	r2, [sp, #24]
 80024ea:	aa0e      	add	r2, sp, #56	@ 0x38
 80024ec:	e9cd a204 	strd	sl, r2, [sp, #16]
 80024f0:	aa0d      	add	r2, sp, #52	@ 0x34
 80024f2:	9203      	str	r2, [sp, #12]
 80024f4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80024f8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80024fc:	6863      	ldr	r3, [r4, #4]
 80024fe:	4642      	mov	r2, r8
 8002500:	9300      	str	r3, [sp, #0]
 8002502:	4628      	mov	r0, r5
 8002504:	464b      	mov	r3, r9
 8002506:	910a      	str	r1, [sp, #40]	@ 0x28
 8002508:	f7ff fed4 	bl	80022b4 <__cvt>
 800250c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800250e:	4680      	mov	r8, r0
 8002510:	2947      	cmp	r1, #71	@ 0x47
 8002512:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8002514:	d128      	bne.n	8002568 <_printf_float+0x178>
 8002516:	1cc8      	adds	r0, r1, #3
 8002518:	db02      	blt.n	8002520 <_printf_float+0x130>
 800251a:	6863      	ldr	r3, [r4, #4]
 800251c:	4299      	cmp	r1, r3
 800251e:	dd40      	ble.n	80025a2 <_printf_float+0x1b2>
 8002520:	f1aa 0a02 	sub.w	sl, sl, #2
 8002524:	fa5f fa8a 	uxtb.w	sl, sl
 8002528:	4652      	mov	r2, sl
 800252a:	3901      	subs	r1, #1
 800252c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002530:	910d      	str	r1, [sp, #52]	@ 0x34
 8002532:	f7ff ff23 	bl	800237c <__exponent>
 8002536:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002538:	4681      	mov	r9, r0
 800253a:	1813      	adds	r3, r2, r0
 800253c:	2a01      	cmp	r2, #1
 800253e:	6123      	str	r3, [r4, #16]
 8002540:	dc02      	bgt.n	8002548 <_printf_float+0x158>
 8002542:	6822      	ldr	r2, [r4, #0]
 8002544:	07d2      	lsls	r2, r2, #31
 8002546:	d501      	bpl.n	800254c <_printf_float+0x15c>
 8002548:	3301      	adds	r3, #1
 800254a:	6123      	str	r3, [r4, #16]
 800254c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8002550:	2b00      	cmp	r3, #0
 8002552:	d09e      	beq.n	8002492 <_printf_float+0xa2>
 8002554:	232d      	movs	r3, #45	@ 0x2d
 8002556:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800255a:	e79a      	b.n	8002492 <_printf_float+0xa2>
 800255c:	2947      	cmp	r1, #71	@ 0x47
 800255e:	d1bf      	bne.n	80024e0 <_printf_float+0xf0>
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1bd      	bne.n	80024e0 <_printf_float+0xf0>
 8002564:	2301      	movs	r3, #1
 8002566:	e7ba      	b.n	80024de <_printf_float+0xee>
 8002568:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800256c:	d9dc      	bls.n	8002528 <_printf_float+0x138>
 800256e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002572:	d118      	bne.n	80025a6 <_printf_float+0x1b6>
 8002574:	2900      	cmp	r1, #0
 8002576:	6863      	ldr	r3, [r4, #4]
 8002578:	dd0b      	ble.n	8002592 <_printf_float+0x1a2>
 800257a:	6121      	str	r1, [r4, #16]
 800257c:	b913      	cbnz	r3, 8002584 <_printf_float+0x194>
 800257e:	6822      	ldr	r2, [r4, #0]
 8002580:	07d0      	lsls	r0, r2, #31
 8002582:	d502      	bpl.n	800258a <_printf_float+0x19a>
 8002584:	3301      	adds	r3, #1
 8002586:	440b      	add	r3, r1
 8002588:	6123      	str	r3, [r4, #16]
 800258a:	f04f 0900 	mov.w	r9, #0
 800258e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002590:	e7dc      	b.n	800254c <_printf_float+0x15c>
 8002592:	b913      	cbnz	r3, 800259a <_printf_float+0x1aa>
 8002594:	6822      	ldr	r2, [r4, #0]
 8002596:	07d2      	lsls	r2, r2, #31
 8002598:	d501      	bpl.n	800259e <_printf_float+0x1ae>
 800259a:	3302      	adds	r3, #2
 800259c:	e7f4      	b.n	8002588 <_printf_float+0x198>
 800259e:	2301      	movs	r3, #1
 80025a0:	e7f2      	b.n	8002588 <_printf_float+0x198>
 80025a2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80025a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80025a8:	4299      	cmp	r1, r3
 80025aa:	db05      	blt.n	80025b8 <_printf_float+0x1c8>
 80025ac:	6823      	ldr	r3, [r4, #0]
 80025ae:	6121      	str	r1, [r4, #16]
 80025b0:	07d8      	lsls	r0, r3, #31
 80025b2:	d5ea      	bpl.n	800258a <_printf_float+0x19a>
 80025b4:	1c4b      	adds	r3, r1, #1
 80025b6:	e7e7      	b.n	8002588 <_printf_float+0x198>
 80025b8:	2900      	cmp	r1, #0
 80025ba:	bfcc      	ite	gt
 80025bc:	2201      	movgt	r2, #1
 80025be:	f1c1 0202 	rsble	r2, r1, #2
 80025c2:	4413      	add	r3, r2
 80025c4:	e7e0      	b.n	8002588 <_printf_float+0x198>
 80025c6:	6823      	ldr	r3, [r4, #0]
 80025c8:	055a      	lsls	r2, r3, #21
 80025ca:	d407      	bmi.n	80025dc <_printf_float+0x1ec>
 80025cc:	6923      	ldr	r3, [r4, #16]
 80025ce:	4642      	mov	r2, r8
 80025d0:	4631      	mov	r1, r6
 80025d2:	4628      	mov	r0, r5
 80025d4:	47b8      	blx	r7
 80025d6:	3001      	adds	r0, #1
 80025d8:	d12b      	bne.n	8002632 <_printf_float+0x242>
 80025da:	e764      	b.n	80024a6 <_printf_float+0xb6>
 80025dc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80025e0:	f240 80dc 	bls.w	800279c <_printf_float+0x3ac>
 80025e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80025e8:	2200      	movs	r2, #0
 80025ea:	2300      	movs	r3, #0
 80025ec:	f7fe f9dc 	bl	80009a8 <__aeabi_dcmpeq>
 80025f0:	2800      	cmp	r0, #0
 80025f2:	d033      	beq.n	800265c <_printf_float+0x26c>
 80025f4:	2301      	movs	r3, #1
 80025f6:	4631      	mov	r1, r6
 80025f8:	4628      	mov	r0, r5
 80025fa:	4a35      	ldr	r2, [pc, #212]	@ (80026d0 <_printf_float+0x2e0>)
 80025fc:	47b8      	blx	r7
 80025fe:	3001      	adds	r0, #1
 8002600:	f43f af51 	beq.w	80024a6 <_printf_float+0xb6>
 8002604:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8002608:	4543      	cmp	r3, r8
 800260a:	db02      	blt.n	8002612 <_printf_float+0x222>
 800260c:	6823      	ldr	r3, [r4, #0]
 800260e:	07d8      	lsls	r0, r3, #31
 8002610:	d50f      	bpl.n	8002632 <_printf_float+0x242>
 8002612:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002616:	4631      	mov	r1, r6
 8002618:	4628      	mov	r0, r5
 800261a:	47b8      	blx	r7
 800261c:	3001      	adds	r0, #1
 800261e:	f43f af42 	beq.w	80024a6 <_printf_float+0xb6>
 8002622:	f04f 0900 	mov.w	r9, #0
 8002626:	f108 38ff 	add.w	r8, r8, #4294967295
 800262a:	f104 0a1a 	add.w	sl, r4, #26
 800262e:	45c8      	cmp	r8, r9
 8002630:	dc09      	bgt.n	8002646 <_printf_float+0x256>
 8002632:	6823      	ldr	r3, [r4, #0]
 8002634:	079b      	lsls	r3, r3, #30
 8002636:	f100 8102 	bmi.w	800283e <_printf_float+0x44e>
 800263a:	68e0      	ldr	r0, [r4, #12]
 800263c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800263e:	4298      	cmp	r0, r3
 8002640:	bfb8      	it	lt
 8002642:	4618      	movlt	r0, r3
 8002644:	e731      	b.n	80024aa <_printf_float+0xba>
 8002646:	2301      	movs	r3, #1
 8002648:	4652      	mov	r2, sl
 800264a:	4631      	mov	r1, r6
 800264c:	4628      	mov	r0, r5
 800264e:	47b8      	blx	r7
 8002650:	3001      	adds	r0, #1
 8002652:	f43f af28 	beq.w	80024a6 <_printf_float+0xb6>
 8002656:	f109 0901 	add.w	r9, r9, #1
 800265a:	e7e8      	b.n	800262e <_printf_float+0x23e>
 800265c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800265e:	2b00      	cmp	r3, #0
 8002660:	dc38      	bgt.n	80026d4 <_printf_float+0x2e4>
 8002662:	2301      	movs	r3, #1
 8002664:	4631      	mov	r1, r6
 8002666:	4628      	mov	r0, r5
 8002668:	4a19      	ldr	r2, [pc, #100]	@ (80026d0 <_printf_float+0x2e0>)
 800266a:	47b8      	blx	r7
 800266c:	3001      	adds	r0, #1
 800266e:	f43f af1a 	beq.w	80024a6 <_printf_float+0xb6>
 8002672:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8002676:	ea59 0303 	orrs.w	r3, r9, r3
 800267a:	d102      	bne.n	8002682 <_printf_float+0x292>
 800267c:	6823      	ldr	r3, [r4, #0]
 800267e:	07d9      	lsls	r1, r3, #31
 8002680:	d5d7      	bpl.n	8002632 <_printf_float+0x242>
 8002682:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002686:	4631      	mov	r1, r6
 8002688:	4628      	mov	r0, r5
 800268a:	47b8      	blx	r7
 800268c:	3001      	adds	r0, #1
 800268e:	f43f af0a 	beq.w	80024a6 <_printf_float+0xb6>
 8002692:	f04f 0a00 	mov.w	sl, #0
 8002696:	f104 0b1a 	add.w	fp, r4, #26
 800269a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800269c:	425b      	negs	r3, r3
 800269e:	4553      	cmp	r3, sl
 80026a0:	dc01      	bgt.n	80026a6 <_printf_float+0x2b6>
 80026a2:	464b      	mov	r3, r9
 80026a4:	e793      	b.n	80025ce <_printf_float+0x1de>
 80026a6:	2301      	movs	r3, #1
 80026a8:	465a      	mov	r2, fp
 80026aa:	4631      	mov	r1, r6
 80026ac:	4628      	mov	r0, r5
 80026ae:	47b8      	blx	r7
 80026b0:	3001      	adds	r0, #1
 80026b2:	f43f aef8 	beq.w	80024a6 <_printf_float+0xb6>
 80026b6:	f10a 0a01 	add.w	sl, sl, #1
 80026ba:	e7ee      	b.n	800269a <_printf_float+0x2aa>
 80026bc:	7fefffff 	.word	0x7fefffff
 80026c0:	08004fb6 	.word	0x08004fb6
 80026c4:	08004fb2 	.word	0x08004fb2
 80026c8:	08004fbe 	.word	0x08004fbe
 80026cc:	08004fba 	.word	0x08004fba
 80026d0:	08004fc2 	.word	0x08004fc2
 80026d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80026d6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80026da:	4553      	cmp	r3, sl
 80026dc:	bfa8      	it	ge
 80026de:	4653      	movge	r3, sl
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	4699      	mov	r9, r3
 80026e4:	dc36      	bgt.n	8002754 <_printf_float+0x364>
 80026e6:	f04f 0b00 	mov.w	fp, #0
 80026ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80026ee:	f104 021a 	add.w	r2, r4, #26
 80026f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80026f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80026f6:	eba3 0309 	sub.w	r3, r3, r9
 80026fa:	455b      	cmp	r3, fp
 80026fc:	dc31      	bgt.n	8002762 <_printf_float+0x372>
 80026fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002700:	459a      	cmp	sl, r3
 8002702:	dc3a      	bgt.n	800277a <_printf_float+0x38a>
 8002704:	6823      	ldr	r3, [r4, #0]
 8002706:	07da      	lsls	r2, r3, #31
 8002708:	d437      	bmi.n	800277a <_printf_float+0x38a>
 800270a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800270c:	ebaa 0903 	sub.w	r9, sl, r3
 8002710:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002712:	ebaa 0303 	sub.w	r3, sl, r3
 8002716:	4599      	cmp	r9, r3
 8002718:	bfa8      	it	ge
 800271a:	4699      	movge	r9, r3
 800271c:	f1b9 0f00 	cmp.w	r9, #0
 8002720:	dc33      	bgt.n	800278a <_printf_float+0x39a>
 8002722:	f04f 0800 	mov.w	r8, #0
 8002726:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800272a:	f104 0b1a 	add.w	fp, r4, #26
 800272e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002730:	ebaa 0303 	sub.w	r3, sl, r3
 8002734:	eba3 0309 	sub.w	r3, r3, r9
 8002738:	4543      	cmp	r3, r8
 800273a:	f77f af7a 	ble.w	8002632 <_printf_float+0x242>
 800273e:	2301      	movs	r3, #1
 8002740:	465a      	mov	r2, fp
 8002742:	4631      	mov	r1, r6
 8002744:	4628      	mov	r0, r5
 8002746:	47b8      	blx	r7
 8002748:	3001      	adds	r0, #1
 800274a:	f43f aeac 	beq.w	80024a6 <_printf_float+0xb6>
 800274e:	f108 0801 	add.w	r8, r8, #1
 8002752:	e7ec      	b.n	800272e <_printf_float+0x33e>
 8002754:	4642      	mov	r2, r8
 8002756:	4631      	mov	r1, r6
 8002758:	4628      	mov	r0, r5
 800275a:	47b8      	blx	r7
 800275c:	3001      	adds	r0, #1
 800275e:	d1c2      	bne.n	80026e6 <_printf_float+0x2f6>
 8002760:	e6a1      	b.n	80024a6 <_printf_float+0xb6>
 8002762:	2301      	movs	r3, #1
 8002764:	4631      	mov	r1, r6
 8002766:	4628      	mov	r0, r5
 8002768:	920a      	str	r2, [sp, #40]	@ 0x28
 800276a:	47b8      	blx	r7
 800276c:	3001      	adds	r0, #1
 800276e:	f43f ae9a 	beq.w	80024a6 <_printf_float+0xb6>
 8002772:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002774:	f10b 0b01 	add.w	fp, fp, #1
 8002778:	e7bb      	b.n	80026f2 <_printf_float+0x302>
 800277a:	4631      	mov	r1, r6
 800277c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002780:	4628      	mov	r0, r5
 8002782:	47b8      	blx	r7
 8002784:	3001      	adds	r0, #1
 8002786:	d1c0      	bne.n	800270a <_printf_float+0x31a>
 8002788:	e68d      	b.n	80024a6 <_printf_float+0xb6>
 800278a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800278c:	464b      	mov	r3, r9
 800278e:	4631      	mov	r1, r6
 8002790:	4628      	mov	r0, r5
 8002792:	4442      	add	r2, r8
 8002794:	47b8      	blx	r7
 8002796:	3001      	adds	r0, #1
 8002798:	d1c3      	bne.n	8002722 <_printf_float+0x332>
 800279a:	e684      	b.n	80024a6 <_printf_float+0xb6>
 800279c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80027a0:	f1ba 0f01 	cmp.w	sl, #1
 80027a4:	dc01      	bgt.n	80027aa <_printf_float+0x3ba>
 80027a6:	07db      	lsls	r3, r3, #31
 80027a8:	d536      	bpl.n	8002818 <_printf_float+0x428>
 80027aa:	2301      	movs	r3, #1
 80027ac:	4642      	mov	r2, r8
 80027ae:	4631      	mov	r1, r6
 80027b0:	4628      	mov	r0, r5
 80027b2:	47b8      	blx	r7
 80027b4:	3001      	adds	r0, #1
 80027b6:	f43f ae76 	beq.w	80024a6 <_printf_float+0xb6>
 80027ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80027be:	4631      	mov	r1, r6
 80027c0:	4628      	mov	r0, r5
 80027c2:	47b8      	blx	r7
 80027c4:	3001      	adds	r0, #1
 80027c6:	f43f ae6e 	beq.w	80024a6 <_printf_float+0xb6>
 80027ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80027ce:	2200      	movs	r2, #0
 80027d0:	2300      	movs	r3, #0
 80027d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80027d6:	f7fe f8e7 	bl	80009a8 <__aeabi_dcmpeq>
 80027da:	b9c0      	cbnz	r0, 800280e <_printf_float+0x41e>
 80027dc:	4653      	mov	r3, sl
 80027de:	f108 0201 	add.w	r2, r8, #1
 80027e2:	4631      	mov	r1, r6
 80027e4:	4628      	mov	r0, r5
 80027e6:	47b8      	blx	r7
 80027e8:	3001      	adds	r0, #1
 80027ea:	d10c      	bne.n	8002806 <_printf_float+0x416>
 80027ec:	e65b      	b.n	80024a6 <_printf_float+0xb6>
 80027ee:	2301      	movs	r3, #1
 80027f0:	465a      	mov	r2, fp
 80027f2:	4631      	mov	r1, r6
 80027f4:	4628      	mov	r0, r5
 80027f6:	47b8      	blx	r7
 80027f8:	3001      	adds	r0, #1
 80027fa:	f43f ae54 	beq.w	80024a6 <_printf_float+0xb6>
 80027fe:	f108 0801 	add.w	r8, r8, #1
 8002802:	45d0      	cmp	r8, sl
 8002804:	dbf3      	blt.n	80027ee <_printf_float+0x3fe>
 8002806:	464b      	mov	r3, r9
 8002808:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800280c:	e6e0      	b.n	80025d0 <_printf_float+0x1e0>
 800280e:	f04f 0800 	mov.w	r8, #0
 8002812:	f104 0b1a 	add.w	fp, r4, #26
 8002816:	e7f4      	b.n	8002802 <_printf_float+0x412>
 8002818:	2301      	movs	r3, #1
 800281a:	4642      	mov	r2, r8
 800281c:	e7e1      	b.n	80027e2 <_printf_float+0x3f2>
 800281e:	2301      	movs	r3, #1
 8002820:	464a      	mov	r2, r9
 8002822:	4631      	mov	r1, r6
 8002824:	4628      	mov	r0, r5
 8002826:	47b8      	blx	r7
 8002828:	3001      	adds	r0, #1
 800282a:	f43f ae3c 	beq.w	80024a6 <_printf_float+0xb6>
 800282e:	f108 0801 	add.w	r8, r8, #1
 8002832:	68e3      	ldr	r3, [r4, #12]
 8002834:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8002836:	1a5b      	subs	r3, r3, r1
 8002838:	4543      	cmp	r3, r8
 800283a:	dcf0      	bgt.n	800281e <_printf_float+0x42e>
 800283c:	e6fd      	b.n	800263a <_printf_float+0x24a>
 800283e:	f04f 0800 	mov.w	r8, #0
 8002842:	f104 0919 	add.w	r9, r4, #25
 8002846:	e7f4      	b.n	8002832 <_printf_float+0x442>

08002848 <_printf_common>:
 8002848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800284c:	4616      	mov	r6, r2
 800284e:	4698      	mov	r8, r3
 8002850:	688a      	ldr	r2, [r1, #8]
 8002852:	690b      	ldr	r3, [r1, #16]
 8002854:	4607      	mov	r7, r0
 8002856:	4293      	cmp	r3, r2
 8002858:	bfb8      	it	lt
 800285a:	4613      	movlt	r3, r2
 800285c:	6033      	str	r3, [r6, #0]
 800285e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002862:	460c      	mov	r4, r1
 8002864:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002868:	b10a      	cbz	r2, 800286e <_printf_common+0x26>
 800286a:	3301      	adds	r3, #1
 800286c:	6033      	str	r3, [r6, #0]
 800286e:	6823      	ldr	r3, [r4, #0]
 8002870:	0699      	lsls	r1, r3, #26
 8002872:	bf42      	ittt	mi
 8002874:	6833      	ldrmi	r3, [r6, #0]
 8002876:	3302      	addmi	r3, #2
 8002878:	6033      	strmi	r3, [r6, #0]
 800287a:	6825      	ldr	r5, [r4, #0]
 800287c:	f015 0506 	ands.w	r5, r5, #6
 8002880:	d106      	bne.n	8002890 <_printf_common+0x48>
 8002882:	f104 0a19 	add.w	sl, r4, #25
 8002886:	68e3      	ldr	r3, [r4, #12]
 8002888:	6832      	ldr	r2, [r6, #0]
 800288a:	1a9b      	subs	r3, r3, r2
 800288c:	42ab      	cmp	r3, r5
 800288e:	dc2b      	bgt.n	80028e8 <_printf_common+0xa0>
 8002890:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002894:	6822      	ldr	r2, [r4, #0]
 8002896:	3b00      	subs	r3, #0
 8002898:	bf18      	it	ne
 800289a:	2301      	movne	r3, #1
 800289c:	0692      	lsls	r2, r2, #26
 800289e:	d430      	bmi.n	8002902 <_printf_common+0xba>
 80028a0:	4641      	mov	r1, r8
 80028a2:	4638      	mov	r0, r7
 80028a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80028a8:	47c8      	blx	r9
 80028aa:	3001      	adds	r0, #1
 80028ac:	d023      	beq.n	80028f6 <_printf_common+0xae>
 80028ae:	6823      	ldr	r3, [r4, #0]
 80028b0:	6922      	ldr	r2, [r4, #16]
 80028b2:	f003 0306 	and.w	r3, r3, #6
 80028b6:	2b04      	cmp	r3, #4
 80028b8:	bf14      	ite	ne
 80028ba:	2500      	movne	r5, #0
 80028bc:	6833      	ldreq	r3, [r6, #0]
 80028be:	f04f 0600 	mov.w	r6, #0
 80028c2:	bf08      	it	eq
 80028c4:	68e5      	ldreq	r5, [r4, #12]
 80028c6:	f104 041a 	add.w	r4, r4, #26
 80028ca:	bf08      	it	eq
 80028cc:	1aed      	subeq	r5, r5, r3
 80028ce:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80028d2:	bf08      	it	eq
 80028d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80028d8:	4293      	cmp	r3, r2
 80028da:	bfc4      	itt	gt
 80028dc:	1a9b      	subgt	r3, r3, r2
 80028de:	18ed      	addgt	r5, r5, r3
 80028e0:	42b5      	cmp	r5, r6
 80028e2:	d11a      	bne.n	800291a <_printf_common+0xd2>
 80028e4:	2000      	movs	r0, #0
 80028e6:	e008      	b.n	80028fa <_printf_common+0xb2>
 80028e8:	2301      	movs	r3, #1
 80028ea:	4652      	mov	r2, sl
 80028ec:	4641      	mov	r1, r8
 80028ee:	4638      	mov	r0, r7
 80028f0:	47c8      	blx	r9
 80028f2:	3001      	adds	r0, #1
 80028f4:	d103      	bne.n	80028fe <_printf_common+0xb6>
 80028f6:	f04f 30ff 	mov.w	r0, #4294967295
 80028fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028fe:	3501      	adds	r5, #1
 8002900:	e7c1      	b.n	8002886 <_printf_common+0x3e>
 8002902:	2030      	movs	r0, #48	@ 0x30
 8002904:	18e1      	adds	r1, r4, r3
 8002906:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800290a:	1c5a      	adds	r2, r3, #1
 800290c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002910:	4422      	add	r2, r4
 8002912:	3302      	adds	r3, #2
 8002914:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002918:	e7c2      	b.n	80028a0 <_printf_common+0x58>
 800291a:	2301      	movs	r3, #1
 800291c:	4622      	mov	r2, r4
 800291e:	4641      	mov	r1, r8
 8002920:	4638      	mov	r0, r7
 8002922:	47c8      	blx	r9
 8002924:	3001      	adds	r0, #1
 8002926:	d0e6      	beq.n	80028f6 <_printf_common+0xae>
 8002928:	3601      	adds	r6, #1
 800292a:	e7d9      	b.n	80028e0 <_printf_common+0x98>

0800292c <_printf_i>:
 800292c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002930:	7e0f      	ldrb	r7, [r1, #24]
 8002932:	4691      	mov	r9, r2
 8002934:	2f78      	cmp	r7, #120	@ 0x78
 8002936:	4680      	mov	r8, r0
 8002938:	460c      	mov	r4, r1
 800293a:	469a      	mov	sl, r3
 800293c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800293e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002942:	d807      	bhi.n	8002954 <_printf_i+0x28>
 8002944:	2f62      	cmp	r7, #98	@ 0x62
 8002946:	d80a      	bhi.n	800295e <_printf_i+0x32>
 8002948:	2f00      	cmp	r7, #0
 800294a:	f000 80d1 	beq.w	8002af0 <_printf_i+0x1c4>
 800294e:	2f58      	cmp	r7, #88	@ 0x58
 8002950:	f000 80b8 	beq.w	8002ac4 <_printf_i+0x198>
 8002954:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002958:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800295c:	e03a      	b.n	80029d4 <_printf_i+0xa8>
 800295e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002962:	2b15      	cmp	r3, #21
 8002964:	d8f6      	bhi.n	8002954 <_printf_i+0x28>
 8002966:	a101      	add	r1, pc, #4	@ (adr r1, 800296c <_printf_i+0x40>)
 8002968:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800296c:	080029c5 	.word	0x080029c5
 8002970:	080029d9 	.word	0x080029d9
 8002974:	08002955 	.word	0x08002955
 8002978:	08002955 	.word	0x08002955
 800297c:	08002955 	.word	0x08002955
 8002980:	08002955 	.word	0x08002955
 8002984:	080029d9 	.word	0x080029d9
 8002988:	08002955 	.word	0x08002955
 800298c:	08002955 	.word	0x08002955
 8002990:	08002955 	.word	0x08002955
 8002994:	08002955 	.word	0x08002955
 8002998:	08002ad7 	.word	0x08002ad7
 800299c:	08002a03 	.word	0x08002a03
 80029a0:	08002a91 	.word	0x08002a91
 80029a4:	08002955 	.word	0x08002955
 80029a8:	08002955 	.word	0x08002955
 80029ac:	08002af9 	.word	0x08002af9
 80029b0:	08002955 	.word	0x08002955
 80029b4:	08002a03 	.word	0x08002a03
 80029b8:	08002955 	.word	0x08002955
 80029bc:	08002955 	.word	0x08002955
 80029c0:	08002a99 	.word	0x08002a99
 80029c4:	6833      	ldr	r3, [r6, #0]
 80029c6:	1d1a      	adds	r2, r3, #4
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	6032      	str	r2, [r6, #0]
 80029cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80029d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80029d4:	2301      	movs	r3, #1
 80029d6:	e09c      	b.n	8002b12 <_printf_i+0x1e6>
 80029d8:	6833      	ldr	r3, [r6, #0]
 80029da:	6820      	ldr	r0, [r4, #0]
 80029dc:	1d19      	adds	r1, r3, #4
 80029de:	6031      	str	r1, [r6, #0]
 80029e0:	0606      	lsls	r6, r0, #24
 80029e2:	d501      	bpl.n	80029e8 <_printf_i+0xbc>
 80029e4:	681d      	ldr	r5, [r3, #0]
 80029e6:	e003      	b.n	80029f0 <_printf_i+0xc4>
 80029e8:	0645      	lsls	r5, r0, #25
 80029ea:	d5fb      	bpl.n	80029e4 <_printf_i+0xb8>
 80029ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80029f0:	2d00      	cmp	r5, #0
 80029f2:	da03      	bge.n	80029fc <_printf_i+0xd0>
 80029f4:	232d      	movs	r3, #45	@ 0x2d
 80029f6:	426d      	negs	r5, r5
 80029f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80029fc:	230a      	movs	r3, #10
 80029fe:	4858      	ldr	r0, [pc, #352]	@ (8002b60 <_printf_i+0x234>)
 8002a00:	e011      	b.n	8002a26 <_printf_i+0xfa>
 8002a02:	6821      	ldr	r1, [r4, #0]
 8002a04:	6833      	ldr	r3, [r6, #0]
 8002a06:	0608      	lsls	r0, r1, #24
 8002a08:	f853 5b04 	ldr.w	r5, [r3], #4
 8002a0c:	d402      	bmi.n	8002a14 <_printf_i+0xe8>
 8002a0e:	0649      	lsls	r1, r1, #25
 8002a10:	bf48      	it	mi
 8002a12:	b2ad      	uxthmi	r5, r5
 8002a14:	2f6f      	cmp	r7, #111	@ 0x6f
 8002a16:	6033      	str	r3, [r6, #0]
 8002a18:	bf14      	ite	ne
 8002a1a:	230a      	movne	r3, #10
 8002a1c:	2308      	moveq	r3, #8
 8002a1e:	4850      	ldr	r0, [pc, #320]	@ (8002b60 <_printf_i+0x234>)
 8002a20:	2100      	movs	r1, #0
 8002a22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002a26:	6866      	ldr	r6, [r4, #4]
 8002a28:	2e00      	cmp	r6, #0
 8002a2a:	60a6      	str	r6, [r4, #8]
 8002a2c:	db05      	blt.n	8002a3a <_printf_i+0x10e>
 8002a2e:	6821      	ldr	r1, [r4, #0]
 8002a30:	432e      	orrs	r6, r5
 8002a32:	f021 0104 	bic.w	r1, r1, #4
 8002a36:	6021      	str	r1, [r4, #0]
 8002a38:	d04b      	beq.n	8002ad2 <_printf_i+0x1a6>
 8002a3a:	4616      	mov	r6, r2
 8002a3c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002a40:	fb03 5711 	mls	r7, r3, r1, r5
 8002a44:	5dc7      	ldrb	r7, [r0, r7]
 8002a46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002a4a:	462f      	mov	r7, r5
 8002a4c:	42bb      	cmp	r3, r7
 8002a4e:	460d      	mov	r5, r1
 8002a50:	d9f4      	bls.n	8002a3c <_printf_i+0x110>
 8002a52:	2b08      	cmp	r3, #8
 8002a54:	d10b      	bne.n	8002a6e <_printf_i+0x142>
 8002a56:	6823      	ldr	r3, [r4, #0]
 8002a58:	07df      	lsls	r7, r3, #31
 8002a5a:	d508      	bpl.n	8002a6e <_printf_i+0x142>
 8002a5c:	6923      	ldr	r3, [r4, #16]
 8002a5e:	6861      	ldr	r1, [r4, #4]
 8002a60:	4299      	cmp	r1, r3
 8002a62:	bfde      	ittt	le
 8002a64:	2330      	movle	r3, #48	@ 0x30
 8002a66:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002a6a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002a6e:	1b92      	subs	r2, r2, r6
 8002a70:	6122      	str	r2, [r4, #16]
 8002a72:	464b      	mov	r3, r9
 8002a74:	4621      	mov	r1, r4
 8002a76:	4640      	mov	r0, r8
 8002a78:	f8cd a000 	str.w	sl, [sp]
 8002a7c:	aa03      	add	r2, sp, #12
 8002a7e:	f7ff fee3 	bl	8002848 <_printf_common>
 8002a82:	3001      	adds	r0, #1
 8002a84:	d14a      	bne.n	8002b1c <_printf_i+0x1f0>
 8002a86:	f04f 30ff 	mov.w	r0, #4294967295
 8002a8a:	b004      	add	sp, #16
 8002a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a90:	6823      	ldr	r3, [r4, #0]
 8002a92:	f043 0320 	orr.w	r3, r3, #32
 8002a96:	6023      	str	r3, [r4, #0]
 8002a98:	2778      	movs	r7, #120	@ 0x78
 8002a9a:	4832      	ldr	r0, [pc, #200]	@ (8002b64 <_printf_i+0x238>)
 8002a9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002aa0:	6823      	ldr	r3, [r4, #0]
 8002aa2:	6831      	ldr	r1, [r6, #0]
 8002aa4:	061f      	lsls	r7, r3, #24
 8002aa6:	f851 5b04 	ldr.w	r5, [r1], #4
 8002aaa:	d402      	bmi.n	8002ab2 <_printf_i+0x186>
 8002aac:	065f      	lsls	r7, r3, #25
 8002aae:	bf48      	it	mi
 8002ab0:	b2ad      	uxthmi	r5, r5
 8002ab2:	6031      	str	r1, [r6, #0]
 8002ab4:	07d9      	lsls	r1, r3, #31
 8002ab6:	bf44      	itt	mi
 8002ab8:	f043 0320 	orrmi.w	r3, r3, #32
 8002abc:	6023      	strmi	r3, [r4, #0]
 8002abe:	b11d      	cbz	r5, 8002ac8 <_printf_i+0x19c>
 8002ac0:	2310      	movs	r3, #16
 8002ac2:	e7ad      	b.n	8002a20 <_printf_i+0xf4>
 8002ac4:	4826      	ldr	r0, [pc, #152]	@ (8002b60 <_printf_i+0x234>)
 8002ac6:	e7e9      	b.n	8002a9c <_printf_i+0x170>
 8002ac8:	6823      	ldr	r3, [r4, #0]
 8002aca:	f023 0320 	bic.w	r3, r3, #32
 8002ace:	6023      	str	r3, [r4, #0]
 8002ad0:	e7f6      	b.n	8002ac0 <_printf_i+0x194>
 8002ad2:	4616      	mov	r6, r2
 8002ad4:	e7bd      	b.n	8002a52 <_printf_i+0x126>
 8002ad6:	6833      	ldr	r3, [r6, #0]
 8002ad8:	6825      	ldr	r5, [r4, #0]
 8002ada:	1d18      	adds	r0, r3, #4
 8002adc:	6961      	ldr	r1, [r4, #20]
 8002ade:	6030      	str	r0, [r6, #0]
 8002ae0:	062e      	lsls	r6, r5, #24
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	d501      	bpl.n	8002aea <_printf_i+0x1be>
 8002ae6:	6019      	str	r1, [r3, #0]
 8002ae8:	e002      	b.n	8002af0 <_printf_i+0x1c4>
 8002aea:	0668      	lsls	r0, r5, #25
 8002aec:	d5fb      	bpl.n	8002ae6 <_printf_i+0x1ba>
 8002aee:	8019      	strh	r1, [r3, #0]
 8002af0:	2300      	movs	r3, #0
 8002af2:	4616      	mov	r6, r2
 8002af4:	6123      	str	r3, [r4, #16]
 8002af6:	e7bc      	b.n	8002a72 <_printf_i+0x146>
 8002af8:	6833      	ldr	r3, [r6, #0]
 8002afa:	2100      	movs	r1, #0
 8002afc:	1d1a      	adds	r2, r3, #4
 8002afe:	6032      	str	r2, [r6, #0]
 8002b00:	681e      	ldr	r6, [r3, #0]
 8002b02:	6862      	ldr	r2, [r4, #4]
 8002b04:	4630      	mov	r0, r6
 8002b06:	f000 f9d6 	bl	8002eb6 <memchr>
 8002b0a:	b108      	cbz	r0, 8002b10 <_printf_i+0x1e4>
 8002b0c:	1b80      	subs	r0, r0, r6
 8002b0e:	6060      	str	r0, [r4, #4]
 8002b10:	6863      	ldr	r3, [r4, #4]
 8002b12:	6123      	str	r3, [r4, #16]
 8002b14:	2300      	movs	r3, #0
 8002b16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002b1a:	e7aa      	b.n	8002a72 <_printf_i+0x146>
 8002b1c:	4632      	mov	r2, r6
 8002b1e:	4649      	mov	r1, r9
 8002b20:	4640      	mov	r0, r8
 8002b22:	6923      	ldr	r3, [r4, #16]
 8002b24:	47d0      	blx	sl
 8002b26:	3001      	adds	r0, #1
 8002b28:	d0ad      	beq.n	8002a86 <_printf_i+0x15a>
 8002b2a:	6823      	ldr	r3, [r4, #0]
 8002b2c:	079b      	lsls	r3, r3, #30
 8002b2e:	d413      	bmi.n	8002b58 <_printf_i+0x22c>
 8002b30:	68e0      	ldr	r0, [r4, #12]
 8002b32:	9b03      	ldr	r3, [sp, #12]
 8002b34:	4298      	cmp	r0, r3
 8002b36:	bfb8      	it	lt
 8002b38:	4618      	movlt	r0, r3
 8002b3a:	e7a6      	b.n	8002a8a <_printf_i+0x15e>
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	4632      	mov	r2, r6
 8002b40:	4649      	mov	r1, r9
 8002b42:	4640      	mov	r0, r8
 8002b44:	47d0      	blx	sl
 8002b46:	3001      	adds	r0, #1
 8002b48:	d09d      	beq.n	8002a86 <_printf_i+0x15a>
 8002b4a:	3501      	adds	r5, #1
 8002b4c:	68e3      	ldr	r3, [r4, #12]
 8002b4e:	9903      	ldr	r1, [sp, #12]
 8002b50:	1a5b      	subs	r3, r3, r1
 8002b52:	42ab      	cmp	r3, r5
 8002b54:	dcf2      	bgt.n	8002b3c <_printf_i+0x210>
 8002b56:	e7eb      	b.n	8002b30 <_printf_i+0x204>
 8002b58:	2500      	movs	r5, #0
 8002b5a:	f104 0619 	add.w	r6, r4, #25
 8002b5e:	e7f5      	b.n	8002b4c <_printf_i+0x220>
 8002b60:	08004fc4 	.word	0x08004fc4
 8002b64:	08004fd5 	.word	0x08004fd5

08002b68 <std>:
 8002b68:	2300      	movs	r3, #0
 8002b6a:	b510      	push	{r4, lr}
 8002b6c:	4604      	mov	r4, r0
 8002b6e:	e9c0 3300 	strd	r3, r3, [r0]
 8002b72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002b76:	6083      	str	r3, [r0, #8]
 8002b78:	8181      	strh	r1, [r0, #12]
 8002b7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8002b7c:	81c2      	strh	r2, [r0, #14]
 8002b7e:	6183      	str	r3, [r0, #24]
 8002b80:	4619      	mov	r1, r3
 8002b82:	2208      	movs	r2, #8
 8002b84:	305c      	adds	r0, #92	@ 0x5c
 8002b86:	f000 f916 	bl	8002db6 <memset>
 8002b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8002bc0 <std+0x58>)
 8002b8c:	6224      	str	r4, [r4, #32]
 8002b8e:	6263      	str	r3, [r4, #36]	@ 0x24
 8002b90:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc4 <std+0x5c>)
 8002b92:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002b94:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc8 <std+0x60>)
 8002b96:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002b98:	4b0c      	ldr	r3, [pc, #48]	@ (8002bcc <std+0x64>)
 8002b9a:	6323      	str	r3, [r4, #48]	@ 0x30
 8002b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002bd0 <std+0x68>)
 8002b9e:	429c      	cmp	r4, r3
 8002ba0:	d006      	beq.n	8002bb0 <std+0x48>
 8002ba2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002ba6:	4294      	cmp	r4, r2
 8002ba8:	d002      	beq.n	8002bb0 <std+0x48>
 8002baa:	33d0      	adds	r3, #208	@ 0xd0
 8002bac:	429c      	cmp	r4, r3
 8002bae:	d105      	bne.n	8002bbc <std+0x54>
 8002bb0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002bb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bb8:	f000 b97a 	b.w	8002eb0 <__retarget_lock_init_recursive>
 8002bbc:	bd10      	pop	{r4, pc}
 8002bbe:	bf00      	nop
 8002bc0:	08002d31 	.word	0x08002d31
 8002bc4:	08002d53 	.word	0x08002d53
 8002bc8:	08002d8b 	.word	0x08002d8b
 8002bcc:	08002daf 	.word	0x08002daf
 8002bd0:	20000248 	.word	0x20000248

08002bd4 <stdio_exit_handler>:
 8002bd4:	4a02      	ldr	r2, [pc, #8]	@ (8002be0 <stdio_exit_handler+0xc>)
 8002bd6:	4903      	ldr	r1, [pc, #12]	@ (8002be4 <stdio_exit_handler+0x10>)
 8002bd8:	4803      	ldr	r0, [pc, #12]	@ (8002be8 <stdio_exit_handler+0x14>)
 8002bda:	f000 b869 	b.w	8002cb0 <_fwalk_sglue>
 8002bde:	bf00      	nop
 8002be0:	2000000c 	.word	0x2000000c
 8002be4:	08004831 	.word	0x08004831
 8002be8:	2000001c 	.word	0x2000001c

08002bec <cleanup_stdio>:
 8002bec:	6841      	ldr	r1, [r0, #4]
 8002bee:	4b0c      	ldr	r3, [pc, #48]	@ (8002c20 <cleanup_stdio+0x34>)
 8002bf0:	b510      	push	{r4, lr}
 8002bf2:	4299      	cmp	r1, r3
 8002bf4:	4604      	mov	r4, r0
 8002bf6:	d001      	beq.n	8002bfc <cleanup_stdio+0x10>
 8002bf8:	f001 fe1a 	bl	8004830 <_fflush_r>
 8002bfc:	68a1      	ldr	r1, [r4, #8]
 8002bfe:	4b09      	ldr	r3, [pc, #36]	@ (8002c24 <cleanup_stdio+0x38>)
 8002c00:	4299      	cmp	r1, r3
 8002c02:	d002      	beq.n	8002c0a <cleanup_stdio+0x1e>
 8002c04:	4620      	mov	r0, r4
 8002c06:	f001 fe13 	bl	8004830 <_fflush_r>
 8002c0a:	68e1      	ldr	r1, [r4, #12]
 8002c0c:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <cleanup_stdio+0x3c>)
 8002c0e:	4299      	cmp	r1, r3
 8002c10:	d004      	beq.n	8002c1c <cleanup_stdio+0x30>
 8002c12:	4620      	mov	r0, r4
 8002c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c18:	f001 be0a 	b.w	8004830 <_fflush_r>
 8002c1c:	bd10      	pop	{r4, pc}
 8002c1e:	bf00      	nop
 8002c20:	20000248 	.word	0x20000248
 8002c24:	200002b0 	.word	0x200002b0
 8002c28:	20000318 	.word	0x20000318

08002c2c <global_stdio_init.part.0>:
 8002c2c:	b510      	push	{r4, lr}
 8002c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c5c <global_stdio_init.part.0+0x30>)
 8002c30:	4c0b      	ldr	r4, [pc, #44]	@ (8002c60 <global_stdio_init.part.0+0x34>)
 8002c32:	4a0c      	ldr	r2, [pc, #48]	@ (8002c64 <global_stdio_init.part.0+0x38>)
 8002c34:	4620      	mov	r0, r4
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	2104      	movs	r1, #4
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f7ff ff94 	bl	8002b68 <std>
 8002c40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002c44:	2201      	movs	r2, #1
 8002c46:	2109      	movs	r1, #9
 8002c48:	f7ff ff8e 	bl	8002b68 <std>
 8002c4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002c50:	2202      	movs	r2, #2
 8002c52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c56:	2112      	movs	r1, #18
 8002c58:	f7ff bf86 	b.w	8002b68 <std>
 8002c5c:	20000380 	.word	0x20000380
 8002c60:	20000248 	.word	0x20000248
 8002c64:	08002bd5 	.word	0x08002bd5

08002c68 <__sfp_lock_acquire>:
 8002c68:	4801      	ldr	r0, [pc, #4]	@ (8002c70 <__sfp_lock_acquire+0x8>)
 8002c6a:	f000 b922 	b.w	8002eb2 <__retarget_lock_acquire_recursive>
 8002c6e:	bf00      	nop
 8002c70:	20000389 	.word	0x20000389

08002c74 <__sfp_lock_release>:
 8002c74:	4801      	ldr	r0, [pc, #4]	@ (8002c7c <__sfp_lock_release+0x8>)
 8002c76:	f000 b91d 	b.w	8002eb4 <__retarget_lock_release_recursive>
 8002c7a:	bf00      	nop
 8002c7c:	20000389 	.word	0x20000389

08002c80 <__sinit>:
 8002c80:	b510      	push	{r4, lr}
 8002c82:	4604      	mov	r4, r0
 8002c84:	f7ff fff0 	bl	8002c68 <__sfp_lock_acquire>
 8002c88:	6a23      	ldr	r3, [r4, #32]
 8002c8a:	b11b      	cbz	r3, 8002c94 <__sinit+0x14>
 8002c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c90:	f7ff bff0 	b.w	8002c74 <__sfp_lock_release>
 8002c94:	4b04      	ldr	r3, [pc, #16]	@ (8002ca8 <__sinit+0x28>)
 8002c96:	6223      	str	r3, [r4, #32]
 8002c98:	4b04      	ldr	r3, [pc, #16]	@ (8002cac <__sinit+0x2c>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1f5      	bne.n	8002c8c <__sinit+0xc>
 8002ca0:	f7ff ffc4 	bl	8002c2c <global_stdio_init.part.0>
 8002ca4:	e7f2      	b.n	8002c8c <__sinit+0xc>
 8002ca6:	bf00      	nop
 8002ca8:	08002bed 	.word	0x08002bed
 8002cac:	20000380 	.word	0x20000380

08002cb0 <_fwalk_sglue>:
 8002cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002cb4:	4607      	mov	r7, r0
 8002cb6:	4688      	mov	r8, r1
 8002cb8:	4614      	mov	r4, r2
 8002cba:	2600      	movs	r6, #0
 8002cbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002cc0:	f1b9 0901 	subs.w	r9, r9, #1
 8002cc4:	d505      	bpl.n	8002cd2 <_fwalk_sglue+0x22>
 8002cc6:	6824      	ldr	r4, [r4, #0]
 8002cc8:	2c00      	cmp	r4, #0
 8002cca:	d1f7      	bne.n	8002cbc <_fwalk_sglue+0xc>
 8002ccc:	4630      	mov	r0, r6
 8002cce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002cd2:	89ab      	ldrh	r3, [r5, #12]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d907      	bls.n	8002ce8 <_fwalk_sglue+0x38>
 8002cd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	d003      	beq.n	8002ce8 <_fwalk_sglue+0x38>
 8002ce0:	4629      	mov	r1, r5
 8002ce2:	4638      	mov	r0, r7
 8002ce4:	47c0      	blx	r8
 8002ce6:	4306      	orrs	r6, r0
 8002ce8:	3568      	adds	r5, #104	@ 0x68
 8002cea:	e7e9      	b.n	8002cc0 <_fwalk_sglue+0x10>

08002cec <siprintf>:
 8002cec:	b40e      	push	{r1, r2, r3}
 8002cee:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002cf2:	b510      	push	{r4, lr}
 8002cf4:	2400      	movs	r4, #0
 8002cf6:	b09d      	sub	sp, #116	@ 0x74
 8002cf8:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002cfa:	9002      	str	r0, [sp, #8]
 8002cfc:	9006      	str	r0, [sp, #24]
 8002cfe:	9107      	str	r1, [sp, #28]
 8002d00:	9104      	str	r1, [sp, #16]
 8002d02:	4809      	ldr	r0, [pc, #36]	@ (8002d28 <siprintf+0x3c>)
 8002d04:	4909      	ldr	r1, [pc, #36]	@ (8002d2c <siprintf+0x40>)
 8002d06:	f853 2b04 	ldr.w	r2, [r3], #4
 8002d0a:	9105      	str	r1, [sp, #20]
 8002d0c:	6800      	ldr	r0, [r0, #0]
 8002d0e:	a902      	add	r1, sp, #8
 8002d10:	9301      	str	r3, [sp, #4]
 8002d12:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002d14:	f001 fc10 	bl	8004538 <_svfiprintf_r>
 8002d18:	9b02      	ldr	r3, [sp, #8]
 8002d1a:	701c      	strb	r4, [r3, #0]
 8002d1c:	b01d      	add	sp, #116	@ 0x74
 8002d1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d22:	b003      	add	sp, #12
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	20000018 	.word	0x20000018
 8002d2c:	ffff0208 	.word	0xffff0208

08002d30 <__sread>:
 8002d30:	b510      	push	{r4, lr}
 8002d32:	460c      	mov	r4, r1
 8002d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d38:	f000 f86c 	bl	8002e14 <_read_r>
 8002d3c:	2800      	cmp	r0, #0
 8002d3e:	bfab      	itete	ge
 8002d40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002d42:	89a3      	ldrhlt	r3, [r4, #12]
 8002d44:	181b      	addge	r3, r3, r0
 8002d46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002d4a:	bfac      	ite	ge
 8002d4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002d4e:	81a3      	strhlt	r3, [r4, #12]
 8002d50:	bd10      	pop	{r4, pc}

08002d52 <__swrite>:
 8002d52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d56:	461f      	mov	r7, r3
 8002d58:	898b      	ldrh	r3, [r1, #12]
 8002d5a:	4605      	mov	r5, r0
 8002d5c:	05db      	lsls	r3, r3, #23
 8002d5e:	460c      	mov	r4, r1
 8002d60:	4616      	mov	r6, r2
 8002d62:	d505      	bpl.n	8002d70 <__swrite+0x1e>
 8002d64:	2302      	movs	r3, #2
 8002d66:	2200      	movs	r2, #0
 8002d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d6c:	f000 f840 	bl	8002df0 <_lseek_r>
 8002d70:	89a3      	ldrh	r3, [r4, #12]
 8002d72:	4632      	mov	r2, r6
 8002d74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d78:	81a3      	strh	r3, [r4, #12]
 8002d7a:	4628      	mov	r0, r5
 8002d7c:	463b      	mov	r3, r7
 8002d7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002d82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d86:	f000 b857 	b.w	8002e38 <_write_r>

08002d8a <__sseek>:
 8002d8a:	b510      	push	{r4, lr}
 8002d8c:	460c      	mov	r4, r1
 8002d8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d92:	f000 f82d 	bl	8002df0 <_lseek_r>
 8002d96:	1c43      	adds	r3, r0, #1
 8002d98:	89a3      	ldrh	r3, [r4, #12]
 8002d9a:	bf15      	itete	ne
 8002d9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002d9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002da2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002da6:	81a3      	strheq	r3, [r4, #12]
 8002da8:	bf18      	it	ne
 8002daa:	81a3      	strhne	r3, [r4, #12]
 8002dac:	bd10      	pop	{r4, pc}

08002dae <__sclose>:
 8002dae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002db2:	f000 b80d 	b.w	8002dd0 <_close_r>

08002db6 <memset>:
 8002db6:	4603      	mov	r3, r0
 8002db8:	4402      	add	r2, r0
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d100      	bne.n	8002dc0 <memset+0xa>
 8002dbe:	4770      	bx	lr
 8002dc0:	f803 1b01 	strb.w	r1, [r3], #1
 8002dc4:	e7f9      	b.n	8002dba <memset+0x4>
	...

08002dc8 <_localeconv_r>:
 8002dc8:	4800      	ldr	r0, [pc, #0]	@ (8002dcc <_localeconv_r+0x4>)
 8002dca:	4770      	bx	lr
 8002dcc:	20000158 	.word	0x20000158

08002dd0 <_close_r>:
 8002dd0:	b538      	push	{r3, r4, r5, lr}
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	4d05      	ldr	r5, [pc, #20]	@ (8002dec <_close_r+0x1c>)
 8002dd6:	4604      	mov	r4, r0
 8002dd8:	4608      	mov	r0, r1
 8002dda:	602b      	str	r3, [r5, #0]
 8002ddc:	f7fe f885 	bl	8000eea <_close>
 8002de0:	1c43      	adds	r3, r0, #1
 8002de2:	d102      	bne.n	8002dea <_close_r+0x1a>
 8002de4:	682b      	ldr	r3, [r5, #0]
 8002de6:	b103      	cbz	r3, 8002dea <_close_r+0x1a>
 8002de8:	6023      	str	r3, [r4, #0]
 8002dea:	bd38      	pop	{r3, r4, r5, pc}
 8002dec:	20000384 	.word	0x20000384

08002df0 <_lseek_r>:
 8002df0:	b538      	push	{r3, r4, r5, lr}
 8002df2:	4604      	mov	r4, r0
 8002df4:	4608      	mov	r0, r1
 8002df6:	4611      	mov	r1, r2
 8002df8:	2200      	movs	r2, #0
 8002dfa:	4d05      	ldr	r5, [pc, #20]	@ (8002e10 <_lseek_r+0x20>)
 8002dfc:	602a      	str	r2, [r5, #0]
 8002dfe:	461a      	mov	r2, r3
 8002e00:	f7fe f897 	bl	8000f32 <_lseek>
 8002e04:	1c43      	adds	r3, r0, #1
 8002e06:	d102      	bne.n	8002e0e <_lseek_r+0x1e>
 8002e08:	682b      	ldr	r3, [r5, #0]
 8002e0a:	b103      	cbz	r3, 8002e0e <_lseek_r+0x1e>
 8002e0c:	6023      	str	r3, [r4, #0]
 8002e0e:	bd38      	pop	{r3, r4, r5, pc}
 8002e10:	20000384 	.word	0x20000384

08002e14 <_read_r>:
 8002e14:	b538      	push	{r3, r4, r5, lr}
 8002e16:	4604      	mov	r4, r0
 8002e18:	4608      	mov	r0, r1
 8002e1a:	4611      	mov	r1, r2
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	4d05      	ldr	r5, [pc, #20]	@ (8002e34 <_read_r+0x20>)
 8002e20:	602a      	str	r2, [r5, #0]
 8002e22:	461a      	mov	r2, r3
 8002e24:	f7fe f828 	bl	8000e78 <_read>
 8002e28:	1c43      	adds	r3, r0, #1
 8002e2a:	d102      	bne.n	8002e32 <_read_r+0x1e>
 8002e2c:	682b      	ldr	r3, [r5, #0]
 8002e2e:	b103      	cbz	r3, 8002e32 <_read_r+0x1e>
 8002e30:	6023      	str	r3, [r4, #0]
 8002e32:	bd38      	pop	{r3, r4, r5, pc}
 8002e34:	20000384 	.word	0x20000384

08002e38 <_write_r>:
 8002e38:	b538      	push	{r3, r4, r5, lr}
 8002e3a:	4604      	mov	r4, r0
 8002e3c:	4608      	mov	r0, r1
 8002e3e:	4611      	mov	r1, r2
 8002e40:	2200      	movs	r2, #0
 8002e42:	4d05      	ldr	r5, [pc, #20]	@ (8002e58 <_write_r+0x20>)
 8002e44:	602a      	str	r2, [r5, #0]
 8002e46:	461a      	mov	r2, r3
 8002e48:	f7fe f833 	bl	8000eb2 <_write>
 8002e4c:	1c43      	adds	r3, r0, #1
 8002e4e:	d102      	bne.n	8002e56 <_write_r+0x1e>
 8002e50:	682b      	ldr	r3, [r5, #0]
 8002e52:	b103      	cbz	r3, 8002e56 <_write_r+0x1e>
 8002e54:	6023      	str	r3, [r4, #0]
 8002e56:	bd38      	pop	{r3, r4, r5, pc}
 8002e58:	20000384 	.word	0x20000384

08002e5c <__errno>:
 8002e5c:	4b01      	ldr	r3, [pc, #4]	@ (8002e64 <__errno+0x8>)
 8002e5e:	6818      	ldr	r0, [r3, #0]
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	20000018 	.word	0x20000018

08002e68 <__libc_init_array>:
 8002e68:	b570      	push	{r4, r5, r6, lr}
 8002e6a:	2600      	movs	r6, #0
 8002e6c:	4d0c      	ldr	r5, [pc, #48]	@ (8002ea0 <__libc_init_array+0x38>)
 8002e6e:	4c0d      	ldr	r4, [pc, #52]	@ (8002ea4 <__libc_init_array+0x3c>)
 8002e70:	1b64      	subs	r4, r4, r5
 8002e72:	10a4      	asrs	r4, r4, #2
 8002e74:	42a6      	cmp	r6, r4
 8002e76:	d109      	bne.n	8002e8c <__libc_init_array+0x24>
 8002e78:	f002 f876 	bl	8004f68 <_init>
 8002e7c:	2600      	movs	r6, #0
 8002e7e:	4d0a      	ldr	r5, [pc, #40]	@ (8002ea8 <__libc_init_array+0x40>)
 8002e80:	4c0a      	ldr	r4, [pc, #40]	@ (8002eac <__libc_init_array+0x44>)
 8002e82:	1b64      	subs	r4, r4, r5
 8002e84:	10a4      	asrs	r4, r4, #2
 8002e86:	42a6      	cmp	r6, r4
 8002e88:	d105      	bne.n	8002e96 <__libc_init_array+0x2e>
 8002e8a:	bd70      	pop	{r4, r5, r6, pc}
 8002e8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e90:	4798      	blx	r3
 8002e92:	3601      	adds	r6, #1
 8002e94:	e7ee      	b.n	8002e74 <__libc_init_array+0xc>
 8002e96:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e9a:	4798      	blx	r3
 8002e9c:	3601      	adds	r6, #1
 8002e9e:	e7f2      	b.n	8002e86 <__libc_init_array+0x1e>
 8002ea0:	0800532c 	.word	0x0800532c
 8002ea4:	0800532c 	.word	0x0800532c
 8002ea8:	0800532c 	.word	0x0800532c
 8002eac:	08005330 	.word	0x08005330

08002eb0 <__retarget_lock_init_recursive>:
 8002eb0:	4770      	bx	lr

08002eb2 <__retarget_lock_acquire_recursive>:
 8002eb2:	4770      	bx	lr

08002eb4 <__retarget_lock_release_recursive>:
 8002eb4:	4770      	bx	lr

08002eb6 <memchr>:
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	b510      	push	{r4, lr}
 8002eba:	b2c9      	uxtb	r1, r1
 8002ebc:	4402      	add	r2, r0
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	d101      	bne.n	8002ec8 <memchr+0x12>
 8002ec4:	2000      	movs	r0, #0
 8002ec6:	e003      	b.n	8002ed0 <memchr+0x1a>
 8002ec8:	7804      	ldrb	r4, [r0, #0]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	428c      	cmp	r4, r1
 8002ece:	d1f6      	bne.n	8002ebe <memchr+0x8>
 8002ed0:	bd10      	pop	{r4, pc}

08002ed2 <quorem>:
 8002ed2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ed6:	6903      	ldr	r3, [r0, #16]
 8002ed8:	690c      	ldr	r4, [r1, #16]
 8002eda:	4607      	mov	r7, r0
 8002edc:	42a3      	cmp	r3, r4
 8002ede:	db7e      	blt.n	8002fde <quorem+0x10c>
 8002ee0:	3c01      	subs	r4, #1
 8002ee2:	00a3      	lsls	r3, r4, #2
 8002ee4:	f100 0514 	add.w	r5, r0, #20
 8002ee8:	f101 0814 	add.w	r8, r1, #20
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002ef2:	9301      	str	r3, [sp, #4]
 8002ef4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002ef8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002efc:	3301      	adds	r3, #1
 8002efe:	429a      	cmp	r2, r3
 8002f00:	fbb2 f6f3 	udiv	r6, r2, r3
 8002f04:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002f08:	d32e      	bcc.n	8002f68 <quorem+0x96>
 8002f0a:	f04f 0a00 	mov.w	sl, #0
 8002f0e:	46c4      	mov	ip, r8
 8002f10:	46ae      	mov	lr, r5
 8002f12:	46d3      	mov	fp, sl
 8002f14:	f85c 3b04 	ldr.w	r3, [ip], #4
 8002f18:	b298      	uxth	r0, r3
 8002f1a:	fb06 a000 	mla	r0, r6, r0, sl
 8002f1e:	0c1b      	lsrs	r3, r3, #16
 8002f20:	0c02      	lsrs	r2, r0, #16
 8002f22:	fb06 2303 	mla	r3, r6, r3, r2
 8002f26:	f8de 2000 	ldr.w	r2, [lr]
 8002f2a:	b280      	uxth	r0, r0
 8002f2c:	b292      	uxth	r2, r2
 8002f2e:	1a12      	subs	r2, r2, r0
 8002f30:	445a      	add	r2, fp
 8002f32:	f8de 0000 	ldr.w	r0, [lr]
 8002f36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8002f40:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8002f44:	b292      	uxth	r2, r2
 8002f46:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8002f4a:	45e1      	cmp	r9, ip
 8002f4c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8002f50:	f84e 2b04 	str.w	r2, [lr], #4
 8002f54:	d2de      	bcs.n	8002f14 <quorem+0x42>
 8002f56:	9b00      	ldr	r3, [sp, #0]
 8002f58:	58eb      	ldr	r3, [r5, r3]
 8002f5a:	b92b      	cbnz	r3, 8002f68 <quorem+0x96>
 8002f5c:	9b01      	ldr	r3, [sp, #4]
 8002f5e:	3b04      	subs	r3, #4
 8002f60:	429d      	cmp	r5, r3
 8002f62:	461a      	mov	r2, r3
 8002f64:	d32f      	bcc.n	8002fc6 <quorem+0xf4>
 8002f66:	613c      	str	r4, [r7, #16]
 8002f68:	4638      	mov	r0, r7
 8002f6a:	f001 f981 	bl	8004270 <__mcmp>
 8002f6e:	2800      	cmp	r0, #0
 8002f70:	db25      	blt.n	8002fbe <quorem+0xec>
 8002f72:	4629      	mov	r1, r5
 8002f74:	2000      	movs	r0, #0
 8002f76:	f858 2b04 	ldr.w	r2, [r8], #4
 8002f7a:	f8d1 c000 	ldr.w	ip, [r1]
 8002f7e:	fa1f fe82 	uxth.w	lr, r2
 8002f82:	fa1f f38c 	uxth.w	r3, ip
 8002f86:	eba3 030e 	sub.w	r3, r3, lr
 8002f8a:	4403      	add	r3, r0
 8002f8c:	0c12      	lsrs	r2, r2, #16
 8002f8e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8002f92:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002f9c:	45c1      	cmp	r9, r8
 8002f9e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8002fa2:	f841 3b04 	str.w	r3, [r1], #4
 8002fa6:	d2e6      	bcs.n	8002f76 <quorem+0xa4>
 8002fa8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002fac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002fb0:	b922      	cbnz	r2, 8002fbc <quorem+0xea>
 8002fb2:	3b04      	subs	r3, #4
 8002fb4:	429d      	cmp	r5, r3
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	d30b      	bcc.n	8002fd2 <quorem+0x100>
 8002fba:	613c      	str	r4, [r7, #16]
 8002fbc:	3601      	adds	r6, #1
 8002fbe:	4630      	mov	r0, r6
 8002fc0:	b003      	add	sp, #12
 8002fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fc6:	6812      	ldr	r2, [r2, #0]
 8002fc8:	3b04      	subs	r3, #4
 8002fca:	2a00      	cmp	r2, #0
 8002fcc:	d1cb      	bne.n	8002f66 <quorem+0x94>
 8002fce:	3c01      	subs	r4, #1
 8002fd0:	e7c6      	b.n	8002f60 <quorem+0x8e>
 8002fd2:	6812      	ldr	r2, [r2, #0]
 8002fd4:	3b04      	subs	r3, #4
 8002fd6:	2a00      	cmp	r2, #0
 8002fd8:	d1ef      	bne.n	8002fba <quorem+0xe8>
 8002fda:	3c01      	subs	r4, #1
 8002fdc:	e7ea      	b.n	8002fb4 <quorem+0xe2>
 8002fde:	2000      	movs	r0, #0
 8002fe0:	e7ee      	b.n	8002fc0 <quorem+0xee>
 8002fe2:	0000      	movs	r0, r0
 8002fe4:	0000      	movs	r0, r0
	...

08002fe8 <_dtoa_r>:
 8002fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fec:	4614      	mov	r4, r2
 8002fee:	461d      	mov	r5, r3
 8002ff0:	69c7      	ldr	r7, [r0, #28]
 8002ff2:	b097      	sub	sp, #92	@ 0x5c
 8002ff4:	4681      	mov	r9, r0
 8002ff6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8002ffa:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8002ffc:	b97f      	cbnz	r7, 800301e <_dtoa_r+0x36>
 8002ffe:	2010      	movs	r0, #16
 8003000:	f000 fe0e 	bl	8003c20 <malloc>
 8003004:	4602      	mov	r2, r0
 8003006:	f8c9 001c 	str.w	r0, [r9, #28]
 800300a:	b920      	cbnz	r0, 8003016 <_dtoa_r+0x2e>
 800300c:	21ef      	movs	r1, #239	@ 0xef
 800300e:	4bac      	ldr	r3, [pc, #688]	@ (80032c0 <_dtoa_r+0x2d8>)
 8003010:	48ac      	ldr	r0, [pc, #688]	@ (80032c4 <_dtoa_r+0x2dc>)
 8003012:	f001 fc6d 	bl	80048f0 <__assert_func>
 8003016:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800301a:	6007      	str	r7, [r0, #0]
 800301c:	60c7      	str	r7, [r0, #12]
 800301e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003022:	6819      	ldr	r1, [r3, #0]
 8003024:	b159      	cbz	r1, 800303e <_dtoa_r+0x56>
 8003026:	685a      	ldr	r2, [r3, #4]
 8003028:	2301      	movs	r3, #1
 800302a:	4093      	lsls	r3, r2
 800302c:	604a      	str	r2, [r1, #4]
 800302e:	608b      	str	r3, [r1, #8]
 8003030:	4648      	mov	r0, r9
 8003032:	f000 feeb 	bl	8003e0c <_Bfree>
 8003036:	2200      	movs	r2, #0
 8003038:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800303c:	601a      	str	r2, [r3, #0]
 800303e:	1e2b      	subs	r3, r5, #0
 8003040:	bfaf      	iteee	ge
 8003042:	2300      	movge	r3, #0
 8003044:	2201      	movlt	r2, #1
 8003046:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800304a:	9307      	strlt	r3, [sp, #28]
 800304c:	bfa8      	it	ge
 800304e:	6033      	strge	r3, [r6, #0]
 8003050:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8003054:	4b9c      	ldr	r3, [pc, #624]	@ (80032c8 <_dtoa_r+0x2e0>)
 8003056:	bfb8      	it	lt
 8003058:	6032      	strlt	r2, [r6, #0]
 800305a:	ea33 0308 	bics.w	r3, r3, r8
 800305e:	d112      	bne.n	8003086 <_dtoa_r+0x9e>
 8003060:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003064:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003066:	6013      	str	r3, [r2, #0]
 8003068:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800306c:	4323      	orrs	r3, r4
 800306e:	f000 855e 	beq.w	8003b2e <_dtoa_r+0xb46>
 8003072:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003074:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80032cc <_dtoa_r+0x2e4>
 8003078:	2b00      	cmp	r3, #0
 800307a:	f000 8560 	beq.w	8003b3e <_dtoa_r+0xb56>
 800307e:	f10a 0303 	add.w	r3, sl, #3
 8003082:	f000 bd5a 	b.w	8003b3a <_dtoa_r+0xb52>
 8003086:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800308a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800308e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003092:	2200      	movs	r2, #0
 8003094:	2300      	movs	r3, #0
 8003096:	f7fd fc87 	bl	80009a8 <__aeabi_dcmpeq>
 800309a:	4607      	mov	r7, r0
 800309c:	b158      	cbz	r0, 80030b6 <_dtoa_r+0xce>
 800309e:	2301      	movs	r3, #1
 80030a0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80030a2:	6013      	str	r3, [r2, #0]
 80030a4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80030a6:	b113      	cbz	r3, 80030ae <_dtoa_r+0xc6>
 80030a8:	4b89      	ldr	r3, [pc, #548]	@ (80032d0 <_dtoa_r+0x2e8>)
 80030aa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80030ac:	6013      	str	r3, [r2, #0]
 80030ae:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80032d4 <_dtoa_r+0x2ec>
 80030b2:	f000 bd44 	b.w	8003b3e <_dtoa_r+0xb56>
 80030b6:	ab14      	add	r3, sp, #80	@ 0x50
 80030b8:	9301      	str	r3, [sp, #4]
 80030ba:	ab15      	add	r3, sp, #84	@ 0x54
 80030bc:	9300      	str	r3, [sp, #0]
 80030be:	4648      	mov	r0, r9
 80030c0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80030c4:	f001 f984 	bl	80043d0 <__d2b>
 80030c8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80030cc:	9003      	str	r0, [sp, #12]
 80030ce:	2e00      	cmp	r6, #0
 80030d0:	d078      	beq.n	80031c4 <_dtoa_r+0x1dc>
 80030d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80030d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80030d8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80030dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80030e0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80030e4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80030e8:	9712      	str	r7, [sp, #72]	@ 0x48
 80030ea:	4619      	mov	r1, r3
 80030ec:	2200      	movs	r2, #0
 80030ee:	4b7a      	ldr	r3, [pc, #488]	@ (80032d8 <_dtoa_r+0x2f0>)
 80030f0:	f7fd f83a 	bl	8000168 <__aeabi_dsub>
 80030f4:	a36c      	add	r3, pc, #432	@ (adr r3, 80032a8 <_dtoa_r+0x2c0>)
 80030f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fa:	f7fd f9ed 	bl	80004d8 <__aeabi_dmul>
 80030fe:	a36c      	add	r3, pc, #432	@ (adr r3, 80032b0 <_dtoa_r+0x2c8>)
 8003100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003104:	f7fd f832 	bl	800016c <__adddf3>
 8003108:	4604      	mov	r4, r0
 800310a:	4630      	mov	r0, r6
 800310c:	460d      	mov	r5, r1
 800310e:	f7fd f979 	bl	8000404 <__aeabi_i2d>
 8003112:	a369      	add	r3, pc, #420	@ (adr r3, 80032b8 <_dtoa_r+0x2d0>)
 8003114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003118:	f7fd f9de 	bl	80004d8 <__aeabi_dmul>
 800311c:	4602      	mov	r2, r0
 800311e:	460b      	mov	r3, r1
 8003120:	4620      	mov	r0, r4
 8003122:	4629      	mov	r1, r5
 8003124:	f7fd f822 	bl	800016c <__adddf3>
 8003128:	4604      	mov	r4, r0
 800312a:	460d      	mov	r5, r1
 800312c:	f7fd fc84 	bl	8000a38 <__aeabi_d2iz>
 8003130:	2200      	movs	r2, #0
 8003132:	4607      	mov	r7, r0
 8003134:	2300      	movs	r3, #0
 8003136:	4620      	mov	r0, r4
 8003138:	4629      	mov	r1, r5
 800313a:	f7fd fc3f 	bl	80009bc <__aeabi_dcmplt>
 800313e:	b140      	cbz	r0, 8003152 <_dtoa_r+0x16a>
 8003140:	4638      	mov	r0, r7
 8003142:	f7fd f95f 	bl	8000404 <__aeabi_i2d>
 8003146:	4622      	mov	r2, r4
 8003148:	462b      	mov	r3, r5
 800314a:	f7fd fc2d 	bl	80009a8 <__aeabi_dcmpeq>
 800314e:	b900      	cbnz	r0, 8003152 <_dtoa_r+0x16a>
 8003150:	3f01      	subs	r7, #1
 8003152:	2f16      	cmp	r7, #22
 8003154:	d854      	bhi.n	8003200 <_dtoa_r+0x218>
 8003156:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800315a:	4b60      	ldr	r3, [pc, #384]	@ (80032dc <_dtoa_r+0x2f4>)
 800315c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003164:	f7fd fc2a 	bl	80009bc <__aeabi_dcmplt>
 8003168:	2800      	cmp	r0, #0
 800316a:	d04b      	beq.n	8003204 <_dtoa_r+0x21c>
 800316c:	2300      	movs	r3, #0
 800316e:	3f01      	subs	r7, #1
 8003170:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003172:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003174:	1b9b      	subs	r3, r3, r6
 8003176:	1e5a      	subs	r2, r3, #1
 8003178:	bf49      	itett	mi
 800317a:	f1c3 0301 	rsbmi	r3, r3, #1
 800317e:	2300      	movpl	r3, #0
 8003180:	9304      	strmi	r3, [sp, #16]
 8003182:	2300      	movmi	r3, #0
 8003184:	9209      	str	r2, [sp, #36]	@ 0x24
 8003186:	bf54      	ite	pl
 8003188:	9304      	strpl	r3, [sp, #16]
 800318a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800318c:	2f00      	cmp	r7, #0
 800318e:	db3b      	blt.n	8003208 <_dtoa_r+0x220>
 8003190:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003192:	970e      	str	r7, [sp, #56]	@ 0x38
 8003194:	443b      	add	r3, r7
 8003196:	9309      	str	r3, [sp, #36]	@ 0x24
 8003198:	2300      	movs	r3, #0
 800319a:	930a      	str	r3, [sp, #40]	@ 0x28
 800319c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800319e:	2b09      	cmp	r3, #9
 80031a0:	d865      	bhi.n	800326e <_dtoa_r+0x286>
 80031a2:	2b05      	cmp	r3, #5
 80031a4:	bfc4      	itt	gt
 80031a6:	3b04      	subgt	r3, #4
 80031a8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80031aa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80031ac:	bfc8      	it	gt
 80031ae:	2400      	movgt	r4, #0
 80031b0:	f1a3 0302 	sub.w	r3, r3, #2
 80031b4:	bfd8      	it	le
 80031b6:	2401      	movle	r4, #1
 80031b8:	2b03      	cmp	r3, #3
 80031ba:	d864      	bhi.n	8003286 <_dtoa_r+0x29e>
 80031bc:	e8df f003 	tbb	[pc, r3]
 80031c0:	2c385553 	.word	0x2c385553
 80031c4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80031c8:	441e      	add	r6, r3
 80031ca:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80031ce:	2b20      	cmp	r3, #32
 80031d0:	bfc1      	itttt	gt
 80031d2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80031d6:	fa08 f803 	lslgt.w	r8, r8, r3
 80031da:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80031de:	fa24 f303 	lsrgt.w	r3, r4, r3
 80031e2:	bfd6      	itet	le
 80031e4:	f1c3 0320 	rsble	r3, r3, #32
 80031e8:	ea48 0003 	orrgt.w	r0, r8, r3
 80031ec:	fa04 f003 	lslle.w	r0, r4, r3
 80031f0:	f7fd f8f8 	bl	80003e4 <__aeabi_ui2d>
 80031f4:	2201      	movs	r2, #1
 80031f6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80031fa:	3e01      	subs	r6, #1
 80031fc:	9212      	str	r2, [sp, #72]	@ 0x48
 80031fe:	e774      	b.n	80030ea <_dtoa_r+0x102>
 8003200:	2301      	movs	r3, #1
 8003202:	e7b5      	b.n	8003170 <_dtoa_r+0x188>
 8003204:	900f      	str	r0, [sp, #60]	@ 0x3c
 8003206:	e7b4      	b.n	8003172 <_dtoa_r+0x18a>
 8003208:	9b04      	ldr	r3, [sp, #16]
 800320a:	1bdb      	subs	r3, r3, r7
 800320c:	9304      	str	r3, [sp, #16]
 800320e:	427b      	negs	r3, r7
 8003210:	930a      	str	r3, [sp, #40]	@ 0x28
 8003212:	2300      	movs	r3, #0
 8003214:	930e      	str	r3, [sp, #56]	@ 0x38
 8003216:	e7c1      	b.n	800319c <_dtoa_r+0x1b4>
 8003218:	2301      	movs	r3, #1
 800321a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800321c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800321e:	eb07 0b03 	add.w	fp, r7, r3
 8003222:	f10b 0301 	add.w	r3, fp, #1
 8003226:	2b01      	cmp	r3, #1
 8003228:	9308      	str	r3, [sp, #32]
 800322a:	bfb8      	it	lt
 800322c:	2301      	movlt	r3, #1
 800322e:	e006      	b.n	800323e <_dtoa_r+0x256>
 8003230:	2301      	movs	r3, #1
 8003232:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003234:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003236:	2b00      	cmp	r3, #0
 8003238:	dd28      	ble.n	800328c <_dtoa_r+0x2a4>
 800323a:	469b      	mov	fp, r3
 800323c:	9308      	str	r3, [sp, #32]
 800323e:	2100      	movs	r1, #0
 8003240:	2204      	movs	r2, #4
 8003242:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8003246:	f102 0514 	add.w	r5, r2, #20
 800324a:	429d      	cmp	r5, r3
 800324c:	d926      	bls.n	800329c <_dtoa_r+0x2b4>
 800324e:	6041      	str	r1, [r0, #4]
 8003250:	4648      	mov	r0, r9
 8003252:	f000 fd9b 	bl	8003d8c <_Balloc>
 8003256:	4682      	mov	sl, r0
 8003258:	2800      	cmp	r0, #0
 800325a:	d143      	bne.n	80032e4 <_dtoa_r+0x2fc>
 800325c:	4602      	mov	r2, r0
 800325e:	f240 11af 	movw	r1, #431	@ 0x1af
 8003262:	4b1f      	ldr	r3, [pc, #124]	@ (80032e0 <_dtoa_r+0x2f8>)
 8003264:	e6d4      	b.n	8003010 <_dtoa_r+0x28>
 8003266:	2300      	movs	r3, #0
 8003268:	e7e3      	b.n	8003232 <_dtoa_r+0x24a>
 800326a:	2300      	movs	r3, #0
 800326c:	e7d5      	b.n	800321a <_dtoa_r+0x232>
 800326e:	2401      	movs	r4, #1
 8003270:	2300      	movs	r3, #0
 8003272:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003274:	9320      	str	r3, [sp, #128]	@ 0x80
 8003276:	f04f 3bff 	mov.w	fp, #4294967295
 800327a:	2200      	movs	r2, #0
 800327c:	2312      	movs	r3, #18
 800327e:	f8cd b020 	str.w	fp, [sp, #32]
 8003282:	9221      	str	r2, [sp, #132]	@ 0x84
 8003284:	e7db      	b.n	800323e <_dtoa_r+0x256>
 8003286:	2301      	movs	r3, #1
 8003288:	930b      	str	r3, [sp, #44]	@ 0x2c
 800328a:	e7f4      	b.n	8003276 <_dtoa_r+0x28e>
 800328c:	f04f 0b01 	mov.w	fp, #1
 8003290:	465b      	mov	r3, fp
 8003292:	f8cd b020 	str.w	fp, [sp, #32]
 8003296:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800329a:	e7d0      	b.n	800323e <_dtoa_r+0x256>
 800329c:	3101      	adds	r1, #1
 800329e:	0052      	lsls	r2, r2, #1
 80032a0:	e7d1      	b.n	8003246 <_dtoa_r+0x25e>
 80032a2:	bf00      	nop
 80032a4:	f3af 8000 	nop.w
 80032a8:	636f4361 	.word	0x636f4361
 80032ac:	3fd287a7 	.word	0x3fd287a7
 80032b0:	8b60c8b3 	.word	0x8b60c8b3
 80032b4:	3fc68a28 	.word	0x3fc68a28
 80032b8:	509f79fb 	.word	0x509f79fb
 80032bc:	3fd34413 	.word	0x3fd34413
 80032c0:	08004ff3 	.word	0x08004ff3
 80032c4:	0800500a 	.word	0x0800500a
 80032c8:	7ff00000 	.word	0x7ff00000
 80032cc:	08004fef 	.word	0x08004fef
 80032d0:	08004fc3 	.word	0x08004fc3
 80032d4:	08004fc2 	.word	0x08004fc2
 80032d8:	3ff80000 	.word	0x3ff80000
 80032dc:	08005158 	.word	0x08005158
 80032e0:	08005062 	.word	0x08005062
 80032e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80032e8:	6018      	str	r0, [r3, #0]
 80032ea:	9b08      	ldr	r3, [sp, #32]
 80032ec:	2b0e      	cmp	r3, #14
 80032ee:	f200 80a1 	bhi.w	8003434 <_dtoa_r+0x44c>
 80032f2:	2c00      	cmp	r4, #0
 80032f4:	f000 809e 	beq.w	8003434 <_dtoa_r+0x44c>
 80032f8:	2f00      	cmp	r7, #0
 80032fa:	dd33      	ble.n	8003364 <_dtoa_r+0x37c>
 80032fc:	4b9c      	ldr	r3, [pc, #624]	@ (8003570 <_dtoa_r+0x588>)
 80032fe:	f007 020f 	and.w	r2, r7, #15
 8003302:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003306:	05f8      	lsls	r0, r7, #23
 8003308:	e9d3 3400 	ldrd	r3, r4, [r3]
 800330c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8003310:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003314:	d516      	bpl.n	8003344 <_dtoa_r+0x35c>
 8003316:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800331a:	4b96      	ldr	r3, [pc, #600]	@ (8003574 <_dtoa_r+0x58c>)
 800331c:	2603      	movs	r6, #3
 800331e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003322:	f7fd fa03 	bl	800072c <__aeabi_ddiv>
 8003326:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800332a:	f004 040f 	and.w	r4, r4, #15
 800332e:	4d91      	ldr	r5, [pc, #580]	@ (8003574 <_dtoa_r+0x58c>)
 8003330:	b954      	cbnz	r4, 8003348 <_dtoa_r+0x360>
 8003332:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003336:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800333a:	f7fd f9f7 	bl	800072c <__aeabi_ddiv>
 800333e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003342:	e028      	b.n	8003396 <_dtoa_r+0x3ae>
 8003344:	2602      	movs	r6, #2
 8003346:	e7f2      	b.n	800332e <_dtoa_r+0x346>
 8003348:	07e1      	lsls	r1, r4, #31
 800334a:	d508      	bpl.n	800335e <_dtoa_r+0x376>
 800334c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003350:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003354:	f7fd f8c0 	bl	80004d8 <__aeabi_dmul>
 8003358:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800335c:	3601      	adds	r6, #1
 800335e:	1064      	asrs	r4, r4, #1
 8003360:	3508      	adds	r5, #8
 8003362:	e7e5      	b.n	8003330 <_dtoa_r+0x348>
 8003364:	f000 80af 	beq.w	80034c6 <_dtoa_r+0x4de>
 8003368:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800336c:	427c      	negs	r4, r7
 800336e:	4b80      	ldr	r3, [pc, #512]	@ (8003570 <_dtoa_r+0x588>)
 8003370:	f004 020f 	and.w	r2, r4, #15
 8003374:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800337c:	f7fd f8ac 	bl	80004d8 <__aeabi_dmul>
 8003380:	2602      	movs	r6, #2
 8003382:	2300      	movs	r3, #0
 8003384:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003388:	4d7a      	ldr	r5, [pc, #488]	@ (8003574 <_dtoa_r+0x58c>)
 800338a:	1124      	asrs	r4, r4, #4
 800338c:	2c00      	cmp	r4, #0
 800338e:	f040 808f 	bne.w	80034b0 <_dtoa_r+0x4c8>
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1d3      	bne.n	800333e <_dtoa_r+0x356>
 8003396:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800339a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 8094 	beq.w	80034ca <_dtoa_r+0x4e2>
 80033a2:	2200      	movs	r2, #0
 80033a4:	4620      	mov	r0, r4
 80033a6:	4629      	mov	r1, r5
 80033a8:	4b73      	ldr	r3, [pc, #460]	@ (8003578 <_dtoa_r+0x590>)
 80033aa:	f7fd fb07 	bl	80009bc <__aeabi_dcmplt>
 80033ae:	2800      	cmp	r0, #0
 80033b0:	f000 808b 	beq.w	80034ca <_dtoa_r+0x4e2>
 80033b4:	9b08      	ldr	r3, [sp, #32]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	f000 8087 	beq.w	80034ca <_dtoa_r+0x4e2>
 80033bc:	f1bb 0f00 	cmp.w	fp, #0
 80033c0:	dd34      	ble.n	800342c <_dtoa_r+0x444>
 80033c2:	4620      	mov	r0, r4
 80033c4:	2200      	movs	r2, #0
 80033c6:	4629      	mov	r1, r5
 80033c8:	4b6c      	ldr	r3, [pc, #432]	@ (800357c <_dtoa_r+0x594>)
 80033ca:	f7fd f885 	bl	80004d8 <__aeabi_dmul>
 80033ce:	465c      	mov	r4, fp
 80033d0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80033d4:	f107 38ff 	add.w	r8, r7, #4294967295
 80033d8:	3601      	adds	r6, #1
 80033da:	4630      	mov	r0, r6
 80033dc:	f7fd f812 	bl	8000404 <__aeabi_i2d>
 80033e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80033e4:	f7fd f878 	bl	80004d8 <__aeabi_dmul>
 80033e8:	2200      	movs	r2, #0
 80033ea:	4b65      	ldr	r3, [pc, #404]	@ (8003580 <_dtoa_r+0x598>)
 80033ec:	f7fc febe 	bl	800016c <__adddf3>
 80033f0:	4605      	mov	r5, r0
 80033f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80033f6:	2c00      	cmp	r4, #0
 80033f8:	d16a      	bne.n	80034d0 <_dtoa_r+0x4e8>
 80033fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80033fe:	2200      	movs	r2, #0
 8003400:	4b60      	ldr	r3, [pc, #384]	@ (8003584 <_dtoa_r+0x59c>)
 8003402:	f7fc feb1 	bl	8000168 <__aeabi_dsub>
 8003406:	4602      	mov	r2, r0
 8003408:	460b      	mov	r3, r1
 800340a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800340e:	462a      	mov	r2, r5
 8003410:	4633      	mov	r3, r6
 8003412:	f7fd faf1 	bl	80009f8 <__aeabi_dcmpgt>
 8003416:	2800      	cmp	r0, #0
 8003418:	f040 8298 	bne.w	800394c <_dtoa_r+0x964>
 800341c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003420:	462a      	mov	r2, r5
 8003422:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003426:	f7fd fac9 	bl	80009bc <__aeabi_dcmplt>
 800342a:	bb38      	cbnz	r0, 800347c <_dtoa_r+0x494>
 800342c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003430:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003434:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003436:	2b00      	cmp	r3, #0
 8003438:	f2c0 8157 	blt.w	80036ea <_dtoa_r+0x702>
 800343c:	2f0e      	cmp	r7, #14
 800343e:	f300 8154 	bgt.w	80036ea <_dtoa_r+0x702>
 8003442:	4b4b      	ldr	r3, [pc, #300]	@ (8003570 <_dtoa_r+0x588>)
 8003444:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003448:	e9d3 3400 	ldrd	r3, r4, [r3]
 800344c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003450:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003452:	2b00      	cmp	r3, #0
 8003454:	f280 80e5 	bge.w	8003622 <_dtoa_r+0x63a>
 8003458:	9b08      	ldr	r3, [sp, #32]
 800345a:	2b00      	cmp	r3, #0
 800345c:	f300 80e1 	bgt.w	8003622 <_dtoa_r+0x63a>
 8003460:	d10c      	bne.n	800347c <_dtoa_r+0x494>
 8003462:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003466:	2200      	movs	r2, #0
 8003468:	4b46      	ldr	r3, [pc, #280]	@ (8003584 <_dtoa_r+0x59c>)
 800346a:	f7fd f835 	bl	80004d8 <__aeabi_dmul>
 800346e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003472:	f7fd fab7 	bl	80009e4 <__aeabi_dcmpge>
 8003476:	2800      	cmp	r0, #0
 8003478:	f000 8266 	beq.w	8003948 <_dtoa_r+0x960>
 800347c:	2400      	movs	r4, #0
 800347e:	4625      	mov	r5, r4
 8003480:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003482:	4656      	mov	r6, sl
 8003484:	ea6f 0803 	mvn.w	r8, r3
 8003488:	2700      	movs	r7, #0
 800348a:	4621      	mov	r1, r4
 800348c:	4648      	mov	r0, r9
 800348e:	f000 fcbd 	bl	8003e0c <_Bfree>
 8003492:	2d00      	cmp	r5, #0
 8003494:	f000 80bd 	beq.w	8003612 <_dtoa_r+0x62a>
 8003498:	b12f      	cbz	r7, 80034a6 <_dtoa_r+0x4be>
 800349a:	42af      	cmp	r7, r5
 800349c:	d003      	beq.n	80034a6 <_dtoa_r+0x4be>
 800349e:	4639      	mov	r1, r7
 80034a0:	4648      	mov	r0, r9
 80034a2:	f000 fcb3 	bl	8003e0c <_Bfree>
 80034a6:	4629      	mov	r1, r5
 80034a8:	4648      	mov	r0, r9
 80034aa:	f000 fcaf 	bl	8003e0c <_Bfree>
 80034ae:	e0b0      	b.n	8003612 <_dtoa_r+0x62a>
 80034b0:	07e2      	lsls	r2, r4, #31
 80034b2:	d505      	bpl.n	80034c0 <_dtoa_r+0x4d8>
 80034b4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80034b8:	f7fd f80e 	bl	80004d8 <__aeabi_dmul>
 80034bc:	2301      	movs	r3, #1
 80034be:	3601      	adds	r6, #1
 80034c0:	1064      	asrs	r4, r4, #1
 80034c2:	3508      	adds	r5, #8
 80034c4:	e762      	b.n	800338c <_dtoa_r+0x3a4>
 80034c6:	2602      	movs	r6, #2
 80034c8:	e765      	b.n	8003396 <_dtoa_r+0x3ae>
 80034ca:	46b8      	mov	r8, r7
 80034cc:	9c08      	ldr	r4, [sp, #32]
 80034ce:	e784      	b.n	80033da <_dtoa_r+0x3f2>
 80034d0:	4b27      	ldr	r3, [pc, #156]	@ (8003570 <_dtoa_r+0x588>)
 80034d2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80034d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80034d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80034dc:	4454      	add	r4, sl
 80034de:	2900      	cmp	r1, #0
 80034e0:	d054      	beq.n	800358c <_dtoa_r+0x5a4>
 80034e2:	2000      	movs	r0, #0
 80034e4:	4928      	ldr	r1, [pc, #160]	@ (8003588 <_dtoa_r+0x5a0>)
 80034e6:	f7fd f921 	bl	800072c <__aeabi_ddiv>
 80034ea:	4633      	mov	r3, r6
 80034ec:	462a      	mov	r2, r5
 80034ee:	f7fc fe3b 	bl	8000168 <__aeabi_dsub>
 80034f2:	4656      	mov	r6, sl
 80034f4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80034f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80034fc:	f7fd fa9c 	bl	8000a38 <__aeabi_d2iz>
 8003500:	4605      	mov	r5, r0
 8003502:	f7fc ff7f 	bl	8000404 <__aeabi_i2d>
 8003506:	4602      	mov	r2, r0
 8003508:	460b      	mov	r3, r1
 800350a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800350e:	f7fc fe2b 	bl	8000168 <__aeabi_dsub>
 8003512:	4602      	mov	r2, r0
 8003514:	460b      	mov	r3, r1
 8003516:	3530      	adds	r5, #48	@ 0x30
 8003518:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800351c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003520:	f806 5b01 	strb.w	r5, [r6], #1
 8003524:	f7fd fa4a 	bl	80009bc <__aeabi_dcmplt>
 8003528:	2800      	cmp	r0, #0
 800352a:	d172      	bne.n	8003612 <_dtoa_r+0x62a>
 800352c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003530:	2000      	movs	r0, #0
 8003532:	4911      	ldr	r1, [pc, #68]	@ (8003578 <_dtoa_r+0x590>)
 8003534:	f7fc fe18 	bl	8000168 <__aeabi_dsub>
 8003538:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800353c:	f7fd fa3e 	bl	80009bc <__aeabi_dcmplt>
 8003540:	2800      	cmp	r0, #0
 8003542:	f040 80b4 	bne.w	80036ae <_dtoa_r+0x6c6>
 8003546:	42a6      	cmp	r6, r4
 8003548:	f43f af70 	beq.w	800342c <_dtoa_r+0x444>
 800354c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003550:	2200      	movs	r2, #0
 8003552:	4b0a      	ldr	r3, [pc, #40]	@ (800357c <_dtoa_r+0x594>)
 8003554:	f7fc ffc0 	bl	80004d8 <__aeabi_dmul>
 8003558:	2200      	movs	r2, #0
 800355a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800355e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003562:	4b06      	ldr	r3, [pc, #24]	@ (800357c <_dtoa_r+0x594>)
 8003564:	f7fc ffb8 	bl	80004d8 <__aeabi_dmul>
 8003568:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800356c:	e7c4      	b.n	80034f8 <_dtoa_r+0x510>
 800356e:	bf00      	nop
 8003570:	08005158 	.word	0x08005158
 8003574:	08005130 	.word	0x08005130
 8003578:	3ff00000 	.word	0x3ff00000
 800357c:	40240000 	.word	0x40240000
 8003580:	401c0000 	.word	0x401c0000
 8003584:	40140000 	.word	0x40140000
 8003588:	3fe00000 	.word	0x3fe00000
 800358c:	4631      	mov	r1, r6
 800358e:	4628      	mov	r0, r5
 8003590:	f7fc ffa2 	bl	80004d8 <__aeabi_dmul>
 8003594:	4656      	mov	r6, sl
 8003596:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800359a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800359c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80035a0:	f7fd fa4a 	bl	8000a38 <__aeabi_d2iz>
 80035a4:	4605      	mov	r5, r0
 80035a6:	f7fc ff2d 	bl	8000404 <__aeabi_i2d>
 80035aa:	4602      	mov	r2, r0
 80035ac:	460b      	mov	r3, r1
 80035ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80035b2:	f7fc fdd9 	bl	8000168 <__aeabi_dsub>
 80035b6:	4602      	mov	r2, r0
 80035b8:	460b      	mov	r3, r1
 80035ba:	3530      	adds	r5, #48	@ 0x30
 80035bc:	f806 5b01 	strb.w	r5, [r6], #1
 80035c0:	42a6      	cmp	r6, r4
 80035c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80035c6:	f04f 0200 	mov.w	r2, #0
 80035ca:	d124      	bne.n	8003616 <_dtoa_r+0x62e>
 80035cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80035d0:	4bae      	ldr	r3, [pc, #696]	@ (800388c <_dtoa_r+0x8a4>)
 80035d2:	f7fc fdcb 	bl	800016c <__adddf3>
 80035d6:	4602      	mov	r2, r0
 80035d8:	460b      	mov	r3, r1
 80035da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80035de:	f7fd fa0b 	bl	80009f8 <__aeabi_dcmpgt>
 80035e2:	2800      	cmp	r0, #0
 80035e4:	d163      	bne.n	80036ae <_dtoa_r+0x6c6>
 80035e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80035ea:	2000      	movs	r0, #0
 80035ec:	49a7      	ldr	r1, [pc, #668]	@ (800388c <_dtoa_r+0x8a4>)
 80035ee:	f7fc fdbb 	bl	8000168 <__aeabi_dsub>
 80035f2:	4602      	mov	r2, r0
 80035f4:	460b      	mov	r3, r1
 80035f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80035fa:	f7fd f9df 	bl	80009bc <__aeabi_dcmplt>
 80035fe:	2800      	cmp	r0, #0
 8003600:	f43f af14 	beq.w	800342c <_dtoa_r+0x444>
 8003604:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8003606:	1e73      	subs	r3, r6, #1
 8003608:	9313      	str	r3, [sp, #76]	@ 0x4c
 800360a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800360e:	2b30      	cmp	r3, #48	@ 0x30
 8003610:	d0f8      	beq.n	8003604 <_dtoa_r+0x61c>
 8003612:	4647      	mov	r7, r8
 8003614:	e03b      	b.n	800368e <_dtoa_r+0x6a6>
 8003616:	4b9e      	ldr	r3, [pc, #632]	@ (8003890 <_dtoa_r+0x8a8>)
 8003618:	f7fc ff5e 	bl	80004d8 <__aeabi_dmul>
 800361c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003620:	e7bc      	b.n	800359c <_dtoa_r+0x5b4>
 8003622:	4656      	mov	r6, sl
 8003624:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8003628:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800362c:	4620      	mov	r0, r4
 800362e:	4629      	mov	r1, r5
 8003630:	f7fd f87c 	bl	800072c <__aeabi_ddiv>
 8003634:	f7fd fa00 	bl	8000a38 <__aeabi_d2iz>
 8003638:	4680      	mov	r8, r0
 800363a:	f7fc fee3 	bl	8000404 <__aeabi_i2d>
 800363e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003642:	f7fc ff49 	bl	80004d8 <__aeabi_dmul>
 8003646:	4602      	mov	r2, r0
 8003648:	460b      	mov	r3, r1
 800364a:	4620      	mov	r0, r4
 800364c:	4629      	mov	r1, r5
 800364e:	f7fc fd8b 	bl	8000168 <__aeabi_dsub>
 8003652:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003656:	9d08      	ldr	r5, [sp, #32]
 8003658:	f806 4b01 	strb.w	r4, [r6], #1
 800365c:	eba6 040a 	sub.w	r4, r6, sl
 8003660:	42a5      	cmp	r5, r4
 8003662:	4602      	mov	r2, r0
 8003664:	460b      	mov	r3, r1
 8003666:	d133      	bne.n	80036d0 <_dtoa_r+0x6e8>
 8003668:	f7fc fd80 	bl	800016c <__adddf3>
 800366c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003670:	4604      	mov	r4, r0
 8003672:	460d      	mov	r5, r1
 8003674:	f7fd f9c0 	bl	80009f8 <__aeabi_dcmpgt>
 8003678:	b9c0      	cbnz	r0, 80036ac <_dtoa_r+0x6c4>
 800367a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800367e:	4620      	mov	r0, r4
 8003680:	4629      	mov	r1, r5
 8003682:	f7fd f991 	bl	80009a8 <__aeabi_dcmpeq>
 8003686:	b110      	cbz	r0, 800368e <_dtoa_r+0x6a6>
 8003688:	f018 0f01 	tst.w	r8, #1
 800368c:	d10e      	bne.n	80036ac <_dtoa_r+0x6c4>
 800368e:	4648      	mov	r0, r9
 8003690:	9903      	ldr	r1, [sp, #12]
 8003692:	f000 fbbb 	bl	8003e0c <_Bfree>
 8003696:	2300      	movs	r3, #0
 8003698:	7033      	strb	r3, [r6, #0]
 800369a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800369c:	3701      	adds	r7, #1
 800369e:	601f      	str	r7, [r3, #0]
 80036a0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 824b 	beq.w	8003b3e <_dtoa_r+0xb56>
 80036a8:	601e      	str	r6, [r3, #0]
 80036aa:	e248      	b.n	8003b3e <_dtoa_r+0xb56>
 80036ac:	46b8      	mov	r8, r7
 80036ae:	4633      	mov	r3, r6
 80036b0:	461e      	mov	r6, r3
 80036b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80036b6:	2a39      	cmp	r2, #57	@ 0x39
 80036b8:	d106      	bne.n	80036c8 <_dtoa_r+0x6e0>
 80036ba:	459a      	cmp	sl, r3
 80036bc:	d1f8      	bne.n	80036b0 <_dtoa_r+0x6c8>
 80036be:	2230      	movs	r2, #48	@ 0x30
 80036c0:	f108 0801 	add.w	r8, r8, #1
 80036c4:	f88a 2000 	strb.w	r2, [sl]
 80036c8:	781a      	ldrb	r2, [r3, #0]
 80036ca:	3201      	adds	r2, #1
 80036cc:	701a      	strb	r2, [r3, #0]
 80036ce:	e7a0      	b.n	8003612 <_dtoa_r+0x62a>
 80036d0:	2200      	movs	r2, #0
 80036d2:	4b6f      	ldr	r3, [pc, #444]	@ (8003890 <_dtoa_r+0x8a8>)
 80036d4:	f7fc ff00 	bl	80004d8 <__aeabi_dmul>
 80036d8:	2200      	movs	r2, #0
 80036da:	2300      	movs	r3, #0
 80036dc:	4604      	mov	r4, r0
 80036de:	460d      	mov	r5, r1
 80036e0:	f7fd f962 	bl	80009a8 <__aeabi_dcmpeq>
 80036e4:	2800      	cmp	r0, #0
 80036e6:	d09f      	beq.n	8003628 <_dtoa_r+0x640>
 80036e8:	e7d1      	b.n	800368e <_dtoa_r+0x6a6>
 80036ea:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80036ec:	2a00      	cmp	r2, #0
 80036ee:	f000 80ea 	beq.w	80038c6 <_dtoa_r+0x8de>
 80036f2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80036f4:	2a01      	cmp	r2, #1
 80036f6:	f300 80cd 	bgt.w	8003894 <_dtoa_r+0x8ac>
 80036fa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80036fc:	2a00      	cmp	r2, #0
 80036fe:	f000 80c1 	beq.w	8003884 <_dtoa_r+0x89c>
 8003702:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003706:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003708:	9e04      	ldr	r6, [sp, #16]
 800370a:	9a04      	ldr	r2, [sp, #16]
 800370c:	2101      	movs	r1, #1
 800370e:	441a      	add	r2, r3
 8003710:	9204      	str	r2, [sp, #16]
 8003712:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003714:	4648      	mov	r0, r9
 8003716:	441a      	add	r2, r3
 8003718:	9209      	str	r2, [sp, #36]	@ 0x24
 800371a:	f000 fc2b 	bl	8003f74 <__i2b>
 800371e:	4605      	mov	r5, r0
 8003720:	b166      	cbz	r6, 800373c <_dtoa_r+0x754>
 8003722:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003724:	2b00      	cmp	r3, #0
 8003726:	dd09      	ble.n	800373c <_dtoa_r+0x754>
 8003728:	42b3      	cmp	r3, r6
 800372a:	bfa8      	it	ge
 800372c:	4633      	movge	r3, r6
 800372e:	9a04      	ldr	r2, [sp, #16]
 8003730:	1af6      	subs	r6, r6, r3
 8003732:	1ad2      	subs	r2, r2, r3
 8003734:	9204      	str	r2, [sp, #16]
 8003736:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	9309      	str	r3, [sp, #36]	@ 0x24
 800373c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800373e:	b30b      	cbz	r3, 8003784 <_dtoa_r+0x79c>
 8003740:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003742:	2b00      	cmp	r3, #0
 8003744:	f000 80c6 	beq.w	80038d4 <_dtoa_r+0x8ec>
 8003748:	2c00      	cmp	r4, #0
 800374a:	f000 80c0 	beq.w	80038ce <_dtoa_r+0x8e6>
 800374e:	4629      	mov	r1, r5
 8003750:	4622      	mov	r2, r4
 8003752:	4648      	mov	r0, r9
 8003754:	f000 fcc6 	bl	80040e4 <__pow5mult>
 8003758:	9a03      	ldr	r2, [sp, #12]
 800375a:	4601      	mov	r1, r0
 800375c:	4605      	mov	r5, r0
 800375e:	4648      	mov	r0, r9
 8003760:	f000 fc1e 	bl	8003fa0 <__multiply>
 8003764:	9903      	ldr	r1, [sp, #12]
 8003766:	4680      	mov	r8, r0
 8003768:	4648      	mov	r0, r9
 800376a:	f000 fb4f 	bl	8003e0c <_Bfree>
 800376e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003770:	1b1b      	subs	r3, r3, r4
 8003772:	930a      	str	r3, [sp, #40]	@ 0x28
 8003774:	f000 80b1 	beq.w	80038da <_dtoa_r+0x8f2>
 8003778:	4641      	mov	r1, r8
 800377a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800377c:	4648      	mov	r0, r9
 800377e:	f000 fcb1 	bl	80040e4 <__pow5mult>
 8003782:	9003      	str	r0, [sp, #12]
 8003784:	2101      	movs	r1, #1
 8003786:	4648      	mov	r0, r9
 8003788:	f000 fbf4 	bl	8003f74 <__i2b>
 800378c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800378e:	4604      	mov	r4, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	f000 81d8 	beq.w	8003b46 <_dtoa_r+0xb5e>
 8003796:	461a      	mov	r2, r3
 8003798:	4601      	mov	r1, r0
 800379a:	4648      	mov	r0, r9
 800379c:	f000 fca2 	bl	80040e4 <__pow5mult>
 80037a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80037a2:	4604      	mov	r4, r0
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	f300 809f 	bgt.w	80038e8 <_dtoa_r+0x900>
 80037aa:	9b06      	ldr	r3, [sp, #24]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	f040 8097 	bne.w	80038e0 <_dtoa_r+0x8f8>
 80037b2:	9b07      	ldr	r3, [sp, #28]
 80037b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	f040 8093 	bne.w	80038e4 <_dtoa_r+0x8fc>
 80037be:	9b07      	ldr	r3, [sp, #28]
 80037c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037c4:	0d1b      	lsrs	r3, r3, #20
 80037c6:	051b      	lsls	r3, r3, #20
 80037c8:	b133      	cbz	r3, 80037d8 <_dtoa_r+0x7f0>
 80037ca:	9b04      	ldr	r3, [sp, #16]
 80037cc:	3301      	adds	r3, #1
 80037ce:	9304      	str	r3, [sp, #16]
 80037d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80037d2:	3301      	adds	r3, #1
 80037d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80037d6:	2301      	movs	r3, #1
 80037d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80037da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 81b8 	beq.w	8003b52 <_dtoa_r+0xb6a>
 80037e2:	6923      	ldr	r3, [r4, #16]
 80037e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80037e8:	6918      	ldr	r0, [r3, #16]
 80037ea:	f000 fb77 	bl	8003edc <__hi0bits>
 80037ee:	f1c0 0020 	rsb	r0, r0, #32
 80037f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80037f4:	4418      	add	r0, r3
 80037f6:	f010 001f 	ands.w	r0, r0, #31
 80037fa:	f000 8082 	beq.w	8003902 <_dtoa_r+0x91a>
 80037fe:	f1c0 0320 	rsb	r3, r0, #32
 8003802:	2b04      	cmp	r3, #4
 8003804:	dd73      	ble.n	80038ee <_dtoa_r+0x906>
 8003806:	9b04      	ldr	r3, [sp, #16]
 8003808:	f1c0 001c 	rsb	r0, r0, #28
 800380c:	4403      	add	r3, r0
 800380e:	9304      	str	r3, [sp, #16]
 8003810:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003812:	4406      	add	r6, r0
 8003814:	4403      	add	r3, r0
 8003816:	9309      	str	r3, [sp, #36]	@ 0x24
 8003818:	9b04      	ldr	r3, [sp, #16]
 800381a:	2b00      	cmp	r3, #0
 800381c:	dd05      	ble.n	800382a <_dtoa_r+0x842>
 800381e:	461a      	mov	r2, r3
 8003820:	4648      	mov	r0, r9
 8003822:	9903      	ldr	r1, [sp, #12]
 8003824:	f000 fcb8 	bl	8004198 <__lshift>
 8003828:	9003      	str	r0, [sp, #12]
 800382a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800382c:	2b00      	cmp	r3, #0
 800382e:	dd05      	ble.n	800383c <_dtoa_r+0x854>
 8003830:	4621      	mov	r1, r4
 8003832:	461a      	mov	r2, r3
 8003834:	4648      	mov	r0, r9
 8003836:	f000 fcaf 	bl	8004198 <__lshift>
 800383a:	4604      	mov	r4, r0
 800383c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800383e:	2b00      	cmp	r3, #0
 8003840:	d061      	beq.n	8003906 <_dtoa_r+0x91e>
 8003842:	4621      	mov	r1, r4
 8003844:	9803      	ldr	r0, [sp, #12]
 8003846:	f000 fd13 	bl	8004270 <__mcmp>
 800384a:	2800      	cmp	r0, #0
 800384c:	da5b      	bge.n	8003906 <_dtoa_r+0x91e>
 800384e:	2300      	movs	r3, #0
 8003850:	220a      	movs	r2, #10
 8003852:	4648      	mov	r0, r9
 8003854:	9903      	ldr	r1, [sp, #12]
 8003856:	f000 fafb 	bl	8003e50 <__multadd>
 800385a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800385c:	f107 38ff 	add.w	r8, r7, #4294967295
 8003860:	9003      	str	r0, [sp, #12]
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 8177 	beq.w	8003b56 <_dtoa_r+0xb6e>
 8003868:	4629      	mov	r1, r5
 800386a:	2300      	movs	r3, #0
 800386c:	220a      	movs	r2, #10
 800386e:	4648      	mov	r0, r9
 8003870:	f000 faee 	bl	8003e50 <__multadd>
 8003874:	f1bb 0f00 	cmp.w	fp, #0
 8003878:	4605      	mov	r5, r0
 800387a:	dc6f      	bgt.n	800395c <_dtoa_r+0x974>
 800387c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800387e:	2b02      	cmp	r3, #2
 8003880:	dc49      	bgt.n	8003916 <_dtoa_r+0x92e>
 8003882:	e06b      	b.n	800395c <_dtoa_r+0x974>
 8003884:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003886:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800388a:	e73c      	b.n	8003706 <_dtoa_r+0x71e>
 800388c:	3fe00000 	.word	0x3fe00000
 8003890:	40240000 	.word	0x40240000
 8003894:	9b08      	ldr	r3, [sp, #32]
 8003896:	1e5c      	subs	r4, r3, #1
 8003898:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800389a:	42a3      	cmp	r3, r4
 800389c:	db09      	blt.n	80038b2 <_dtoa_r+0x8ca>
 800389e:	1b1c      	subs	r4, r3, r4
 80038a0:	9b08      	ldr	r3, [sp, #32]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f6bf af30 	bge.w	8003708 <_dtoa_r+0x720>
 80038a8:	9b04      	ldr	r3, [sp, #16]
 80038aa:	9a08      	ldr	r2, [sp, #32]
 80038ac:	1a9e      	subs	r6, r3, r2
 80038ae:	2300      	movs	r3, #0
 80038b0:	e72b      	b.n	800370a <_dtoa_r+0x722>
 80038b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80038b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80038b6:	1ae3      	subs	r3, r4, r3
 80038b8:	441a      	add	r2, r3
 80038ba:	940a      	str	r4, [sp, #40]	@ 0x28
 80038bc:	9e04      	ldr	r6, [sp, #16]
 80038be:	2400      	movs	r4, #0
 80038c0:	9b08      	ldr	r3, [sp, #32]
 80038c2:	920e      	str	r2, [sp, #56]	@ 0x38
 80038c4:	e721      	b.n	800370a <_dtoa_r+0x722>
 80038c6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80038c8:	9e04      	ldr	r6, [sp, #16]
 80038ca:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80038cc:	e728      	b.n	8003720 <_dtoa_r+0x738>
 80038ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80038d2:	e751      	b.n	8003778 <_dtoa_r+0x790>
 80038d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80038d6:	9903      	ldr	r1, [sp, #12]
 80038d8:	e750      	b.n	800377c <_dtoa_r+0x794>
 80038da:	f8cd 800c 	str.w	r8, [sp, #12]
 80038de:	e751      	b.n	8003784 <_dtoa_r+0x79c>
 80038e0:	2300      	movs	r3, #0
 80038e2:	e779      	b.n	80037d8 <_dtoa_r+0x7f0>
 80038e4:	9b06      	ldr	r3, [sp, #24]
 80038e6:	e777      	b.n	80037d8 <_dtoa_r+0x7f0>
 80038e8:	2300      	movs	r3, #0
 80038ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80038ec:	e779      	b.n	80037e2 <_dtoa_r+0x7fa>
 80038ee:	d093      	beq.n	8003818 <_dtoa_r+0x830>
 80038f0:	9a04      	ldr	r2, [sp, #16]
 80038f2:	331c      	adds	r3, #28
 80038f4:	441a      	add	r2, r3
 80038f6:	9204      	str	r2, [sp, #16]
 80038f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80038fa:	441e      	add	r6, r3
 80038fc:	441a      	add	r2, r3
 80038fe:	9209      	str	r2, [sp, #36]	@ 0x24
 8003900:	e78a      	b.n	8003818 <_dtoa_r+0x830>
 8003902:	4603      	mov	r3, r0
 8003904:	e7f4      	b.n	80038f0 <_dtoa_r+0x908>
 8003906:	9b08      	ldr	r3, [sp, #32]
 8003908:	46b8      	mov	r8, r7
 800390a:	2b00      	cmp	r3, #0
 800390c:	dc20      	bgt.n	8003950 <_dtoa_r+0x968>
 800390e:	469b      	mov	fp, r3
 8003910:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003912:	2b02      	cmp	r3, #2
 8003914:	dd1e      	ble.n	8003954 <_dtoa_r+0x96c>
 8003916:	f1bb 0f00 	cmp.w	fp, #0
 800391a:	f47f adb1 	bne.w	8003480 <_dtoa_r+0x498>
 800391e:	4621      	mov	r1, r4
 8003920:	465b      	mov	r3, fp
 8003922:	2205      	movs	r2, #5
 8003924:	4648      	mov	r0, r9
 8003926:	f000 fa93 	bl	8003e50 <__multadd>
 800392a:	4601      	mov	r1, r0
 800392c:	4604      	mov	r4, r0
 800392e:	9803      	ldr	r0, [sp, #12]
 8003930:	f000 fc9e 	bl	8004270 <__mcmp>
 8003934:	2800      	cmp	r0, #0
 8003936:	f77f ada3 	ble.w	8003480 <_dtoa_r+0x498>
 800393a:	4656      	mov	r6, sl
 800393c:	2331      	movs	r3, #49	@ 0x31
 800393e:	f108 0801 	add.w	r8, r8, #1
 8003942:	f806 3b01 	strb.w	r3, [r6], #1
 8003946:	e59f      	b.n	8003488 <_dtoa_r+0x4a0>
 8003948:	46b8      	mov	r8, r7
 800394a:	9c08      	ldr	r4, [sp, #32]
 800394c:	4625      	mov	r5, r4
 800394e:	e7f4      	b.n	800393a <_dtoa_r+0x952>
 8003950:	f8dd b020 	ldr.w	fp, [sp, #32]
 8003954:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003956:	2b00      	cmp	r3, #0
 8003958:	f000 8101 	beq.w	8003b5e <_dtoa_r+0xb76>
 800395c:	2e00      	cmp	r6, #0
 800395e:	dd05      	ble.n	800396c <_dtoa_r+0x984>
 8003960:	4629      	mov	r1, r5
 8003962:	4632      	mov	r2, r6
 8003964:	4648      	mov	r0, r9
 8003966:	f000 fc17 	bl	8004198 <__lshift>
 800396a:	4605      	mov	r5, r0
 800396c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800396e:	2b00      	cmp	r3, #0
 8003970:	d05c      	beq.n	8003a2c <_dtoa_r+0xa44>
 8003972:	4648      	mov	r0, r9
 8003974:	6869      	ldr	r1, [r5, #4]
 8003976:	f000 fa09 	bl	8003d8c <_Balloc>
 800397a:	4606      	mov	r6, r0
 800397c:	b928      	cbnz	r0, 800398a <_dtoa_r+0x9a2>
 800397e:	4602      	mov	r2, r0
 8003980:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8003984:	4b80      	ldr	r3, [pc, #512]	@ (8003b88 <_dtoa_r+0xba0>)
 8003986:	f7ff bb43 	b.w	8003010 <_dtoa_r+0x28>
 800398a:	692a      	ldr	r2, [r5, #16]
 800398c:	f105 010c 	add.w	r1, r5, #12
 8003990:	3202      	adds	r2, #2
 8003992:	0092      	lsls	r2, r2, #2
 8003994:	300c      	adds	r0, #12
 8003996:	f000 ff9d 	bl	80048d4 <memcpy>
 800399a:	2201      	movs	r2, #1
 800399c:	4631      	mov	r1, r6
 800399e:	4648      	mov	r0, r9
 80039a0:	f000 fbfa 	bl	8004198 <__lshift>
 80039a4:	462f      	mov	r7, r5
 80039a6:	4605      	mov	r5, r0
 80039a8:	f10a 0301 	add.w	r3, sl, #1
 80039ac:	9304      	str	r3, [sp, #16]
 80039ae:	eb0a 030b 	add.w	r3, sl, fp
 80039b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80039b4:	9b06      	ldr	r3, [sp, #24]
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80039bc:	9b04      	ldr	r3, [sp, #16]
 80039be:	4621      	mov	r1, r4
 80039c0:	9803      	ldr	r0, [sp, #12]
 80039c2:	f103 3bff 	add.w	fp, r3, #4294967295
 80039c6:	f7ff fa84 	bl	8002ed2 <quorem>
 80039ca:	4603      	mov	r3, r0
 80039cc:	4639      	mov	r1, r7
 80039ce:	3330      	adds	r3, #48	@ 0x30
 80039d0:	9006      	str	r0, [sp, #24]
 80039d2:	9803      	ldr	r0, [sp, #12]
 80039d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80039d6:	f000 fc4b 	bl	8004270 <__mcmp>
 80039da:	462a      	mov	r2, r5
 80039dc:	9008      	str	r0, [sp, #32]
 80039de:	4621      	mov	r1, r4
 80039e0:	4648      	mov	r0, r9
 80039e2:	f000 fc61 	bl	80042a8 <__mdiff>
 80039e6:	68c2      	ldr	r2, [r0, #12]
 80039e8:	4606      	mov	r6, r0
 80039ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80039ec:	bb02      	cbnz	r2, 8003a30 <_dtoa_r+0xa48>
 80039ee:	4601      	mov	r1, r0
 80039f0:	9803      	ldr	r0, [sp, #12]
 80039f2:	f000 fc3d 	bl	8004270 <__mcmp>
 80039f6:	4602      	mov	r2, r0
 80039f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80039fa:	4631      	mov	r1, r6
 80039fc:	4648      	mov	r0, r9
 80039fe:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8003a02:	f000 fa03 	bl	8003e0c <_Bfree>
 8003a06:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003a08:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003a0a:	9e04      	ldr	r6, [sp, #16]
 8003a0c:	ea42 0103 	orr.w	r1, r2, r3
 8003a10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a12:	4319      	orrs	r1, r3
 8003a14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003a16:	d10d      	bne.n	8003a34 <_dtoa_r+0xa4c>
 8003a18:	2b39      	cmp	r3, #57	@ 0x39
 8003a1a:	d027      	beq.n	8003a6c <_dtoa_r+0xa84>
 8003a1c:	9a08      	ldr	r2, [sp, #32]
 8003a1e:	2a00      	cmp	r2, #0
 8003a20:	dd01      	ble.n	8003a26 <_dtoa_r+0xa3e>
 8003a22:	9b06      	ldr	r3, [sp, #24]
 8003a24:	3331      	adds	r3, #49	@ 0x31
 8003a26:	f88b 3000 	strb.w	r3, [fp]
 8003a2a:	e52e      	b.n	800348a <_dtoa_r+0x4a2>
 8003a2c:	4628      	mov	r0, r5
 8003a2e:	e7b9      	b.n	80039a4 <_dtoa_r+0x9bc>
 8003a30:	2201      	movs	r2, #1
 8003a32:	e7e2      	b.n	80039fa <_dtoa_r+0xa12>
 8003a34:	9908      	ldr	r1, [sp, #32]
 8003a36:	2900      	cmp	r1, #0
 8003a38:	db04      	blt.n	8003a44 <_dtoa_r+0xa5c>
 8003a3a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8003a3c:	4301      	orrs	r1, r0
 8003a3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003a40:	4301      	orrs	r1, r0
 8003a42:	d120      	bne.n	8003a86 <_dtoa_r+0xa9e>
 8003a44:	2a00      	cmp	r2, #0
 8003a46:	ddee      	ble.n	8003a26 <_dtoa_r+0xa3e>
 8003a48:	2201      	movs	r2, #1
 8003a4a:	9903      	ldr	r1, [sp, #12]
 8003a4c:	4648      	mov	r0, r9
 8003a4e:	9304      	str	r3, [sp, #16]
 8003a50:	f000 fba2 	bl	8004198 <__lshift>
 8003a54:	4621      	mov	r1, r4
 8003a56:	9003      	str	r0, [sp, #12]
 8003a58:	f000 fc0a 	bl	8004270 <__mcmp>
 8003a5c:	2800      	cmp	r0, #0
 8003a5e:	9b04      	ldr	r3, [sp, #16]
 8003a60:	dc02      	bgt.n	8003a68 <_dtoa_r+0xa80>
 8003a62:	d1e0      	bne.n	8003a26 <_dtoa_r+0xa3e>
 8003a64:	07da      	lsls	r2, r3, #31
 8003a66:	d5de      	bpl.n	8003a26 <_dtoa_r+0xa3e>
 8003a68:	2b39      	cmp	r3, #57	@ 0x39
 8003a6a:	d1da      	bne.n	8003a22 <_dtoa_r+0xa3a>
 8003a6c:	2339      	movs	r3, #57	@ 0x39
 8003a6e:	f88b 3000 	strb.w	r3, [fp]
 8003a72:	4633      	mov	r3, r6
 8003a74:	461e      	mov	r6, r3
 8003a76:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	2a39      	cmp	r2, #57	@ 0x39
 8003a7e:	d04e      	beq.n	8003b1e <_dtoa_r+0xb36>
 8003a80:	3201      	adds	r2, #1
 8003a82:	701a      	strb	r2, [r3, #0]
 8003a84:	e501      	b.n	800348a <_dtoa_r+0x4a2>
 8003a86:	2a00      	cmp	r2, #0
 8003a88:	dd03      	ble.n	8003a92 <_dtoa_r+0xaaa>
 8003a8a:	2b39      	cmp	r3, #57	@ 0x39
 8003a8c:	d0ee      	beq.n	8003a6c <_dtoa_r+0xa84>
 8003a8e:	3301      	adds	r3, #1
 8003a90:	e7c9      	b.n	8003a26 <_dtoa_r+0xa3e>
 8003a92:	9a04      	ldr	r2, [sp, #16]
 8003a94:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003a96:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003a9a:	428a      	cmp	r2, r1
 8003a9c:	d028      	beq.n	8003af0 <_dtoa_r+0xb08>
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	220a      	movs	r2, #10
 8003aa2:	9903      	ldr	r1, [sp, #12]
 8003aa4:	4648      	mov	r0, r9
 8003aa6:	f000 f9d3 	bl	8003e50 <__multadd>
 8003aaa:	42af      	cmp	r7, r5
 8003aac:	9003      	str	r0, [sp, #12]
 8003aae:	f04f 0300 	mov.w	r3, #0
 8003ab2:	f04f 020a 	mov.w	r2, #10
 8003ab6:	4639      	mov	r1, r7
 8003ab8:	4648      	mov	r0, r9
 8003aba:	d107      	bne.n	8003acc <_dtoa_r+0xae4>
 8003abc:	f000 f9c8 	bl	8003e50 <__multadd>
 8003ac0:	4607      	mov	r7, r0
 8003ac2:	4605      	mov	r5, r0
 8003ac4:	9b04      	ldr	r3, [sp, #16]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	9304      	str	r3, [sp, #16]
 8003aca:	e777      	b.n	80039bc <_dtoa_r+0x9d4>
 8003acc:	f000 f9c0 	bl	8003e50 <__multadd>
 8003ad0:	4629      	mov	r1, r5
 8003ad2:	4607      	mov	r7, r0
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	220a      	movs	r2, #10
 8003ad8:	4648      	mov	r0, r9
 8003ada:	f000 f9b9 	bl	8003e50 <__multadd>
 8003ade:	4605      	mov	r5, r0
 8003ae0:	e7f0      	b.n	8003ac4 <_dtoa_r+0xadc>
 8003ae2:	f1bb 0f00 	cmp.w	fp, #0
 8003ae6:	bfcc      	ite	gt
 8003ae8:	465e      	movgt	r6, fp
 8003aea:	2601      	movle	r6, #1
 8003aec:	2700      	movs	r7, #0
 8003aee:	4456      	add	r6, sl
 8003af0:	2201      	movs	r2, #1
 8003af2:	9903      	ldr	r1, [sp, #12]
 8003af4:	4648      	mov	r0, r9
 8003af6:	9304      	str	r3, [sp, #16]
 8003af8:	f000 fb4e 	bl	8004198 <__lshift>
 8003afc:	4621      	mov	r1, r4
 8003afe:	9003      	str	r0, [sp, #12]
 8003b00:	f000 fbb6 	bl	8004270 <__mcmp>
 8003b04:	2800      	cmp	r0, #0
 8003b06:	dcb4      	bgt.n	8003a72 <_dtoa_r+0xa8a>
 8003b08:	d102      	bne.n	8003b10 <_dtoa_r+0xb28>
 8003b0a:	9b04      	ldr	r3, [sp, #16]
 8003b0c:	07db      	lsls	r3, r3, #31
 8003b0e:	d4b0      	bmi.n	8003a72 <_dtoa_r+0xa8a>
 8003b10:	4633      	mov	r3, r6
 8003b12:	461e      	mov	r6, r3
 8003b14:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003b18:	2a30      	cmp	r2, #48	@ 0x30
 8003b1a:	d0fa      	beq.n	8003b12 <_dtoa_r+0xb2a>
 8003b1c:	e4b5      	b.n	800348a <_dtoa_r+0x4a2>
 8003b1e:	459a      	cmp	sl, r3
 8003b20:	d1a8      	bne.n	8003a74 <_dtoa_r+0xa8c>
 8003b22:	2331      	movs	r3, #49	@ 0x31
 8003b24:	f108 0801 	add.w	r8, r8, #1
 8003b28:	f88a 3000 	strb.w	r3, [sl]
 8003b2c:	e4ad      	b.n	800348a <_dtoa_r+0x4a2>
 8003b2e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003b30:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8003b8c <_dtoa_r+0xba4>
 8003b34:	b11b      	cbz	r3, 8003b3e <_dtoa_r+0xb56>
 8003b36:	f10a 0308 	add.w	r3, sl, #8
 8003b3a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003b3c:	6013      	str	r3, [r2, #0]
 8003b3e:	4650      	mov	r0, sl
 8003b40:	b017      	add	sp, #92	@ 0x5c
 8003b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b46:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	f77f ae2e 	ble.w	80037aa <_dtoa_r+0x7c2>
 8003b4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003b50:	930a      	str	r3, [sp, #40]	@ 0x28
 8003b52:	2001      	movs	r0, #1
 8003b54:	e64d      	b.n	80037f2 <_dtoa_r+0x80a>
 8003b56:	f1bb 0f00 	cmp.w	fp, #0
 8003b5a:	f77f aed9 	ble.w	8003910 <_dtoa_r+0x928>
 8003b5e:	4656      	mov	r6, sl
 8003b60:	4621      	mov	r1, r4
 8003b62:	9803      	ldr	r0, [sp, #12]
 8003b64:	f7ff f9b5 	bl	8002ed2 <quorem>
 8003b68:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8003b6c:	f806 3b01 	strb.w	r3, [r6], #1
 8003b70:	eba6 020a 	sub.w	r2, r6, sl
 8003b74:	4593      	cmp	fp, r2
 8003b76:	ddb4      	ble.n	8003ae2 <_dtoa_r+0xafa>
 8003b78:	2300      	movs	r3, #0
 8003b7a:	220a      	movs	r2, #10
 8003b7c:	4648      	mov	r0, r9
 8003b7e:	9903      	ldr	r1, [sp, #12]
 8003b80:	f000 f966 	bl	8003e50 <__multadd>
 8003b84:	9003      	str	r0, [sp, #12]
 8003b86:	e7eb      	b.n	8003b60 <_dtoa_r+0xb78>
 8003b88:	08005062 	.word	0x08005062
 8003b8c:	08004fe6 	.word	0x08004fe6

08003b90 <_free_r>:
 8003b90:	b538      	push	{r3, r4, r5, lr}
 8003b92:	4605      	mov	r5, r0
 8003b94:	2900      	cmp	r1, #0
 8003b96:	d040      	beq.n	8003c1a <_free_r+0x8a>
 8003b98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b9c:	1f0c      	subs	r4, r1, #4
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	bfb8      	it	lt
 8003ba2:	18e4      	addlt	r4, r4, r3
 8003ba4:	f000 f8e6 	bl	8003d74 <__malloc_lock>
 8003ba8:	4a1c      	ldr	r2, [pc, #112]	@ (8003c1c <_free_r+0x8c>)
 8003baa:	6813      	ldr	r3, [r2, #0]
 8003bac:	b933      	cbnz	r3, 8003bbc <_free_r+0x2c>
 8003bae:	6063      	str	r3, [r4, #4]
 8003bb0:	6014      	str	r4, [r2, #0]
 8003bb2:	4628      	mov	r0, r5
 8003bb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003bb8:	f000 b8e2 	b.w	8003d80 <__malloc_unlock>
 8003bbc:	42a3      	cmp	r3, r4
 8003bbe:	d908      	bls.n	8003bd2 <_free_r+0x42>
 8003bc0:	6820      	ldr	r0, [r4, #0]
 8003bc2:	1821      	adds	r1, r4, r0
 8003bc4:	428b      	cmp	r3, r1
 8003bc6:	bf01      	itttt	eq
 8003bc8:	6819      	ldreq	r1, [r3, #0]
 8003bca:	685b      	ldreq	r3, [r3, #4]
 8003bcc:	1809      	addeq	r1, r1, r0
 8003bce:	6021      	streq	r1, [r4, #0]
 8003bd0:	e7ed      	b.n	8003bae <_free_r+0x1e>
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	b10b      	cbz	r3, 8003bdc <_free_r+0x4c>
 8003bd8:	42a3      	cmp	r3, r4
 8003bda:	d9fa      	bls.n	8003bd2 <_free_r+0x42>
 8003bdc:	6811      	ldr	r1, [r2, #0]
 8003bde:	1850      	adds	r0, r2, r1
 8003be0:	42a0      	cmp	r0, r4
 8003be2:	d10b      	bne.n	8003bfc <_free_r+0x6c>
 8003be4:	6820      	ldr	r0, [r4, #0]
 8003be6:	4401      	add	r1, r0
 8003be8:	1850      	adds	r0, r2, r1
 8003bea:	4283      	cmp	r3, r0
 8003bec:	6011      	str	r1, [r2, #0]
 8003bee:	d1e0      	bne.n	8003bb2 <_free_r+0x22>
 8003bf0:	6818      	ldr	r0, [r3, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	4408      	add	r0, r1
 8003bf6:	6010      	str	r0, [r2, #0]
 8003bf8:	6053      	str	r3, [r2, #4]
 8003bfa:	e7da      	b.n	8003bb2 <_free_r+0x22>
 8003bfc:	d902      	bls.n	8003c04 <_free_r+0x74>
 8003bfe:	230c      	movs	r3, #12
 8003c00:	602b      	str	r3, [r5, #0]
 8003c02:	e7d6      	b.n	8003bb2 <_free_r+0x22>
 8003c04:	6820      	ldr	r0, [r4, #0]
 8003c06:	1821      	adds	r1, r4, r0
 8003c08:	428b      	cmp	r3, r1
 8003c0a:	bf01      	itttt	eq
 8003c0c:	6819      	ldreq	r1, [r3, #0]
 8003c0e:	685b      	ldreq	r3, [r3, #4]
 8003c10:	1809      	addeq	r1, r1, r0
 8003c12:	6021      	streq	r1, [r4, #0]
 8003c14:	6063      	str	r3, [r4, #4]
 8003c16:	6054      	str	r4, [r2, #4]
 8003c18:	e7cb      	b.n	8003bb2 <_free_r+0x22>
 8003c1a:	bd38      	pop	{r3, r4, r5, pc}
 8003c1c:	20000390 	.word	0x20000390

08003c20 <malloc>:
 8003c20:	4b02      	ldr	r3, [pc, #8]	@ (8003c2c <malloc+0xc>)
 8003c22:	4601      	mov	r1, r0
 8003c24:	6818      	ldr	r0, [r3, #0]
 8003c26:	f000 b825 	b.w	8003c74 <_malloc_r>
 8003c2a:	bf00      	nop
 8003c2c:	20000018 	.word	0x20000018

08003c30 <sbrk_aligned>:
 8003c30:	b570      	push	{r4, r5, r6, lr}
 8003c32:	4e0f      	ldr	r6, [pc, #60]	@ (8003c70 <sbrk_aligned+0x40>)
 8003c34:	460c      	mov	r4, r1
 8003c36:	6831      	ldr	r1, [r6, #0]
 8003c38:	4605      	mov	r5, r0
 8003c3a:	b911      	cbnz	r1, 8003c42 <sbrk_aligned+0x12>
 8003c3c:	f000 fe3a 	bl	80048b4 <_sbrk_r>
 8003c40:	6030      	str	r0, [r6, #0]
 8003c42:	4621      	mov	r1, r4
 8003c44:	4628      	mov	r0, r5
 8003c46:	f000 fe35 	bl	80048b4 <_sbrk_r>
 8003c4a:	1c43      	adds	r3, r0, #1
 8003c4c:	d103      	bne.n	8003c56 <sbrk_aligned+0x26>
 8003c4e:	f04f 34ff 	mov.w	r4, #4294967295
 8003c52:	4620      	mov	r0, r4
 8003c54:	bd70      	pop	{r4, r5, r6, pc}
 8003c56:	1cc4      	adds	r4, r0, #3
 8003c58:	f024 0403 	bic.w	r4, r4, #3
 8003c5c:	42a0      	cmp	r0, r4
 8003c5e:	d0f8      	beq.n	8003c52 <sbrk_aligned+0x22>
 8003c60:	1a21      	subs	r1, r4, r0
 8003c62:	4628      	mov	r0, r5
 8003c64:	f000 fe26 	bl	80048b4 <_sbrk_r>
 8003c68:	3001      	adds	r0, #1
 8003c6a:	d1f2      	bne.n	8003c52 <sbrk_aligned+0x22>
 8003c6c:	e7ef      	b.n	8003c4e <sbrk_aligned+0x1e>
 8003c6e:	bf00      	nop
 8003c70:	2000038c 	.word	0x2000038c

08003c74 <_malloc_r>:
 8003c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c78:	1ccd      	adds	r5, r1, #3
 8003c7a:	f025 0503 	bic.w	r5, r5, #3
 8003c7e:	3508      	adds	r5, #8
 8003c80:	2d0c      	cmp	r5, #12
 8003c82:	bf38      	it	cc
 8003c84:	250c      	movcc	r5, #12
 8003c86:	2d00      	cmp	r5, #0
 8003c88:	4606      	mov	r6, r0
 8003c8a:	db01      	blt.n	8003c90 <_malloc_r+0x1c>
 8003c8c:	42a9      	cmp	r1, r5
 8003c8e:	d904      	bls.n	8003c9a <_malloc_r+0x26>
 8003c90:	230c      	movs	r3, #12
 8003c92:	6033      	str	r3, [r6, #0]
 8003c94:	2000      	movs	r0, #0
 8003c96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003d70 <_malloc_r+0xfc>
 8003c9e:	f000 f869 	bl	8003d74 <__malloc_lock>
 8003ca2:	f8d8 3000 	ldr.w	r3, [r8]
 8003ca6:	461c      	mov	r4, r3
 8003ca8:	bb44      	cbnz	r4, 8003cfc <_malloc_r+0x88>
 8003caa:	4629      	mov	r1, r5
 8003cac:	4630      	mov	r0, r6
 8003cae:	f7ff ffbf 	bl	8003c30 <sbrk_aligned>
 8003cb2:	1c43      	adds	r3, r0, #1
 8003cb4:	4604      	mov	r4, r0
 8003cb6:	d158      	bne.n	8003d6a <_malloc_r+0xf6>
 8003cb8:	f8d8 4000 	ldr.w	r4, [r8]
 8003cbc:	4627      	mov	r7, r4
 8003cbe:	2f00      	cmp	r7, #0
 8003cc0:	d143      	bne.n	8003d4a <_malloc_r+0xd6>
 8003cc2:	2c00      	cmp	r4, #0
 8003cc4:	d04b      	beq.n	8003d5e <_malloc_r+0xea>
 8003cc6:	6823      	ldr	r3, [r4, #0]
 8003cc8:	4639      	mov	r1, r7
 8003cca:	4630      	mov	r0, r6
 8003ccc:	eb04 0903 	add.w	r9, r4, r3
 8003cd0:	f000 fdf0 	bl	80048b4 <_sbrk_r>
 8003cd4:	4581      	cmp	r9, r0
 8003cd6:	d142      	bne.n	8003d5e <_malloc_r+0xea>
 8003cd8:	6821      	ldr	r1, [r4, #0]
 8003cda:	4630      	mov	r0, r6
 8003cdc:	1a6d      	subs	r5, r5, r1
 8003cde:	4629      	mov	r1, r5
 8003ce0:	f7ff ffa6 	bl	8003c30 <sbrk_aligned>
 8003ce4:	3001      	adds	r0, #1
 8003ce6:	d03a      	beq.n	8003d5e <_malloc_r+0xea>
 8003ce8:	6823      	ldr	r3, [r4, #0]
 8003cea:	442b      	add	r3, r5
 8003cec:	6023      	str	r3, [r4, #0]
 8003cee:	f8d8 3000 	ldr.w	r3, [r8]
 8003cf2:	685a      	ldr	r2, [r3, #4]
 8003cf4:	bb62      	cbnz	r2, 8003d50 <_malloc_r+0xdc>
 8003cf6:	f8c8 7000 	str.w	r7, [r8]
 8003cfa:	e00f      	b.n	8003d1c <_malloc_r+0xa8>
 8003cfc:	6822      	ldr	r2, [r4, #0]
 8003cfe:	1b52      	subs	r2, r2, r5
 8003d00:	d420      	bmi.n	8003d44 <_malloc_r+0xd0>
 8003d02:	2a0b      	cmp	r2, #11
 8003d04:	d917      	bls.n	8003d36 <_malloc_r+0xc2>
 8003d06:	1961      	adds	r1, r4, r5
 8003d08:	42a3      	cmp	r3, r4
 8003d0a:	6025      	str	r5, [r4, #0]
 8003d0c:	bf18      	it	ne
 8003d0e:	6059      	strne	r1, [r3, #4]
 8003d10:	6863      	ldr	r3, [r4, #4]
 8003d12:	bf08      	it	eq
 8003d14:	f8c8 1000 	streq.w	r1, [r8]
 8003d18:	5162      	str	r2, [r4, r5]
 8003d1a:	604b      	str	r3, [r1, #4]
 8003d1c:	4630      	mov	r0, r6
 8003d1e:	f000 f82f 	bl	8003d80 <__malloc_unlock>
 8003d22:	f104 000b 	add.w	r0, r4, #11
 8003d26:	1d23      	adds	r3, r4, #4
 8003d28:	f020 0007 	bic.w	r0, r0, #7
 8003d2c:	1ac2      	subs	r2, r0, r3
 8003d2e:	bf1c      	itt	ne
 8003d30:	1a1b      	subne	r3, r3, r0
 8003d32:	50a3      	strne	r3, [r4, r2]
 8003d34:	e7af      	b.n	8003c96 <_malloc_r+0x22>
 8003d36:	6862      	ldr	r2, [r4, #4]
 8003d38:	42a3      	cmp	r3, r4
 8003d3a:	bf0c      	ite	eq
 8003d3c:	f8c8 2000 	streq.w	r2, [r8]
 8003d40:	605a      	strne	r2, [r3, #4]
 8003d42:	e7eb      	b.n	8003d1c <_malloc_r+0xa8>
 8003d44:	4623      	mov	r3, r4
 8003d46:	6864      	ldr	r4, [r4, #4]
 8003d48:	e7ae      	b.n	8003ca8 <_malloc_r+0x34>
 8003d4a:	463c      	mov	r4, r7
 8003d4c:	687f      	ldr	r7, [r7, #4]
 8003d4e:	e7b6      	b.n	8003cbe <_malloc_r+0x4a>
 8003d50:	461a      	mov	r2, r3
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	42a3      	cmp	r3, r4
 8003d56:	d1fb      	bne.n	8003d50 <_malloc_r+0xdc>
 8003d58:	2300      	movs	r3, #0
 8003d5a:	6053      	str	r3, [r2, #4]
 8003d5c:	e7de      	b.n	8003d1c <_malloc_r+0xa8>
 8003d5e:	230c      	movs	r3, #12
 8003d60:	4630      	mov	r0, r6
 8003d62:	6033      	str	r3, [r6, #0]
 8003d64:	f000 f80c 	bl	8003d80 <__malloc_unlock>
 8003d68:	e794      	b.n	8003c94 <_malloc_r+0x20>
 8003d6a:	6005      	str	r5, [r0, #0]
 8003d6c:	e7d6      	b.n	8003d1c <_malloc_r+0xa8>
 8003d6e:	bf00      	nop
 8003d70:	20000390 	.word	0x20000390

08003d74 <__malloc_lock>:
 8003d74:	4801      	ldr	r0, [pc, #4]	@ (8003d7c <__malloc_lock+0x8>)
 8003d76:	f7ff b89c 	b.w	8002eb2 <__retarget_lock_acquire_recursive>
 8003d7a:	bf00      	nop
 8003d7c:	20000388 	.word	0x20000388

08003d80 <__malloc_unlock>:
 8003d80:	4801      	ldr	r0, [pc, #4]	@ (8003d88 <__malloc_unlock+0x8>)
 8003d82:	f7ff b897 	b.w	8002eb4 <__retarget_lock_release_recursive>
 8003d86:	bf00      	nop
 8003d88:	20000388 	.word	0x20000388

08003d8c <_Balloc>:
 8003d8c:	b570      	push	{r4, r5, r6, lr}
 8003d8e:	69c6      	ldr	r6, [r0, #28]
 8003d90:	4604      	mov	r4, r0
 8003d92:	460d      	mov	r5, r1
 8003d94:	b976      	cbnz	r6, 8003db4 <_Balloc+0x28>
 8003d96:	2010      	movs	r0, #16
 8003d98:	f7ff ff42 	bl	8003c20 <malloc>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	61e0      	str	r0, [r4, #28]
 8003da0:	b920      	cbnz	r0, 8003dac <_Balloc+0x20>
 8003da2:	216b      	movs	r1, #107	@ 0x6b
 8003da4:	4b17      	ldr	r3, [pc, #92]	@ (8003e04 <_Balloc+0x78>)
 8003da6:	4818      	ldr	r0, [pc, #96]	@ (8003e08 <_Balloc+0x7c>)
 8003da8:	f000 fda2 	bl	80048f0 <__assert_func>
 8003dac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003db0:	6006      	str	r6, [r0, #0]
 8003db2:	60c6      	str	r6, [r0, #12]
 8003db4:	69e6      	ldr	r6, [r4, #28]
 8003db6:	68f3      	ldr	r3, [r6, #12]
 8003db8:	b183      	cbz	r3, 8003ddc <_Balloc+0x50>
 8003dba:	69e3      	ldr	r3, [r4, #28]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003dc2:	b9b8      	cbnz	r0, 8003df4 <_Balloc+0x68>
 8003dc4:	2101      	movs	r1, #1
 8003dc6:	fa01 f605 	lsl.w	r6, r1, r5
 8003dca:	1d72      	adds	r2, r6, #5
 8003dcc:	4620      	mov	r0, r4
 8003dce:	0092      	lsls	r2, r2, #2
 8003dd0:	f000 fdac 	bl	800492c <_calloc_r>
 8003dd4:	b160      	cbz	r0, 8003df0 <_Balloc+0x64>
 8003dd6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003dda:	e00e      	b.n	8003dfa <_Balloc+0x6e>
 8003ddc:	2221      	movs	r2, #33	@ 0x21
 8003dde:	2104      	movs	r1, #4
 8003de0:	4620      	mov	r0, r4
 8003de2:	f000 fda3 	bl	800492c <_calloc_r>
 8003de6:	69e3      	ldr	r3, [r4, #28]
 8003de8:	60f0      	str	r0, [r6, #12]
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1e4      	bne.n	8003dba <_Balloc+0x2e>
 8003df0:	2000      	movs	r0, #0
 8003df2:	bd70      	pop	{r4, r5, r6, pc}
 8003df4:	6802      	ldr	r2, [r0, #0]
 8003df6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003e00:	e7f7      	b.n	8003df2 <_Balloc+0x66>
 8003e02:	bf00      	nop
 8003e04:	08004ff3 	.word	0x08004ff3
 8003e08:	08005073 	.word	0x08005073

08003e0c <_Bfree>:
 8003e0c:	b570      	push	{r4, r5, r6, lr}
 8003e0e:	69c6      	ldr	r6, [r0, #28]
 8003e10:	4605      	mov	r5, r0
 8003e12:	460c      	mov	r4, r1
 8003e14:	b976      	cbnz	r6, 8003e34 <_Bfree+0x28>
 8003e16:	2010      	movs	r0, #16
 8003e18:	f7ff ff02 	bl	8003c20 <malloc>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	61e8      	str	r0, [r5, #28]
 8003e20:	b920      	cbnz	r0, 8003e2c <_Bfree+0x20>
 8003e22:	218f      	movs	r1, #143	@ 0x8f
 8003e24:	4b08      	ldr	r3, [pc, #32]	@ (8003e48 <_Bfree+0x3c>)
 8003e26:	4809      	ldr	r0, [pc, #36]	@ (8003e4c <_Bfree+0x40>)
 8003e28:	f000 fd62 	bl	80048f0 <__assert_func>
 8003e2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003e30:	6006      	str	r6, [r0, #0]
 8003e32:	60c6      	str	r6, [r0, #12]
 8003e34:	b13c      	cbz	r4, 8003e46 <_Bfree+0x3a>
 8003e36:	69eb      	ldr	r3, [r5, #28]
 8003e38:	6862      	ldr	r2, [r4, #4]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003e40:	6021      	str	r1, [r4, #0]
 8003e42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003e46:	bd70      	pop	{r4, r5, r6, pc}
 8003e48:	08004ff3 	.word	0x08004ff3
 8003e4c:	08005073 	.word	0x08005073

08003e50 <__multadd>:
 8003e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e54:	4607      	mov	r7, r0
 8003e56:	460c      	mov	r4, r1
 8003e58:	461e      	mov	r6, r3
 8003e5a:	2000      	movs	r0, #0
 8003e5c:	690d      	ldr	r5, [r1, #16]
 8003e5e:	f101 0c14 	add.w	ip, r1, #20
 8003e62:	f8dc 3000 	ldr.w	r3, [ip]
 8003e66:	3001      	adds	r0, #1
 8003e68:	b299      	uxth	r1, r3
 8003e6a:	fb02 6101 	mla	r1, r2, r1, r6
 8003e6e:	0c1e      	lsrs	r6, r3, #16
 8003e70:	0c0b      	lsrs	r3, r1, #16
 8003e72:	fb02 3306 	mla	r3, r2, r6, r3
 8003e76:	b289      	uxth	r1, r1
 8003e78:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003e7c:	4285      	cmp	r5, r0
 8003e7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003e82:	f84c 1b04 	str.w	r1, [ip], #4
 8003e86:	dcec      	bgt.n	8003e62 <__multadd+0x12>
 8003e88:	b30e      	cbz	r6, 8003ece <__multadd+0x7e>
 8003e8a:	68a3      	ldr	r3, [r4, #8]
 8003e8c:	42ab      	cmp	r3, r5
 8003e8e:	dc19      	bgt.n	8003ec4 <__multadd+0x74>
 8003e90:	6861      	ldr	r1, [r4, #4]
 8003e92:	4638      	mov	r0, r7
 8003e94:	3101      	adds	r1, #1
 8003e96:	f7ff ff79 	bl	8003d8c <_Balloc>
 8003e9a:	4680      	mov	r8, r0
 8003e9c:	b928      	cbnz	r0, 8003eaa <__multadd+0x5a>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	21ba      	movs	r1, #186	@ 0xba
 8003ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed4 <__multadd+0x84>)
 8003ea4:	480c      	ldr	r0, [pc, #48]	@ (8003ed8 <__multadd+0x88>)
 8003ea6:	f000 fd23 	bl	80048f0 <__assert_func>
 8003eaa:	6922      	ldr	r2, [r4, #16]
 8003eac:	f104 010c 	add.w	r1, r4, #12
 8003eb0:	3202      	adds	r2, #2
 8003eb2:	0092      	lsls	r2, r2, #2
 8003eb4:	300c      	adds	r0, #12
 8003eb6:	f000 fd0d 	bl	80048d4 <memcpy>
 8003eba:	4621      	mov	r1, r4
 8003ebc:	4638      	mov	r0, r7
 8003ebe:	f7ff ffa5 	bl	8003e0c <_Bfree>
 8003ec2:	4644      	mov	r4, r8
 8003ec4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003ec8:	3501      	adds	r5, #1
 8003eca:	615e      	str	r6, [r3, #20]
 8003ecc:	6125      	str	r5, [r4, #16]
 8003ece:	4620      	mov	r0, r4
 8003ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ed4:	08005062 	.word	0x08005062
 8003ed8:	08005073 	.word	0x08005073

08003edc <__hi0bits>:
 8003edc:	4603      	mov	r3, r0
 8003ede:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8003ee2:	bf3a      	itte	cc
 8003ee4:	0403      	lslcc	r3, r0, #16
 8003ee6:	2010      	movcc	r0, #16
 8003ee8:	2000      	movcs	r0, #0
 8003eea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003eee:	bf3c      	itt	cc
 8003ef0:	021b      	lslcc	r3, r3, #8
 8003ef2:	3008      	addcc	r0, #8
 8003ef4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ef8:	bf3c      	itt	cc
 8003efa:	011b      	lslcc	r3, r3, #4
 8003efc:	3004      	addcc	r0, #4
 8003efe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f02:	bf3c      	itt	cc
 8003f04:	009b      	lslcc	r3, r3, #2
 8003f06:	3002      	addcc	r0, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	db05      	blt.n	8003f18 <__hi0bits+0x3c>
 8003f0c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8003f10:	f100 0001 	add.w	r0, r0, #1
 8003f14:	bf08      	it	eq
 8003f16:	2020      	moveq	r0, #32
 8003f18:	4770      	bx	lr

08003f1a <__lo0bits>:
 8003f1a:	6803      	ldr	r3, [r0, #0]
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	f013 0007 	ands.w	r0, r3, #7
 8003f22:	d00b      	beq.n	8003f3c <__lo0bits+0x22>
 8003f24:	07d9      	lsls	r1, r3, #31
 8003f26:	d421      	bmi.n	8003f6c <__lo0bits+0x52>
 8003f28:	0798      	lsls	r0, r3, #30
 8003f2a:	bf49      	itett	mi
 8003f2c:	085b      	lsrmi	r3, r3, #1
 8003f2e:	089b      	lsrpl	r3, r3, #2
 8003f30:	2001      	movmi	r0, #1
 8003f32:	6013      	strmi	r3, [r2, #0]
 8003f34:	bf5c      	itt	pl
 8003f36:	2002      	movpl	r0, #2
 8003f38:	6013      	strpl	r3, [r2, #0]
 8003f3a:	4770      	bx	lr
 8003f3c:	b299      	uxth	r1, r3
 8003f3e:	b909      	cbnz	r1, 8003f44 <__lo0bits+0x2a>
 8003f40:	2010      	movs	r0, #16
 8003f42:	0c1b      	lsrs	r3, r3, #16
 8003f44:	b2d9      	uxtb	r1, r3
 8003f46:	b909      	cbnz	r1, 8003f4c <__lo0bits+0x32>
 8003f48:	3008      	adds	r0, #8
 8003f4a:	0a1b      	lsrs	r3, r3, #8
 8003f4c:	0719      	lsls	r1, r3, #28
 8003f4e:	bf04      	itt	eq
 8003f50:	091b      	lsreq	r3, r3, #4
 8003f52:	3004      	addeq	r0, #4
 8003f54:	0799      	lsls	r1, r3, #30
 8003f56:	bf04      	itt	eq
 8003f58:	089b      	lsreq	r3, r3, #2
 8003f5a:	3002      	addeq	r0, #2
 8003f5c:	07d9      	lsls	r1, r3, #31
 8003f5e:	d403      	bmi.n	8003f68 <__lo0bits+0x4e>
 8003f60:	085b      	lsrs	r3, r3, #1
 8003f62:	f100 0001 	add.w	r0, r0, #1
 8003f66:	d003      	beq.n	8003f70 <__lo0bits+0x56>
 8003f68:	6013      	str	r3, [r2, #0]
 8003f6a:	4770      	bx	lr
 8003f6c:	2000      	movs	r0, #0
 8003f6e:	4770      	bx	lr
 8003f70:	2020      	movs	r0, #32
 8003f72:	4770      	bx	lr

08003f74 <__i2b>:
 8003f74:	b510      	push	{r4, lr}
 8003f76:	460c      	mov	r4, r1
 8003f78:	2101      	movs	r1, #1
 8003f7a:	f7ff ff07 	bl	8003d8c <_Balloc>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	b928      	cbnz	r0, 8003f8e <__i2b+0x1a>
 8003f82:	f240 1145 	movw	r1, #325	@ 0x145
 8003f86:	4b04      	ldr	r3, [pc, #16]	@ (8003f98 <__i2b+0x24>)
 8003f88:	4804      	ldr	r0, [pc, #16]	@ (8003f9c <__i2b+0x28>)
 8003f8a:	f000 fcb1 	bl	80048f0 <__assert_func>
 8003f8e:	2301      	movs	r3, #1
 8003f90:	6144      	str	r4, [r0, #20]
 8003f92:	6103      	str	r3, [r0, #16]
 8003f94:	bd10      	pop	{r4, pc}
 8003f96:	bf00      	nop
 8003f98:	08005062 	.word	0x08005062
 8003f9c:	08005073 	.word	0x08005073

08003fa0 <__multiply>:
 8003fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fa4:	4617      	mov	r7, r2
 8003fa6:	690a      	ldr	r2, [r1, #16]
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	4689      	mov	r9, r1
 8003fac:	429a      	cmp	r2, r3
 8003fae:	bfa2      	ittt	ge
 8003fb0:	463b      	movge	r3, r7
 8003fb2:	460f      	movge	r7, r1
 8003fb4:	4699      	movge	r9, r3
 8003fb6:	693d      	ldr	r5, [r7, #16]
 8003fb8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	6879      	ldr	r1, [r7, #4]
 8003fc0:	eb05 060a 	add.w	r6, r5, sl
 8003fc4:	42b3      	cmp	r3, r6
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	bfb8      	it	lt
 8003fca:	3101      	addlt	r1, #1
 8003fcc:	f7ff fede 	bl	8003d8c <_Balloc>
 8003fd0:	b930      	cbnz	r0, 8003fe0 <__multiply+0x40>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8003fd8:	4b40      	ldr	r3, [pc, #256]	@ (80040dc <__multiply+0x13c>)
 8003fda:	4841      	ldr	r0, [pc, #260]	@ (80040e0 <__multiply+0x140>)
 8003fdc:	f000 fc88 	bl	80048f0 <__assert_func>
 8003fe0:	f100 0414 	add.w	r4, r0, #20
 8003fe4:	4623      	mov	r3, r4
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8003fec:	4573      	cmp	r3, lr
 8003fee:	d320      	bcc.n	8004032 <__multiply+0x92>
 8003ff0:	f107 0814 	add.w	r8, r7, #20
 8003ff4:	f109 0114 	add.w	r1, r9, #20
 8003ff8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8003ffc:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8004000:	9302      	str	r3, [sp, #8]
 8004002:	1beb      	subs	r3, r5, r7
 8004004:	3b15      	subs	r3, #21
 8004006:	f023 0303 	bic.w	r3, r3, #3
 800400a:	3304      	adds	r3, #4
 800400c:	3715      	adds	r7, #21
 800400e:	42bd      	cmp	r5, r7
 8004010:	bf38      	it	cc
 8004012:	2304      	movcc	r3, #4
 8004014:	9301      	str	r3, [sp, #4]
 8004016:	9b02      	ldr	r3, [sp, #8]
 8004018:	9103      	str	r1, [sp, #12]
 800401a:	428b      	cmp	r3, r1
 800401c:	d80c      	bhi.n	8004038 <__multiply+0x98>
 800401e:	2e00      	cmp	r6, #0
 8004020:	dd03      	ble.n	800402a <__multiply+0x8a>
 8004022:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004026:	2b00      	cmp	r3, #0
 8004028:	d055      	beq.n	80040d6 <__multiply+0x136>
 800402a:	6106      	str	r6, [r0, #16]
 800402c:	b005      	add	sp, #20
 800402e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004032:	f843 2b04 	str.w	r2, [r3], #4
 8004036:	e7d9      	b.n	8003fec <__multiply+0x4c>
 8004038:	f8b1 a000 	ldrh.w	sl, [r1]
 800403c:	f1ba 0f00 	cmp.w	sl, #0
 8004040:	d01f      	beq.n	8004082 <__multiply+0xe2>
 8004042:	46c4      	mov	ip, r8
 8004044:	46a1      	mov	r9, r4
 8004046:	2700      	movs	r7, #0
 8004048:	f85c 2b04 	ldr.w	r2, [ip], #4
 800404c:	f8d9 3000 	ldr.w	r3, [r9]
 8004050:	fa1f fb82 	uxth.w	fp, r2
 8004054:	b29b      	uxth	r3, r3
 8004056:	fb0a 330b 	mla	r3, sl, fp, r3
 800405a:	443b      	add	r3, r7
 800405c:	f8d9 7000 	ldr.w	r7, [r9]
 8004060:	0c12      	lsrs	r2, r2, #16
 8004062:	0c3f      	lsrs	r7, r7, #16
 8004064:	fb0a 7202 	mla	r2, sl, r2, r7
 8004068:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800406c:	b29b      	uxth	r3, r3
 800406e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004072:	4565      	cmp	r5, ip
 8004074:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8004078:	f849 3b04 	str.w	r3, [r9], #4
 800407c:	d8e4      	bhi.n	8004048 <__multiply+0xa8>
 800407e:	9b01      	ldr	r3, [sp, #4]
 8004080:	50e7      	str	r7, [r4, r3]
 8004082:	9b03      	ldr	r3, [sp, #12]
 8004084:	3104      	adds	r1, #4
 8004086:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800408a:	f1b9 0f00 	cmp.w	r9, #0
 800408e:	d020      	beq.n	80040d2 <__multiply+0x132>
 8004090:	4647      	mov	r7, r8
 8004092:	46a4      	mov	ip, r4
 8004094:	f04f 0a00 	mov.w	sl, #0
 8004098:	6823      	ldr	r3, [r4, #0]
 800409a:	f8b7 b000 	ldrh.w	fp, [r7]
 800409e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	fb09 220b 	mla	r2, r9, fp, r2
 80040a8:	4452      	add	r2, sl
 80040aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80040ae:	f84c 3b04 	str.w	r3, [ip], #4
 80040b2:	f857 3b04 	ldr.w	r3, [r7], #4
 80040b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80040ba:	f8bc 3000 	ldrh.w	r3, [ip]
 80040be:	42bd      	cmp	r5, r7
 80040c0:	fb09 330a 	mla	r3, r9, sl, r3
 80040c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80040c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80040cc:	d8e5      	bhi.n	800409a <__multiply+0xfa>
 80040ce:	9a01      	ldr	r2, [sp, #4]
 80040d0:	50a3      	str	r3, [r4, r2]
 80040d2:	3404      	adds	r4, #4
 80040d4:	e79f      	b.n	8004016 <__multiply+0x76>
 80040d6:	3e01      	subs	r6, #1
 80040d8:	e7a1      	b.n	800401e <__multiply+0x7e>
 80040da:	bf00      	nop
 80040dc:	08005062 	.word	0x08005062
 80040e0:	08005073 	.word	0x08005073

080040e4 <__pow5mult>:
 80040e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040e8:	4615      	mov	r5, r2
 80040ea:	f012 0203 	ands.w	r2, r2, #3
 80040ee:	4607      	mov	r7, r0
 80040f0:	460e      	mov	r6, r1
 80040f2:	d007      	beq.n	8004104 <__pow5mult+0x20>
 80040f4:	4c25      	ldr	r4, [pc, #148]	@ (800418c <__pow5mult+0xa8>)
 80040f6:	3a01      	subs	r2, #1
 80040f8:	2300      	movs	r3, #0
 80040fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80040fe:	f7ff fea7 	bl	8003e50 <__multadd>
 8004102:	4606      	mov	r6, r0
 8004104:	10ad      	asrs	r5, r5, #2
 8004106:	d03d      	beq.n	8004184 <__pow5mult+0xa0>
 8004108:	69fc      	ldr	r4, [r7, #28]
 800410a:	b97c      	cbnz	r4, 800412c <__pow5mult+0x48>
 800410c:	2010      	movs	r0, #16
 800410e:	f7ff fd87 	bl	8003c20 <malloc>
 8004112:	4602      	mov	r2, r0
 8004114:	61f8      	str	r0, [r7, #28]
 8004116:	b928      	cbnz	r0, 8004124 <__pow5mult+0x40>
 8004118:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800411c:	4b1c      	ldr	r3, [pc, #112]	@ (8004190 <__pow5mult+0xac>)
 800411e:	481d      	ldr	r0, [pc, #116]	@ (8004194 <__pow5mult+0xb0>)
 8004120:	f000 fbe6 	bl	80048f0 <__assert_func>
 8004124:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004128:	6004      	str	r4, [r0, #0]
 800412a:	60c4      	str	r4, [r0, #12]
 800412c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004130:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004134:	b94c      	cbnz	r4, 800414a <__pow5mult+0x66>
 8004136:	f240 2171 	movw	r1, #625	@ 0x271
 800413a:	4638      	mov	r0, r7
 800413c:	f7ff ff1a 	bl	8003f74 <__i2b>
 8004140:	2300      	movs	r3, #0
 8004142:	4604      	mov	r4, r0
 8004144:	f8c8 0008 	str.w	r0, [r8, #8]
 8004148:	6003      	str	r3, [r0, #0]
 800414a:	f04f 0900 	mov.w	r9, #0
 800414e:	07eb      	lsls	r3, r5, #31
 8004150:	d50a      	bpl.n	8004168 <__pow5mult+0x84>
 8004152:	4631      	mov	r1, r6
 8004154:	4622      	mov	r2, r4
 8004156:	4638      	mov	r0, r7
 8004158:	f7ff ff22 	bl	8003fa0 <__multiply>
 800415c:	4680      	mov	r8, r0
 800415e:	4631      	mov	r1, r6
 8004160:	4638      	mov	r0, r7
 8004162:	f7ff fe53 	bl	8003e0c <_Bfree>
 8004166:	4646      	mov	r6, r8
 8004168:	106d      	asrs	r5, r5, #1
 800416a:	d00b      	beq.n	8004184 <__pow5mult+0xa0>
 800416c:	6820      	ldr	r0, [r4, #0]
 800416e:	b938      	cbnz	r0, 8004180 <__pow5mult+0x9c>
 8004170:	4622      	mov	r2, r4
 8004172:	4621      	mov	r1, r4
 8004174:	4638      	mov	r0, r7
 8004176:	f7ff ff13 	bl	8003fa0 <__multiply>
 800417a:	6020      	str	r0, [r4, #0]
 800417c:	f8c0 9000 	str.w	r9, [r0]
 8004180:	4604      	mov	r4, r0
 8004182:	e7e4      	b.n	800414e <__pow5mult+0x6a>
 8004184:	4630      	mov	r0, r6
 8004186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800418a:	bf00      	nop
 800418c:	08005124 	.word	0x08005124
 8004190:	08004ff3 	.word	0x08004ff3
 8004194:	08005073 	.word	0x08005073

08004198 <__lshift>:
 8004198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800419c:	460c      	mov	r4, r1
 800419e:	4607      	mov	r7, r0
 80041a0:	4691      	mov	r9, r2
 80041a2:	6923      	ldr	r3, [r4, #16]
 80041a4:	6849      	ldr	r1, [r1, #4]
 80041a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80041aa:	68a3      	ldr	r3, [r4, #8]
 80041ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80041b0:	f108 0601 	add.w	r6, r8, #1
 80041b4:	42b3      	cmp	r3, r6
 80041b6:	db0b      	blt.n	80041d0 <__lshift+0x38>
 80041b8:	4638      	mov	r0, r7
 80041ba:	f7ff fde7 	bl	8003d8c <_Balloc>
 80041be:	4605      	mov	r5, r0
 80041c0:	b948      	cbnz	r0, 80041d6 <__lshift+0x3e>
 80041c2:	4602      	mov	r2, r0
 80041c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80041c8:	4b27      	ldr	r3, [pc, #156]	@ (8004268 <__lshift+0xd0>)
 80041ca:	4828      	ldr	r0, [pc, #160]	@ (800426c <__lshift+0xd4>)
 80041cc:	f000 fb90 	bl	80048f0 <__assert_func>
 80041d0:	3101      	adds	r1, #1
 80041d2:	005b      	lsls	r3, r3, #1
 80041d4:	e7ee      	b.n	80041b4 <__lshift+0x1c>
 80041d6:	2300      	movs	r3, #0
 80041d8:	f100 0114 	add.w	r1, r0, #20
 80041dc:	f100 0210 	add.w	r2, r0, #16
 80041e0:	4618      	mov	r0, r3
 80041e2:	4553      	cmp	r3, sl
 80041e4:	db33      	blt.n	800424e <__lshift+0xb6>
 80041e6:	6920      	ldr	r0, [r4, #16]
 80041e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80041ec:	f104 0314 	add.w	r3, r4, #20
 80041f0:	f019 091f 	ands.w	r9, r9, #31
 80041f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80041f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80041fc:	d02b      	beq.n	8004256 <__lshift+0xbe>
 80041fe:	468a      	mov	sl, r1
 8004200:	2200      	movs	r2, #0
 8004202:	f1c9 0e20 	rsb	lr, r9, #32
 8004206:	6818      	ldr	r0, [r3, #0]
 8004208:	fa00 f009 	lsl.w	r0, r0, r9
 800420c:	4310      	orrs	r0, r2
 800420e:	f84a 0b04 	str.w	r0, [sl], #4
 8004212:	f853 2b04 	ldr.w	r2, [r3], #4
 8004216:	459c      	cmp	ip, r3
 8004218:	fa22 f20e 	lsr.w	r2, r2, lr
 800421c:	d8f3      	bhi.n	8004206 <__lshift+0x6e>
 800421e:	ebac 0304 	sub.w	r3, ip, r4
 8004222:	3b15      	subs	r3, #21
 8004224:	f023 0303 	bic.w	r3, r3, #3
 8004228:	3304      	adds	r3, #4
 800422a:	f104 0015 	add.w	r0, r4, #21
 800422e:	4560      	cmp	r0, ip
 8004230:	bf88      	it	hi
 8004232:	2304      	movhi	r3, #4
 8004234:	50ca      	str	r2, [r1, r3]
 8004236:	b10a      	cbz	r2, 800423c <__lshift+0xa4>
 8004238:	f108 0602 	add.w	r6, r8, #2
 800423c:	3e01      	subs	r6, #1
 800423e:	4638      	mov	r0, r7
 8004240:	4621      	mov	r1, r4
 8004242:	612e      	str	r6, [r5, #16]
 8004244:	f7ff fde2 	bl	8003e0c <_Bfree>
 8004248:	4628      	mov	r0, r5
 800424a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800424e:	f842 0f04 	str.w	r0, [r2, #4]!
 8004252:	3301      	adds	r3, #1
 8004254:	e7c5      	b.n	80041e2 <__lshift+0x4a>
 8004256:	3904      	subs	r1, #4
 8004258:	f853 2b04 	ldr.w	r2, [r3], #4
 800425c:	459c      	cmp	ip, r3
 800425e:	f841 2f04 	str.w	r2, [r1, #4]!
 8004262:	d8f9      	bhi.n	8004258 <__lshift+0xc0>
 8004264:	e7ea      	b.n	800423c <__lshift+0xa4>
 8004266:	bf00      	nop
 8004268:	08005062 	.word	0x08005062
 800426c:	08005073 	.word	0x08005073

08004270 <__mcmp>:
 8004270:	4603      	mov	r3, r0
 8004272:	690a      	ldr	r2, [r1, #16]
 8004274:	6900      	ldr	r0, [r0, #16]
 8004276:	b530      	push	{r4, r5, lr}
 8004278:	1a80      	subs	r0, r0, r2
 800427a:	d10e      	bne.n	800429a <__mcmp+0x2a>
 800427c:	3314      	adds	r3, #20
 800427e:	3114      	adds	r1, #20
 8004280:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004284:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004288:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800428c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004290:	4295      	cmp	r5, r2
 8004292:	d003      	beq.n	800429c <__mcmp+0x2c>
 8004294:	d205      	bcs.n	80042a2 <__mcmp+0x32>
 8004296:	f04f 30ff 	mov.w	r0, #4294967295
 800429a:	bd30      	pop	{r4, r5, pc}
 800429c:	42a3      	cmp	r3, r4
 800429e:	d3f3      	bcc.n	8004288 <__mcmp+0x18>
 80042a0:	e7fb      	b.n	800429a <__mcmp+0x2a>
 80042a2:	2001      	movs	r0, #1
 80042a4:	e7f9      	b.n	800429a <__mcmp+0x2a>
	...

080042a8 <__mdiff>:
 80042a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042ac:	4689      	mov	r9, r1
 80042ae:	4606      	mov	r6, r0
 80042b0:	4611      	mov	r1, r2
 80042b2:	4648      	mov	r0, r9
 80042b4:	4614      	mov	r4, r2
 80042b6:	f7ff ffdb 	bl	8004270 <__mcmp>
 80042ba:	1e05      	subs	r5, r0, #0
 80042bc:	d112      	bne.n	80042e4 <__mdiff+0x3c>
 80042be:	4629      	mov	r1, r5
 80042c0:	4630      	mov	r0, r6
 80042c2:	f7ff fd63 	bl	8003d8c <_Balloc>
 80042c6:	4602      	mov	r2, r0
 80042c8:	b928      	cbnz	r0, 80042d6 <__mdiff+0x2e>
 80042ca:	f240 2137 	movw	r1, #567	@ 0x237
 80042ce:	4b3e      	ldr	r3, [pc, #248]	@ (80043c8 <__mdiff+0x120>)
 80042d0:	483e      	ldr	r0, [pc, #248]	@ (80043cc <__mdiff+0x124>)
 80042d2:	f000 fb0d 	bl	80048f0 <__assert_func>
 80042d6:	2301      	movs	r3, #1
 80042d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80042dc:	4610      	mov	r0, r2
 80042de:	b003      	add	sp, #12
 80042e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042e4:	bfbc      	itt	lt
 80042e6:	464b      	movlt	r3, r9
 80042e8:	46a1      	movlt	r9, r4
 80042ea:	4630      	mov	r0, r6
 80042ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80042f0:	bfba      	itte	lt
 80042f2:	461c      	movlt	r4, r3
 80042f4:	2501      	movlt	r5, #1
 80042f6:	2500      	movge	r5, #0
 80042f8:	f7ff fd48 	bl	8003d8c <_Balloc>
 80042fc:	4602      	mov	r2, r0
 80042fe:	b918      	cbnz	r0, 8004308 <__mdiff+0x60>
 8004300:	f240 2145 	movw	r1, #581	@ 0x245
 8004304:	4b30      	ldr	r3, [pc, #192]	@ (80043c8 <__mdiff+0x120>)
 8004306:	e7e3      	b.n	80042d0 <__mdiff+0x28>
 8004308:	f100 0b14 	add.w	fp, r0, #20
 800430c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004310:	f109 0310 	add.w	r3, r9, #16
 8004314:	60c5      	str	r5, [r0, #12]
 8004316:	f04f 0c00 	mov.w	ip, #0
 800431a:	f109 0514 	add.w	r5, r9, #20
 800431e:	46d9      	mov	r9, fp
 8004320:	6926      	ldr	r6, [r4, #16]
 8004322:	f104 0e14 	add.w	lr, r4, #20
 8004326:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800432a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800432e:	9301      	str	r3, [sp, #4]
 8004330:	9b01      	ldr	r3, [sp, #4]
 8004332:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004336:	f853 af04 	ldr.w	sl, [r3, #4]!
 800433a:	b281      	uxth	r1, r0
 800433c:	9301      	str	r3, [sp, #4]
 800433e:	fa1f f38a 	uxth.w	r3, sl
 8004342:	1a5b      	subs	r3, r3, r1
 8004344:	0c00      	lsrs	r0, r0, #16
 8004346:	4463      	add	r3, ip
 8004348:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800434c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004350:	b29b      	uxth	r3, r3
 8004352:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004356:	4576      	cmp	r6, lr
 8004358:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800435c:	f849 3b04 	str.w	r3, [r9], #4
 8004360:	d8e6      	bhi.n	8004330 <__mdiff+0x88>
 8004362:	1b33      	subs	r3, r6, r4
 8004364:	3b15      	subs	r3, #21
 8004366:	f023 0303 	bic.w	r3, r3, #3
 800436a:	3415      	adds	r4, #21
 800436c:	3304      	adds	r3, #4
 800436e:	42a6      	cmp	r6, r4
 8004370:	bf38      	it	cc
 8004372:	2304      	movcc	r3, #4
 8004374:	441d      	add	r5, r3
 8004376:	445b      	add	r3, fp
 8004378:	461e      	mov	r6, r3
 800437a:	462c      	mov	r4, r5
 800437c:	4544      	cmp	r4, r8
 800437e:	d30e      	bcc.n	800439e <__mdiff+0xf6>
 8004380:	f108 0103 	add.w	r1, r8, #3
 8004384:	1b49      	subs	r1, r1, r5
 8004386:	f021 0103 	bic.w	r1, r1, #3
 800438a:	3d03      	subs	r5, #3
 800438c:	45a8      	cmp	r8, r5
 800438e:	bf38      	it	cc
 8004390:	2100      	movcc	r1, #0
 8004392:	440b      	add	r3, r1
 8004394:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004398:	b199      	cbz	r1, 80043c2 <__mdiff+0x11a>
 800439a:	6117      	str	r7, [r2, #16]
 800439c:	e79e      	b.n	80042dc <__mdiff+0x34>
 800439e:	46e6      	mov	lr, ip
 80043a0:	f854 1b04 	ldr.w	r1, [r4], #4
 80043a4:	fa1f fc81 	uxth.w	ip, r1
 80043a8:	44f4      	add	ip, lr
 80043aa:	0c08      	lsrs	r0, r1, #16
 80043ac:	4471      	add	r1, lr
 80043ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80043b2:	b289      	uxth	r1, r1
 80043b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80043b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80043bc:	f846 1b04 	str.w	r1, [r6], #4
 80043c0:	e7dc      	b.n	800437c <__mdiff+0xd4>
 80043c2:	3f01      	subs	r7, #1
 80043c4:	e7e6      	b.n	8004394 <__mdiff+0xec>
 80043c6:	bf00      	nop
 80043c8:	08005062 	.word	0x08005062
 80043cc:	08005073 	.word	0x08005073

080043d0 <__d2b>:
 80043d0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80043d4:	2101      	movs	r1, #1
 80043d6:	4690      	mov	r8, r2
 80043d8:	4699      	mov	r9, r3
 80043da:	9e08      	ldr	r6, [sp, #32]
 80043dc:	f7ff fcd6 	bl	8003d8c <_Balloc>
 80043e0:	4604      	mov	r4, r0
 80043e2:	b930      	cbnz	r0, 80043f2 <__d2b+0x22>
 80043e4:	4602      	mov	r2, r0
 80043e6:	f240 310f 	movw	r1, #783	@ 0x30f
 80043ea:	4b23      	ldr	r3, [pc, #140]	@ (8004478 <__d2b+0xa8>)
 80043ec:	4823      	ldr	r0, [pc, #140]	@ (800447c <__d2b+0xac>)
 80043ee:	f000 fa7f 	bl	80048f0 <__assert_func>
 80043f2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80043f6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80043fa:	b10d      	cbz	r5, 8004400 <__d2b+0x30>
 80043fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004400:	9301      	str	r3, [sp, #4]
 8004402:	f1b8 0300 	subs.w	r3, r8, #0
 8004406:	d024      	beq.n	8004452 <__d2b+0x82>
 8004408:	4668      	mov	r0, sp
 800440a:	9300      	str	r3, [sp, #0]
 800440c:	f7ff fd85 	bl	8003f1a <__lo0bits>
 8004410:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004414:	b1d8      	cbz	r0, 800444e <__d2b+0x7e>
 8004416:	f1c0 0320 	rsb	r3, r0, #32
 800441a:	fa02 f303 	lsl.w	r3, r2, r3
 800441e:	430b      	orrs	r3, r1
 8004420:	40c2      	lsrs	r2, r0
 8004422:	6163      	str	r3, [r4, #20]
 8004424:	9201      	str	r2, [sp, #4]
 8004426:	9b01      	ldr	r3, [sp, #4]
 8004428:	2b00      	cmp	r3, #0
 800442a:	bf0c      	ite	eq
 800442c:	2201      	moveq	r2, #1
 800442e:	2202      	movne	r2, #2
 8004430:	61a3      	str	r3, [r4, #24]
 8004432:	6122      	str	r2, [r4, #16]
 8004434:	b1ad      	cbz	r5, 8004462 <__d2b+0x92>
 8004436:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800443a:	4405      	add	r5, r0
 800443c:	6035      	str	r5, [r6, #0]
 800443e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004442:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004444:	6018      	str	r0, [r3, #0]
 8004446:	4620      	mov	r0, r4
 8004448:	b002      	add	sp, #8
 800444a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800444e:	6161      	str	r1, [r4, #20]
 8004450:	e7e9      	b.n	8004426 <__d2b+0x56>
 8004452:	a801      	add	r0, sp, #4
 8004454:	f7ff fd61 	bl	8003f1a <__lo0bits>
 8004458:	9b01      	ldr	r3, [sp, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	6163      	str	r3, [r4, #20]
 800445e:	3020      	adds	r0, #32
 8004460:	e7e7      	b.n	8004432 <__d2b+0x62>
 8004462:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004466:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800446a:	6030      	str	r0, [r6, #0]
 800446c:	6918      	ldr	r0, [r3, #16]
 800446e:	f7ff fd35 	bl	8003edc <__hi0bits>
 8004472:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004476:	e7e4      	b.n	8004442 <__d2b+0x72>
 8004478:	08005062 	.word	0x08005062
 800447c:	08005073 	.word	0x08005073

08004480 <__ssputs_r>:
 8004480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004484:	461f      	mov	r7, r3
 8004486:	688e      	ldr	r6, [r1, #8]
 8004488:	4682      	mov	sl, r0
 800448a:	42be      	cmp	r6, r7
 800448c:	460c      	mov	r4, r1
 800448e:	4690      	mov	r8, r2
 8004490:	680b      	ldr	r3, [r1, #0]
 8004492:	d82d      	bhi.n	80044f0 <__ssputs_r+0x70>
 8004494:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004498:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800449c:	d026      	beq.n	80044ec <__ssputs_r+0x6c>
 800449e:	6965      	ldr	r5, [r4, #20]
 80044a0:	6909      	ldr	r1, [r1, #16]
 80044a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80044a6:	eba3 0901 	sub.w	r9, r3, r1
 80044aa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80044ae:	1c7b      	adds	r3, r7, #1
 80044b0:	444b      	add	r3, r9
 80044b2:	106d      	asrs	r5, r5, #1
 80044b4:	429d      	cmp	r5, r3
 80044b6:	bf38      	it	cc
 80044b8:	461d      	movcc	r5, r3
 80044ba:	0553      	lsls	r3, r2, #21
 80044bc:	d527      	bpl.n	800450e <__ssputs_r+0x8e>
 80044be:	4629      	mov	r1, r5
 80044c0:	f7ff fbd8 	bl	8003c74 <_malloc_r>
 80044c4:	4606      	mov	r6, r0
 80044c6:	b360      	cbz	r0, 8004522 <__ssputs_r+0xa2>
 80044c8:	464a      	mov	r2, r9
 80044ca:	6921      	ldr	r1, [r4, #16]
 80044cc:	f000 fa02 	bl	80048d4 <memcpy>
 80044d0:	89a3      	ldrh	r3, [r4, #12]
 80044d2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80044d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044da:	81a3      	strh	r3, [r4, #12]
 80044dc:	6126      	str	r6, [r4, #16]
 80044de:	444e      	add	r6, r9
 80044e0:	6026      	str	r6, [r4, #0]
 80044e2:	463e      	mov	r6, r7
 80044e4:	6165      	str	r5, [r4, #20]
 80044e6:	eba5 0509 	sub.w	r5, r5, r9
 80044ea:	60a5      	str	r5, [r4, #8]
 80044ec:	42be      	cmp	r6, r7
 80044ee:	d900      	bls.n	80044f2 <__ssputs_r+0x72>
 80044f0:	463e      	mov	r6, r7
 80044f2:	4632      	mov	r2, r6
 80044f4:	4641      	mov	r1, r8
 80044f6:	6820      	ldr	r0, [r4, #0]
 80044f8:	f000 f9c2 	bl	8004880 <memmove>
 80044fc:	2000      	movs	r0, #0
 80044fe:	68a3      	ldr	r3, [r4, #8]
 8004500:	1b9b      	subs	r3, r3, r6
 8004502:	60a3      	str	r3, [r4, #8]
 8004504:	6823      	ldr	r3, [r4, #0]
 8004506:	4433      	add	r3, r6
 8004508:	6023      	str	r3, [r4, #0]
 800450a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800450e:	462a      	mov	r2, r5
 8004510:	f000 fa32 	bl	8004978 <_realloc_r>
 8004514:	4606      	mov	r6, r0
 8004516:	2800      	cmp	r0, #0
 8004518:	d1e0      	bne.n	80044dc <__ssputs_r+0x5c>
 800451a:	4650      	mov	r0, sl
 800451c:	6921      	ldr	r1, [r4, #16]
 800451e:	f7ff fb37 	bl	8003b90 <_free_r>
 8004522:	230c      	movs	r3, #12
 8004524:	f8ca 3000 	str.w	r3, [sl]
 8004528:	89a3      	ldrh	r3, [r4, #12]
 800452a:	f04f 30ff 	mov.w	r0, #4294967295
 800452e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004532:	81a3      	strh	r3, [r4, #12]
 8004534:	e7e9      	b.n	800450a <__ssputs_r+0x8a>
	...

08004538 <_svfiprintf_r>:
 8004538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800453c:	4698      	mov	r8, r3
 800453e:	898b      	ldrh	r3, [r1, #12]
 8004540:	4607      	mov	r7, r0
 8004542:	061b      	lsls	r3, r3, #24
 8004544:	460d      	mov	r5, r1
 8004546:	4614      	mov	r4, r2
 8004548:	b09d      	sub	sp, #116	@ 0x74
 800454a:	d510      	bpl.n	800456e <_svfiprintf_r+0x36>
 800454c:	690b      	ldr	r3, [r1, #16]
 800454e:	b973      	cbnz	r3, 800456e <_svfiprintf_r+0x36>
 8004550:	2140      	movs	r1, #64	@ 0x40
 8004552:	f7ff fb8f 	bl	8003c74 <_malloc_r>
 8004556:	6028      	str	r0, [r5, #0]
 8004558:	6128      	str	r0, [r5, #16]
 800455a:	b930      	cbnz	r0, 800456a <_svfiprintf_r+0x32>
 800455c:	230c      	movs	r3, #12
 800455e:	603b      	str	r3, [r7, #0]
 8004560:	f04f 30ff 	mov.w	r0, #4294967295
 8004564:	b01d      	add	sp, #116	@ 0x74
 8004566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800456a:	2340      	movs	r3, #64	@ 0x40
 800456c:	616b      	str	r3, [r5, #20]
 800456e:	2300      	movs	r3, #0
 8004570:	9309      	str	r3, [sp, #36]	@ 0x24
 8004572:	2320      	movs	r3, #32
 8004574:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004578:	2330      	movs	r3, #48	@ 0x30
 800457a:	f04f 0901 	mov.w	r9, #1
 800457e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004582:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800471c <_svfiprintf_r+0x1e4>
 8004586:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800458a:	4623      	mov	r3, r4
 800458c:	469a      	mov	sl, r3
 800458e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004592:	b10a      	cbz	r2, 8004598 <_svfiprintf_r+0x60>
 8004594:	2a25      	cmp	r2, #37	@ 0x25
 8004596:	d1f9      	bne.n	800458c <_svfiprintf_r+0x54>
 8004598:	ebba 0b04 	subs.w	fp, sl, r4
 800459c:	d00b      	beq.n	80045b6 <_svfiprintf_r+0x7e>
 800459e:	465b      	mov	r3, fp
 80045a0:	4622      	mov	r2, r4
 80045a2:	4629      	mov	r1, r5
 80045a4:	4638      	mov	r0, r7
 80045a6:	f7ff ff6b 	bl	8004480 <__ssputs_r>
 80045aa:	3001      	adds	r0, #1
 80045ac:	f000 80a7 	beq.w	80046fe <_svfiprintf_r+0x1c6>
 80045b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80045b2:	445a      	add	r2, fp
 80045b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80045b6:	f89a 3000 	ldrb.w	r3, [sl]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	f000 809f 	beq.w	80046fe <_svfiprintf_r+0x1c6>
 80045c0:	2300      	movs	r3, #0
 80045c2:	f04f 32ff 	mov.w	r2, #4294967295
 80045c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045ca:	f10a 0a01 	add.w	sl, sl, #1
 80045ce:	9304      	str	r3, [sp, #16]
 80045d0:	9307      	str	r3, [sp, #28]
 80045d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80045d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80045d8:	4654      	mov	r4, sl
 80045da:	2205      	movs	r2, #5
 80045dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045e0:	484e      	ldr	r0, [pc, #312]	@ (800471c <_svfiprintf_r+0x1e4>)
 80045e2:	f7fe fc68 	bl	8002eb6 <memchr>
 80045e6:	9a04      	ldr	r2, [sp, #16]
 80045e8:	b9d8      	cbnz	r0, 8004622 <_svfiprintf_r+0xea>
 80045ea:	06d0      	lsls	r0, r2, #27
 80045ec:	bf44      	itt	mi
 80045ee:	2320      	movmi	r3, #32
 80045f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045f4:	0711      	lsls	r1, r2, #28
 80045f6:	bf44      	itt	mi
 80045f8:	232b      	movmi	r3, #43	@ 0x2b
 80045fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045fe:	f89a 3000 	ldrb.w	r3, [sl]
 8004602:	2b2a      	cmp	r3, #42	@ 0x2a
 8004604:	d015      	beq.n	8004632 <_svfiprintf_r+0xfa>
 8004606:	4654      	mov	r4, sl
 8004608:	2000      	movs	r0, #0
 800460a:	f04f 0c0a 	mov.w	ip, #10
 800460e:	9a07      	ldr	r2, [sp, #28]
 8004610:	4621      	mov	r1, r4
 8004612:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004616:	3b30      	subs	r3, #48	@ 0x30
 8004618:	2b09      	cmp	r3, #9
 800461a:	d94b      	bls.n	80046b4 <_svfiprintf_r+0x17c>
 800461c:	b1b0      	cbz	r0, 800464c <_svfiprintf_r+0x114>
 800461e:	9207      	str	r2, [sp, #28]
 8004620:	e014      	b.n	800464c <_svfiprintf_r+0x114>
 8004622:	eba0 0308 	sub.w	r3, r0, r8
 8004626:	fa09 f303 	lsl.w	r3, r9, r3
 800462a:	4313      	orrs	r3, r2
 800462c:	46a2      	mov	sl, r4
 800462e:	9304      	str	r3, [sp, #16]
 8004630:	e7d2      	b.n	80045d8 <_svfiprintf_r+0xa0>
 8004632:	9b03      	ldr	r3, [sp, #12]
 8004634:	1d19      	adds	r1, r3, #4
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	9103      	str	r1, [sp, #12]
 800463a:	2b00      	cmp	r3, #0
 800463c:	bfbb      	ittet	lt
 800463e:	425b      	neglt	r3, r3
 8004640:	f042 0202 	orrlt.w	r2, r2, #2
 8004644:	9307      	strge	r3, [sp, #28]
 8004646:	9307      	strlt	r3, [sp, #28]
 8004648:	bfb8      	it	lt
 800464a:	9204      	strlt	r2, [sp, #16]
 800464c:	7823      	ldrb	r3, [r4, #0]
 800464e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004650:	d10a      	bne.n	8004668 <_svfiprintf_r+0x130>
 8004652:	7863      	ldrb	r3, [r4, #1]
 8004654:	2b2a      	cmp	r3, #42	@ 0x2a
 8004656:	d132      	bne.n	80046be <_svfiprintf_r+0x186>
 8004658:	9b03      	ldr	r3, [sp, #12]
 800465a:	3402      	adds	r4, #2
 800465c:	1d1a      	adds	r2, r3, #4
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	9203      	str	r2, [sp, #12]
 8004662:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004666:	9305      	str	r3, [sp, #20]
 8004668:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004720 <_svfiprintf_r+0x1e8>
 800466c:	2203      	movs	r2, #3
 800466e:	4650      	mov	r0, sl
 8004670:	7821      	ldrb	r1, [r4, #0]
 8004672:	f7fe fc20 	bl	8002eb6 <memchr>
 8004676:	b138      	cbz	r0, 8004688 <_svfiprintf_r+0x150>
 8004678:	2240      	movs	r2, #64	@ 0x40
 800467a:	9b04      	ldr	r3, [sp, #16]
 800467c:	eba0 000a 	sub.w	r0, r0, sl
 8004680:	4082      	lsls	r2, r0
 8004682:	4313      	orrs	r3, r2
 8004684:	3401      	adds	r4, #1
 8004686:	9304      	str	r3, [sp, #16]
 8004688:	f814 1b01 	ldrb.w	r1, [r4], #1
 800468c:	2206      	movs	r2, #6
 800468e:	4825      	ldr	r0, [pc, #148]	@ (8004724 <_svfiprintf_r+0x1ec>)
 8004690:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004694:	f7fe fc0f 	bl	8002eb6 <memchr>
 8004698:	2800      	cmp	r0, #0
 800469a:	d036      	beq.n	800470a <_svfiprintf_r+0x1d2>
 800469c:	4b22      	ldr	r3, [pc, #136]	@ (8004728 <_svfiprintf_r+0x1f0>)
 800469e:	bb1b      	cbnz	r3, 80046e8 <_svfiprintf_r+0x1b0>
 80046a0:	9b03      	ldr	r3, [sp, #12]
 80046a2:	3307      	adds	r3, #7
 80046a4:	f023 0307 	bic.w	r3, r3, #7
 80046a8:	3308      	adds	r3, #8
 80046aa:	9303      	str	r3, [sp, #12]
 80046ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046ae:	4433      	add	r3, r6
 80046b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80046b2:	e76a      	b.n	800458a <_svfiprintf_r+0x52>
 80046b4:	460c      	mov	r4, r1
 80046b6:	2001      	movs	r0, #1
 80046b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80046bc:	e7a8      	b.n	8004610 <_svfiprintf_r+0xd8>
 80046be:	2300      	movs	r3, #0
 80046c0:	f04f 0c0a 	mov.w	ip, #10
 80046c4:	4619      	mov	r1, r3
 80046c6:	3401      	adds	r4, #1
 80046c8:	9305      	str	r3, [sp, #20]
 80046ca:	4620      	mov	r0, r4
 80046cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046d0:	3a30      	subs	r2, #48	@ 0x30
 80046d2:	2a09      	cmp	r2, #9
 80046d4:	d903      	bls.n	80046de <_svfiprintf_r+0x1a6>
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d0c6      	beq.n	8004668 <_svfiprintf_r+0x130>
 80046da:	9105      	str	r1, [sp, #20]
 80046dc:	e7c4      	b.n	8004668 <_svfiprintf_r+0x130>
 80046de:	4604      	mov	r4, r0
 80046e0:	2301      	movs	r3, #1
 80046e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80046e6:	e7f0      	b.n	80046ca <_svfiprintf_r+0x192>
 80046e8:	ab03      	add	r3, sp, #12
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	462a      	mov	r2, r5
 80046ee:	4638      	mov	r0, r7
 80046f0:	4b0e      	ldr	r3, [pc, #56]	@ (800472c <_svfiprintf_r+0x1f4>)
 80046f2:	a904      	add	r1, sp, #16
 80046f4:	f7fd fe7c 	bl	80023f0 <_printf_float>
 80046f8:	1c42      	adds	r2, r0, #1
 80046fa:	4606      	mov	r6, r0
 80046fc:	d1d6      	bne.n	80046ac <_svfiprintf_r+0x174>
 80046fe:	89ab      	ldrh	r3, [r5, #12]
 8004700:	065b      	lsls	r3, r3, #25
 8004702:	f53f af2d 	bmi.w	8004560 <_svfiprintf_r+0x28>
 8004706:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004708:	e72c      	b.n	8004564 <_svfiprintf_r+0x2c>
 800470a:	ab03      	add	r3, sp, #12
 800470c:	9300      	str	r3, [sp, #0]
 800470e:	462a      	mov	r2, r5
 8004710:	4638      	mov	r0, r7
 8004712:	4b06      	ldr	r3, [pc, #24]	@ (800472c <_svfiprintf_r+0x1f4>)
 8004714:	a904      	add	r1, sp, #16
 8004716:	f7fe f909 	bl	800292c <_printf_i>
 800471a:	e7ed      	b.n	80046f8 <_svfiprintf_r+0x1c0>
 800471c:	080050cc 	.word	0x080050cc
 8004720:	080050d2 	.word	0x080050d2
 8004724:	080050d6 	.word	0x080050d6
 8004728:	080023f1 	.word	0x080023f1
 800472c:	08004481 	.word	0x08004481

08004730 <__sflush_r>:
 8004730:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004736:	0716      	lsls	r6, r2, #28
 8004738:	4605      	mov	r5, r0
 800473a:	460c      	mov	r4, r1
 800473c:	d454      	bmi.n	80047e8 <__sflush_r+0xb8>
 800473e:	684b      	ldr	r3, [r1, #4]
 8004740:	2b00      	cmp	r3, #0
 8004742:	dc02      	bgt.n	800474a <__sflush_r+0x1a>
 8004744:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004746:	2b00      	cmp	r3, #0
 8004748:	dd48      	ble.n	80047dc <__sflush_r+0xac>
 800474a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800474c:	2e00      	cmp	r6, #0
 800474e:	d045      	beq.n	80047dc <__sflush_r+0xac>
 8004750:	2300      	movs	r3, #0
 8004752:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004756:	682f      	ldr	r7, [r5, #0]
 8004758:	6a21      	ldr	r1, [r4, #32]
 800475a:	602b      	str	r3, [r5, #0]
 800475c:	d030      	beq.n	80047c0 <__sflush_r+0x90>
 800475e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004760:	89a3      	ldrh	r3, [r4, #12]
 8004762:	0759      	lsls	r1, r3, #29
 8004764:	d505      	bpl.n	8004772 <__sflush_r+0x42>
 8004766:	6863      	ldr	r3, [r4, #4]
 8004768:	1ad2      	subs	r2, r2, r3
 800476a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800476c:	b10b      	cbz	r3, 8004772 <__sflush_r+0x42>
 800476e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004770:	1ad2      	subs	r2, r2, r3
 8004772:	2300      	movs	r3, #0
 8004774:	4628      	mov	r0, r5
 8004776:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004778:	6a21      	ldr	r1, [r4, #32]
 800477a:	47b0      	blx	r6
 800477c:	1c43      	adds	r3, r0, #1
 800477e:	89a3      	ldrh	r3, [r4, #12]
 8004780:	d106      	bne.n	8004790 <__sflush_r+0x60>
 8004782:	6829      	ldr	r1, [r5, #0]
 8004784:	291d      	cmp	r1, #29
 8004786:	d82b      	bhi.n	80047e0 <__sflush_r+0xb0>
 8004788:	4a28      	ldr	r2, [pc, #160]	@ (800482c <__sflush_r+0xfc>)
 800478a:	40ca      	lsrs	r2, r1
 800478c:	07d6      	lsls	r6, r2, #31
 800478e:	d527      	bpl.n	80047e0 <__sflush_r+0xb0>
 8004790:	2200      	movs	r2, #0
 8004792:	6062      	str	r2, [r4, #4]
 8004794:	6922      	ldr	r2, [r4, #16]
 8004796:	04d9      	lsls	r1, r3, #19
 8004798:	6022      	str	r2, [r4, #0]
 800479a:	d504      	bpl.n	80047a6 <__sflush_r+0x76>
 800479c:	1c42      	adds	r2, r0, #1
 800479e:	d101      	bne.n	80047a4 <__sflush_r+0x74>
 80047a0:	682b      	ldr	r3, [r5, #0]
 80047a2:	b903      	cbnz	r3, 80047a6 <__sflush_r+0x76>
 80047a4:	6560      	str	r0, [r4, #84]	@ 0x54
 80047a6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80047a8:	602f      	str	r7, [r5, #0]
 80047aa:	b1b9      	cbz	r1, 80047dc <__sflush_r+0xac>
 80047ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80047b0:	4299      	cmp	r1, r3
 80047b2:	d002      	beq.n	80047ba <__sflush_r+0x8a>
 80047b4:	4628      	mov	r0, r5
 80047b6:	f7ff f9eb 	bl	8003b90 <_free_r>
 80047ba:	2300      	movs	r3, #0
 80047bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80047be:	e00d      	b.n	80047dc <__sflush_r+0xac>
 80047c0:	2301      	movs	r3, #1
 80047c2:	4628      	mov	r0, r5
 80047c4:	47b0      	blx	r6
 80047c6:	4602      	mov	r2, r0
 80047c8:	1c50      	adds	r0, r2, #1
 80047ca:	d1c9      	bne.n	8004760 <__sflush_r+0x30>
 80047cc:	682b      	ldr	r3, [r5, #0]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d0c6      	beq.n	8004760 <__sflush_r+0x30>
 80047d2:	2b1d      	cmp	r3, #29
 80047d4:	d001      	beq.n	80047da <__sflush_r+0xaa>
 80047d6:	2b16      	cmp	r3, #22
 80047d8:	d11d      	bne.n	8004816 <__sflush_r+0xe6>
 80047da:	602f      	str	r7, [r5, #0]
 80047dc:	2000      	movs	r0, #0
 80047de:	e021      	b.n	8004824 <__sflush_r+0xf4>
 80047e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047e4:	b21b      	sxth	r3, r3
 80047e6:	e01a      	b.n	800481e <__sflush_r+0xee>
 80047e8:	690f      	ldr	r7, [r1, #16]
 80047ea:	2f00      	cmp	r7, #0
 80047ec:	d0f6      	beq.n	80047dc <__sflush_r+0xac>
 80047ee:	0793      	lsls	r3, r2, #30
 80047f0:	bf18      	it	ne
 80047f2:	2300      	movne	r3, #0
 80047f4:	680e      	ldr	r6, [r1, #0]
 80047f6:	bf08      	it	eq
 80047f8:	694b      	ldreq	r3, [r1, #20]
 80047fa:	1bf6      	subs	r6, r6, r7
 80047fc:	600f      	str	r7, [r1, #0]
 80047fe:	608b      	str	r3, [r1, #8]
 8004800:	2e00      	cmp	r6, #0
 8004802:	ddeb      	ble.n	80047dc <__sflush_r+0xac>
 8004804:	4633      	mov	r3, r6
 8004806:	463a      	mov	r2, r7
 8004808:	4628      	mov	r0, r5
 800480a:	6a21      	ldr	r1, [r4, #32]
 800480c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004810:	47e0      	blx	ip
 8004812:	2800      	cmp	r0, #0
 8004814:	dc07      	bgt.n	8004826 <__sflush_r+0xf6>
 8004816:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800481a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800481e:	f04f 30ff 	mov.w	r0, #4294967295
 8004822:	81a3      	strh	r3, [r4, #12]
 8004824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004826:	4407      	add	r7, r0
 8004828:	1a36      	subs	r6, r6, r0
 800482a:	e7e9      	b.n	8004800 <__sflush_r+0xd0>
 800482c:	20400001 	.word	0x20400001

08004830 <_fflush_r>:
 8004830:	b538      	push	{r3, r4, r5, lr}
 8004832:	690b      	ldr	r3, [r1, #16]
 8004834:	4605      	mov	r5, r0
 8004836:	460c      	mov	r4, r1
 8004838:	b913      	cbnz	r3, 8004840 <_fflush_r+0x10>
 800483a:	2500      	movs	r5, #0
 800483c:	4628      	mov	r0, r5
 800483e:	bd38      	pop	{r3, r4, r5, pc}
 8004840:	b118      	cbz	r0, 800484a <_fflush_r+0x1a>
 8004842:	6a03      	ldr	r3, [r0, #32]
 8004844:	b90b      	cbnz	r3, 800484a <_fflush_r+0x1a>
 8004846:	f7fe fa1b 	bl	8002c80 <__sinit>
 800484a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d0f3      	beq.n	800483a <_fflush_r+0xa>
 8004852:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004854:	07d0      	lsls	r0, r2, #31
 8004856:	d404      	bmi.n	8004862 <_fflush_r+0x32>
 8004858:	0599      	lsls	r1, r3, #22
 800485a:	d402      	bmi.n	8004862 <_fflush_r+0x32>
 800485c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800485e:	f7fe fb28 	bl	8002eb2 <__retarget_lock_acquire_recursive>
 8004862:	4628      	mov	r0, r5
 8004864:	4621      	mov	r1, r4
 8004866:	f7ff ff63 	bl	8004730 <__sflush_r>
 800486a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800486c:	4605      	mov	r5, r0
 800486e:	07da      	lsls	r2, r3, #31
 8004870:	d4e4      	bmi.n	800483c <_fflush_r+0xc>
 8004872:	89a3      	ldrh	r3, [r4, #12]
 8004874:	059b      	lsls	r3, r3, #22
 8004876:	d4e1      	bmi.n	800483c <_fflush_r+0xc>
 8004878:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800487a:	f7fe fb1b 	bl	8002eb4 <__retarget_lock_release_recursive>
 800487e:	e7dd      	b.n	800483c <_fflush_r+0xc>

08004880 <memmove>:
 8004880:	4288      	cmp	r0, r1
 8004882:	b510      	push	{r4, lr}
 8004884:	eb01 0402 	add.w	r4, r1, r2
 8004888:	d902      	bls.n	8004890 <memmove+0x10>
 800488a:	4284      	cmp	r4, r0
 800488c:	4623      	mov	r3, r4
 800488e:	d807      	bhi.n	80048a0 <memmove+0x20>
 8004890:	1e43      	subs	r3, r0, #1
 8004892:	42a1      	cmp	r1, r4
 8004894:	d008      	beq.n	80048a8 <memmove+0x28>
 8004896:	f811 2b01 	ldrb.w	r2, [r1], #1
 800489a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800489e:	e7f8      	b.n	8004892 <memmove+0x12>
 80048a0:	4601      	mov	r1, r0
 80048a2:	4402      	add	r2, r0
 80048a4:	428a      	cmp	r2, r1
 80048a6:	d100      	bne.n	80048aa <memmove+0x2a>
 80048a8:	bd10      	pop	{r4, pc}
 80048aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80048ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80048b2:	e7f7      	b.n	80048a4 <memmove+0x24>

080048b4 <_sbrk_r>:
 80048b4:	b538      	push	{r3, r4, r5, lr}
 80048b6:	2300      	movs	r3, #0
 80048b8:	4d05      	ldr	r5, [pc, #20]	@ (80048d0 <_sbrk_r+0x1c>)
 80048ba:	4604      	mov	r4, r0
 80048bc:	4608      	mov	r0, r1
 80048be:	602b      	str	r3, [r5, #0]
 80048c0:	f7fc fb44 	bl	8000f4c <_sbrk>
 80048c4:	1c43      	adds	r3, r0, #1
 80048c6:	d102      	bne.n	80048ce <_sbrk_r+0x1a>
 80048c8:	682b      	ldr	r3, [r5, #0]
 80048ca:	b103      	cbz	r3, 80048ce <_sbrk_r+0x1a>
 80048cc:	6023      	str	r3, [r4, #0]
 80048ce:	bd38      	pop	{r3, r4, r5, pc}
 80048d0:	20000384 	.word	0x20000384

080048d4 <memcpy>:
 80048d4:	440a      	add	r2, r1
 80048d6:	4291      	cmp	r1, r2
 80048d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80048dc:	d100      	bne.n	80048e0 <memcpy+0xc>
 80048de:	4770      	bx	lr
 80048e0:	b510      	push	{r4, lr}
 80048e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80048e6:	4291      	cmp	r1, r2
 80048e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80048ec:	d1f9      	bne.n	80048e2 <memcpy+0xe>
 80048ee:	bd10      	pop	{r4, pc}

080048f0 <__assert_func>:
 80048f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80048f2:	4614      	mov	r4, r2
 80048f4:	461a      	mov	r2, r3
 80048f6:	4b09      	ldr	r3, [pc, #36]	@ (800491c <__assert_func+0x2c>)
 80048f8:	4605      	mov	r5, r0
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68d8      	ldr	r0, [r3, #12]
 80048fe:	b14c      	cbz	r4, 8004914 <__assert_func+0x24>
 8004900:	4b07      	ldr	r3, [pc, #28]	@ (8004920 <__assert_func+0x30>)
 8004902:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004906:	9100      	str	r1, [sp, #0]
 8004908:	462b      	mov	r3, r5
 800490a:	4906      	ldr	r1, [pc, #24]	@ (8004924 <__assert_func+0x34>)
 800490c:	f000 f870 	bl	80049f0 <fiprintf>
 8004910:	f000 f880 	bl	8004a14 <abort>
 8004914:	4b04      	ldr	r3, [pc, #16]	@ (8004928 <__assert_func+0x38>)
 8004916:	461c      	mov	r4, r3
 8004918:	e7f3      	b.n	8004902 <__assert_func+0x12>
 800491a:	bf00      	nop
 800491c:	20000018 	.word	0x20000018
 8004920:	080050e7 	.word	0x080050e7
 8004924:	080050f4 	.word	0x080050f4
 8004928:	08005122 	.word	0x08005122

0800492c <_calloc_r>:
 800492c:	b570      	push	{r4, r5, r6, lr}
 800492e:	fba1 5402 	umull	r5, r4, r1, r2
 8004932:	b934      	cbnz	r4, 8004942 <_calloc_r+0x16>
 8004934:	4629      	mov	r1, r5
 8004936:	f7ff f99d 	bl	8003c74 <_malloc_r>
 800493a:	4606      	mov	r6, r0
 800493c:	b928      	cbnz	r0, 800494a <_calloc_r+0x1e>
 800493e:	4630      	mov	r0, r6
 8004940:	bd70      	pop	{r4, r5, r6, pc}
 8004942:	220c      	movs	r2, #12
 8004944:	2600      	movs	r6, #0
 8004946:	6002      	str	r2, [r0, #0]
 8004948:	e7f9      	b.n	800493e <_calloc_r+0x12>
 800494a:	462a      	mov	r2, r5
 800494c:	4621      	mov	r1, r4
 800494e:	f7fe fa32 	bl	8002db6 <memset>
 8004952:	e7f4      	b.n	800493e <_calloc_r+0x12>

08004954 <__ascii_mbtowc>:
 8004954:	b082      	sub	sp, #8
 8004956:	b901      	cbnz	r1, 800495a <__ascii_mbtowc+0x6>
 8004958:	a901      	add	r1, sp, #4
 800495a:	b142      	cbz	r2, 800496e <__ascii_mbtowc+0x1a>
 800495c:	b14b      	cbz	r3, 8004972 <__ascii_mbtowc+0x1e>
 800495e:	7813      	ldrb	r3, [r2, #0]
 8004960:	600b      	str	r3, [r1, #0]
 8004962:	7812      	ldrb	r2, [r2, #0]
 8004964:	1e10      	subs	r0, r2, #0
 8004966:	bf18      	it	ne
 8004968:	2001      	movne	r0, #1
 800496a:	b002      	add	sp, #8
 800496c:	4770      	bx	lr
 800496e:	4610      	mov	r0, r2
 8004970:	e7fb      	b.n	800496a <__ascii_mbtowc+0x16>
 8004972:	f06f 0001 	mvn.w	r0, #1
 8004976:	e7f8      	b.n	800496a <__ascii_mbtowc+0x16>

08004978 <_realloc_r>:
 8004978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800497c:	4607      	mov	r7, r0
 800497e:	4614      	mov	r4, r2
 8004980:	460d      	mov	r5, r1
 8004982:	b921      	cbnz	r1, 800498e <_realloc_r+0x16>
 8004984:	4611      	mov	r1, r2
 8004986:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800498a:	f7ff b973 	b.w	8003c74 <_malloc_r>
 800498e:	b92a      	cbnz	r2, 800499c <_realloc_r+0x24>
 8004990:	f7ff f8fe 	bl	8003b90 <_free_r>
 8004994:	4625      	mov	r5, r4
 8004996:	4628      	mov	r0, r5
 8004998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800499c:	f000 f841 	bl	8004a22 <_malloc_usable_size_r>
 80049a0:	4284      	cmp	r4, r0
 80049a2:	4606      	mov	r6, r0
 80049a4:	d802      	bhi.n	80049ac <_realloc_r+0x34>
 80049a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80049aa:	d8f4      	bhi.n	8004996 <_realloc_r+0x1e>
 80049ac:	4621      	mov	r1, r4
 80049ae:	4638      	mov	r0, r7
 80049b0:	f7ff f960 	bl	8003c74 <_malloc_r>
 80049b4:	4680      	mov	r8, r0
 80049b6:	b908      	cbnz	r0, 80049bc <_realloc_r+0x44>
 80049b8:	4645      	mov	r5, r8
 80049ba:	e7ec      	b.n	8004996 <_realloc_r+0x1e>
 80049bc:	42b4      	cmp	r4, r6
 80049be:	4622      	mov	r2, r4
 80049c0:	4629      	mov	r1, r5
 80049c2:	bf28      	it	cs
 80049c4:	4632      	movcs	r2, r6
 80049c6:	f7ff ff85 	bl	80048d4 <memcpy>
 80049ca:	4629      	mov	r1, r5
 80049cc:	4638      	mov	r0, r7
 80049ce:	f7ff f8df 	bl	8003b90 <_free_r>
 80049d2:	e7f1      	b.n	80049b8 <_realloc_r+0x40>

080049d4 <__ascii_wctomb>:
 80049d4:	4603      	mov	r3, r0
 80049d6:	4608      	mov	r0, r1
 80049d8:	b141      	cbz	r1, 80049ec <__ascii_wctomb+0x18>
 80049da:	2aff      	cmp	r2, #255	@ 0xff
 80049dc:	d904      	bls.n	80049e8 <__ascii_wctomb+0x14>
 80049de:	228a      	movs	r2, #138	@ 0x8a
 80049e0:	f04f 30ff 	mov.w	r0, #4294967295
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	4770      	bx	lr
 80049e8:	2001      	movs	r0, #1
 80049ea:	700a      	strb	r2, [r1, #0]
 80049ec:	4770      	bx	lr
	...

080049f0 <fiprintf>:
 80049f0:	b40e      	push	{r1, r2, r3}
 80049f2:	b503      	push	{r0, r1, lr}
 80049f4:	4601      	mov	r1, r0
 80049f6:	ab03      	add	r3, sp, #12
 80049f8:	4805      	ldr	r0, [pc, #20]	@ (8004a10 <fiprintf+0x20>)
 80049fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80049fe:	6800      	ldr	r0, [r0, #0]
 8004a00:	9301      	str	r3, [sp, #4]
 8004a02:	f000 f83d 	bl	8004a80 <_vfiprintf_r>
 8004a06:	b002      	add	sp, #8
 8004a08:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a0c:	b003      	add	sp, #12
 8004a0e:	4770      	bx	lr
 8004a10:	20000018 	.word	0x20000018

08004a14 <abort>:
 8004a14:	2006      	movs	r0, #6
 8004a16:	b508      	push	{r3, lr}
 8004a18:	f000 fa06 	bl	8004e28 <raise>
 8004a1c:	2001      	movs	r0, #1
 8004a1e:	f7fc fa20 	bl	8000e62 <_exit>

08004a22 <_malloc_usable_size_r>:
 8004a22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a26:	1f18      	subs	r0, r3, #4
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	bfbc      	itt	lt
 8004a2c:	580b      	ldrlt	r3, [r1, r0]
 8004a2e:	18c0      	addlt	r0, r0, r3
 8004a30:	4770      	bx	lr

08004a32 <__sfputc_r>:
 8004a32:	6893      	ldr	r3, [r2, #8]
 8004a34:	b410      	push	{r4}
 8004a36:	3b01      	subs	r3, #1
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	6093      	str	r3, [r2, #8]
 8004a3c:	da07      	bge.n	8004a4e <__sfputc_r+0x1c>
 8004a3e:	6994      	ldr	r4, [r2, #24]
 8004a40:	42a3      	cmp	r3, r4
 8004a42:	db01      	blt.n	8004a48 <__sfputc_r+0x16>
 8004a44:	290a      	cmp	r1, #10
 8004a46:	d102      	bne.n	8004a4e <__sfputc_r+0x1c>
 8004a48:	bc10      	pop	{r4}
 8004a4a:	f000 b931 	b.w	8004cb0 <__swbuf_r>
 8004a4e:	6813      	ldr	r3, [r2, #0]
 8004a50:	1c58      	adds	r0, r3, #1
 8004a52:	6010      	str	r0, [r2, #0]
 8004a54:	7019      	strb	r1, [r3, #0]
 8004a56:	4608      	mov	r0, r1
 8004a58:	bc10      	pop	{r4}
 8004a5a:	4770      	bx	lr

08004a5c <__sfputs_r>:
 8004a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a5e:	4606      	mov	r6, r0
 8004a60:	460f      	mov	r7, r1
 8004a62:	4614      	mov	r4, r2
 8004a64:	18d5      	adds	r5, r2, r3
 8004a66:	42ac      	cmp	r4, r5
 8004a68:	d101      	bne.n	8004a6e <__sfputs_r+0x12>
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	e007      	b.n	8004a7e <__sfputs_r+0x22>
 8004a6e:	463a      	mov	r2, r7
 8004a70:	4630      	mov	r0, r6
 8004a72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a76:	f7ff ffdc 	bl	8004a32 <__sfputc_r>
 8004a7a:	1c43      	adds	r3, r0, #1
 8004a7c:	d1f3      	bne.n	8004a66 <__sfputs_r+0xa>
 8004a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004a80 <_vfiprintf_r>:
 8004a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a84:	460d      	mov	r5, r1
 8004a86:	4614      	mov	r4, r2
 8004a88:	4698      	mov	r8, r3
 8004a8a:	4606      	mov	r6, r0
 8004a8c:	b09d      	sub	sp, #116	@ 0x74
 8004a8e:	b118      	cbz	r0, 8004a98 <_vfiprintf_r+0x18>
 8004a90:	6a03      	ldr	r3, [r0, #32]
 8004a92:	b90b      	cbnz	r3, 8004a98 <_vfiprintf_r+0x18>
 8004a94:	f7fe f8f4 	bl	8002c80 <__sinit>
 8004a98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a9a:	07d9      	lsls	r1, r3, #31
 8004a9c:	d405      	bmi.n	8004aaa <_vfiprintf_r+0x2a>
 8004a9e:	89ab      	ldrh	r3, [r5, #12]
 8004aa0:	059a      	lsls	r2, r3, #22
 8004aa2:	d402      	bmi.n	8004aaa <_vfiprintf_r+0x2a>
 8004aa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004aa6:	f7fe fa04 	bl	8002eb2 <__retarget_lock_acquire_recursive>
 8004aaa:	89ab      	ldrh	r3, [r5, #12]
 8004aac:	071b      	lsls	r3, r3, #28
 8004aae:	d501      	bpl.n	8004ab4 <_vfiprintf_r+0x34>
 8004ab0:	692b      	ldr	r3, [r5, #16]
 8004ab2:	b99b      	cbnz	r3, 8004adc <_vfiprintf_r+0x5c>
 8004ab4:	4629      	mov	r1, r5
 8004ab6:	4630      	mov	r0, r6
 8004ab8:	f000 f938 	bl	8004d2c <__swsetup_r>
 8004abc:	b170      	cbz	r0, 8004adc <_vfiprintf_r+0x5c>
 8004abe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ac0:	07dc      	lsls	r4, r3, #31
 8004ac2:	d504      	bpl.n	8004ace <_vfiprintf_r+0x4e>
 8004ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ac8:	b01d      	add	sp, #116	@ 0x74
 8004aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ace:	89ab      	ldrh	r3, [r5, #12]
 8004ad0:	0598      	lsls	r0, r3, #22
 8004ad2:	d4f7      	bmi.n	8004ac4 <_vfiprintf_r+0x44>
 8004ad4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004ad6:	f7fe f9ed 	bl	8002eb4 <__retarget_lock_release_recursive>
 8004ada:	e7f3      	b.n	8004ac4 <_vfiprintf_r+0x44>
 8004adc:	2300      	movs	r3, #0
 8004ade:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ae0:	2320      	movs	r3, #32
 8004ae2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ae6:	2330      	movs	r3, #48	@ 0x30
 8004ae8:	f04f 0901 	mov.w	r9, #1
 8004aec:	f8cd 800c 	str.w	r8, [sp, #12]
 8004af0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004c9c <_vfiprintf_r+0x21c>
 8004af4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004af8:	4623      	mov	r3, r4
 8004afa:	469a      	mov	sl, r3
 8004afc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b00:	b10a      	cbz	r2, 8004b06 <_vfiprintf_r+0x86>
 8004b02:	2a25      	cmp	r2, #37	@ 0x25
 8004b04:	d1f9      	bne.n	8004afa <_vfiprintf_r+0x7a>
 8004b06:	ebba 0b04 	subs.w	fp, sl, r4
 8004b0a:	d00b      	beq.n	8004b24 <_vfiprintf_r+0xa4>
 8004b0c:	465b      	mov	r3, fp
 8004b0e:	4622      	mov	r2, r4
 8004b10:	4629      	mov	r1, r5
 8004b12:	4630      	mov	r0, r6
 8004b14:	f7ff ffa2 	bl	8004a5c <__sfputs_r>
 8004b18:	3001      	adds	r0, #1
 8004b1a:	f000 80a7 	beq.w	8004c6c <_vfiprintf_r+0x1ec>
 8004b1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004b20:	445a      	add	r2, fp
 8004b22:	9209      	str	r2, [sp, #36]	@ 0x24
 8004b24:	f89a 3000 	ldrb.w	r3, [sl]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f000 809f 	beq.w	8004c6c <_vfiprintf_r+0x1ec>
 8004b2e:	2300      	movs	r3, #0
 8004b30:	f04f 32ff 	mov.w	r2, #4294967295
 8004b34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b38:	f10a 0a01 	add.w	sl, sl, #1
 8004b3c:	9304      	str	r3, [sp, #16]
 8004b3e:	9307      	str	r3, [sp, #28]
 8004b40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004b44:	931a      	str	r3, [sp, #104]	@ 0x68
 8004b46:	4654      	mov	r4, sl
 8004b48:	2205      	movs	r2, #5
 8004b4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b4e:	4853      	ldr	r0, [pc, #332]	@ (8004c9c <_vfiprintf_r+0x21c>)
 8004b50:	f7fe f9b1 	bl	8002eb6 <memchr>
 8004b54:	9a04      	ldr	r2, [sp, #16]
 8004b56:	b9d8      	cbnz	r0, 8004b90 <_vfiprintf_r+0x110>
 8004b58:	06d1      	lsls	r1, r2, #27
 8004b5a:	bf44      	itt	mi
 8004b5c:	2320      	movmi	r3, #32
 8004b5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b62:	0713      	lsls	r3, r2, #28
 8004b64:	bf44      	itt	mi
 8004b66:	232b      	movmi	r3, #43	@ 0x2b
 8004b68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b6c:	f89a 3000 	ldrb.w	r3, [sl]
 8004b70:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b72:	d015      	beq.n	8004ba0 <_vfiprintf_r+0x120>
 8004b74:	4654      	mov	r4, sl
 8004b76:	2000      	movs	r0, #0
 8004b78:	f04f 0c0a 	mov.w	ip, #10
 8004b7c:	9a07      	ldr	r2, [sp, #28]
 8004b7e:	4621      	mov	r1, r4
 8004b80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b84:	3b30      	subs	r3, #48	@ 0x30
 8004b86:	2b09      	cmp	r3, #9
 8004b88:	d94b      	bls.n	8004c22 <_vfiprintf_r+0x1a2>
 8004b8a:	b1b0      	cbz	r0, 8004bba <_vfiprintf_r+0x13a>
 8004b8c:	9207      	str	r2, [sp, #28]
 8004b8e:	e014      	b.n	8004bba <_vfiprintf_r+0x13a>
 8004b90:	eba0 0308 	sub.w	r3, r0, r8
 8004b94:	fa09 f303 	lsl.w	r3, r9, r3
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	46a2      	mov	sl, r4
 8004b9c:	9304      	str	r3, [sp, #16]
 8004b9e:	e7d2      	b.n	8004b46 <_vfiprintf_r+0xc6>
 8004ba0:	9b03      	ldr	r3, [sp, #12]
 8004ba2:	1d19      	adds	r1, r3, #4
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	9103      	str	r1, [sp, #12]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	bfbb      	ittet	lt
 8004bac:	425b      	neglt	r3, r3
 8004bae:	f042 0202 	orrlt.w	r2, r2, #2
 8004bb2:	9307      	strge	r3, [sp, #28]
 8004bb4:	9307      	strlt	r3, [sp, #28]
 8004bb6:	bfb8      	it	lt
 8004bb8:	9204      	strlt	r2, [sp, #16]
 8004bba:	7823      	ldrb	r3, [r4, #0]
 8004bbc:	2b2e      	cmp	r3, #46	@ 0x2e
 8004bbe:	d10a      	bne.n	8004bd6 <_vfiprintf_r+0x156>
 8004bc0:	7863      	ldrb	r3, [r4, #1]
 8004bc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bc4:	d132      	bne.n	8004c2c <_vfiprintf_r+0x1ac>
 8004bc6:	9b03      	ldr	r3, [sp, #12]
 8004bc8:	3402      	adds	r4, #2
 8004bca:	1d1a      	adds	r2, r3, #4
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	9203      	str	r2, [sp, #12]
 8004bd0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004bd4:	9305      	str	r3, [sp, #20]
 8004bd6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004ca0 <_vfiprintf_r+0x220>
 8004bda:	2203      	movs	r2, #3
 8004bdc:	4650      	mov	r0, sl
 8004bde:	7821      	ldrb	r1, [r4, #0]
 8004be0:	f7fe f969 	bl	8002eb6 <memchr>
 8004be4:	b138      	cbz	r0, 8004bf6 <_vfiprintf_r+0x176>
 8004be6:	2240      	movs	r2, #64	@ 0x40
 8004be8:	9b04      	ldr	r3, [sp, #16]
 8004bea:	eba0 000a 	sub.w	r0, r0, sl
 8004bee:	4082      	lsls	r2, r0
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	3401      	adds	r4, #1
 8004bf4:	9304      	str	r3, [sp, #16]
 8004bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bfa:	2206      	movs	r2, #6
 8004bfc:	4829      	ldr	r0, [pc, #164]	@ (8004ca4 <_vfiprintf_r+0x224>)
 8004bfe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004c02:	f7fe f958 	bl	8002eb6 <memchr>
 8004c06:	2800      	cmp	r0, #0
 8004c08:	d03f      	beq.n	8004c8a <_vfiprintf_r+0x20a>
 8004c0a:	4b27      	ldr	r3, [pc, #156]	@ (8004ca8 <_vfiprintf_r+0x228>)
 8004c0c:	bb1b      	cbnz	r3, 8004c56 <_vfiprintf_r+0x1d6>
 8004c0e:	9b03      	ldr	r3, [sp, #12]
 8004c10:	3307      	adds	r3, #7
 8004c12:	f023 0307 	bic.w	r3, r3, #7
 8004c16:	3308      	adds	r3, #8
 8004c18:	9303      	str	r3, [sp, #12]
 8004c1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c1c:	443b      	add	r3, r7
 8004c1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c20:	e76a      	b.n	8004af8 <_vfiprintf_r+0x78>
 8004c22:	460c      	mov	r4, r1
 8004c24:	2001      	movs	r0, #1
 8004c26:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c2a:	e7a8      	b.n	8004b7e <_vfiprintf_r+0xfe>
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	f04f 0c0a 	mov.w	ip, #10
 8004c32:	4619      	mov	r1, r3
 8004c34:	3401      	adds	r4, #1
 8004c36:	9305      	str	r3, [sp, #20]
 8004c38:	4620      	mov	r0, r4
 8004c3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c3e:	3a30      	subs	r2, #48	@ 0x30
 8004c40:	2a09      	cmp	r2, #9
 8004c42:	d903      	bls.n	8004c4c <_vfiprintf_r+0x1cc>
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d0c6      	beq.n	8004bd6 <_vfiprintf_r+0x156>
 8004c48:	9105      	str	r1, [sp, #20]
 8004c4a:	e7c4      	b.n	8004bd6 <_vfiprintf_r+0x156>
 8004c4c:	4604      	mov	r4, r0
 8004c4e:	2301      	movs	r3, #1
 8004c50:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c54:	e7f0      	b.n	8004c38 <_vfiprintf_r+0x1b8>
 8004c56:	ab03      	add	r3, sp, #12
 8004c58:	9300      	str	r3, [sp, #0]
 8004c5a:	462a      	mov	r2, r5
 8004c5c:	4630      	mov	r0, r6
 8004c5e:	4b13      	ldr	r3, [pc, #76]	@ (8004cac <_vfiprintf_r+0x22c>)
 8004c60:	a904      	add	r1, sp, #16
 8004c62:	f7fd fbc5 	bl	80023f0 <_printf_float>
 8004c66:	4607      	mov	r7, r0
 8004c68:	1c78      	adds	r0, r7, #1
 8004c6a:	d1d6      	bne.n	8004c1a <_vfiprintf_r+0x19a>
 8004c6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c6e:	07d9      	lsls	r1, r3, #31
 8004c70:	d405      	bmi.n	8004c7e <_vfiprintf_r+0x1fe>
 8004c72:	89ab      	ldrh	r3, [r5, #12]
 8004c74:	059a      	lsls	r2, r3, #22
 8004c76:	d402      	bmi.n	8004c7e <_vfiprintf_r+0x1fe>
 8004c78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c7a:	f7fe f91b 	bl	8002eb4 <__retarget_lock_release_recursive>
 8004c7e:	89ab      	ldrh	r3, [r5, #12]
 8004c80:	065b      	lsls	r3, r3, #25
 8004c82:	f53f af1f 	bmi.w	8004ac4 <_vfiprintf_r+0x44>
 8004c86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004c88:	e71e      	b.n	8004ac8 <_vfiprintf_r+0x48>
 8004c8a:	ab03      	add	r3, sp, #12
 8004c8c:	9300      	str	r3, [sp, #0]
 8004c8e:	462a      	mov	r2, r5
 8004c90:	4630      	mov	r0, r6
 8004c92:	4b06      	ldr	r3, [pc, #24]	@ (8004cac <_vfiprintf_r+0x22c>)
 8004c94:	a904      	add	r1, sp, #16
 8004c96:	f7fd fe49 	bl	800292c <_printf_i>
 8004c9a:	e7e4      	b.n	8004c66 <_vfiprintf_r+0x1e6>
 8004c9c:	080050cc 	.word	0x080050cc
 8004ca0:	080050d2 	.word	0x080050d2
 8004ca4:	080050d6 	.word	0x080050d6
 8004ca8:	080023f1 	.word	0x080023f1
 8004cac:	08004a5d 	.word	0x08004a5d

08004cb0 <__swbuf_r>:
 8004cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cb2:	460e      	mov	r6, r1
 8004cb4:	4614      	mov	r4, r2
 8004cb6:	4605      	mov	r5, r0
 8004cb8:	b118      	cbz	r0, 8004cc2 <__swbuf_r+0x12>
 8004cba:	6a03      	ldr	r3, [r0, #32]
 8004cbc:	b90b      	cbnz	r3, 8004cc2 <__swbuf_r+0x12>
 8004cbe:	f7fd ffdf 	bl	8002c80 <__sinit>
 8004cc2:	69a3      	ldr	r3, [r4, #24]
 8004cc4:	60a3      	str	r3, [r4, #8]
 8004cc6:	89a3      	ldrh	r3, [r4, #12]
 8004cc8:	071a      	lsls	r2, r3, #28
 8004cca:	d501      	bpl.n	8004cd0 <__swbuf_r+0x20>
 8004ccc:	6923      	ldr	r3, [r4, #16]
 8004cce:	b943      	cbnz	r3, 8004ce2 <__swbuf_r+0x32>
 8004cd0:	4621      	mov	r1, r4
 8004cd2:	4628      	mov	r0, r5
 8004cd4:	f000 f82a 	bl	8004d2c <__swsetup_r>
 8004cd8:	b118      	cbz	r0, 8004ce2 <__swbuf_r+0x32>
 8004cda:	f04f 37ff 	mov.w	r7, #4294967295
 8004cde:	4638      	mov	r0, r7
 8004ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ce2:	6823      	ldr	r3, [r4, #0]
 8004ce4:	6922      	ldr	r2, [r4, #16]
 8004ce6:	b2f6      	uxtb	r6, r6
 8004ce8:	1a98      	subs	r0, r3, r2
 8004cea:	6963      	ldr	r3, [r4, #20]
 8004cec:	4637      	mov	r7, r6
 8004cee:	4283      	cmp	r3, r0
 8004cf0:	dc05      	bgt.n	8004cfe <__swbuf_r+0x4e>
 8004cf2:	4621      	mov	r1, r4
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	f7ff fd9b 	bl	8004830 <_fflush_r>
 8004cfa:	2800      	cmp	r0, #0
 8004cfc:	d1ed      	bne.n	8004cda <__swbuf_r+0x2a>
 8004cfe:	68a3      	ldr	r3, [r4, #8]
 8004d00:	3b01      	subs	r3, #1
 8004d02:	60a3      	str	r3, [r4, #8]
 8004d04:	6823      	ldr	r3, [r4, #0]
 8004d06:	1c5a      	adds	r2, r3, #1
 8004d08:	6022      	str	r2, [r4, #0]
 8004d0a:	701e      	strb	r6, [r3, #0]
 8004d0c:	6962      	ldr	r2, [r4, #20]
 8004d0e:	1c43      	adds	r3, r0, #1
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d004      	beq.n	8004d1e <__swbuf_r+0x6e>
 8004d14:	89a3      	ldrh	r3, [r4, #12]
 8004d16:	07db      	lsls	r3, r3, #31
 8004d18:	d5e1      	bpl.n	8004cde <__swbuf_r+0x2e>
 8004d1a:	2e0a      	cmp	r6, #10
 8004d1c:	d1df      	bne.n	8004cde <__swbuf_r+0x2e>
 8004d1e:	4621      	mov	r1, r4
 8004d20:	4628      	mov	r0, r5
 8004d22:	f7ff fd85 	bl	8004830 <_fflush_r>
 8004d26:	2800      	cmp	r0, #0
 8004d28:	d0d9      	beq.n	8004cde <__swbuf_r+0x2e>
 8004d2a:	e7d6      	b.n	8004cda <__swbuf_r+0x2a>

08004d2c <__swsetup_r>:
 8004d2c:	b538      	push	{r3, r4, r5, lr}
 8004d2e:	4b29      	ldr	r3, [pc, #164]	@ (8004dd4 <__swsetup_r+0xa8>)
 8004d30:	4605      	mov	r5, r0
 8004d32:	6818      	ldr	r0, [r3, #0]
 8004d34:	460c      	mov	r4, r1
 8004d36:	b118      	cbz	r0, 8004d40 <__swsetup_r+0x14>
 8004d38:	6a03      	ldr	r3, [r0, #32]
 8004d3a:	b90b      	cbnz	r3, 8004d40 <__swsetup_r+0x14>
 8004d3c:	f7fd ffa0 	bl	8002c80 <__sinit>
 8004d40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d44:	0719      	lsls	r1, r3, #28
 8004d46:	d422      	bmi.n	8004d8e <__swsetup_r+0x62>
 8004d48:	06da      	lsls	r2, r3, #27
 8004d4a:	d407      	bmi.n	8004d5c <__swsetup_r+0x30>
 8004d4c:	2209      	movs	r2, #9
 8004d4e:	602a      	str	r2, [r5, #0]
 8004d50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d54:	f04f 30ff 	mov.w	r0, #4294967295
 8004d58:	81a3      	strh	r3, [r4, #12]
 8004d5a:	e033      	b.n	8004dc4 <__swsetup_r+0x98>
 8004d5c:	0758      	lsls	r0, r3, #29
 8004d5e:	d512      	bpl.n	8004d86 <__swsetup_r+0x5a>
 8004d60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d62:	b141      	cbz	r1, 8004d76 <__swsetup_r+0x4a>
 8004d64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d68:	4299      	cmp	r1, r3
 8004d6a:	d002      	beq.n	8004d72 <__swsetup_r+0x46>
 8004d6c:	4628      	mov	r0, r5
 8004d6e:	f7fe ff0f 	bl	8003b90 <_free_r>
 8004d72:	2300      	movs	r3, #0
 8004d74:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d76:	89a3      	ldrh	r3, [r4, #12]
 8004d78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004d7c:	81a3      	strh	r3, [r4, #12]
 8004d7e:	2300      	movs	r3, #0
 8004d80:	6063      	str	r3, [r4, #4]
 8004d82:	6923      	ldr	r3, [r4, #16]
 8004d84:	6023      	str	r3, [r4, #0]
 8004d86:	89a3      	ldrh	r3, [r4, #12]
 8004d88:	f043 0308 	orr.w	r3, r3, #8
 8004d8c:	81a3      	strh	r3, [r4, #12]
 8004d8e:	6923      	ldr	r3, [r4, #16]
 8004d90:	b94b      	cbnz	r3, 8004da6 <__swsetup_r+0x7a>
 8004d92:	89a3      	ldrh	r3, [r4, #12]
 8004d94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004d98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d9c:	d003      	beq.n	8004da6 <__swsetup_r+0x7a>
 8004d9e:	4621      	mov	r1, r4
 8004da0:	4628      	mov	r0, r5
 8004da2:	f000 f882 	bl	8004eaa <__smakebuf_r>
 8004da6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004daa:	f013 0201 	ands.w	r2, r3, #1
 8004dae:	d00a      	beq.n	8004dc6 <__swsetup_r+0x9a>
 8004db0:	2200      	movs	r2, #0
 8004db2:	60a2      	str	r2, [r4, #8]
 8004db4:	6962      	ldr	r2, [r4, #20]
 8004db6:	4252      	negs	r2, r2
 8004db8:	61a2      	str	r2, [r4, #24]
 8004dba:	6922      	ldr	r2, [r4, #16]
 8004dbc:	b942      	cbnz	r2, 8004dd0 <__swsetup_r+0xa4>
 8004dbe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004dc2:	d1c5      	bne.n	8004d50 <__swsetup_r+0x24>
 8004dc4:	bd38      	pop	{r3, r4, r5, pc}
 8004dc6:	0799      	lsls	r1, r3, #30
 8004dc8:	bf58      	it	pl
 8004dca:	6962      	ldrpl	r2, [r4, #20]
 8004dcc:	60a2      	str	r2, [r4, #8]
 8004dce:	e7f4      	b.n	8004dba <__swsetup_r+0x8e>
 8004dd0:	2000      	movs	r0, #0
 8004dd2:	e7f7      	b.n	8004dc4 <__swsetup_r+0x98>
 8004dd4:	20000018 	.word	0x20000018

08004dd8 <_raise_r>:
 8004dd8:	291f      	cmp	r1, #31
 8004dda:	b538      	push	{r3, r4, r5, lr}
 8004ddc:	4605      	mov	r5, r0
 8004dde:	460c      	mov	r4, r1
 8004de0:	d904      	bls.n	8004dec <_raise_r+0x14>
 8004de2:	2316      	movs	r3, #22
 8004de4:	6003      	str	r3, [r0, #0]
 8004de6:	f04f 30ff 	mov.w	r0, #4294967295
 8004dea:	bd38      	pop	{r3, r4, r5, pc}
 8004dec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004dee:	b112      	cbz	r2, 8004df6 <_raise_r+0x1e>
 8004df0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004df4:	b94b      	cbnz	r3, 8004e0a <_raise_r+0x32>
 8004df6:	4628      	mov	r0, r5
 8004df8:	f000 f830 	bl	8004e5c <_getpid_r>
 8004dfc:	4622      	mov	r2, r4
 8004dfe:	4601      	mov	r1, r0
 8004e00:	4628      	mov	r0, r5
 8004e02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e06:	f000 b817 	b.w	8004e38 <_kill_r>
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d00a      	beq.n	8004e24 <_raise_r+0x4c>
 8004e0e:	1c59      	adds	r1, r3, #1
 8004e10:	d103      	bne.n	8004e1a <_raise_r+0x42>
 8004e12:	2316      	movs	r3, #22
 8004e14:	6003      	str	r3, [r0, #0]
 8004e16:	2001      	movs	r0, #1
 8004e18:	e7e7      	b.n	8004dea <_raise_r+0x12>
 8004e1a:	2100      	movs	r1, #0
 8004e1c:	4620      	mov	r0, r4
 8004e1e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004e22:	4798      	blx	r3
 8004e24:	2000      	movs	r0, #0
 8004e26:	e7e0      	b.n	8004dea <_raise_r+0x12>

08004e28 <raise>:
 8004e28:	4b02      	ldr	r3, [pc, #8]	@ (8004e34 <raise+0xc>)
 8004e2a:	4601      	mov	r1, r0
 8004e2c:	6818      	ldr	r0, [r3, #0]
 8004e2e:	f7ff bfd3 	b.w	8004dd8 <_raise_r>
 8004e32:	bf00      	nop
 8004e34:	20000018 	.word	0x20000018

08004e38 <_kill_r>:
 8004e38:	b538      	push	{r3, r4, r5, lr}
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	4d06      	ldr	r5, [pc, #24]	@ (8004e58 <_kill_r+0x20>)
 8004e3e:	4604      	mov	r4, r0
 8004e40:	4608      	mov	r0, r1
 8004e42:	4611      	mov	r1, r2
 8004e44:	602b      	str	r3, [r5, #0]
 8004e46:	f7fb fffc 	bl	8000e42 <_kill>
 8004e4a:	1c43      	adds	r3, r0, #1
 8004e4c:	d102      	bne.n	8004e54 <_kill_r+0x1c>
 8004e4e:	682b      	ldr	r3, [r5, #0]
 8004e50:	b103      	cbz	r3, 8004e54 <_kill_r+0x1c>
 8004e52:	6023      	str	r3, [r4, #0]
 8004e54:	bd38      	pop	{r3, r4, r5, pc}
 8004e56:	bf00      	nop
 8004e58:	20000384 	.word	0x20000384

08004e5c <_getpid_r>:
 8004e5c:	f7fb bfea 	b.w	8000e34 <_getpid>

08004e60 <__swhatbuf_r>:
 8004e60:	b570      	push	{r4, r5, r6, lr}
 8004e62:	460c      	mov	r4, r1
 8004e64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e68:	4615      	mov	r5, r2
 8004e6a:	2900      	cmp	r1, #0
 8004e6c:	461e      	mov	r6, r3
 8004e6e:	b096      	sub	sp, #88	@ 0x58
 8004e70:	da0c      	bge.n	8004e8c <__swhatbuf_r+0x2c>
 8004e72:	89a3      	ldrh	r3, [r4, #12]
 8004e74:	2100      	movs	r1, #0
 8004e76:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004e7a:	bf14      	ite	ne
 8004e7c:	2340      	movne	r3, #64	@ 0x40
 8004e7e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004e82:	2000      	movs	r0, #0
 8004e84:	6031      	str	r1, [r6, #0]
 8004e86:	602b      	str	r3, [r5, #0]
 8004e88:	b016      	add	sp, #88	@ 0x58
 8004e8a:	bd70      	pop	{r4, r5, r6, pc}
 8004e8c:	466a      	mov	r2, sp
 8004e8e:	f000 f849 	bl	8004f24 <_fstat_r>
 8004e92:	2800      	cmp	r0, #0
 8004e94:	dbed      	blt.n	8004e72 <__swhatbuf_r+0x12>
 8004e96:	9901      	ldr	r1, [sp, #4]
 8004e98:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004e9c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004ea0:	4259      	negs	r1, r3
 8004ea2:	4159      	adcs	r1, r3
 8004ea4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004ea8:	e7eb      	b.n	8004e82 <__swhatbuf_r+0x22>

08004eaa <__smakebuf_r>:
 8004eaa:	898b      	ldrh	r3, [r1, #12]
 8004eac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004eae:	079d      	lsls	r5, r3, #30
 8004eb0:	4606      	mov	r6, r0
 8004eb2:	460c      	mov	r4, r1
 8004eb4:	d507      	bpl.n	8004ec6 <__smakebuf_r+0x1c>
 8004eb6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004eba:	6023      	str	r3, [r4, #0]
 8004ebc:	6123      	str	r3, [r4, #16]
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	6163      	str	r3, [r4, #20]
 8004ec2:	b003      	add	sp, #12
 8004ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ec6:	466a      	mov	r2, sp
 8004ec8:	ab01      	add	r3, sp, #4
 8004eca:	f7ff ffc9 	bl	8004e60 <__swhatbuf_r>
 8004ece:	9f00      	ldr	r7, [sp, #0]
 8004ed0:	4605      	mov	r5, r0
 8004ed2:	4639      	mov	r1, r7
 8004ed4:	4630      	mov	r0, r6
 8004ed6:	f7fe fecd 	bl	8003c74 <_malloc_r>
 8004eda:	b948      	cbnz	r0, 8004ef0 <__smakebuf_r+0x46>
 8004edc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ee0:	059a      	lsls	r2, r3, #22
 8004ee2:	d4ee      	bmi.n	8004ec2 <__smakebuf_r+0x18>
 8004ee4:	f023 0303 	bic.w	r3, r3, #3
 8004ee8:	f043 0302 	orr.w	r3, r3, #2
 8004eec:	81a3      	strh	r3, [r4, #12]
 8004eee:	e7e2      	b.n	8004eb6 <__smakebuf_r+0xc>
 8004ef0:	89a3      	ldrh	r3, [r4, #12]
 8004ef2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004ef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004efa:	81a3      	strh	r3, [r4, #12]
 8004efc:	9b01      	ldr	r3, [sp, #4]
 8004efe:	6020      	str	r0, [r4, #0]
 8004f00:	b15b      	cbz	r3, 8004f1a <__smakebuf_r+0x70>
 8004f02:	4630      	mov	r0, r6
 8004f04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f08:	f000 f81e 	bl	8004f48 <_isatty_r>
 8004f0c:	b128      	cbz	r0, 8004f1a <__smakebuf_r+0x70>
 8004f0e:	89a3      	ldrh	r3, [r4, #12]
 8004f10:	f023 0303 	bic.w	r3, r3, #3
 8004f14:	f043 0301 	orr.w	r3, r3, #1
 8004f18:	81a3      	strh	r3, [r4, #12]
 8004f1a:	89a3      	ldrh	r3, [r4, #12]
 8004f1c:	431d      	orrs	r5, r3
 8004f1e:	81a5      	strh	r5, [r4, #12]
 8004f20:	e7cf      	b.n	8004ec2 <__smakebuf_r+0x18>
	...

08004f24 <_fstat_r>:
 8004f24:	b538      	push	{r3, r4, r5, lr}
 8004f26:	2300      	movs	r3, #0
 8004f28:	4d06      	ldr	r5, [pc, #24]	@ (8004f44 <_fstat_r+0x20>)
 8004f2a:	4604      	mov	r4, r0
 8004f2c:	4608      	mov	r0, r1
 8004f2e:	4611      	mov	r1, r2
 8004f30:	602b      	str	r3, [r5, #0]
 8004f32:	f7fb ffe5 	bl	8000f00 <_fstat>
 8004f36:	1c43      	adds	r3, r0, #1
 8004f38:	d102      	bne.n	8004f40 <_fstat_r+0x1c>
 8004f3a:	682b      	ldr	r3, [r5, #0]
 8004f3c:	b103      	cbz	r3, 8004f40 <_fstat_r+0x1c>
 8004f3e:	6023      	str	r3, [r4, #0]
 8004f40:	bd38      	pop	{r3, r4, r5, pc}
 8004f42:	bf00      	nop
 8004f44:	20000384 	.word	0x20000384

08004f48 <_isatty_r>:
 8004f48:	b538      	push	{r3, r4, r5, lr}
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	4d05      	ldr	r5, [pc, #20]	@ (8004f64 <_isatty_r+0x1c>)
 8004f4e:	4604      	mov	r4, r0
 8004f50:	4608      	mov	r0, r1
 8004f52:	602b      	str	r3, [r5, #0]
 8004f54:	f7fb ffe3 	bl	8000f1e <_isatty>
 8004f58:	1c43      	adds	r3, r0, #1
 8004f5a:	d102      	bne.n	8004f62 <_isatty_r+0x1a>
 8004f5c:	682b      	ldr	r3, [r5, #0]
 8004f5e:	b103      	cbz	r3, 8004f62 <_isatty_r+0x1a>
 8004f60:	6023      	str	r3, [r4, #0]
 8004f62:	bd38      	pop	{r3, r4, r5, pc}
 8004f64:	20000384 	.word	0x20000384

08004f68 <_init>:
 8004f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f6a:	bf00      	nop
 8004f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f6e:	bc08      	pop	{r3}
 8004f70:	469e      	mov	lr, r3
 8004f72:	4770      	bx	lr

08004f74 <_fini>:
 8004f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f76:	bf00      	nop
 8004f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f7a:	bc08      	pop	{r3}
 8004f7c:	469e      	mov	lr, r3
 8004f7e:	4770      	bx	lr
