#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Sun Oct 22 19:37:57 2017
# Process ID: 14648
# Current directory: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3568 C:\Users\Juan Carlos\Xilinx\project 34 segment\project_34_segment\project_34_segment.xpr
# Log file: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/vivado.log
# Journal file: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 19:51:12 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp_sim/test/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 768.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:82]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:82]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 19:55:08 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp_sim/test/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 20:03:16 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property -name {xsim.simulate.runtime} -value {921000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 20:06:07 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 921000ns
run: Time (s): cpu = 00:00:12 ; elapsed = 00:01:39 . Memory (MB): peak = 861.883 ; gain = 5.906
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:01:41 . Memory (MB): peak = 861.883 ; gain = 6.324
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 921000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:01:43 . Memory (MB): peak = 861.883 ; gain = 6.324
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1472] type error near color1 ; expected type bit [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:114]
ERROR: [VRFC 10-29] write expects 2 arguments [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:114]
ERROR: [VRFC 10-927] indexed name prefix type  void is not an array type [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:114]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-724] found '0' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-724] found '0' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:111]
ERROR: [VRFC 10-724] found '0' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:112]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1074] near conv_integer ; 3 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-1074] near conv_integer ; 3 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:111]
ERROR: [VRFC 10-1074] near conv_integer ; 3 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:112]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 0 [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_imp_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1472] type error near rgb_out ; expected type bit [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-29] write expects 2 arguments [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-927] indexed name prefix type  void is not an array type [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-2101] index constraint cannot apply to non array type bit [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:103]
ERROR: [VRFC 10-91] rgb_ext is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-91] rgb_ext is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:111]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 20:28:37 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 921000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:42 ; elapsed = 00:06:46 . Memory (MB): peak = 874.324 ; gain = 0.953
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:42 ; elapsed = 00:06:47 . Memory (MB): peak = 874.324 ; gain = 0.953
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:42 ; elapsed = 00:06:50 . Memory (MB): peak = 874.324 ; gain = 0.953
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 20:41:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 921000ns
run: Time (s): cpu = 00:00:50 ; elapsed = 00:08:26 . Memory (MB): peak = 874.324 ; gain = 0.000
xsim: Time (s): cpu = 00:00:52 ; elapsed = 00:08:28 . Memory (MB): peak = 874.324 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 921000ns
launch_simulation: Time (s): cpu = 00:00:53 ; elapsed = 00:08:31 . Memory (MB): peak = 874.324 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {308320.5 ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-2621] signal declaration cannot be of a file type, access type or protected type [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:61]
ERROR: [VRFC 10-275] actual texto1 of formal l must be a variable [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:120]
ERROR: [VRFC 10-275] actual texto2 of formal l must be a variable [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:121]
ERROR: [VRFC 10-275] actual texto3 of formal l must be a variable [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:123]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:124]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:125]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:127]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:128]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:129]
ERROR: [VRFC 10-275] actual texto1 of formal l must be a variable [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:132]
ERROR: [VRFC 10-275] actual texto2 of formal l must be a variable [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:133]
ERROR: [VRFC 10-275] actual texto3 of formal l must be a variable [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:134]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1412] syntax error near signal [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:104]
ERROR: [VRFC 10-91] texto1 is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-91] texto2 is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:123]
ERROR: [VRFC 10-91] texto3 is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:124]
ERROR: [VRFC 10-91] texto1 is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:125]
ERROR: [VRFC 10-91] texto2 is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:126]
ERROR: [VRFC 10-91] texto3 is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:127]
ERROR: [VRFC 10-91] texto1 is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:129]
ERROR: [VRFC 10-91] texto2 is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:130]
ERROR: [VRFC 10-91] texto3 is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:131]
ERROR: [VRFC 10-91] texto1 is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:134]
ERROR: [VRFC 10-275] actual  of formal l must be a variable [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:134]
ERROR: [VRFC 10-91] texto2 is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:135]
ERROR: [VRFC 10-275] actual  of formal l must be a variable [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:135]
ERROR: [VRFC 10-91] texto3 is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:136]
ERROR: [VRFC 10-275] actual  of formal l must be a variable [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:136]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:125]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:126]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:127]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:129]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:130]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:131]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:125]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:126]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:127]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:129]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:130]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:131]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:129]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:130]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:131]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 21:27:39 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /test_imp_sim/solucionr was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /test_imp_sim/soluciong was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /test_imp_sim/solucionb was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 308320.5 ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 308319500 ps  Iteration: 2  Process: /test_imp_sim/line__103
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:134
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 900.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 21:28:29 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /test_imp_sim/solucionr was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /test_imp_sim/soluciong was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /test_imp_sim/solucionb was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 308320.5 ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 308319500 ps  Iteration: 2  Process: /test_imp_sim/line__103
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:134
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 900.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 21:31:02 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /test_imp_sim/solucionr was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /test_imp_sim/soluciong was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /test_imp_sim/solucionb was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 308320.5 ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp_sim/line__105
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:118]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:120]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:124]
ERROR: [VRFC 10-91] solucionr is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:128]
ERROR: [VRFC 10-275] actual  of formal f must be a file [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:128]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:118]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:120]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-1074] near write ; 2 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:124]
ERROR: [VRFC 10-91] solucionr is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:128]
ERROR: [VRFC 10-275] actual  of formal f must be a file [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:128]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'documentos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj documentos_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity documentos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot documentos_behav xil_defaultlib.documentos -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [\display_34(lw=5)\]
Compiling architecture behavioral of entity xil_defaultlib.documentos
Built simulation snapshot documentos_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 21:36:31 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "documentos_behav -key {Behavioral:sim_1:Functional:documentos} -tclbatch {documentos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source documentos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'documentos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'documentos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj documentos_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity documentos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot documentos_behav xil_defaultlib.documentos -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [\display_34(lw=5)\]
Compiling architecture behavioral of entity xil_defaultlib.documentos
Built simulation snapshot documentos_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 21:36:56 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "documentos_behav -key {Behavioral:sim_1:Functional:documentos} -tclbatch {documentos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source documentos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'documentos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'documentos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj documentos_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity documentos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot documentos_behav xil_defaultlib.documentos -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [\display_34(lw=5)\]
Compiling architecture behavioral of entity xil_defaultlib.documentos
Built simulation snapshot documentos_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 21:41:24 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "documentos_behav -key {Behavioral:sim_1:Functional:documentos} -tclbatch {documentos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source documentos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'documentos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
set_property used_in_simulation false [get_files  {{C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd}}]
set_property used_in_simulation false [get_files  {{C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/grupo.vhd}}]
set_property used_in_simulation false [get_files  {{C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/apellidos.vhd}}]
set_property used_in_simulation false [get_files  {{C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd}}]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 21:45:14 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 21:46:50 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /test_imp_sim/solucion was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
update_compile_order -fileset sim_1
current_sim simulation_13
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 21:49:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 21:53:21 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 21:55:03 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
update_compile_order -fileset sim_1
current_sim simulation_14
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 21:57:39 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /test_imp_sim/solucion was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
update_compile_order -fileset sim_1
current_sim simulation_17
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/resultados.mout
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 22:02:39 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
update_compile_order -fileset sim_1
current_sim simulation_18
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1471] type error near color1 ; current type integer; expected type string [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:121]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-1471] type error near color2 ; current type integer; expected type string [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:123]
ERROR: [VRFC 10-1472] type error near string ; expected type line [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:123]
ERROR: [VRFC 10-275] actual  of formal l must be a variable [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:123]
ERROR: [VRFC 10-704] formal value has no actual or default value [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-1471] type error near color3 ; current type integer; expected type string [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:125]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-1471] type error near color2 ; current type integer; expected type line [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:123]
ERROR: [VRFC 10-704] formal value has no actual or default value [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-1471] type error near color2 ; current type integer; expected type line [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:123]
ERROR: [VRFC 10-704] formal value has no actual or default value [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-1471] type error near color2 ; current type integer; expected type line [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:123]
ERROR: [VRFC 10-704] formal value has no actual or default value [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-1471] type error near color2 ; current type integer; expected type line [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:123]
ERROR: [VRFC 10-704] formal value has no actual or default value [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:122]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 22:14:30 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:25 ; elapsed = 00:10:50 . Memory (MB): peak = 935.035 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:27 ; elapsed = 00:10:51 . Memory (MB): peak = 935.035 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:28 ; elapsed = 00:10:54 . Memory (MB): peak = 935.035 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 22:25:45 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:52 ; elapsed = 00:06:11 . Memory (MB): peak = 935.035 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:54 ; elapsed = 00:06:13 . Memory (MB): peak = 935.035 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:54 ; elapsed = 00:06:16 . Memory (MB): peak = 935.035 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
ERROR: [VRFC 10-1471] type error near hcount ; current type integer; expected type std_logic_vector [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd:142]
ERROR: [VRFC 10-1471] type error near vcount ; current type integer; expected type std_logic_vector [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd:143]
ERROR: [VRFC 10-1471] type error near hcount ; current type integer; expected type std_logic_vector [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd:152]
ERROR: [VRFC 10-1471] type error near vcount ; current type integer; expected type std_logic_vector [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd:153]
ERROR: [VRFC 10-1471] type error near hcount ; current type integer; expected type std_logic_vector [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd:163]
ERROR: [VRFC 10-1471] type error near vcount ; current type integer; expected type std_logic_vector [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd:164]
ERROR: [VRFC 10-1471] type error near hcount ; current type integer; expected type std_logic_vector [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd:174]
ERROR: [VRFC 10-1471] type error near vcount ; current type integer; expected type std_logic_vector [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd:175]
ERROR: [VRFC 10-1471] type error near hcount ; current type integer; expected type std_logic_vector [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd:185]
ERROR: [VRFC 10-1471] type error near vcount ; current type integer; expected type std_logic_vector [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd:186]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd:51]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-704] formal hcount has no actual or default value [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:69]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_19
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-704] formal hcount has no actual or default value [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:69]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-704] formal hcount has no actual or default value [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:69]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1466] type std_logic_vector does not match with the integer literal [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:62]
ERROR: [VRFC 10-704] formal hcount has no actual or default value [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:69]
ERROR: [VRFC 10-1412] syntax error near others [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:94]
ERROR: [VRFC 10-1412] syntax error near others [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:99]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.test_imp_sim in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 22:39:14 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 22:40:25 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1412] syntax error near others [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:96]
ERROR: [VRFC 10-1412] syntax error near others [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:101]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 22:44:56 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 935.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 22:49:43 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 945.910 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 22:51:19 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
run: Time (s): cpu = 00:03:02 ; elapsed = 00:24:02 . Memory (MB): peak = 945.910 ; gain = 0.000
xsim: Time (s): cpu = 00:03:04 ; elapsed = 00:24:03 . Memory (MB): peak = 945.910 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
launch_simulation: Time (s): cpu = 00:03:04 ; elapsed = 00:24:06 . Memory (MB): peak = 945.910 ; gain = 0.000
update_compile_order -fileset sim_1
current_sim simulation_23
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 23:25:31 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
update_compile_order -fileset sim_1
current_sim simulation_26
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:130]
ERROR: [VRFC 10-1471] type error near texto1 ; current type line; expected type string [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:140]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 23:31:13 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
ERROR: File resultados.mout error. Cannot write to it
Time: 61350500 ps  Iteration: 2  Process: /test_imp_sim/line__110
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:131
run: Time (s): cpu = 00:00:51 ; elapsed = 00:06:17 . Memory (MB): peak = 948.660 ; gain = 2.621
xsim: Time (s): cpu = 00:00:53 ; elapsed = 00:06:19 . Memory (MB): peak = 948.660 ; gain = 2.621
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
launch_simulation: Time (s): cpu = 00:00:54 ; elapsed = 00:06:21 . Memory (MB): peak = 948.660 ; gain = 2.621
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 23:58:50 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
run: Time (s): cpu = 00:04:49 ; elapsed = 00:29:59 . Memory (MB): peak = 978.332 ; gain = 29.672
xsim: Time (s): cpu = 00:04:50 ; elapsed = 00:30:01 . Memory (MB): peak = 978.332 ; gain = 29.672
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 308320.5 ns
launch_simulation: Time (s): cpu = 00:04:50 ; elapsed = 00:30:03 . Memory (MB): peak = 978.332 ; gain = 29.672
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 00:37:30 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:44 ; elapsed = 00:05:39 . Memory (MB): peak = 978.332 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:45 ; elapsed = 00:05:40 . Memory (MB): peak = 978.332 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:45 ; elapsed = 00:05:43 . Memory (MB): peak = 978.332 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 00:47:18 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:03:22 ; elapsed = 00:23:39 . Memory (MB): peak = 978.332 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:03:24 ; elapsed = 00:23:40 . Memory (MB): peak = 978.332 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:03:25 ; elapsed = 00:23:43 . Memory (MB): peak = 978.332 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 01:15:53 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:14 ; elapsed = 00:08:03 . Memory (MB): peak = 978.332 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:15 ; elapsed = 00:08:04 . Memory (MB): peak = 978.332 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:15 ; elapsed = 00:08:08 . Memory (MB): peak = 978.332 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -name {xsim.simulate.xsim.more_options} -value {-mt 8} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 01:25:01 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log} -mt 8"
INFO: [USF-XSim-8] Loading simulator feature
ERROR: [Common 17-170] Unknown option '-mt', please type 'xsim -help' for usage info.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_27
set_property -name {xsim.simulate.xsim.more_options} -value {} -objects [get_filesets sim_1]
set_property -name {xsim.elaborate.mt_level} -value {8} -objects [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 01:30:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1009.262 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1009.262 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 1009.262 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/test_imp_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 01:32:15 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:46 ; elapsed = 00:05:23 . Memory (MB): peak = 1009.262 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:47 ; elapsed = 00:05:25 . Memory (MB): peak = 1009.262 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:48 ; elapsed = 00:05:28 . Memory (MB): peak = 1009.262 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_sim simulation_27
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_34
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 01:41:11 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:53 . Memory (MB): peak = 1032.066 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 1032.066 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:57 . Memory (MB): peak = 1032.066 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 01:43:57 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:11 ; elapsed = 00:07:18 . Memory (MB): peak = 1032.066 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:12 ; elapsed = 00:07:19 . Memory (MB): peak = 1032.066 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:12 ; elapsed = 00:07:22 . Memory (MB): peak = 1032.066 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -name {xsim.simulate.xsim.more_options} -value {-timeprecision_vhdl 1ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 01:52:25 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log} -timeprecision_vhdl 1ns"
INFO: [USF-XSim-8] Loading simulator feature
ERROR: [Common 17-170] Unknown option '-timeprecision_vhdl', please type 'xsim -help' for usage info.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 01:56:04 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log} -timeprecision_vhdl 1ns"
INFO: [USF-XSim-8] Loading simulator feature
ERROR: [Common 17-170] Unknown option '-timeprecision_vhdl', please type 'xsim -help' for usage info.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
xsim -help
xsim

Description: 
Load a simulation snapshot for simulation and return a simulation object

Syntax: 
xsim  [-view <args>] [-autoloadwcfg] [-runall] [-R] [-maxdeltaid <arg>]
      [-nolog] [-maxlogsize <arg>] [-onfinish <arg>] [-onerror <arg>]
      [-tclbatch <args>] [-t <args>] [-testplusarg <args>] [-vcdfile <arg>]
      [-vcdunit <arg>] [-wdb <arg>] [-tp] [-tl] [-nosignalhandlers]
      [-ieeewarnings] [-stats] [-quiet] [-verbose] <snapshot>

Returns: 
Current simulation object

Usage: 
  Name                 Description
  --------------------------------
  [-view]              Open a wave configuration file. This switch may be 
                       repeated to open multiple files.
  [-autoloadwcfg]      For a WDB file named <name>.wdb, automatically open 
                       all WCFG files named <name>#.wcfg.  Ignored if -view 
                       is present.
  [-runall]            Run simulation until completion, then quit (does 'run 
                       -all; exit')
  [-R]                 Run simulation until completion, then quit (does 'run 
                       -all; exit')
  [-maxdeltaid]        Specify the maximum delta number. Will report error if
                       it exceeds maximum simulation loops at the same time
                       Default: 10000
  [-nolog]             Ignored (for compatibility with xsim command-line 
                       tool)
  [-maxlogsize]        Set the maximum size a log file can reach in MB. The 
                       default setting is unlimited
                       Default: -1
  [-onfinish]          Specify behavior at end of simulation: quit|stop
                       Default: stop
  [-onerror]           Specify behavior upon simulation run-time error: 
                       quit|stop
                       Default: stop
  [-tclbatch]          Specify the TCL file for batch mode execution
  [-t]                 Specify the TCL file for batch mode execution
  [-testplusarg]       Specify plusargs to be used by $test$plusargs and 
                       $value$plusargs system functions
  [-vcdfile]           Specify the vcd output file
  [-vcdunit]           Specify the vcd output unit.  Default is the same as 
                       the engine precision unit
  [-wdb]               Specify the waveform database output file
  [-tp]                Enable printing of hierarchical names of process being
                       executed
  [-tl]                Enable printing of file name and line number of 
                       statements being executed.
  [-nosignalhandlers]  Run with no signal handlers to avoid conflict with 
                       security software
  [-ieeewarnings]      Enable warnings from VHDL IEEE functions
  [-stats]             Display memory and cpu stats upon exiting
  [-quiet]             Ignore command errors
  [-verbose]           Suspend message limits during command execution
  <snapshot>           The name of design snapshot or WDB file

Categories: 
Simulation

Description:

  The xsim command loads a simulation snapshot to run a batch mode
  simulation, or to provide a GUI and/or Tcl-based interactive simulation
  environment. The snapshot must be generated using the xelab command.

Arguments:

  -view <arg> - (Optional) Open a wave configuration file to store the
  waveform activity for the simulation. The Wave Config file contains just
  the list of wave objects (signals, dividers, groups, virtual buses) to
  display, and their display properties, plus markers. A wave configuration
  file is written in the current simulation with the save_wave_config
  command.

  Note: This option may be repeated to open multiple Wave Config files.

  -autoloadwcfg - (Optional) When loading a wave database (WDB) file named
  <name>.wdb, automatically open all associated wave config files WCFG named
  <name>#.wcfg. This option is ignored if -view is also specified.

  -runall | -R - (Optional) Run the simulation until no event is left in the
  event queue, a breakpoint or valid condition is encountered, or a run time
  exception occurs. Then quit the simulator. This is the equivalent of `run
  -all; exit`.

  -maxdeltaid <arg> - (Optional) Specify the maximum number of delta cycles
  as an integer greater than 0. The default value is 10000.The simulator will
  report an error if it exceeds the specified maximum number of simulation
  loops, or delta cycles, at simulation run time. Refer to the Vivado Design
  Suite User Guide: Logic Simulation (UG900) for more information on delta
  cycles.

  -nolog - (Optional) This option is provided for compatibility with the
  command line XSIM utility, and is ignored when running in Tcl in the Vivado
  Design Suite.

  -maxlogsize <arg> - (Optional) The maximum size for a simulation log file,
  specified as a value in MBytes. The default value of -1, means the log file
  has no size limit.

  -onfinish [ stop | quit ] - (Optional) Specify the actions of the simulator
  upon finishing the simulation run. Valid values are stop the simulation, or
  quit the simulator. The default is stop.

  -onerror [ stop | quit ] - (Optional} Specify the actions of the simulator
  upon encountering an error. Valid values are stop the simulation, or quit
  the simulator. The default is stop.

  -tclbatch | -t - (Optional) Specify a TCL script file to run the simulator
  in batch mode.

  -testplusarg <args> - (Optional) Specify plusargs to be used by
  $test$plusargs and $value$plusargs system functions. These arguments are
  visually distinguished from other simulator arguments by starting with the
  plus (`+`) character.

  -vcdfile <arg> - (Optional) Specify a Value Change Dump (VCD) file to
  capture simulation output.

  -vcdunit <arg> - (Optional) Specify the time unit for the VCD output. The
  default unit is the same as the simulation engine precision.

  -wdb <arg> - (Optional) Specify the simulation waveform database (WDB)
  file. When the simulation completes, the simulation is written to a static
  simulator database file. The file can be opened for later review by the
  open_wave_database command.

  -tp - (Optional) Print the hierarchical names of process being executed to
  the standard output.

  -tl - (Optional) Print the file name and line number of statements being
  executed to the standard output.

  -nosignalhandlers - (Optional) Disables the installation of OS-level signal
  handlers in the simulation. With the signal handlers disabled, OS-level
  fatal errors could crash the simulation abruptly with little indication of
  the nature of the failure.

  Note: Use this option only if your security software prevents the simulator
  from running successfully.

  -ieeewarnings - (Optional) Enable warnings generated by the use of VHDL
  IEEE functions. Use this option to enable warnings that are disabled by
  default since these warnings can generally be ignored.

  -stats - (Optional) Display statistics related to memory and CPU usage upon
  exiting the simulator.

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

  <snapshot> - (Required) The name of the simulation snapshot to be executed,
  or WDB file to be opened for viewing. The snapshot must have been
  previously compiled by xelab. The WDB file must have been previously saved
  using the -wdb option of the xsim command.

Examples:

  The following example launches xsim on the specified simulation snapshot:

    xsim C:/Data/project_xsim/project_xsim.sim/sim_1/behav/testbench_behav

See Also:

   *  launch_simulation
xsim -timeprecision_vhdl 1ns
ERROR: [Common 17-170] Unknown option '-timeprecision_vhdl', please type 'xsim -help' for usage info.
set_property -name {xsim.simulate.xsim.more_options} -value {} -objects [get_filesets sim_1]
set_property -name {xsim.compile.incremental} -value {true} -objects [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --incr --relax -prj test_imp_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1032.066 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1032.066 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.066 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property nl.process_corner fast [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --incr --relax -prj test_imp_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 308320.5 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1032.066 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 1032.066 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1032.066 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
