# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Top_Calc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1 {C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/top_sub.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:06 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1" C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/top_sub.sv 
# -- Compiling module fullsubstract
# -- Compiling module top_sub
# 
# Top level modules:
# 	top_sub
# End time: 21:36:06 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1 {C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/top_mod.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:06 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1" C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/top_mod.sv 
# -- Compiling module top_mod
# 
# Top level modules:
# 	top_mod
# End time: 21:36:06 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1 {C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/top_div.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:06 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1" C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/top_div.sv 
# -- Compiling module top_div
# 
# Top level modules:
# 	top_div
# End time: 21:36:06 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1 {C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/Top_Calc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:06 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1" C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/Top_Calc.sv 
# -- Compiling module Top_Calc
# 
# Top level modules:
# 	Top_Calc
# End time: 21:36:06 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1 {C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/Multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:06 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1" C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/Multiplier.sv 
# -- Compiling module Multiplier
# 
# Top level modules:
# 	Multiplier
# End time: 21:36:06 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1 {C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/fulladderbit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:06 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1" C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/fulladderbit.sv 
# -- Compiling module fulladderbit
# 
# Top level modules:
# 	fulladderbit
# End time: 21:36:06 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1 {C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/FullAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:06 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1" C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/FullAdder.sv 
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
# End time: 21:36:06 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1 {C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:06 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1" C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:36:06 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1 {C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/Decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:06 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1" C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/Decoder.sv 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 21:36:06 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1 {C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/Decoder_bin.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:06 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1" C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/Decoder_bin.sv 
# -- Compiling module Decoder_bin
# 
# Top level modules:
# 	Decoder_bin
# End time: 21:36:06 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1 {C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/ALU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:06 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1" C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/ALU_tb.sv 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 21:36:06 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_tb 
# Start time: 21:36:06 on Mar 26,2025
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.top_mod
# Loading work.top_div
# Loading work.Multiplier
# Loading work.FullAdder
# Loading work.top_sub
# Loading work.fulladderbit
# Loading work.fullsubstract
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Starting ALU testbench...
# ADDITION
# Test passed for op = 0000, a = 0011, b = 0001
# Test passed for op = 0000, a = 1111, b = 0001
# 
# SUBTRACTION
# Test passed for op = 0001, a = 0100, b = 0001
# Test passed for op = 0001, a = 0001, b = 0010
# 
# MULTIPLICATION
# Test passed for op = 0010, a = 0011, b = 0010
# Test passed for op = 0010, a = 1111, b = 0010
# 
# DIVISION
# Test passed for op = 0011, a = 1000, b = 0010
# Test passed for op = 0011, a = 1000, b = 0000
# 
# MODULO
# Test passed for op = 0100, a = 1001, b = 0011
# Test failed for op = 0100, a = 1010, b = 0000
# Expected y = xxxx, f = 10000, but got y = 1010, f = 10000
# 
# AND
# Test passed for op = 0101, a = 1100, b = 1010
# Test passed for op = 0101, a = 1111, b = 0000
# 
# OR
# Test passed for op = 0110, a = 1100, b = 1010
# Test passed for op = 0110, a = 0000, b = 0000
# 
# XOR
# Test passed for op = 0111, a = 1100, b = 1010
# Test passed for op = 0111, a = 1111, b = 1111
# 
# SHIFT LEFT
# Test passed for op = 1000, a = 0011, b = 0001
# Test passed for op = 1000, a = 0001, b = 0011
# 
# SHIFT RIGHT
# Test passed for op = 1001, a = 1000, b = 0001
# Test passed for op = 1001, a = 1000, b = 0011
# 
# ALU testbench completed.
# ** Note: $finish    : C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/ALU_tb.sv(96)
#    Time: 200 ns  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at C:/Users/jimmy/GitHub/jcampos_jfeng_schavez_digital_design_lab_2025/lab_2/problema_1/ALU_tb.sv line 96
# End time: 21:36:46 on Mar 26,2025, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
