<stg><name>conv1_Pipeline_OUT_ROW_COL</name>


<trans_list>

<trans id="4990" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5130" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5131" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5132" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5133" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5134" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5135" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5136" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5137" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5138" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5139" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5140" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5141" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5142" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5143" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5144" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5145" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5146" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5147" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5148" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5149" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5150" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5151" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5152" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5153" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5154" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5155" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5156" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5157" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5158" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5159" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5160" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5161" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5162" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5163" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5164" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5165" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5166" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5167" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5168" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5169" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5170" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5171" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5223" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5172" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5173" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5174" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5175" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5176" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5177" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5178" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5179" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5180" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5181" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5182" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5183" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5184" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5185" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5186" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5187" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5188" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5189" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5190" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5191" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5192" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5193" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5194" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5195" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5196" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5197" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5198" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5199" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5200" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5201" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5202" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5203" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5204" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5205" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5206" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5207" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5208" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5209" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5210" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5211" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5212" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5213" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5214" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5215" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5216" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5217" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5218" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5219" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5220" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %o = alloca i32 1

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten226 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten226"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i14 0, i14 %indvar_flatten226

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i4 0, i4 %o

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i11 0, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i8 0, i8 %col

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc.2.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.2.8:0 %r_4 = load i4 %r

]]></Node>
<StgValue><ssdm name="r_4"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.2.8:1 %indvar_flatten_load = load i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.2.8:2 %o_2 = load i4 %o

]]></Node>
<StgValue><ssdm name="o_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc.2.8:3 %indvar_flatten226_load = load i14 %indvar_flatten226

]]></Node>
<StgValue><ssdm name="indvar_flatten226_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4">
<![CDATA[
for.inc.2.8:4 %trunc_ln36 = trunc i4 %o_2

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.2.8:5 %lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %o_2, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="2">
<![CDATA[
for.inc.2.8:6 %lshr_ln2_cast = zext i2 %lshr_ln2

]]></Node>
<StgValue><ssdm name="lshr_ln2_cast"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:7 %empty = mul i9 %lshr_ln2_cast, i9 81

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="9">
<![CDATA[
for.inc.2.8:9 %empty_503 = trunc i9 %empty

]]></Node>
<StgValue><ssdm name="empty_503"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.2.8:584 %icmp_ln36 = icmp_eq  i14 %indvar_flatten226_load, i14 10200

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.2.8:585 %add_ln36_1 = add i14 %indvar_flatten226_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2.8:586 %br_ln36 = br i1 %icmp_ln36, void %for.inc66, void %BH.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc66:0 %col_load = load i8 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc66:1 %add_ln36 = add i4 %o_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:4 %icmp_ln39 = icmp_eq  i11 %indvar_flatten_load, i11 1275

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc66:5 %select_ln36 = select i1 %icmp_ln39, i4 0, i4 %r_4

]]></Node>
<StgValue><ssdm name="select_ln36"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc66:6 %select_ln36_1 = select i1 %icmp_ln39, i4 %add_ln36, i4 %o_2

]]></Node>
<StgValue><ssdm name="select_ln36_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="4">
<![CDATA[
for.inc66:7 %zext_ln39_1 = zext i4 %select_ln36_1

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="3" op_0_bw="4">
<![CDATA[
for.inc66:8 %empty_591 = trunc i4 %select_ln36_1

]]></Node>
<StgValue><ssdm name="empty_591"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
for.inc66:9 %tmp_539_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_591, i4 0

]]></Node>
<StgValue><ssdm name="tmp_539_cast"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc66:10 %sub_ln39 = sub i7 %tmp_539_cast, i7 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="sub_ln39"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="4">
<![CDATA[
for.inc66:11 %trunc_ln36_1 = trunc i4 %add_ln36

]]></Node>
<StgValue><ssdm name="trunc_ln36_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66:12 %lshr_ln36_mid1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln36, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln36_mid1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="9" op_0_bw="2">
<![CDATA[
for.inc66:13 %lshr_ln36_mid1_cast = zext i2 %lshr_ln36_mid1

]]></Node>
<StgValue><ssdm name="lshr_ln36_mid1_cast"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:14 %empty_592 = mul i9 %lshr_ln36_mid1_cast, i9 81

]]></Node>
<StgValue><ssdm name="empty_592"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="9">
<![CDATA[
for.inc66:16 %empty_593 = trunc i9 %empty_592

]]></Node>
<StgValue><ssdm name="empty_593"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc66:671 %xor_ln36 = xor i1 %icmp_ln39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln36"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:672 %icmp_ln40 = icmp_eq  i8 %col_load, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc66:673 %and_ln36 = and i1 %icmp_ln40, i1 %xor_ln36

]]></Node>
<StgValue><ssdm name="and_ln36"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc66:674 %indvars_iv_next264_dup = add i4 %select_ln36, i4 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next264_dup"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc66:676 %or_ln39 = or i1 %and_ln36, i1 %icmp_ln39

]]></Node>
<StgValue><ssdm name="or_ln39"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc66:677 %select_ln39 = select i1 %or_ln39, i8 0, i8 %col_load

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc66:678 %select_ln39_6 = select i1 %and_ln36, i4 %indvars_iv_next264_dup, i4 %select_ln36

]]></Node>
<StgValue><ssdm name="select_ln39_6"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="7" op_0_bw="4">
<![CDATA[
for.inc66:679 %zext_ln39_2 = zext i4 %select_ln39_6

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc66:682 %add_ln39_26 = add i7 %sub_ln39, i7 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln39_26"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="9" op_0_bw="8">
<![CDATA[
for.inc66:716 %zext_ln40 = zext i8 %select_ln39

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="7" op_0_bw="8">
<![CDATA[
for.inc66:717 %trunc_ln40 = trunc i8 %select_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc66:770 %tmp_521 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln39_26, i7 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="14">
<![CDATA[
for.inc66:771 %tmp_541_cast = zext i14 %tmp_521

]]></Node>
<StgValue><ssdm name="tmp_541_cast"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:772 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_541_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:773 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_541_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc66:774 %tmp_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln39, i32 7

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc66:782 %add_ln54 = add i7 %trunc_ln40, i7 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc66:783 %tmp_523 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln39_26, i7 %add_ln54

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="14">
<![CDATA[
for.inc66:784 %tmp_542_cast = zext i14 %tmp_523

]]></Node>
<StgValue><ssdm name="tmp_542_cast"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:785 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_542_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:786 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_542_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:844 %add_ln52_1 = add i9 %zext_ln40, i9 2

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:852 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:909 %add_ln54_8 = add i8 %select_ln39, i8 3

]]></Node>
<StgValue><ssdm name="add_ln54_8"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="14">
<![CDATA[
for.inc66:1251 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="14">
<![CDATA[
for.inc66:1252 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="14">
<![CDATA[
for.inc66:2193 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="32" op_0_bw="14">
<![CDATA[
for.inc66:2194 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc66:2217 %br_ln57 = br i1 %tmp_522, void %arrayidx522.case.0, void %arrayidx522.case.1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx522.2.exit:0 %add_ln39 = add i11 %indvar_flatten_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
arrayidx522.2.exit:1 %select_ln39_15 = select i1 %icmp_ln39, i11 1, i11 %add_ln39

]]></Node>
<StgValue><ssdm name="select_ln39_15"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx522.2.exit:2 %store_ln40 = store i14 %add_ln36_1, i14 %indvar_flatten226

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx522.2.exit:3 %store_ln40 = store i4 %select_ln36_1, i4 %o

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx522.2.exit:4 %store_ln40 = store i11 %select_ln39_15, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx522.2.exit:5 %store_ln40 = store i4 %select_ln39_6, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx522.2.exit:6 %store_ln40 = store i8 %add_ln54_8, i8 %col

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.2.exit:7 %br_ln40 = br void %for.inc.2.8

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:8 %p_cast4 = zext i9 %empty

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:13 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.8:14 %empty_505 = add i8 %empty_503, i8 1

]]></Node>
<StgValue><ssdm name="empty_505"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="8">
<![CDATA[
for.inc.2.8:15 %p_cast6 = zext i8 %empty_505

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:16 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:252 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:253 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:332 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:333 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:335 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:336 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:15 %p_cast91 = zext i9 %empty_592

]]></Node>
<StgValue><ssdm name="p_cast91"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:17 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast91

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:18 %empty_594 = add i8 %empty_593, i8 1

]]></Node>
<StgValue><ssdm name="empty_594"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="8">
<![CDATA[
for.inc66:19 %p_cast92 = zext i8 %empty_594

]]></Node>
<StgValue><ssdm name="p_cast92"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:20 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast92

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:258 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast91

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:259 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast92

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:339 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:340 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:343 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:344 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="11" op_0_bw="4">
<![CDATA[
for.inc66:680 %zext_ln54 = zext i4 %select_ln39_6

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:681 %mul_ln54 = mul i11 %zext_ln54, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:720 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="17" op_0_bw="8">
<![CDATA[
for.inc66:767 %zext_ln40_1 = zext i8 %select_ln39

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc66:768 %mul_ln40 = mul i17 %zext_ln40_1, i17 373

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66:769 %trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln40, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:781 %add_ln52 = add i8 %select_ln39, i8 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc66:787 %tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln52, i32 7

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:845 %add_ln54_5 = add i8 %select_ln39, i8 2

]]></Node>
<StgValue><ssdm name="add_ln54_5"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc66:846 %add_ln54_6 = add i7 %trunc_ln40, i7 2

]]></Node>
<StgValue><ssdm name="add_ln54_6"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc66:847 %tmp_525 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln39_26, i7 %add_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="14">
<![CDATA[
for.inc66:848 %tmp_543_cast = zext i14 %tmp_525

]]></Node>
<StgValue><ssdm name="tmp_543_cast"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:849 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_543_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:850 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_543_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc66:851 %tmp_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln54_5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:852 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="14">
<![CDATA[
for.inc66:1251 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="14">
<![CDATA[
for.inc66:1252 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:1253 %tmp_275 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17, i1 %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="14">
<![CDATA[
for.inc66:2193 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="32" op_0_bw="14">
<![CDATA[
for.inc66:2194 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:2195 %tmp_519 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19, i1 %tmp_524

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="14">
<![CDATA[
for.inc66:2205 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="32" op_0_bw="14">
<![CDATA[
for.inc66:2206 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx522.exit:0 %br_ln57 = br i1 %tmp_524, void %arrayidx522.1.case.0, void %arrayidx522.1.case.1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx522.1.exit:0 %br_ln57 = br i1 %tmp_526, void %arrayidx522.2.case.0, void %arrayidx522.2.case.1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="220" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.8:17 %empty_506 = add i8 %empty_503, i8 2

]]></Node>
<StgValue><ssdm name="empty_506"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="8">
<![CDATA[
for.inc.2.8:18 %p_cast7 = zext i8 %empty_506

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:19 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.8:38 %empty_513 = add i8 %empty_503, i8 9

]]></Node>
<StgValue><ssdm name="empty_513"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
for.inc.2.8:39 %p_cast14 = zext i8 %empty_513

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:40 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:254 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:261 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:332 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:333 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:334 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:335 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:336 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:337 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:338 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:339 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:359 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:360 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:21 %empty_595 = add i8 %empty_593, i8 2

]]></Node>
<StgValue><ssdm name="empty_595"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="8">
<![CDATA[
for.inc66:22 %p_cast93 = zext i8 %empty_595

]]></Node>
<StgValue><ssdm name="p_cast93"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:23 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast93

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:42 %empty_602 = add i8 %empty_593, i8 9

]]></Node>
<StgValue><ssdm name="empty_602"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="8">
<![CDATA[
for.inc66:43 %p_cast100 = zext i8 %empty_602

]]></Node>
<StgValue><ssdm name="p_cast100"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:44 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast100

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:260 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast93

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:267 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast100

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:339 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:340 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:341 %tmp_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:342 %select_ln36_2 = select i1 %icmp_ln39, i32 %tmp_mid1, i32 %tmp

]]></Node>
<StgValue><ssdm name="select_ln36_2"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:343 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:344 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:345 %tmp_mid1_674 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_mid1_674"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:346 %select_ln36_3 = select i1 %icmp_ln39, i32 %tmp_mid1_674, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln36_3"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:347 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:348 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:375 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:376 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:720 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:788 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="17" op_0_bw="8">
<![CDATA[
for.inc66:835 %zext_ln54_22 = zext i8 %add_ln52

]]></Node>
<StgValue><ssdm name="zext_ln54_22"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc66:836 %mul_ln54_8 = mul i17 %zext_ln54_22, i17 373

]]></Node>
<StgValue><ssdm name="mul_ln54_8"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66:837 %trunc_ln54_1 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln54_8, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln54_1"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:852 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="19" op_0_bw="9">
<![CDATA[
for.inc66:899 %zext_ln54_33 = zext i9 %add_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln54_33"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc66:900 %mul_ln54_9 = mul i19 %zext_ln54_33, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_9"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66:901 %trunc_ln54_3 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_9, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_3"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="14">
<![CDATA[
for.inc66:2205 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="32" op_0_bw="14">
<![CDATA[
for.inc66:2206 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:2207 %tmp_520 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21, i1 %tmp_526

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="270" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.8:41 %empty_514 = add i8 %empty_503, i8 10

]]></Node>
<StgValue><ssdm name="empty_514"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
for.inc.2.8:42 %p_cast15 = zext i8 %empty_514

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:43 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:65 %empty_522 = add i9 %empty, i9 18

]]></Node>
<StgValue><ssdm name="empty_522"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:66 %p_cast23 = zext i9 %empty_522

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:67 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast23

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:262 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:270 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast23

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:338 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:339 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:340 %tmp_178 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:359 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:360 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:361 %tmp_185 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:362 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:363 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:386 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:387 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2.8:576 %indvars_iv_next264 = add i4 %r_4, i4 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next264"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:45 %empty_603 = add i8 %empty_593, i8 10

]]></Node>
<StgValue><ssdm name="empty_603"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="8">
<![CDATA[
for.inc66:46 %p_cast101 = zext i8 %empty_603

]]></Node>
<StgValue><ssdm name="p_cast101"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:47 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast101

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:69 %empty_611 = add i9 %empty_592, i9 18

]]></Node>
<StgValue><ssdm name="empty_611"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:70 %p_cast109 = zext i9 %empty_611

]]></Node>
<StgValue><ssdm name="p_cast109"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:71 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast109

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:268 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast101

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:276 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast109

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:347 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:348 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:349 %tmp_178_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_178_mid1"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:350 %select_ln36_4 = select i1 %icmp_ln39, i32 %tmp_178_mid1, i32 %tmp_178

]]></Node>
<StgValue><ssdm name="select_ln36_4"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:375 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:376 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:377 %tmp_185_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_185_mid1"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:378 %select_ln36_11 = select i1 %icmp_ln39, i32 %tmp_185_mid1, i32 %tmp_185

]]></Node>
<StgValue><ssdm name="select_ln36_11"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:379 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:380 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:411 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:412 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc66:663 %select_ln36_83 = select i1 %icmp_ln39, i4 1, i4 %indvars_iv_next264

]]></Node>
<StgValue><ssdm name="select_ln36_83"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc66:684 %indvars_iv_next264_mid1 = add i4 %select_ln36, i4 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next264_mid1"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc66:685 %select_ln39_7 = select i1 %and_ln36, i4 %indvars_iv_next264_mid1, i4 %select_ln36_83

]]></Node>
<StgValue><ssdm name="select_ln39_7"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="11" op_0_bw="4">
<![CDATA[
for.inc66:686 %zext_ln54_1 = zext i4 %select_ln39_7

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:687 %mul_ln54_1 = mul i11 %zext_ln54_1, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:720 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:788 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:852 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:908 %add_ln54_7 = add i9 %zext_ln40, i9 3

]]></Node>
<StgValue><ssdm name="add_ln54_7"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:910 %urem_ln54_2 = urem i9 %add_ln54_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="19" op_0_bw="9">
<![CDATA[
for.inc66:957 %zext_ln54_44 = zext i9 %add_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_44"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc66:958 %mul_ln54_10 = mul i19 %zext_ln54_44, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_10"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66:959 %trunc_ln54_4 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_10, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="322" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.8:20 %empty_507 = add i8 %empty_503, i8 3

]]></Node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
for.inc.2.8:21 %p_cast8 = zext i8 %empty_507

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:22 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast8

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.8:44 %empty_515 = add i8 %empty_503, i8 11

]]></Node>
<StgValue><ssdm name="empty_515"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
for.inc.2.8:45 %p_cast16 = zext i8 %empty_515

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:46 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast16

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:255 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast8

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:263 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast16

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:341 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:342 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:362 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:363 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:364 %tmp_186 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:365 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:366 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:386 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:387 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:388 %tmp_194 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="5" op_0_bw="4">
<![CDATA[
for.inc.2.8:575 %zext_ln39 = zext i4 %r_4

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.2.8:577 %empty_584 = add i5 %zext_ln39, i5 2

]]></Node>
<StgValue><ssdm name="empty_584"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:24 %empty_596 = add i8 %empty_593, i8 3

]]></Node>
<StgValue><ssdm name="empty_596"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="8">
<![CDATA[
for.inc66:25 %p_cast94 = zext i8 %empty_596

]]></Node>
<StgValue><ssdm name="p_cast94"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:26 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast94

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:48 %empty_604 = add i8 %empty_593, i8 11

]]></Node>
<StgValue><ssdm name="empty_604"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="8">
<![CDATA[
for.inc66:49 %p_cast102 = zext i8 %empty_604

]]></Node>
<StgValue><ssdm name="p_cast102"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:50 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast102

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:261 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast94

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:269 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast102

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:351 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:352 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:379 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:380 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:381 %tmp_186_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_186_mid1"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:382 %select_ln36_12 = select i1 %icmp_ln39, i32 %tmp_186_mid1, i32 %tmp_186

]]></Node>
<StgValue><ssdm name="select_ln36_12"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:383 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:384 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:411 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:412 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:413 %tmp_194_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_194_mid1"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:414 %select_ln36_20 = select i1 %icmp_ln39, i32 %tmp_194_mid1, i32 %tmp_194

]]></Node>
<StgValue><ssdm name="select_ln36_20"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:664 %select_ln36_84 = select i1 %icmp_ln39, i5 2, i5 %empty_584

]]></Node>
<StgValue><ssdm name="select_ln36_84"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="5" op_0_bw="4">
<![CDATA[
for.inc66:683 %zext_ln39_3 = zext i4 %indvars_iv_next264_dup

]]></Node>
<StgValue><ssdm name="zext_ln39_3"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc66:688 %p_mid1 = add i5 %zext_ln39_3, i5 2

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:689 %select_ln39_8 = select i1 %and_ln36, i5 %p_mid1, i5 %select_ln36_84

]]></Node>
<StgValue><ssdm name="select_ln39_8"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="11" op_0_bw="5">
<![CDATA[
for.inc66:690 %select_ln39_35_cast = zext i5 %select_ln39_8

]]></Node>
<StgValue><ssdm name="select_ln39_35_cast"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:691 %mul_ln54_2 = mul i11 %select_ln39_35_cast, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:720 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:788 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:852 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:910 %urem_ln54_2 = urem i9 %add_ln54_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:966 %add_ln52_2 = add i9 %zext_ln40, i9 4

]]></Node>
<StgValue><ssdm name="add_ln52_2"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:967 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="19" op_0_bw="9">
<![CDATA[
for.inc66:1014 %zext_ln54_55 = zext i9 %add_ln52_2

]]></Node>
<StgValue><ssdm name="zext_ln54_55"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc66:1015 %mul_ln54_11 = mul i19 %zext_ln54_55, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_11"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66:1016 %trunc_ln54_5 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_11, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="377" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:68 %empty_523 = add i9 %empty, i9 19

]]></Node>
<StgValue><ssdm name="empty_523"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:69 %p_cast24 = zext i9 %empty_523

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:70 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:92 %empty_531 = add i9 %empty, i9 27

]]></Node>
<StgValue><ssdm name="empty_531"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:93 %p_cast32 = zext i9 %empty_531

]]></Node>
<StgValue><ssdm name="p_cast32"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:94 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast32

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:271 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:279 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast32

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:341 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:342 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:343 %tmp_179 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:365 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:366 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:367 %tmp_187 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:389 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:390 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:413 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:414 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.2.8:578 %empty_585 = add i5 %zext_ln39, i5 3

]]></Node>
<StgValue><ssdm name="empty_585"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:72 %empty_612 = add i9 %empty_592, i9 19

]]></Node>
<StgValue><ssdm name="empty_612"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:73 %p_cast110 = zext i9 %empty_612

]]></Node>
<StgValue><ssdm name="p_cast110"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:74 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast110

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:96 %empty_620 = add i9 %empty_592, i9 27

]]></Node>
<StgValue><ssdm name="empty_620"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:97 %p_cast118 = zext i9 %empty_620

]]></Node>
<StgValue><ssdm name="p_cast118"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:98 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast118

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:277 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast110

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:285 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast118

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:351 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:352 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:353 %tmp_179_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_179_mid1"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:354 %select_ln36_5 = select i1 %icmp_ln39, i32 %tmp_179_mid1, i32 %tmp_179

]]></Node>
<StgValue><ssdm name="select_ln36_5"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:383 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:384 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:385 %tmp_187_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_187_mid1"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:386 %select_ln36_13 = select i1 %icmp_ln39, i32 %tmp_187_mid1, i32 %tmp_187

]]></Node>
<StgValue><ssdm name="select_ln36_13"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:415 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:416 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:447 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:448 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:665 %select_ln36_85 = select i1 %icmp_ln39, i5 3, i5 %empty_585

]]></Node>
<StgValue><ssdm name="select_ln36_85"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc66:692 %p_mid18 = add i5 %zext_ln39_3, i5 3

]]></Node>
<StgValue><ssdm name="p_mid18"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:693 %select_ln39_9 = select i1 %and_ln36, i5 %p_mid18, i5 %select_ln36_85

]]></Node>
<StgValue><ssdm name="select_ln39_9"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="11" op_0_bw="5">
<![CDATA[
for.inc66:694 %select_ln39_36_cast = zext i5 %select_ln39_9

]]></Node>
<StgValue><ssdm name="select_ln39_36_cast"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:695 %mul_ln54_3 = mul i11 %select_ln39_36_cast, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_3"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:720 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:788 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:852 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:910 %urem_ln54_2 = urem i9 %add_ln54_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:967 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1023 %add_ln52_3 = add i9 %zext_ln40, i9 5

]]></Node>
<StgValue><ssdm name="add_ln52_3"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1024 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="19" op_0_bw="9">
<![CDATA[
for.inc66:1071 %zext_ln54_66 = zext i9 %add_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln54_66"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc66:1072 %mul_ln54_12 = mul i19 %zext_ln54_66, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_12"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66:1073 %trunc_ln54_6 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_12, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="431" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.8:23 %empty_508 = add i8 %empty_503, i8 4

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
for.inc.2.8:24 %p_cast9 = zext i8 %empty_508

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:25 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.8:47 %empty_516 = add i8 %empty_503, i8 12

]]></Node>
<StgValue><ssdm name="empty_516"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
for.inc.2.8:48 %p_cast17 = zext i8 %empty_516

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:49 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast17

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:256 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:264 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast17

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:344 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:345 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:368 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:369 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:389 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:390 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:391 %tmp_195 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:413 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:414 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:415 %tmp_203 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.2.8:579 %empty_586 = add i5 %zext_ln39, i5 4

]]></Node>
<StgValue><ssdm name="empty_586"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:27 %empty_597 = add i8 %empty_593, i8 4

]]></Node>
<StgValue><ssdm name="empty_597"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="8">
<![CDATA[
for.inc66:28 %p_cast95 = zext i8 %empty_597

]]></Node>
<StgValue><ssdm name="p_cast95"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:29 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast95

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:51 %empty_605 = add i8 %empty_593, i8 12

]]></Node>
<StgValue><ssdm name="empty_605"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="8">
<![CDATA[
for.inc66:52 %p_cast103 = zext i8 %empty_605

]]></Node>
<StgValue><ssdm name="p_cast103"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:53 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast103

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:262 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast95

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:270 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast103

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:355 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:356 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:387 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:388 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:415 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:416 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:417 %tmp_195_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_195_mid1"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:418 %select_ln36_21 = select i1 %icmp_ln39, i32 %tmp_195_mid1, i32 %tmp_195

]]></Node>
<StgValue><ssdm name="select_ln36_21"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:447 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:448 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:449 %tmp_203_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_203_mid1"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:450 %select_ln36_29 = select i1 %icmp_ln39, i32 %tmp_203_mid1, i32 %tmp_203

]]></Node>
<StgValue><ssdm name="select_ln36_29"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:666 %select_ln36_86 = select i1 %icmp_ln39, i5 4, i5 %empty_586

]]></Node>
<StgValue><ssdm name="select_ln36_86"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc66:696 %p_mid110 = add i5 %zext_ln39_3, i5 4

]]></Node>
<StgValue><ssdm name="p_mid110"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:697 %select_ln39_10 = select i1 %and_ln36, i5 %p_mid110, i5 %select_ln36_86

]]></Node>
<StgValue><ssdm name="select_ln39_10"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="11" op_0_bw="5">
<![CDATA[
for.inc66:698 %select_ln39_37_cast = zext i5 %select_ln39_10

]]></Node>
<StgValue><ssdm name="select_ln39_37_cast"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:699 %mul_ln54_4 = mul i11 %select_ln39_37_cast, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_4"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:720 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:788 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:852 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:910 %urem_ln54_2 = urem i9 %add_ln54_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:967 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1024 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1080 %add_ln52_4 = add i9 %zext_ln40, i9 6

]]></Node>
<StgValue><ssdm name="add_ln52_4"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1081 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="19" op_0_bw="9">
<![CDATA[
for.inc66:1128 %zext_ln54_77 = zext i9 %add_ln52_4

]]></Node>
<StgValue><ssdm name="zext_ln54_77"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc66:1129 %mul_ln54_13 = mul i19 %zext_ln54_77, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_13"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66:1130 %trunc_ln54_7 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_13, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="486" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:71 %empty_524 = add i9 %empty, i9 20

]]></Node>
<StgValue><ssdm name="empty_524"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:72 %p_cast25 = zext i9 %empty_524

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:73 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast25

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:95 %empty_532 = add i9 %empty, i9 28

]]></Node>
<StgValue><ssdm name="empty_532"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:96 %p_cast33 = zext i9 %empty_532

]]></Node>
<StgValue><ssdm name="p_cast33"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:97 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast33

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:272 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast25

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:280 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast33

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:344 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:345 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:346 %tmp_180 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:368 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:369 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:370 %tmp_188 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:392 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:393 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:416 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:417 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.2.8:580 %empty_587 = add i5 %zext_ln39, i5 5

]]></Node>
<StgValue><ssdm name="empty_587"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:75 %empty_613 = add i9 %empty_592, i9 20

]]></Node>
<StgValue><ssdm name="empty_613"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:76 %p_cast111 = zext i9 %empty_613

]]></Node>
<StgValue><ssdm name="p_cast111"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:77 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:99 %empty_621 = add i9 %empty_592, i9 28

]]></Node>
<StgValue><ssdm name="empty_621"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:100 %p_cast119 = zext i9 %empty_621

]]></Node>
<StgValue><ssdm name="p_cast119"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:101 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast119

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:278 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:286 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast119

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:355 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:356 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:357 %tmp_180_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_180_mid1"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:358 %select_ln36_6 = select i1 %icmp_ln39, i32 %tmp_180_mid1, i32 %tmp_180

]]></Node>
<StgValue><ssdm name="select_ln36_6"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:387 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:388 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:389 %tmp_188_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_188_mid1"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:390 %select_ln36_14 = select i1 %icmp_ln39, i32 %tmp_188_mid1, i32 %tmp_188

]]></Node>
<StgValue><ssdm name="select_ln36_14"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:419 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:420 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:451 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:452 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:667 %select_ln36_87 = select i1 %icmp_ln39, i5 5, i5 %empty_587

]]></Node>
<StgValue><ssdm name="select_ln36_87"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc66:700 %p_mid112 = add i5 %zext_ln39_3, i5 5

]]></Node>
<StgValue><ssdm name="p_mid112"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:701 %select_ln39_11 = select i1 %and_ln36, i5 %p_mid112, i5 %select_ln36_87

]]></Node>
<StgValue><ssdm name="select_ln39_11"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="11" op_0_bw="5">
<![CDATA[
for.inc66:702 %select_ln39_38_cast = zext i5 %select_ln39_11

]]></Node>
<StgValue><ssdm name="select_ln39_38_cast"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:703 %mul_ln54_5 = mul i11 %select_ln39_38_cast, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_5"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:720 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:788 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:852 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:910 %urem_ln54_2 = urem i9 %add_ln54_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:967 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="535" st_id="9" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1024 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="536" st_id="9" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1081 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1137 %add_ln52_5 = add i9 %zext_ln40, i9 7

]]></Node>
<StgValue><ssdm name="add_ln52_5"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1138 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="19" op_0_bw="9">
<![CDATA[
for.inc66:1185 %zext_ln54_88 = zext i9 %add_ln52_5

]]></Node>
<StgValue><ssdm name="zext_ln54_88"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc66:1186 %mul_ln54_14 = mul i19 %zext_ln54_88, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_14"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66:1187 %trunc_ln54_8 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_14, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="542" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.8:26 %empty_509 = add i8 %empty_503, i8 5

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
for.inc.2.8:27 %p_cast10 = zext i8 %empty_509

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:28 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:119 %empty_540 = add i9 %empty, i9 36

]]></Node>
<StgValue><ssdm name="empty_540"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:120 %p_cast47 = zext i9 %empty_540

]]></Node>
<StgValue><ssdm name="p_cast47"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:121 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:257 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:288 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:347 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:348 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:392 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:393 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:394 %tmp_196 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:416 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:417 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:418 %tmp_204 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:440 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:441 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.2.8:581 %empty_588 = add i5 %zext_ln39, i5 6

]]></Node>
<StgValue><ssdm name="empty_588"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.2.8:582 %empty_589 = add i5 %zext_ln39, i5 7

]]></Node>
<StgValue><ssdm name="empty_589"/></StgValue>
</operation>

<operation id="562" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.2.8:583 %empty_590 = add i5 %zext_ln39, i5 8

]]></Node>
<StgValue><ssdm name="empty_590"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:30 %empty_598 = add i8 %empty_593, i8 5

]]></Node>
<StgValue><ssdm name="empty_598"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="8">
<![CDATA[
for.inc66:31 %p_cast96 = zext i8 %empty_598

]]></Node>
<StgValue><ssdm name="p_cast96"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast96

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:123 %empty_629 = add i9 %empty_592, i9 36

]]></Node>
<StgValue><ssdm name="empty_629"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:124 %p_cast127 = zext i9 %empty_629

]]></Node>
<StgValue><ssdm name="p_cast127"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:125 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast127

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117"/></StgValue>
</operation>

<operation id="569" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:263 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast96

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:294 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast127

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117"/></StgValue>
</operation>

<operation id="571" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:359 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:360 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:419 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:420 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:421 %tmp_196_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_196_mid1"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:422 %select_ln36_22 = select i1 %icmp_ln39, i32 %tmp_196_mid1, i32 %tmp_196

]]></Node>
<StgValue><ssdm name="select_ln36_22"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:451 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:452 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109"/></StgValue>
</operation>

<operation id="579" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:453 %tmp_204_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_204_mid1"/></StgValue>
</operation>

<operation id="580" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:454 %select_ln36_30 = select i1 %icmp_ln39, i32 %tmp_204_mid1, i32 %tmp_204

]]></Node>
<StgValue><ssdm name="select_ln36_30"/></StgValue>
</operation>

<operation id="581" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:483 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117"/></StgValue>
</operation>

<operation id="582" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:484 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117"/></StgValue>
</operation>

<operation id="583" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:668 %select_ln36_88 = select i1 %icmp_ln39, i5 6, i5 %empty_588

]]></Node>
<StgValue><ssdm name="select_ln36_88"/></StgValue>
</operation>

<operation id="584" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:669 %select_ln36_89 = select i1 %icmp_ln39, i5 7, i5 %empty_589

]]></Node>
<StgValue><ssdm name="select_ln36_89"/></StgValue>
</operation>

<operation id="585" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:670 %select_ln36_90 = select i1 %icmp_ln39, i5 8, i5 %empty_590

]]></Node>
<StgValue><ssdm name="select_ln36_90"/></StgValue>
</operation>

<operation id="586" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc66:704 %p_mid114 = add i5 %zext_ln39_3, i5 6

]]></Node>
<StgValue><ssdm name="p_mid114"/></StgValue>
</operation>

<operation id="587" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:705 %select_ln39_12 = select i1 %and_ln36, i5 %p_mid114, i5 %select_ln36_88

]]></Node>
<StgValue><ssdm name="select_ln39_12"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="11" op_0_bw="5">
<![CDATA[
for.inc66:706 %select_ln39_39_cast = zext i5 %select_ln39_12

]]></Node>
<StgValue><ssdm name="select_ln39_39_cast"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:707 %mul_ln54_6 = mul i11 %select_ln39_39_cast, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_6"/></StgValue>
</operation>

<operation id="590" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc66:708 %p_mid116 = add i5 %zext_ln39_3, i5 7

]]></Node>
<StgValue><ssdm name="p_mid116"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:709 %select_ln39_13 = select i1 %and_ln36, i5 %p_mid116, i5 %select_ln36_89

]]></Node>
<StgValue><ssdm name="select_ln39_13"/></StgValue>
</operation>

<operation id="592" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc66:712 %p_mid118 = add i5 %zext_ln39_3, i5 8

]]></Node>
<StgValue><ssdm name="p_mid118"/></StgValue>
</operation>

<operation id="593" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc66:713 %select_ln39_14 = select i1 %and_ln36, i5 %p_mid118, i5 %select_ln36_90

]]></Node>
<StgValue><ssdm name="select_ln39_14"/></StgValue>
</operation>

<operation id="594" st_id="10" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:720 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="595" st_id="10" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:788 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="596" st_id="10" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:852 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="597" st_id="10" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:910 %urem_ln54_2 = urem i9 %add_ln54_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="598" st_id="10" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:967 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="599" st_id="10" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1024 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="600" st_id="10" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1081 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="601" st_id="10" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1138 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="602" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1194 %add_ln52_6 = add i9 %zext_ln40, i9 8

]]></Node>
<StgValue><ssdm name="add_ln52_6"/></StgValue>
</operation>

<operation id="603" st_id="10" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1195 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="604" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="19" op_0_bw="9">
<![CDATA[
for.inc66:1242 %zext_ln54_99 = zext i9 %add_ln52_6

]]></Node>
<StgValue><ssdm name="zext_ln54_99"/></StgValue>
</operation>

<operation id="605" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc66:1243 %mul_ln54_15 = mul i19 %zext_ln54_99, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_15"/></StgValue>
</operation>

<operation id="606" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66:1244 %trunc_ln54_9 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_15, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="607" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:50 %empty_517 = add i9 %empty, i9 13

]]></Node>
<StgValue><ssdm name="empty_517"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:51 %p_cast18 = zext i9 %empty_517

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:52 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast18

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:74 %empty_525 = add i9 %empty, i9 21

]]></Node>
<StgValue><ssdm name="empty_525"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:75 %p_cast26 = zext i9 %empty_525

]]></Node>
<StgValue><ssdm name="p_cast26"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:76 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast26

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:265 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast18

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:273 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast26

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:347 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:348 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:349 %tmp_181 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:371 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:372 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:395 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:396 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:440 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:441 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:442 %tmp_212 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:54 %empty_606 = add i9 %empty_592, i9 13

]]></Node>
<StgValue><ssdm name="empty_606"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:55 %p_cast104 = zext i9 %empty_606

]]></Node>
<StgValue><ssdm name="p_cast104"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:56 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast104

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:78 %empty_614 = add i9 %empty_592, i9 21

]]></Node>
<StgValue><ssdm name="empty_614"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:79 %p_cast112 = zext i9 %empty_614

]]></Node>
<StgValue><ssdm name="p_cast112"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:80 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast112

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:271 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast104

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:279 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast112

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:359 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86"/></StgValue>
</operation>

<operation id="634" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:360 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:361 %tmp_181_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_181_mid1"/></StgValue>
</operation>

<operation id="636" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:362 %select_ln36_7 = select i1 %icmp_ln39, i32 %tmp_181_mid1, i32 %tmp_181

]]></Node>
<StgValue><ssdm name="select_ln36_7"/></StgValue>
</operation>

<operation id="637" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:391 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94"/></StgValue>
</operation>

<operation id="638" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:392 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94"/></StgValue>
</operation>

<operation id="639" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:423 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102"/></StgValue>
</operation>

<operation id="640" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:424 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102"/></StgValue>
</operation>

<operation id="641" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:483 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117"/></StgValue>
</operation>

<operation id="642" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:484 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117"/></StgValue>
</operation>

<operation id="643" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:485 %tmp_212_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_212_mid1"/></StgValue>
</operation>

<operation id="644" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:486 %select_ln36_38 = select i1 %icmp_ln39, i32 %tmp_212_mid1, i32 %tmp_212

]]></Node>
<StgValue><ssdm name="select_ln36_38"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="11" op_0_bw="5">
<![CDATA[
for.inc66:710 %select_ln39_40_cast = zext i5 %select_ln39_13

]]></Node>
<StgValue><ssdm name="select_ln39_40_cast"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:711 %mul_ln54_7 = mul i11 %select_ln39_40_cast, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_7"/></StgValue>
</operation>

<operation id="647" st_id="11" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:720 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="648" st_id="11" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:788 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="649" st_id="11" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:852 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="650" st_id="11" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:910 %urem_ln54_2 = urem i9 %add_ln54_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="651" st_id="11" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:967 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="652" st_id="11" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1024 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="653" st_id="11" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1081 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="654" st_id="11" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1138 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="655" st_id="11" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1195 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="656" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1711 %add_ln52_7 = add i9 %zext_ln40, i9 9

]]></Node>
<StgValue><ssdm name="add_ln52_7"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1712 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="19" op_0_bw="9">
<![CDATA[
for.inc66:1759 %zext_ln54_110 = zext i9 %add_ln52_7

]]></Node>
<StgValue><ssdm name="zext_ln54_110"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc66:1760 %mul_ln54_16 = mul i19 %zext_ln54_110, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_16"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66:1761 %trunc_ln54_s = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_16, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="661" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:98 %empty_533 = add i9 %empty, i9 29

]]></Node>
<StgValue><ssdm name="empty_533"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:99 %p_cast34 = zext i9 %empty_533

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:100 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast34

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30"/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:122 %empty_541 = add i9 %empty, i9 37

]]></Node>
<StgValue><ssdm name="empty_541"/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:123 %p_cast48 = zext i9 %empty_541

]]></Node>
<StgValue><ssdm name="p_cast48"/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:124 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast48

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38"/></StgValue>
</operation>

<operation id="667" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:281 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast34

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30"/></StgValue>
</operation>

<operation id="668" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:289 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast48

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38"/></StgValue>
</operation>

<operation id="669" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:371 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13"/></StgValue>
</operation>

<operation id="670" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:372 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13"/></StgValue>
</operation>

<operation id="671" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:373 %tmp_189 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="672" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:395 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21"/></StgValue>
</operation>

<operation id="673" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:396 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:397 %tmp_197 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:419 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29"/></StgValue>
</operation>

<operation id="676" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:420 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29"/></StgValue>
</operation>

<operation id="677" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:443 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37"/></StgValue>
</operation>

<operation id="678" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:444 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37"/></StgValue>
</operation>

<operation id="679" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:102 %empty_622 = add i9 %empty_592, i9 29

]]></Node>
<StgValue><ssdm name="empty_622"/></StgValue>
</operation>

<operation id="680" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:103 %p_cast120 = zext i9 %empty_622

]]></Node>
<StgValue><ssdm name="p_cast120"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:104 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast120

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110"/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:126 %empty_630 = add i9 %empty_592, i9 37

]]></Node>
<StgValue><ssdm name="empty_630"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:127 %p_cast128 = zext i9 %empty_630

]]></Node>
<StgValue><ssdm name="p_cast128"/></StgValue>
</operation>

<operation id="684" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:128 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast128

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:287 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast120

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:295 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast128

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118"/></StgValue>
</operation>

<operation id="687" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:391 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94"/></StgValue>
</operation>

<operation id="688" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:392 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94"/></StgValue>
</operation>

<operation id="689" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:393 %tmp_189_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_189_mid1"/></StgValue>
</operation>

<operation id="690" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:394 %select_ln36_15 = select i1 %icmp_ln39, i32 %tmp_189_mid1, i32 %tmp_189

]]></Node>
<StgValue><ssdm name="select_ln36_15"/></StgValue>
</operation>

<operation id="691" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:423 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:424 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:425 %tmp_197_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_197_mid1"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:426 %select_ln36_23 = select i1 %icmp_ln39, i32 %tmp_197_mid1, i32 %tmp_197

]]></Node>
<StgValue><ssdm name="select_ln36_23"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:455 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:456 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:487 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:488 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="11" op_0_bw="5">
<![CDATA[
for.inc66:714 %zext_ln39_4 = zext i5 %select_ln39_14

]]></Node>
<StgValue><ssdm name="zext_ln39_4"/></StgValue>
</operation>

<operation id="700" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:715 %mul_ln39 = mul i11 %zext_ln39_4, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:720 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:788 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:852 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:910 %urem_ln54_2 = urem i9 %add_ln54_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:967 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1024 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1081 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1138 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1195 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1712 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1904 %add_ln52_8 = add i9 %zext_ln40, i9 10

]]></Node>
<StgValue><ssdm name="add_ln52_8"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1905 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="19" op_0_bw="9">
<![CDATA[
for.inc66:1952 %zext_ln54_121 = zext i9 %add_ln52_8

]]></Node>
<StgValue><ssdm name="zext_ln54_121"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc66:1953 %mul_ln54_17 = mul i19 %zext_ln54_121, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_17"/></StgValue>
</operation>

<operation id="715" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66:1954 %trunc_ln54_2 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_17, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="716" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.8:29 %empty_510 = add i8 %empty_503, i8 6

]]></Node>
<StgValue><ssdm name="empty_510"/></StgValue>
</operation>

<operation id="717" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
for.inc.2.8:30 %p_cast11 = zext i8 %empty_510

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="718" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:31 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7"/></StgValue>
</operation>

<operation id="719" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:146 %empty_549 = add i9 %empty, i9 45

]]></Node>
<StgValue><ssdm name="empty_549"/></StgValue>
</operation>

<operation id="720" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:147 %p_cast56 = zext i9 %empty_549

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>

<operation id="721" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:148 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast56

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46"/></StgValue>
</operation>

<operation id="722" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:258 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7"/></StgValue>
</operation>

<operation id="723" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:297 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast56

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46"/></StgValue>
</operation>

<operation id="724" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:350 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6"/></StgValue>
</operation>

<operation id="725" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:351 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6"/></StgValue>
</operation>

<operation id="726" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:419 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29"/></StgValue>
</operation>

<operation id="727" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:420 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29"/></StgValue>
</operation>

<operation id="728" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:421 %tmp_205 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="729" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:443 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37"/></StgValue>
</operation>

<operation id="730" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:444 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37"/></StgValue>
</operation>

<operation id="731" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:445 %tmp_213 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="732" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:467 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45"/></StgValue>
</operation>

<operation id="733" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:468 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45"/></StgValue>
</operation>

<operation id="734" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:33 %empty_599 = add i8 %empty_593, i8 6

]]></Node>
<StgValue><ssdm name="empty_599"/></StgValue>
</operation>

<operation id="735" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="8">
<![CDATA[
for.inc66:34 %p_cast97 = zext i8 %empty_599

]]></Node>
<StgValue><ssdm name="p_cast97"/></StgValue>
</operation>

<operation id="736" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:35 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast97

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:150 %empty_638 = add i9 %empty_592, i9 45

]]></Node>
<StgValue><ssdm name="empty_638"/></StgValue>
</operation>

<operation id="738" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:151 %p_cast136 = zext i9 %empty_638

]]></Node>
<StgValue><ssdm name="p_cast136"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:152 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast136

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126"/></StgValue>
</operation>

<operation id="740" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:264 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast97

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87"/></StgValue>
</operation>

<operation id="741" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:303 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast136

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126"/></StgValue>
</operation>

<operation id="742" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:363 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87"/></StgValue>
</operation>

<operation id="743" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:364 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87"/></StgValue>
</operation>

<operation id="744" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:455 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110"/></StgValue>
</operation>

<operation id="745" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:456 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110"/></StgValue>
</operation>

<operation id="746" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:457 %tmp_205_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_205_mid1"/></StgValue>
</operation>

<operation id="747" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:458 %select_ln36_31 = select i1 %icmp_ln39, i32 %tmp_205_mid1, i32 %tmp_205

]]></Node>
<StgValue><ssdm name="select_ln36_31"/></StgValue>
</operation>

<operation id="748" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:487 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118"/></StgValue>
</operation>

<operation id="749" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:488 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118"/></StgValue>
</operation>

<operation id="750" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:489 %tmp_213_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_213_mid1"/></StgValue>
</operation>

<operation id="751" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:490 %select_ln36_39 = select i1 %icmp_ln39, i32 %tmp_213_mid1, i32 %tmp_213

]]></Node>
<StgValue><ssdm name="select_ln36_39"/></StgValue>
</operation>

<operation id="752" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:519 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126"/></StgValue>
</operation>

<operation id="753" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:520 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126"/></StgValue>
</operation>

<operation id="754" st_id="13" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:720 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="755" st_id="13" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:788 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="756" st_id="13" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:852 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="757" st_id="13" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:910 %urem_ln54_2 = urem i9 %add_ln54_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="758" st_id="13" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:967 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="759" st_id="13" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1024 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="760" st_id="13" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1081 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="761" st_id="13" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1138 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="762" st_id="13" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1195 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="763" st_id="13" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1712 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="764" st_id="13" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1905 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="765" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:53 %empty_518 = add i9 %empty, i9 14

]]></Node>
<StgValue><ssdm name="empty_518"/></StgValue>
</operation>

<operation id="766" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:54 %p_cast19 = zext i9 %empty_518

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="767" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:55 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast19

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15"/></StgValue>
</operation>

<operation id="768" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:77 %empty_526 = add i9 %empty, i9 22

]]></Node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="769" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:78 %p_cast27 = zext i9 %empty_526

]]></Node>
<StgValue><ssdm name="p_cast27"/></StgValue>
</operation>

<operation id="770" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:79 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast27

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23"/></StgValue>
</operation>

<operation id="771" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:266 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast19

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15"/></StgValue>
</operation>

<operation id="772" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:274 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast27

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23"/></StgValue>
</operation>

<operation id="773" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:350 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6"/></StgValue>
</operation>

<operation id="774" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:351 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6"/></StgValue>
</operation>

<operation id="775" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:352 %tmp_182 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="776" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:374 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14"/></StgValue>
</operation>

<operation id="777" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:375 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14"/></StgValue>
</operation>

<operation id="778" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:398 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22"/></StgValue>
</operation>

<operation id="779" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:399 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22"/></StgValue>
</operation>

<operation id="780" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:467 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45"/></StgValue>
</operation>

<operation id="781" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:468 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45"/></StgValue>
</operation>

<operation id="782" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:469 %tmp_221 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="783" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:57 %empty_607 = add i9 %empty_592, i9 14

]]></Node>
<StgValue><ssdm name="empty_607"/></StgValue>
</operation>

<operation id="784" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:58 %p_cast105 = zext i9 %empty_607

]]></Node>
<StgValue><ssdm name="p_cast105"/></StgValue>
</operation>

<operation id="785" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:59 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast105

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95"/></StgValue>
</operation>

<operation id="786" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:81 %empty_615 = add i9 %empty_592, i9 22

]]></Node>
<StgValue><ssdm name="empty_615"/></StgValue>
</operation>

<operation id="787" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:82 %p_cast113 = zext i9 %empty_615

]]></Node>
<StgValue><ssdm name="p_cast113"/></StgValue>
</operation>

<operation id="788" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:83 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast113

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103"/></StgValue>
</operation>

<operation id="789" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:272 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast105

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95"/></StgValue>
</operation>

<operation id="790" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:280 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast113

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103"/></StgValue>
</operation>

<operation id="791" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:363 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87"/></StgValue>
</operation>

<operation id="792" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:364 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87"/></StgValue>
</operation>

<operation id="793" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:365 %tmp_182_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_182_mid1"/></StgValue>
</operation>

<operation id="794" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:366 %select_ln36_8 = select i1 %icmp_ln39, i32 %tmp_182_mid1, i32 %tmp_182

]]></Node>
<StgValue><ssdm name="select_ln36_8"/></StgValue>
</operation>

<operation id="795" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:395 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95"/></StgValue>
</operation>

<operation id="796" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:396 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95"/></StgValue>
</operation>

<operation id="797" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:427 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103"/></StgValue>
</operation>

<operation id="798" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:428 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103"/></StgValue>
</operation>

<operation id="799" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:519 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126"/></StgValue>
</operation>

<operation id="800" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:520 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126"/></StgValue>
</operation>

<operation id="801" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:521 %tmp_221_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_221_mid1"/></StgValue>
</operation>

<operation id="802" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:522 %select_ln36_47 = select i1 %icmp_ln39, i32 %tmp_221_mid1, i32 %tmp_221

]]></Node>
<StgValue><ssdm name="select_ln36_47"/></StgValue>
</operation>

<operation id="803" st_id="14" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:720 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="804" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="11" op_0_bw="8">
<![CDATA[
for.inc66:721 %zext_ln54_2 = zext i8 %urem_ln40

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="805" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:722 %add_ln54_9 = add i11 %mul_ln54, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_9"/></StgValue>
</operation>

<operation id="806" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:723 %zext_ln54_3 = zext i11 %add_ln54_9

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="807" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:724 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3"/></StgValue>
</operation>

<operation id="808" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:749 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_12 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_12"/></StgValue>
</operation>

<operation id="809" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:758 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_21 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_21"/></StgValue>
</operation>

<operation id="810" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:775 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_30 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_30"/></StgValue>
</operation>

<operation id="811" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:776 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_31 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_12

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_31"/></StgValue>
</operation>

<operation id="812" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:777 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_32 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_21

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_32"/></StgValue>
</operation>

<operation id="813" st_id="14" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:788 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="814" st_id="14" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:852 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="815" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="11" op_0_bw="9">
<![CDATA[
for.inc66:853 %zext_ln54_23 = zext i9 %urem_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_23"/></StgValue>
</operation>

<operation id="816" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:854 %add_ln54_27 = add i11 %mul_ln54, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_27"/></StgValue>
</operation>

<operation id="817" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:855 %zext_ln54_24 = zext i11 %add_ln54_27

]]></Node>
<StgValue><ssdm name="zext_ln54_24"/></StgValue>
</operation>

<operation id="818" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:856 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_63 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_24

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_63"/></StgValue>
</operation>

<operation id="819" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:881 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_72 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_24

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_72"/></StgValue>
</operation>

<operation id="820" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:890 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_81 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_24

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_81"/></StgValue>
</operation>

<operation id="821" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:902 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_90 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_63

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_90"/></StgValue>
</operation>

<operation id="822" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:903 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_91 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_72

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_91"/></StgValue>
</operation>

<operation id="823" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:904 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_92 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_81

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_92"/></StgValue>
</operation>

<operation id="824" st_id="14" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:910 %urem_ln54_2 = urem i9 %add_ln54_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="825" st_id="14" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:967 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="826" st_id="14" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1024 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="827" st_id="14" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1081 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="828" st_id="14" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1138 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="829" st_id="14" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1195 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="830" st_id="14" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1712 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="831" st_id="14" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1905 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="832" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:101 %empty_534 = add i9 %empty, i9 30

]]></Node>
<StgValue><ssdm name="empty_534"/></StgValue>
</operation>

<operation id="833" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:102 %p_cast35 = zext i9 %empty_534

]]></Node>
<StgValue><ssdm name="p_cast35"/></StgValue>
</operation>

<operation id="834" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:103 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast35

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31"/></StgValue>
</operation>

<operation id="835" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:125 %empty_542 = add i9 %empty, i9 38

]]></Node>
<StgValue><ssdm name="empty_542"/></StgValue>
</operation>

<operation id="836" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:126 %p_cast49 = zext i9 %empty_542

]]></Node>
<StgValue><ssdm name="p_cast49"/></StgValue>
</operation>

<operation id="837" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:127 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39"/></StgValue>
</operation>

<operation id="838" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:282 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast35

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31"/></StgValue>
</operation>

<operation id="839" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:290 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39"/></StgValue>
</operation>

<operation id="840" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:374 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14"/></StgValue>
</operation>

<operation id="841" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:375 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14"/></StgValue>
</operation>

<operation id="842" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:376 %tmp_190 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="843" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:398 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22"/></StgValue>
</operation>

<operation id="844" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:399 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22"/></StgValue>
</operation>

<operation id="845" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:400 %tmp_198 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="846" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:422 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30"/></StgValue>
</operation>

<operation id="847" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:423 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30"/></StgValue>
</operation>

<operation id="848" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:446 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38"/></StgValue>
</operation>

<operation id="849" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:447 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38"/></StgValue>
</operation>

<operation id="850" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:105 %empty_623 = add i9 %empty_592, i9 30

]]></Node>
<StgValue><ssdm name="empty_623"/></StgValue>
</operation>

<operation id="851" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:106 %p_cast121 = zext i9 %empty_623

]]></Node>
<StgValue><ssdm name="p_cast121"/></StgValue>
</operation>

<operation id="852" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:107 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast121

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111"/></StgValue>
</operation>

<operation id="853" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:129 %empty_631 = add i9 %empty_592, i9 38

]]></Node>
<StgValue><ssdm name="empty_631"/></StgValue>
</operation>

<operation id="854" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:130 %p_cast129 = zext i9 %empty_631

]]></Node>
<StgValue><ssdm name="p_cast129"/></StgValue>
</operation>

<operation id="855" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:131 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast129

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119"/></StgValue>
</operation>

<operation id="856" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:288 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast121

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111"/></StgValue>
</operation>

<operation id="857" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:296 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast129

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119"/></StgValue>
</operation>

<operation id="858" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:395 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95"/></StgValue>
</operation>

<operation id="859" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:396 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95"/></StgValue>
</operation>

<operation id="860" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:397 %tmp_190_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_190_mid1"/></StgValue>
</operation>

<operation id="861" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:398 %select_ln36_16 = select i1 %icmp_ln39, i32 %tmp_190_mid1, i32 %tmp_190

]]></Node>
<StgValue><ssdm name="select_ln36_16"/></StgValue>
</operation>

<operation id="862" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:427 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103"/></StgValue>
</operation>

<operation id="863" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:428 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103"/></StgValue>
</operation>

<operation id="864" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:429 %tmp_198_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_198_mid1"/></StgValue>
</operation>

<operation id="865" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:430 %select_ln36_24 = select i1 %icmp_ln39, i32 %tmp_198_mid1, i32 %tmp_198

]]></Node>
<StgValue><ssdm name="select_ln36_24"/></StgValue>
</operation>

<operation id="866" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:459 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111"/></StgValue>
</operation>

<operation id="867" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:460 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111"/></StgValue>
</operation>

<operation id="868" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:491 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119"/></StgValue>
</operation>

<operation id="869" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:492 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119"/></StgValue>
</operation>

<operation id="870" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:725 %add_ln54_10 = add i11 %mul_ln54_1, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_10"/></StgValue>
</operation>

<operation id="871" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:726 %zext_ln54_4 = zext i11 %add_ln54_10

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="872" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:727 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_4"/></StgValue>
</operation>

<operation id="873" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:750 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_13 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_13"/></StgValue>
</operation>

<operation id="874" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:759 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_22"/></StgValue>
</operation>

<operation id="875" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:775 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_30 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_30"/></StgValue>
</operation>

<operation id="876" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:776 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_31 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_12

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_31"/></StgValue>
</operation>

<operation id="877" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:777 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_32 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_21

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_32"/></StgValue>
</operation>

<operation id="878" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:778 %tmp_257 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_30, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_31, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_32, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="879" st_id="15" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:788 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="880" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="11" op_0_bw="8">
<![CDATA[
for.inc66:789 %zext_ln54_12 = zext i8 %urem_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_12"/></StgValue>
</operation>

<operation id="881" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:790 %add_ln54_18 = add i11 %mul_ln54, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_18"/></StgValue>
</operation>

<operation id="882" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:791 %zext_ln54_13 = zext i11 %add_ln54_18

]]></Node>
<StgValue><ssdm name="zext_ln54_13"/></StgValue>
</operation>

<operation id="883" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:792 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_33 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_33"/></StgValue>
</operation>

<operation id="884" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:817 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_42 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_42"/></StgValue>
</operation>

<operation id="885" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:826 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_51 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_51"/></StgValue>
</operation>

<operation id="886" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:838 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_60 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_33

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_60"/></StgValue>
</operation>

<operation id="887" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:839 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_61 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_42

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_61"/></StgValue>
</operation>

<operation id="888" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:840 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_62 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_51

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_62"/></StgValue>
</operation>

<operation id="889" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:902 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_90 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_63

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_90"/></StgValue>
</operation>

<operation id="890" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:903 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_91 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_72

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_91"/></StgValue>
</operation>

<operation id="891" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:904 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_92 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_81

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_92"/></StgValue>
</operation>

<operation id="892" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:905 %tmp_261 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_90, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_91, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_92, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="893" st_id="15" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:910 %urem_ln54_2 = urem i9 %add_ln54_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="894" st_id="15" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:967 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="895" st_id="15" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1024 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="896" st_id="15" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1081 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="897" st_id="15" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1138 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="898" st_id="15" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1195 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="899" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1255 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_273 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_273"/></StgValue>
</operation>

<operation id="900" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1256 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_274 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_13

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_274"/></StgValue>
</operation>

<operation id="901" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1257 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_275 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_22

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_275"/></StgValue>
</operation>

<operation id="902" st_id="15" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1712 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="903" st_id="15" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1905 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="904" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:149 %empty_550 = add i9 %empty, i9 46

]]></Node>
<StgValue><ssdm name="empty_550"/></StgValue>
</operation>

<operation id="905" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:150 %p_cast57 = zext i9 %empty_550

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="906" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:151 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast57

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47"/></StgValue>
</operation>

<operation id="907" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:173 %empty_558 = add i9 %empty, i9 54

]]></Node>
<StgValue><ssdm name="empty_558"/></StgValue>
</operation>

<operation id="908" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:174 %p_cast65 = zext i9 %empty_558

]]></Node>
<StgValue><ssdm name="p_cast65"/></StgValue>
</operation>

<operation id="909" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:175 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55"/></StgValue>
</operation>

<operation id="910" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:298 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast57

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47"/></StgValue>
</operation>

<operation id="911" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:306 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55"/></StgValue>
</operation>

<operation id="912" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:422 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30"/></StgValue>
</operation>

<operation id="913" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:423 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30"/></StgValue>
</operation>

<operation id="914" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:424 %tmp_206 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="915" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:446 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38"/></StgValue>
</operation>

<operation id="916" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:447 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38"/></StgValue>
</operation>

<operation id="917" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:448 %tmp_214 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="918" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:470 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46"/></StgValue>
</operation>

<operation id="919" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:471 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46"/></StgValue>
</operation>

<operation id="920" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:494 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54"/></StgValue>
</operation>

<operation id="921" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:495 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54"/></StgValue>
</operation>

<operation id="922" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:153 %empty_639 = add i9 %empty_592, i9 46

]]></Node>
<StgValue><ssdm name="empty_639"/></StgValue>
</operation>

<operation id="923" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:154 %p_cast137 = zext i9 %empty_639

]]></Node>
<StgValue><ssdm name="p_cast137"/></StgValue>
</operation>

<operation id="924" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:155 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast137

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127"/></StgValue>
</operation>

<operation id="925" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:177 %empty_647 = add i9 %empty_592, i9 54

]]></Node>
<StgValue><ssdm name="empty_647"/></StgValue>
</operation>

<operation id="926" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:178 %p_cast145 = zext i9 %empty_647

]]></Node>
<StgValue><ssdm name="p_cast145"/></StgValue>
</operation>

<operation id="927" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:179 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast145

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135"/></StgValue>
</operation>

<operation id="928" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:304 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast137

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127"/></StgValue>
</operation>

<operation id="929" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:312 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast145

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135"/></StgValue>
</operation>

<operation id="930" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:459 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111"/></StgValue>
</operation>

<operation id="931" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:460 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111"/></StgValue>
</operation>

<operation id="932" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:461 %tmp_206_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_206_mid1"/></StgValue>
</operation>

<operation id="933" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:462 %select_ln36_32 = select i1 %icmp_ln39, i32 %tmp_206_mid1, i32 %tmp_206

]]></Node>
<StgValue><ssdm name="select_ln36_32"/></StgValue>
</operation>

<operation id="934" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:491 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119"/></StgValue>
</operation>

<operation id="935" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:492 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119"/></StgValue>
</operation>

<operation id="936" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:493 %tmp_214_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_214_mid1"/></StgValue>
</operation>

<operation id="937" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:494 %select_ln36_40 = select i1 %icmp_ln39, i32 %tmp_214_mid1, i32 %tmp_214

]]></Node>
<StgValue><ssdm name="select_ln36_40"/></StgValue>
</operation>

<operation id="938" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:523 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127"/></StgValue>
</operation>

<operation id="939" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:524 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127"/></StgValue>
</operation>

<operation id="940" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:555 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135"/></StgValue>
</operation>

<operation id="941" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:556 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135"/></StgValue>
</operation>

<operation id="942" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:779 %mul = fmul i32 %select_ln36_2, i32 %tmp_257

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="943" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:793 %add_ln54_19 = add i11 %mul_ln54_1, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_19"/></StgValue>
</operation>

<operation id="944" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:794 %zext_ln54_14 = zext i11 %add_ln54_19

]]></Node>
<StgValue><ssdm name="zext_ln54_14"/></StgValue>
</operation>

<operation id="945" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:795 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_34 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_34"/></StgValue>
</operation>

<operation id="946" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:818 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_43 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_43"/></StgValue>
</operation>

<operation id="947" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:827 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_52 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_52"/></StgValue>
</operation>

<operation id="948" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:838 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_60 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_33

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_60"/></StgValue>
</operation>

<operation id="949" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:839 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_61 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_42

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_61"/></StgValue>
</operation>

<operation id="950" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:840 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_62 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_51

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_62"/></StgValue>
</operation>

<operation id="951" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:841 %tmp_259 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_60, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_61, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_62, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="952" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:857 %add_ln54_28 = add i11 %mul_ln54_1, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_28"/></StgValue>
</operation>

<operation id="953" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:858 %zext_ln54_25 = zext i11 %add_ln54_28

]]></Node>
<StgValue><ssdm name="zext_ln54_25"/></StgValue>
</operation>

<operation id="954" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:859 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_64 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_25

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_64"/></StgValue>
</operation>

<operation id="955" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:882 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_73 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_25

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_73"/></StgValue>
</operation>

<operation id="956" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:891 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_82 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_25

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_82"/></StgValue>
</operation>

<operation id="957" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:906 %mul_14 = fmul i32 %select_ln36_4, i32 %tmp_261

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="958" st_id="16" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:910 %urem_ln54_2 = urem i9 %add_ln54_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="959" st_id="16" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:967 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="960" st_id="16" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1024 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="961" st_id="16" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1081 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="962" st_id="16" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1138 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="963" st_id="16" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1195 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="964" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1255 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_273 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_273"/></StgValue>
</operation>

<operation id="965" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1256 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_274 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_13

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_274"/></StgValue>
</operation>

<operation id="966" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1257 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_275 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_22

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_275"/></StgValue>
</operation>

<operation id="967" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1258 %tmp_276 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_273, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_274, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_275, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="968" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1261 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_276 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_34

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_276"/></StgValue>
</operation>

<operation id="969" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1262 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_277 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_43

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_277"/></StgValue>
</operation>

<operation id="970" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1263 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_278 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_52

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_278"/></StgValue>
</operation>

<operation id="971" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1267 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_279 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_64

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_279"/></StgValue>
</operation>

<operation id="972" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1268 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_280 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_73

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_280"/></StgValue>
</operation>

<operation id="973" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1269 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_281 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_82

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_281"/></StgValue>
</operation>

<operation id="974" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1697 %mul_1_s = fmul i32 %select_ln36_3, i32 %tmp_261

]]></Node>
<StgValue><ssdm name="mul_1_s"/></StgValue>
</operation>

<operation id="975" st_id="16" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1712 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="976" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1890 %mul_2 = fmul i32 %select_ln36_2, i32 %tmp_261

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="977" st_id="16" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1905 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="978" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.8:32 %empty_511 = add i8 %empty_503, i8 7

]]></Node>
<StgValue><ssdm name="empty_511"/></StgValue>
</operation>

<operation id="979" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
for.inc.2.8:33 %p_cast12 = zext i8 %empty_511

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="980" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:34 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast12

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8"/></StgValue>
</operation>

<operation id="981" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:56 %empty_519 = add i9 %empty, i9 15

]]></Node>
<StgValue><ssdm name="empty_519"/></StgValue>
</operation>

<operation id="982" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:57 %p_cast20 = zext i9 %empty_519

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="983" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:58 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast20

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16"/></StgValue>
</operation>

<operation id="984" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:259 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast12

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8"/></StgValue>
</operation>

<operation id="985" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:267 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast20

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16"/></StgValue>
</operation>

<operation id="986" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:353 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7"/></StgValue>
</operation>

<operation id="987" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:354 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7"/></StgValue>
</operation>

<operation id="988" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:377 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15"/></StgValue>
</operation>

<operation id="989" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:378 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15"/></StgValue>
</operation>

<operation id="990" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:470 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46"/></StgValue>
</operation>

<operation id="991" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:471 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46"/></StgValue>
</operation>

<operation id="992" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:472 %tmp_222 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="993" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:494 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54"/></StgValue>
</operation>

<operation id="994" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:495 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54"/></StgValue>
</operation>

<operation id="995" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:496 %tmp_230 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="996" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:36 %empty_600 = add i8 %empty_593, i8 7

]]></Node>
<StgValue><ssdm name="empty_600"/></StgValue>
</operation>

<operation id="997" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="8">
<![CDATA[
for.inc66:37 %p_cast98 = zext i8 %empty_600

]]></Node>
<StgValue><ssdm name="p_cast98"/></StgValue>
</operation>

<operation id="998" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:38 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast98

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88"/></StgValue>
</operation>

<operation id="999" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:60 %empty_608 = add i9 %empty_592, i9 15

]]></Node>
<StgValue><ssdm name="empty_608"/></StgValue>
</operation>

<operation id="1000" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:61 %p_cast106 = zext i9 %empty_608

]]></Node>
<StgValue><ssdm name="p_cast106"/></StgValue>
</operation>

<operation id="1001" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:62 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast106

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96"/></StgValue>
</operation>

<operation id="1002" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:265 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast98

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88"/></StgValue>
</operation>

<operation id="1003" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:273 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast106

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96"/></StgValue>
</operation>

<operation id="1004" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:367 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88"/></StgValue>
</operation>

<operation id="1005" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:368 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88"/></StgValue>
</operation>

<operation id="1006" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:399 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96"/></StgValue>
</operation>

<operation id="1007" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:400 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96"/></StgValue>
</operation>

<operation id="1008" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:523 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127"/></StgValue>
</operation>

<operation id="1009" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:524 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127"/></StgValue>
</operation>

<operation id="1010" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:525 %tmp_222_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_222_mid1"/></StgValue>
</operation>

<operation id="1011" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:526 %select_ln36_48 = select i1 %icmp_ln39, i32 %tmp_222_mid1, i32 %tmp_222

]]></Node>
<StgValue><ssdm name="select_ln36_48"/></StgValue>
</operation>

<operation id="1012" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:555 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135"/></StgValue>
</operation>

<operation id="1013" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:556 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135"/></StgValue>
</operation>

<operation id="1014" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:557 %tmp_230_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_230_mid1"/></StgValue>
</operation>

<operation id="1015" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:558 %select_ln36_56 = select i1 %icmp_ln39, i32 %tmp_230_mid1, i32 %tmp_230

]]></Node>
<StgValue><ssdm name="select_ln36_56"/></StgValue>
</operation>

<operation id="1016" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:728 %add_ln54_11 = add i11 %mul_ln54_2, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_11"/></StgValue>
</operation>

<operation id="1017" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:729 %zext_ln54_5 = zext i11 %add_ln54_11

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="1018" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:730 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_5"/></StgValue>
</operation>

<operation id="1019" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:751 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_14"/></StgValue>
</operation>

<operation id="1020" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:760 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_23"/></StgValue>
</operation>

<operation id="1021" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:779 %mul = fmul i32 %select_ln36_2, i32 %tmp_257

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1022" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:842 %mul_s = fmul i32 %select_ln36_3, i32 %tmp_259

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="1023" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:906 %mul_14 = fmul i32 %select_ln36_4, i32 %tmp_261

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="1024" st_id="17" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:910 %urem_ln54_2 = urem i9 %add_ln54_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="1025" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="11" op_0_bw="9">
<![CDATA[
for.inc66:911 %zext_ln54_34 = zext i9 %urem_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_34"/></StgValue>
</operation>

<operation id="1026" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:912 %add_ln54_36 = add i11 %mul_ln54, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_36"/></StgValue>
</operation>

<operation id="1027" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:913 %zext_ln54_35 = zext i11 %add_ln54_36

]]></Node>
<StgValue><ssdm name="zext_ln54_35"/></StgValue>
</operation>

<operation id="1028" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:914 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_93 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_35

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_93"/></StgValue>
</operation>

<operation id="1029" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:939 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_102 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_35

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_102"/></StgValue>
</operation>

<operation id="1030" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:948 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_111 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_35

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_111"/></StgValue>
</operation>

<operation id="1031" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:960 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_120 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_93

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_120"/></StgValue>
</operation>

<operation id="1032" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:961 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_121 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_102

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_121"/></StgValue>
</operation>

<operation id="1033" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:962 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_122 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_111

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_122"/></StgValue>
</operation>

<operation id="1034" st_id="17" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:967 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="1035" st_id="17" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1024 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="1036" st_id="17" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1081 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="1037" st_id="17" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1138 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="1038" st_id="17" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1195 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="1039" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1259 %mul_21 = fmul i32 %select_ln36_11, i32 %tmp_276

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="1040" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1261 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_276 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_34

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_276"/></StgValue>
</operation>

<operation id="1041" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1262 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_277 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_43

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_277"/></StgValue>
</operation>

<operation id="1042" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1263 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_278 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_52

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_278"/></StgValue>
</operation>

<operation id="1043" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1264 %tmp_278 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_276, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_277, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_278, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1044" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1267 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_279 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_64

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_279"/></StgValue>
</operation>

<operation id="1045" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1268 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_280 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_73

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_280"/></StgValue>
</operation>

<operation id="1046" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1269 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_281 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_82

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_281"/></StgValue>
</operation>

<operation id="1047" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1270 %tmp_280 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_279, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_280, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_281, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1048" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1310 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_300 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_300"/></StgValue>
</operation>

<operation id="1049" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1311 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_301 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_14

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_301"/></StgValue>
</operation>

<operation id="1050" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1312 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_302 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_23

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_302"/></StgValue>
</operation>

<operation id="1051" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1695 %mul_1 = fmul i32 %select_ln36_2, i32 %tmp_259

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="1052" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1697 %mul_1_s = fmul i32 %select_ln36_3, i32 %tmp_261

]]></Node>
<StgValue><ssdm name="mul_1_s"/></StgValue>
</operation>

<operation id="1053" st_id="17" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1712 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1054" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1890 %mul_2 = fmul i32 %select_ln36_2, i32 %tmp_261

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="1055" st_id="17" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1905 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1056" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:80 %empty_527 = add i9 %empty, i9 23

]]></Node>
<StgValue><ssdm name="empty_527"/></StgValue>
</operation>

<operation id="1057" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:81 %p_cast28 = zext i9 %empty_527

]]></Node>
<StgValue><ssdm name="p_cast28"/></StgValue>
</operation>

<operation id="1058" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:82 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast28

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24"/></StgValue>
</operation>

<operation id="1059" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:104 %empty_535 = add i9 %empty, i9 31

]]></Node>
<StgValue><ssdm name="empty_535"/></StgValue>
</operation>

<operation id="1060" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:105 %p_cast42 = zext i9 %empty_535

]]></Node>
<StgValue><ssdm name="p_cast42"/></StgValue>
</operation>

<operation id="1061" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:106 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast42

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32"/></StgValue>
</operation>

<operation id="1062" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:275 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast28

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24"/></StgValue>
</operation>

<operation id="1063" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:283 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast42

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32"/></StgValue>
</operation>

<operation id="1064" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:353 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7"/></StgValue>
</operation>

<operation id="1065" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:354 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7"/></StgValue>
</operation>

<operation id="1066" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:355 %tmp_183 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1067" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:377 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15"/></StgValue>
</operation>

<operation id="1068" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:378 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15"/></StgValue>
</operation>

<operation id="1069" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:379 %tmp_191 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1070" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:401 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23"/></StgValue>
</operation>

<operation id="1071" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:402 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23"/></StgValue>
</operation>

<operation id="1072" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:425 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31"/></StgValue>
</operation>

<operation id="1073" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:426 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31"/></StgValue>
</operation>

<operation id="1074" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:84 %empty_616 = add i9 %empty_592, i9 23

]]></Node>
<StgValue><ssdm name="empty_616"/></StgValue>
</operation>

<operation id="1075" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:85 %p_cast114 = zext i9 %empty_616

]]></Node>
<StgValue><ssdm name="p_cast114"/></StgValue>
</operation>

<operation id="1076" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:86 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast114

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104"/></StgValue>
</operation>

<operation id="1077" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:108 %empty_624 = add i9 %empty_592, i9 31

]]></Node>
<StgValue><ssdm name="empty_624"/></StgValue>
</operation>

<operation id="1078" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:109 %p_cast122 = zext i9 %empty_624

]]></Node>
<StgValue><ssdm name="p_cast122"/></StgValue>
</operation>

<operation id="1079" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:110 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast122

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112"/></StgValue>
</operation>

<operation id="1080" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:281 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast114

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104"/></StgValue>
</operation>

<operation id="1081" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:289 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast122

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112"/></StgValue>
</operation>

<operation id="1082" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:367 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88"/></StgValue>
</operation>

<operation id="1083" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:368 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88"/></StgValue>
</operation>

<operation id="1084" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:369 %tmp_183_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_183_mid1"/></StgValue>
</operation>

<operation id="1085" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:370 %select_ln36_9 = select i1 %icmp_ln39, i32 %tmp_183_mid1, i32 %tmp_183

]]></Node>
<StgValue><ssdm name="select_ln36_9"/></StgValue>
</operation>

<operation id="1086" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:399 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96"/></StgValue>
</operation>

<operation id="1087" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:400 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96"/></StgValue>
</operation>

<operation id="1088" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:401 %tmp_191_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_191_mid1"/></StgValue>
</operation>

<operation id="1089" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:402 %select_ln36_17 = select i1 %icmp_ln39, i32 %tmp_191_mid1, i32 %tmp_191

]]></Node>
<StgValue><ssdm name="select_ln36_17"/></StgValue>
</operation>

<operation id="1090" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:431 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104"/></StgValue>
</operation>

<operation id="1091" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:432 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104"/></StgValue>
</operation>

<operation id="1092" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:463 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112"/></StgValue>
</operation>

<operation id="1093" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:464 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112"/></StgValue>
</operation>

<operation id="1094" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:779 %mul = fmul i32 %select_ln36_2, i32 %tmp_257

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1095" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:796 %add_ln54_20 = add i11 %mul_ln54_2, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_20"/></StgValue>
</operation>

<operation id="1096" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:797 %zext_ln54_15 = zext i11 %add_ln54_20

]]></Node>
<StgValue><ssdm name="zext_ln54_15"/></StgValue>
</operation>

<operation id="1097" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:798 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_35 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_35"/></StgValue>
</operation>

<operation id="1098" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:819 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_44 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_44"/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:828 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_53 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_53"/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:842 %mul_s = fmul i32 %select_ln36_3, i32 %tmp_259

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:906 %mul_14 = fmul i32 %select_ln36_4, i32 %tmp_261

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:960 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_120 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_93

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_120"/></StgValue>
</operation>

<operation id="1103" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:961 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_121 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_102

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_121"/></StgValue>
</operation>

<operation id="1104" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:962 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_122 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_111

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_122"/></StgValue>
</operation>

<operation id="1105" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:963 %tmp_263 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_120, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_121, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_122, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1106" st_id="18" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:967 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="1107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="11" op_0_bw="9">
<![CDATA[
for.inc66:968 %zext_ln54_45 = zext i9 %urem_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_45"/></StgValue>
</operation>

<operation id="1108" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:969 %add_ln54_45 = add i11 %mul_ln54, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_45"/></StgValue>
</operation>

<operation id="1109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:970 %zext_ln54_46 = zext i11 %add_ln54_45

]]></Node>
<StgValue><ssdm name="zext_ln54_46"/></StgValue>
</operation>

<operation id="1110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:971 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_123 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_46

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_123"/></StgValue>
</operation>

<operation id="1111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:996 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_132 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_46

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_132"/></StgValue>
</operation>

<operation id="1112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1005 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_141 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_46

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_141"/></StgValue>
</operation>

<operation id="1113" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1017 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_150 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_123

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_150"/></StgValue>
</operation>

<operation id="1114" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1018 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_151 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_132

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_151"/></StgValue>
</operation>

<operation id="1115" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1019 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_152 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_141

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_152"/></StgValue>
</operation>

<operation id="1116" st_id="18" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1024 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="1117" st_id="18" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1081 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="1118" st_id="18" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1138 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="1119" st_id="18" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1195 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="1120" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1259 %mul_21 = fmul i32 %select_ln36_11, i32 %tmp_276

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="1121" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1265 %mul_130_1 = fmul i32 %select_ln36_12, i32 %tmp_278

]]></Node>
<StgValue><ssdm name="mul_130_1"/></StgValue>
</operation>

<operation id="1122" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1271 %mul_130_2 = fmul i32 %select_ln36_13, i32 %tmp_280

]]></Node>
<StgValue><ssdm name="mul_130_2"/></StgValue>
</operation>

<operation id="1123" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1310 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_300 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_300"/></StgValue>
</operation>

<operation id="1124" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1311 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_301 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_14

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_301"/></StgValue>
</operation>

<operation id="1125" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1312 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_302 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_23

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_302"/></StgValue>
</operation>

<operation id="1126" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1313 %tmp_294 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_300, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_301, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_302, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1127" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1316 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_303 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_35

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_303"/></StgValue>
</operation>

<operation id="1128" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1317 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_304 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_44

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_304"/></StgValue>
</operation>

<operation id="1129" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1318 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_305 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_53

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_305"/></StgValue>
</operation>

<operation id="1130" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1695 %mul_1 = fmul i32 %select_ln36_2, i32 %tmp_259

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="1131" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1697 %mul_1_s = fmul i32 %select_ln36_3, i32 %tmp_261

]]></Node>
<StgValue><ssdm name="mul_1_s"/></StgValue>
</operation>

<operation id="1132" st_id="18" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1712 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1133" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1762 %mul_1_1 = fmul i32 %select_ln36_11, i32 %tmp_278

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="1134" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1764 %mul_1_1_1 = fmul i32 %select_ln36_12, i32 %tmp_280

]]></Node>
<StgValue><ssdm name="mul_1_1_1"/></StgValue>
</operation>

<operation id="1135" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1890 %mul_2 = fmul i32 %select_ln36_2, i32 %tmp_261

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="1136" st_id="18" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1905 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1137" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1955 %mul_2_1 = fmul i32 %select_ln36_11, i32 %tmp_280

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1138" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:128 %empty_543 = add i9 %empty, i9 39

]]></Node>
<StgValue><ssdm name="empty_543"/></StgValue>
</operation>

<operation id="1139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:129 %p_cast50 = zext i9 %empty_543

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="1140" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:130 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40"/></StgValue>
</operation>

<operation id="1141" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:152 %empty_551 = add i9 %empty, i9 47

]]></Node>
<StgValue><ssdm name="empty_551"/></StgValue>
</operation>

<operation id="1142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:153 %p_cast58 = zext i9 %empty_551

]]></Node>
<StgValue><ssdm name="p_cast58"/></StgValue>
</operation>

<operation id="1143" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:154 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast58

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48"/></StgValue>
</operation>

<operation id="1144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:291 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40"/></StgValue>
</operation>

<operation id="1145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:299 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast58

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48"/></StgValue>
</operation>

<operation id="1146" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:401 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23"/></StgValue>
</operation>

<operation id="1147" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:402 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23"/></StgValue>
</operation>

<operation id="1148" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:403 %tmp_199 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1149" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:425 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31"/></StgValue>
</operation>

<operation id="1150" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:426 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31"/></StgValue>
</operation>

<operation id="1151" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:427 %tmp_207 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1152" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:449 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39"/></StgValue>
</operation>

<operation id="1153" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:450 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39"/></StgValue>
</operation>

<operation id="1154" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:473 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47"/></StgValue>
</operation>

<operation id="1155" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:474 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47"/></StgValue>
</operation>

<operation id="1156" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:132 %empty_632 = add i9 %empty_592, i9 39

]]></Node>
<StgValue><ssdm name="empty_632"/></StgValue>
</operation>

<operation id="1157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:133 %p_cast130 = zext i9 %empty_632

]]></Node>
<StgValue><ssdm name="p_cast130"/></StgValue>
</operation>

<operation id="1158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:134 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast130

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120"/></StgValue>
</operation>

<operation id="1159" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:156 %empty_640 = add i9 %empty_592, i9 47

]]></Node>
<StgValue><ssdm name="empty_640"/></StgValue>
</operation>

<operation id="1160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:157 %p_cast138 = zext i9 %empty_640

]]></Node>
<StgValue><ssdm name="p_cast138"/></StgValue>
</operation>

<operation id="1161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:158 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast138

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128"/></StgValue>
</operation>

<operation id="1162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:297 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast130

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120"/></StgValue>
</operation>

<operation id="1163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:305 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast138

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128"/></StgValue>
</operation>

<operation id="1164" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:431 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104"/></StgValue>
</operation>

<operation id="1165" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:432 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104"/></StgValue>
</operation>

<operation id="1166" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:433 %tmp_199_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_199_mid1"/></StgValue>
</operation>

<operation id="1167" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:434 %select_ln36_25 = select i1 %icmp_ln39, i32 %tmp_199_mid1, i32 %tmp_199

]]></Node>
<StgValue><ssdm name="select_ln36_25"/></StgValue>
</operation>

<operation id="1168" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:463 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112"/></StgValue>
</operation>

<operation id="1169" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:464 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112"/></StgValue>
</operation>

<operation id="1170" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:465 %tmp_207_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_207_mid1"/></StgValue>
</operation>

<operation id="1171" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:466 %select_ln36_33 = select i1 %icmp_ln39, i32 %tmp_207_mid1, i32 %tmp_207

]]></Node>
<StgValue><ssdm name="select_ln36_33"/></StgValue>
</operation>

<operation id="1172" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:495 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120"/></StgValue>
</operation>

<operation id="1173" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:496 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120"/></StgValue>
</operation>

<operation id="1174" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:527 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128"/></StgValue>
</operation>

<operation id="1175" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:528 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128"/></StgValue>
</operation>

<operation id="1176" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:780 %tmp_122 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1177" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:842 %mul_s = fmul i32 %select_ln36_3, i32 %tmp_259

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="1178" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:860 %add_ln54_29 = add i11 %mul_ln54_2, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_29"/></StgValue>
</operation>

<operation id="1179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:861 %zext_ln54_26 = zext i11 %add_ln54_29

]]></Node>
<StgValue><ssdm name="zext_ln54_26"/></StgValue>
</operation>

<operation id="1180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:862 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_65 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_26

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_65"/></StgValue>
</operation>

<operation id="1181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:883 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_74 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_26

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_74"/></StgValue>
</operation>

<operation id="1182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:892 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_83 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_26

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_83"/></StgValue>
</operation>

<operation id="1183" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:915 %add_ln54_37 = add i11 %mul_ln54_1, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_37"/></StgValue>
</operation>

<operation id="1184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:916 %zext_ln54_36 = zext i11 %add_ln54_37

]]></Node>
<StgValue><ssdm name="zext_ln54_36"/></StgValue>
</operation>

<operation id="1185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:917 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_94 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_36

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_94"/></StgValue>
</operation>

<operation id="1186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:940 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_103 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_36

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_103"/></StgValue>
</operation>

<operation id="1187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:949 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_112 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_36

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_112"/></StgValue>
</operation>

<operation id="1188" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:964 %mul_15 = fmul i32 %select_ln36_5, i32 %tmp_263

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="1189" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1017 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_150 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_123

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_150"/></StgValue>
</operation>

<operation id="1190" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1018 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_151 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_132

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_151"/></StgValue>
</operation>

<operation id="1191" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1019 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_152 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_141

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_152"/></StgValue>
</operation>

<operation id="1192" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1020 %tmp_265 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_150, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_151, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_152, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1193" st_id="19" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1024 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="1194" st_id="19" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1081 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="1195" st_id="19" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1138 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="1196" st_id="19" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1195 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="1197" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1259 %mul_21 = fmul i32 %select_ln36_11, i32 %tmp_276

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="1198" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1265 %mul_130_1 = fmul i32 %select_ln36_12, i32 %tmp_278

]]></Node>
<StgValue><ssdm name="mul_130_1"/></StgValue>
</operation>

<operation id="1199" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1271 %mul_130_2 = fmul i32 %select_ln36_13, i32 %tmp_280

]]></Node>
<StgValue><ssdm name="mul_130_2"/></StgValue>
</operation>

<operation id="1200" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1273 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_282 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_94

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_282"/></StgValue>
</operation>

<operation id="1201" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1274 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_283 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_103

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_283"/></StgValue>
</operation>

<operation id="1202" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1275 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_284 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_112

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_284"/></StgValue>
</operation>

<operation id="1203" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1314 %mul_22 = fmul i32 %select_ln36_20, i32 %tmp_294

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="1204" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1316 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_303 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_35

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_303"/></StgValue>
</operation>

<operation id="1205" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1317 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_304 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_44

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_304"/></StgValue>
</operation>

<operation id="1206" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1318 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_305 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_53

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_305"/></StgValue>
</operation>

<operation id="1207" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1319 %tmp_296 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_303, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_304, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_305, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1208" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1322 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_306 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_65

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_306"/></StgValue>
</operation>

<operation id="1209" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1323 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_307 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_74

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_307"/></StgValue>
</operation>

<operation id="1210" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1324 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_308 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_83

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_308"/></StgValue>
</operation>

<operation id="1211" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1695 %mul_1 = fmul i32 %select_ln36_2, i32 %tmp_259

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="1212" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1699 %mul_1_9 = fmul i32 %select_ln36_4, i32 %tmp_263

]]></Node>
<StgValue><ssdm name="mul_1_9"/></StgValue>
</operation>

<operation id="1213" st_id="19" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1712 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1214" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1762 %mul_1_1 = fmul i32 %select_ln36_11, i32 %tmp_278

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="1215" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1764 %mul_1_1_1 = fmul i32 %select_ln36_12, i32 %tmp_280

]]></Node>
<StgValue><ssdm name="mul_1_1_1"/></StgValue>
</operation>

<operation id="1216" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1891 %tmp_437 = fadd i32 %mul_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="1217" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1892 %mul_2_s = fmul i32 %select_ln36_3, i32 %tmp_263

]]></Node>
<StgValue><ssdm name="mul_2_s"/></StgValue>
</operation>

<operation id="1218" st_id="19" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1905 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1219" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1955 %mul_2_1 = fmul i32 %select_ln36_11, i32 %tmp_280

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1220" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:176 %empty_559 = add i9 %empty, i9 55

]]></Node>
<StgValue><ssdm name="empty_559"/></StgValue>
</operation>

<operation id="1221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:177 %p_cast66 = zext i9 %empty_559

]]></Node>
<StgValue><ssdm name="p_cast66"/></StgValue>
</operation>

<operation id="1222" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:178 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast66

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56"/></StgValue>
</operation>

<operation id="1223" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:200 %empty_567 = add i9 %empty, i9 63

]]></Node>
<StgValue><ssdm name="empty_567"/></StgValue>
</operation>

<operation id="1224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:201 %p_cast74 = zext i9 %empty_567

]]></Node>
<StgValue><ssdm name="p_cast74"/></StgValue>
</operation>

<operation id="1225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:202 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast74

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64"/></StgValue>
</operation>

<operation id="1226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:307 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast66

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56"/></StgValue>
</operation>

<operation id="1227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:315 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast74

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64"/></StgValue>
</operation>

<operation id="1228" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:449 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39"/></StgValue>
</operation>

<operation id="1229" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:450 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39"/></StgValue>
</operation>

<operation id="1230" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:451 %tmp_215 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1231" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:473 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47"/></StgValue>
</operation>

<operation id="1232" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:474 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47"/></StgValue>
</operation>

<operation id="1233" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:475 %tmp_223 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1234" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:497 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55"/></StgValue>
</operation>

<operation id="1235" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:498 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55"/></StgValue>
</operation>

<operation id="1236" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:521 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63"/></StgValue>
</operation>

<operation id="1237" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:522 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63"/></StgValue>
</operation>

<operation id="1238" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:180 %empty_648 = add i9 %empty_592, i9 55

]]></Node>
<StgValue><ssdm name="empty_648"/></StgValue>
</operation>

<operation id="1239" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:181 %p_cast146 = zext i9 %empty_648

]]></Node>
<StgValue><ssdm name="p_cast146"/></StgValue>
</operation>

<operation id="1240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:182 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast146

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136"/></StgValue>
</operation>

<operation id="1241" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:204 %empty_656 = add i9 %empty_592, i9 63

]]></Node>
<StgValue><ssdm name="empty_656"/></StgValue>
</operation>

<operation id="1242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:205 %p_cast154 = zext i9 %empty_656

]]></Node>
<StgValue><ssdm name="p_cast154"/></StgValue>
</operation>

<operation id="1243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:206 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast154

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144"/></StgValue>
</operation>

<operation id="1244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:313 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast146

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136"/></StgValue>
</operation>

<operation id="1245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:321 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast154

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144"/></StgValue>
</operation>

<operation id="1246" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:495 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120"/></StgValue>
</operation>

<operation id="1247" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:496 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120"/></StgValue>
</operation>

<operation id="1248" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:497 %tmp_215_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_215_mid1"/></StgValue>
</operation>

<operation id="1249" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:498 %select_ln36_41 = select i1 %icmp_ln39, i32 %tmp_215_mid1, i32 %tmp_215

]]></Node>
<StgValue><ssdm name="select_ln36_41"/></StgValue>
</operation>

<operation id="1250" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:527 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128"/></StgValue>
</operation>

<operation id="1251" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:528 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128"/></StgValue>
</operation>

<operation id="1252" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:529 %tmp_223_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_223_mid1"/></StgValue>
</operation>

<operation id="1253" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:530 %select_ln36_49 = select i1 %icmp_ln39, i32 %tmp_223_mid1, i32 %tmp_223

]]></Node>
<StgValue><ssdm name="select_ln36_49"/></StgValue>
</operation>

<operation id="1254" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:559 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136"/></StgValue>
</operation>

<operation id="1255" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:560 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136"/></StgValue>
</operation>

<operation id="1256" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:591 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144"/></StgValue>
</operation>

<operation id="1257" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:592 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144"/></StgValue>
</operation>

<operation id="1258" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:731 %add_ln54_12 = add i11 %mul_ln54_3, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_12"/></StgValue>
</operation>

<operation id="1259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:732 %zext_ln54_6 = zext i11 %add_ln54_12

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="1260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:733 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_6"/></StgValue>
</operation>

<operation id="1261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:752 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_15"/></StgValue>
</operation>

<operation id="1262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:761 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_24 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_24"/></StgValue>
</operation>

<operation id="1263" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:780 %tmp_122 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1264" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:799 %add_ln54_21 = add i11 %mul_ln54_3, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_21"/></StgValue>
</operation>

<operation id="1265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:800 %zext_ln54_16 = zext i11 %add_ln54_21

]]></Node>
<StgValue><ssdm name="zext_ln54_16"/></StgValue>
</operation>

<operation id="1266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:801 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_36 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_36"/></StgValue>
</operation>

<operation id="1267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:820 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_45 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_45"/></StgValue>
</operation>

<operation id="1268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:829 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_54 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_54"/></StgValue>
</operation>

<operation id="1269" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:964 %mul_15 = fmul i32 %select_ln36_5, i32 %tmp_263

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="1270" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1021 %mul_16 = fmul i32 %select_ln36_6, i32 %tmp_265

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="1271" st_id="20" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1081 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="1272" st_id="20" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1138 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="1273" st_id="20" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1195 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="1274" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1260 %tmp_131 = fadd i32 %mul_21, i32 0

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1275" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1265 %mul_130_1 = fmul i32 %select_ln36_12, i32 %tmp_278

]]></Node>
<StgValue><ssdm name="mul_130_1"/></StgValue>
</operation>

<operation id="1276" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1271 %mul_130_2 = fmul i32 %select_ln36_13, i32 %tmp_280

]]></Node>
<StgValue><ssdm name="mul_130_2"/></StgValue>
</operation>

<operation id="1277" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1273 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_282 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_94

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_282"/></StgValue>
</operation>

<operation id="1278" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1274 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_283 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_103

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_283"/></StgValue>
</operation>

<operation id="1279" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1275 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_284 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_112

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_284"/></StgValue>
</operation>

<operation id="1280" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1276 %tmp_282 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_282, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_283, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_284, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1281" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1314 %mul_22 = fmul i32 %select_ln36_20, i32 %tmp_294

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="1282" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1320 %mul_252_1 = fmul i32 %select_ln36_21, i32 %tmp_296

]]></Node>
<StgValue><ssdm name="mul_252_1"/></StgValue>
</operation>

<operation id="1283" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1322 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_306 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_65

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_306"/></StgValue>
</operation>

<operation id="1284" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1323 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_307 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_74

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_307"/></StgValue>
</operation>

<operation id="1285" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1324 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_308 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_83

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_308"/></StgValue>
</operation>

<operation id="1286" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1325 %tmp_298 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_306, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_307, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_308, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1287" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1365 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_327 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_327"/></StgValue>
</operation>

<operation id="1288" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1366 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_328 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_15

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_328"/></StgValue>
</operation>

<operation id="1289" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1367 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_329 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_24

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_329"/></StgValue>
</operation>

<operation id="1290" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1371 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_330 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_36

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_330"/></StgValue>
</operation>

<operation id="1291" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1372 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_331 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_45

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_331"/></StgValue>
</operation>

<operation id="1292" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1373 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_332 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_54

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_332"/></StgValue>
</operation>

<operation id="1293" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1696 %tmp_309 = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1294" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1699 %mul_1_9 = fmul i32 %select_ln36_4, i32 %tmp_263

]]></Node>
<StgValue><ssdm name="mul_1_9"/></StgValue>
</operation>

<operation id="1295" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1701 %mul_1_10 = fmul i32 %select_ln36_5, i32 %tmp_265

]]></Node>
<StgValue><ssdm name="mul_1_10"/></StgValue>
</operation>

<operation id="1296" st_id="20" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1712 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1297" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1762 %mul_1_1 = fmul i32 %select_ln36_11, i32 %tmp_278

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="1298" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1764 %mul_1_1_1 = fmul i32 %select_ln36_12, i32 %tmp_280

]]></Node>
<StgValue><ssdm name="mul_1_1_1"/></StgValue>
</operation>

<operation id="1299" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1778 %mul_1_2 = fmul i32 %select_ln36_20, i32 %tmp_296

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="1300" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1891 %tmp_437 = fadd i32 %mul_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="1301" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1892 %mul_2_s = fmul i32 %select_ln36_3, i32 %tmp_263

]]></Node>
<StgValue><ssdm name="mul_2_s"/></StgValue>
</operation>

<operation id="1302" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1894 %mul_2_9 = fmul i32 %select_ln36_4, i32 %tmp_265

]]></Node>
<StgValue><ssdm name="mul_2_9"/></StgValue>
</operation>

<operation id="1303" st_id="20" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1905 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1304" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1955 %mul_2_1 = fmul i32 %select_ln36_11, i32 %tmp_280

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1305" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.8:35 %empty_512 = add i8 %empty_503, i8 8

]]></Node>
<StgValue><ssdm name="empty_512"/></StgValue>
</operation>

<operation id="1306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
for.inc.2.8:36 %p_cast13 = zext i8 %empty_512

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="1307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:37 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9"/></StgValue>
</operation>

<operation id="1308" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:59 %empty_520 = add i9 %empty, i9 16

]]></Node>
<StgValue><ssdm name="empty_520"/></StgValue>
</operation>

<operation id="1309" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:60 %p_cast21 = zext i9 %empty_520

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="1310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:61 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast21

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17"/></StgValue>
</operation>

<operation id="1311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:260 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9"/></StgValue>
</operation>

<operation id="1312" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:268 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast21

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17"/></StgValue>
</operation>

<operation id="1313" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:356 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8"/></StgValue>
</operation>

<operation id="1314" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:357 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8"/></StgValue>
</operation>

<operation id="1315" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:380 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16"/></StgValue>
</operation>

<operation id="1316" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:381 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16"/></StgValue>
</operation>

<operation id="1317" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:497 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55"/></StgValue>
</operation>

<operation id="1318" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:498 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55"/></StgValue>
</operation>

<operation id="1319" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:499 %tmp_231 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1320" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:521 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63"/></StgValue>
</operation>

<operation id="1321" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:522 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63"/></StgValue>
</operation>

<operation id="1322" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:523 %tmp_239 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1323" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:39 %empty_601 = add i8 %empty_593, i8 8

]]></Node>
<StgValue><ssdm name="empty_601"/></StgValue>
</operation>

<operation id="1324" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="8">
<![CDATA[
for.inc66:40 %p_cast99 = zext i8 %empty_601

]]></Node>
<StgValue><ssdm name="p_cast99"/></StgValue>
</operation>

<operation id="1325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:41 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast99

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89"/></StgValue>
</operation>

<operation id="1326" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:63 %empty_609 = add i9 %empty_592, i9 16

]]></Node>
<StgValue><ssdm name="empty_609"/></StgValue>
</operation>

<operation id="1327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:64 %p_cast107 = zext i9 %empty_609

]]></Node>
<StgValue><ssdm name="p_cast107"/></StgValue>
</operation>

<operation id="1328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:65 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast107

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97"/></StgValue>
</operation>

<operation id="1329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:266 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast99

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89"/></StgValue>
</operation>

<operation id="1330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:274 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast107

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97"/></StgValue>
</operation>

<operation id="1331" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:371 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89"/></StgValue>
</operation>

<operation id="1332" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:372 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89"/></StgValue>
</operation>

<operation id="1333" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:403 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97"/></StgValue>
</operation>

<operation id="1334" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:404 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97"/></StgValue>
</operation>

<operation id="1335" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:559 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136"/></StgValue>
</operation>

<operation id="1336" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:560 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136"/></StgValue>
</operation>

<operation id="1337" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:561 %tmp_231_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_231_mid1"/></StgValue>
</operation>

<operation id="1338" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:562 %select_ln36_57 = select i1 %icmp_ln39, i32 %tmp_231_mid1, i32 %tmp_231

]]></Node>
<StgValue><ssdm name="select_ln36_57"/></StgValue>
</operation>

<operation id="1339" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:591 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144"/></StgValue>
</operation>

<operation id="1340" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:592 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144"/></StgValue>
</operation>

<operation id="1341" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:593 %tmp_239_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_239_mid1"/></StgValue>
</operation>

<operation id="1342" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:594 %select_ln36_65 = select i1 %icmp_ln39, i32 %tmp_239_mid1, i32 %tmp_239

]]></Node>
<StgValue><ssdm name="select_ln36_65"/></StgValue>
</operation>

<operation id="1343" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:780 %tmp_122 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1344" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:964 %mul_15 = fmul i32 %select_ln36_5, i32 %tmp_263

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="1345" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:972 %add_ln54_46 = add i11 %mul_ln54_1, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_46"/></StgValue>
</operation>

<operation id="1346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:973 %zext_ln54_47 = zext i11 %add_ln54_46

]]></Node>
<StgValue><ssdm name="zext_ln54_47"/></StgValue>
</operation>

<operation id="1347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:974 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_124 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_47

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_124"/></StgValue>
</operation>

<operation id="1348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:997 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_133 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_47

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_133"/></StgValue>
</operation>

<operation id="1349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1006 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_142 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_47

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_142"/></StgValue>
</operation>

<operation id="1350" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1021 %mul_16 = fmul i32 %select_ln36_6, i32 %tmp_265

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="1351" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="11" op_0_bw="9">
<![CDATA[
for.inc66:1025 %zext_ln54_56 = zext i9 %urem_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_56"/></StgValue>
</operation>

<operation id="1352" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1026 %add_ln54_54 = add i11 %mul_ln54, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_54"/></StgValue>
</operation>

<operation id="1353" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1027 %zext_ln54_57 = zext i11 %add_ln54_54

]]></Node>
<StgValue><ssdm name="zext_ln54_57"/></StgValue>
</operation>

<operation id="1354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1028 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_153 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_57

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_153"/></StgValue>
</operation>

<operation id="1355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1053 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_162 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_57

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_162"/></StgValue>
</operation>

<operation id="1356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1062 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_171 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_57

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_171"/></StgValue>
</operation>

<operation id="1357" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1074 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_180 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_153

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_180"/></StgValue>
</operation>

<operation id="1358" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1075 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_181 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_162

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_181"/></StgValue>
</operation>

<operation id="1359" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1076 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_182 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_171

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_182"/></StgValue>
</operation>

<operation id="1360" st_id="21" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1138 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="1361" st_id="21" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1195 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="1362" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1260 %tmp_131 = fadd i32 %mul_21, i32 0

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1363" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1277 %mul_130_3 = fmul i32 %select_ln36_14, i32 %tmp_282

]]></Node>
<StgValue><ssdm name="mul_130_3"/></StgValue>
</operation>

<operation id="1364" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1279 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_285 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_124

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_285"/></StgValue>
</operation>

<operation id="1365" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1280 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_286 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_133

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_286"/></StgValue>
</operation>

<operation id="1366" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1281 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_287 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_142

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_287"/></StgValue>
</operation>

<operation id="1367" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1314 %mul_22 = fmul i32 %select_ln36_20, i32 %tmp_294

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="1368" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1320 %mul_252_1 = fmul i32 %select_ln36_21, i32 %tmp_296

]]></Node>
<StgValue><ssdm name="mul_252_1"/></StgValue>
</operation>

<operation id="1369" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1365 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_327 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_327"/></StgValue>
</operation>

<operation id="1370" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1366 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_328 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_15

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_328"/></StgValue>
</operation>

<operation id="1371" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1367 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_329 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_24

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_329"/></StgValue>
</operation>

<operation id="1372" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1368 %tmp_312 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_327, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_328, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_329, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1373" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1371 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_330 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_36

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_330"/></StgValue>
</operation>

<operation id="1374" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1372 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_331 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_45

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_331"/></StgValue>
</operation>

<operation id="1375" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1373 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_332 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_54

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_332"/></StgValue>
</operation>

<operation id="1376" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1374 %tmp_314 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_330, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_331, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_332, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1377" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1696 %tmp_309 = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1378" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1699 %mul_1_9 = fmul i32 %select_ln36_4, i32 %tmp_263

]]></Node>
<StgValue><ssdm name="mul_1_9"/></StgValue>
</operation>

<operation id="1379" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1701 %mul_1_10 = fmul i32 %select_ln36_5, i32 %tmp_265

]]></Node>
<StgValue><ssdm name="mul_1_10"/></StgValue>
</operation>

<operation id="1380" st_id="21" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1712 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1381" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1763 %tmp_327 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1382" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1766 %mul_1_1_2 = fmul i32 %select_ln36_13, i32 %tmp_282

]]></Node>
<StgValue><ssdm name="mul_1_1_2"/></StgValue>
</operation>

<operation id="1383" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1778 %mul_1_2 = fmul i32 %select_ln36_20, i32 %tmp_296

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="1384" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1780 %mul_1_2_1 = fmul i32 %select_ln36_21, i32 %tmp_298

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="1385" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1891 %tmp_437 = fadd i32 %mul_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="1386" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1892 %mul_2_s = fmul i32 %select_ln36_3, i32 %tmp_263

]]></Node>
<StgValue><ssdm name="mul_2_s"/></StgValue>
</operation>

<operation id="1387" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1894 %mul_2_9 = fmul i32 %select_ln36_4, i32 %tmp_265

]]></Node>
<StgValue><ssdm name="mul_2_9"/></StgValue>
</operation>

<operation id="1388" st_id="21" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1905 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1389" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1956 %tmp_444 = fadd i32 %mul_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="1390" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1957 %mul_2_1_1 = fmul i32 %select_ln36_12, i32 %tmp_282

]]></Node>
<StgValue><ssdm name="mul_2_1_1"/></StgValue>
</operation>

<operation id="1391" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1969 %mul_2_2 = fmul i32 %select_ln36_20, i32 %tmp_298

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1392" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:83 %empty_528 = add i9 %empty, i9 24

]]></Node>
<StgValue><ssdm name="empty_528"/></StgValue>
</operation>

<operation id="1393" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:84 %p_cast29 = zext i9 %empty_528

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="1394" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:85 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast29

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25"/></StgValue>
</operation>

<operation id="1395" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:107 %empty_536 = add i9 %empty, i9 32

]]></Node>
<StgValue><ssdm name="empty_536"/></StgValue>
</operation>

<operation id="1396" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:108 %p_cast43 = zext i9 %empty_536

]]></Node>
<StgValue><ssdm name="p_cast43"/></StgValue>
</operation>

<operation id="1397" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:109 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast43

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33"/></StgValue>
</operation>

<operation id="1398" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:276 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast29

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25"/></StgValue>
</operation>

<operation id="1399" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:284 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast43

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33"/></StgValue>
</operation>

<operation id="1400" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:356 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8"/></StgValue>
</operation>

<operation id="1401" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:357 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8"/></StgValue>
</operation>

<operation id="1402" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:358 %tmp_184 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1403" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:380 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16"/></StgValue>
</operation>

<operation id="1404" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:381 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16"/></StgValue>
</operation>

<operation id="1405" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:382 %tmp_192 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1406" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:404 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24"/></StgValue>
</operation>

<operation id="1407" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:405 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24"/></StgValue>
</operation>

<operation id="1408" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:428 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32"/></StgValue>
</operation>

<operation id="1409" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:429 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32"/></StgValue>
</operation>

<operation id="1410" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:87 %empty_617 = add i9 %empty_592, i9 24

]]></Node>
<StgValue><ssdm name="empty_617"/></StgValue>
</operation>

<operation id="1411" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:88 %p_cast115 = zext i9 %empty_617

]]></Node>
<StgValue><ssdm name="p_cast115"/></StgValue>
</operation>

<operation id="1412" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:89 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast115

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105"/></StgValue>
</operation>

<operation id="1413" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:111 %empty_625 = add i9 %empty_592, i9 32

]]></Node>
<StgValue><ssdm name="empty_625"/></StgValue>
</operation>

<operation id="1414" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:112 %p_cast123 = zext i9 %empty_625

]]></Node>
<StgValue><ssdm name="p_cast123"/></StgValue>
</operation>

<operation id="1415" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:113 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast123

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113"/></StgValue>
</operation>

<operation id="1416" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:282 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast115

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105"/></StgValue>
</operation>

<operation id="1417" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:290 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast123

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113"/></StgValue>
</operation>

<operation id="1418" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:371 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89"/></StgValue>
</operation>

<operation id="1419" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:372 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89"/></StgValue>
</operation>

<operation id="1420" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:373 %tmp_184_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_184_mid1"/></StgValue>
</operation>

<operation id="1421" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:374 %select_ln36_10 = select i1 %icmp_ln39, i32 %tmp_184_mid1, i32 %tmp_184

]]></Node>
<StgValue><ssdm name="select_ln36_10"/></StgValue>
</operation>

<operation id="1422" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:403 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97"/></StgValue>
</operation>

<operation id="1423" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:404 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97"/></StgValue>
</operation>

<operation id="1424" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:405 %tmp_192_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_192_mid1"/></StgValue>
</operation>

<operation id="1425" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:406 %select_ln36_18 = select i1 %icmp_ln39, i32 %tmp_192_mid1, i32 %tmp_192

]]></Node>
<StgValue><ssdm name="select_ln36_18"/></StgValue>
</operation>

<operation id="1426" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:435 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105"/></StgValue>
</operation>

<operation id="1427" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:436 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105"/></StgValue>
</operation>

<operation id="1428" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:467 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113"/></StgValue>
</operation>

<operation id="1429" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:468 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113"/></StgValue>
</operation>

<operation id="1430" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:780 %tmp_122 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1431" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:863 %add_ln54_30 = add i11 %mul_ln54_3, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_30"/></StgValue>
</operation>

<operation id="1432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:864 %zext_ln54_27 = zext i11 %add_ln54_30

]]></Node>
<StgValue><ssdm name="zext_ln54_27"/></StgValue>
</operation>

<operation id="1433" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:865 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_66 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_27

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_66"/></StgValue>
</operation>

<operation id="1434" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:884 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_75 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_27

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_75"/></StgValue>
</operation>

<operation id="1435" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:893 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_84 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_27

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_84"/></StgValue>
</operation>

<operation id="1436" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:918 %add_ln54_38 = add i11 %mul_ln54_2, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_38"/></StgValue>
</operation>

<operation id="1437" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:919 %zext_ln54_37 = zext i11 %add_ln54_38

]]></Node>
<StgValue><ssdm name="zext_ln54_37"/></StgValue>
</operation>

<operation id="1438" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:920 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_95 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_37

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_95"/></StgValue>
</operation>

<operation id="1439" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:941 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_104 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_37

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_104"/></StgValue>
</operation>

<operation id="1440" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:950 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_113 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_37

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_113"/></StgValue>
</operation>

<operation id="1441" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1021 %mul_16 = fmul i32 %select_ln36_6, i32 %tmp_265

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="1442" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1074 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_180 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_153

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_180"/></StgValue>
</operation>

<operation id="1443" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1075 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_181 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_162

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_181"/></StgValue>
</operation>

<operation id="1444" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1076 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_182 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_171

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_182"/></StgValue>
</operation>

<operation id="1445" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1077 %tmp_267 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_180, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_181, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_182, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1446" st_id="22" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1195 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="1447" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1260 %tmp_131 = fadd i32 %mul_21, i32 0

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1448" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1277 %mul_130_3 = fmul i32 %select_ln36_14, i32 %tmp_282

]]></Node>
<StgValue><ssdm name="mul_130_3"/></StgValue>
</operation>

<operation id="1449" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1279 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_285 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_124

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_285"/></StgValue>
</operation>

<operation id="1450" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1280 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_286 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_133

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_286"/></StgValue>
</operation>

<operation id="1451" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1281 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_287 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_142

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_287"/></StgValue>
</operation>

<operation id="1452" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1282 %tmp_284 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_285, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_286, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_287, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1453" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1315 %tmp_140 = fadd i32 %mul_22, i32 0

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1454" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1320 %mul_252_1 = fmul i32 %select_ln36_21, i32 %tmp_296

]]></Node>
<StgValue><ssdm name="mul_252_1"/></StgValue>
</operation>

<operation id="1455" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1326 %mul_252_2 = fmul i32 %select_ln36_22, i32 %tmp_298

]]></Node>
<StgValue><ssdm name="mul_252_2"/></StgValue>
</operation>

<operation id="1456" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1328 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_309 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_95

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_309"/></StgValue>
</operation>

<operation id="1457" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1329 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_310 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_104

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_310"/></StgValue>
</operation>

<operation id="1458" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1330 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_311 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_113

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_311"/></StgValue>
</operation>

<operation id="1459" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1369 %mul_3 = fmul i32 %select_ln36_29, i32 %tmp_312

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="1460" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1375 %mul_3_1 = fmul i32 %select_ln36_30, i32 %tmp_314

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="1461" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1377 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_333 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_66

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_333"/></StgValue>
</operation>

<operation id="1462" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1378 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_334 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_75

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_334"/></StgValue>
</operation>

<operation id="1463" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1379 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_335 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_84

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_335"/></StgValue>
</operation>

<operation id="1464" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1696 %tmp_309 = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1465" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1701 %mul_1_10 = fmul i32 %select_ln36_5, i32 %tmp_265

]]></Node>
<StgValue><ssdm name="mul_1_10"/></StgValue>
</operation>

<operation id="1466" st_id="22" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1712 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1467" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1763 %tmp_327 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1468" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1766 %mul_1_1_2 = fmul i32 %select_ln36_13, i32 %tmp_282

]]></Node>
<StgValue><ssdm name="mul_1_1_2"/></StgValue>
</operation>

<operation id="1469" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1778 %mul_1_2 = fmul i32 %select_ln36_20, i32 %tmp_296

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="1470" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1780 %mul_1_2_1 = fmul i32 %select_ln36_21, i32 %tmp_298

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="1471" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1794 %mul_1_3 = fmul i32 %select_ln36_29, i32 %tmp_314

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="1472" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1891 %tmp_437 = fadd i32 %mul_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="1473" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1894 %mul_2_9 = fmul i32 %select_ln36_4, i32 %tmp_265

]]></Node>
<StgValue><ssdm name="mul_2_9"/></StgValue>
</operation>

<operation id="1474" st_id="22" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1905 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1475" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1956 %tmp_444 = fadd i32 %mul_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="1476" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1957 %mul_2_1_1 = fmul i32 %select_ln36_12, i32 %tmp_282

]]></Node>
<StgValue><ssdm name="mul_2_1_1"/></StgValue>
</operation>

<operation id="1477" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1969 %mul_2_2 = fmul i32 %select_ln36_20, i32 %tmp_298

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1478" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:131 %empty_544 = add i9 %empty, i9 40

]]></Node>
<StgValue><ssdm name="empty_544"/></StgValue>
</operation>

<operation id="1479" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:132 %p_cast51 = zext i9 %empty_544

]]></Node>
<StgValue><ssdm name="p_cast51"/></StgValue>
</operation>

<operation id="1480" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:133 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41"/></StgValue>
</operation>

<operation id="1481" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:155 %empty_552 = add i9 %empty, i9 48

]]></Node>
<StgValue><ssdm name="empty_552"/></StgValue>
</operation>

<operation id="1482" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:156 %p_cast59 = zext i9 %empty_552

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="1483" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:157 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast59

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49"/></StgValue>
</operation>

<operation id="1484" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:292 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41"/></StgValue>
</operation>

<operation id="1485" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:300 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast59

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49"/></StgValue>
</operation>

<operation id="1486" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:404 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24"/></StgValue>
</operation>

<operation id="1487" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:405 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24"/></StgValue>
</operation>

<operation id="1488" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:406 %tmp_200 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1489" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:428 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32"/></StgValue>
</operation>

<operation id="1490" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:429 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32"/></StgValue>
</operation>

<operation id="1491" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:430 %tmp_208 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1492" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:452 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40"/></StgValue>
</operation>

<operation id="1493" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:453 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40"/></StgValue>
</operation>

<operation id="1494" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:476 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48"/></StgValue>
</operation>

<operation id="1495" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:477 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48"/></StgValue>
</operation>

<operation id="1496" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:135 %empty_633 = add i9 %empty_592, i9 40

]]></Node>
<StgValue><ssdm name="empty_633"/></StgValue>
</operation>

<operation id="1497" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:136 %p_cast131 = zext i9 %empty_633

]]></Node>
<StgValue><ssdm name="p_cast131"/></StgValue>
</operation>

<operation id="1498" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:137 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast131

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121"/></StgValue>
</operation>

<operation id="1499" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:159 %empty_641 = add i9 %empty_592, i9 48

]]></Node>
<StgValue><ssdm name="empty_641"/></StgValue>
</operation>

<operation id="1500" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:160 %p_cast139 = zext i9 %empty_641

]]></Node>
<StgValue><ssdm name="p_cast139"/></StgValue>
</operation>

<operation id="1501" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:161 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast139

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129"/></StgValue>
</operation>

<operation id="1502" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:298 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast131

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121"/></StgValue>
</operation>

<operation id="1503" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:306 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast139

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129"/></StgValue>
</operation>

<operation id="1504" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:435 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105"/></StgValue>
</operation>

<operation id="1505" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:436 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105"/></StgValue>
</operation>

<operation id="1506" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:437 %tmp_200_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_200_mid1"/></StgValue>
</operation>

<operation id="1507" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:438 %select_ln36_26 = select i1 %icmp_ln39, i32 %tmp_200_mid1, i32 %tmp_200

]]></Node>
<StgValue><ssdm name="select_ln36_26"/></StgValue>
</operation>

<operation id="1508" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:467 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113"/></StgValue>
</operation>

<operation id="1509" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:468 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113"/></StgValue>
</operation>

<operation id="1510" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:469 %tmp_208_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_208_mid1"/></StgValue>
</operation>

<operation id="1511" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:470 %select_ln36_34 = select i1 %icmp_ln39, i32 %tmp_208_mid1, i32 %tmp_208

]]></Node>
<StgValue><ssdm name="select_ln36_34"/></StgValue>
</operation>

<operation id="1512" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:499 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121"/></StgValue>
</operation>

<operation id="1513" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:500 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121"/></StgValue>
</operation>

<operation id="1514" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:531 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129"/></StgValue>
</operation>

<operation id="1515" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:532 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129"/></StgValue>
</operation>

<operation id="1516" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:734 %add_ln54_13 = add i11 %mul_ln54_4, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_13"/></StgValue>
</operation>

<operation id="1517" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:735 %zext_ln54_7 = zext i11 %add_ln54_13

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="1518" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:736 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_7"/></StgValue>
</operation>

<operation id="1519" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:753 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_16 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_16"/></StgValue>
</operation>

<operation id="1520" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:762 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_25 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_25"/></StgValue>
</operation>

<operation id="1521" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:802 %add_ln54_22 = add i11 %mul_ln54_4, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_22"/></StgValue>
</operation>

<operation id="1522" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:803 %zext_ln54_17 = zext i11 %add_ln54_22

]]></Node>
<StgValue><ssdm name="zext_ln54_17"/></StgValue>
</operation>

<operation id="1523" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:804 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_37 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_37"/></StgValue>
</operation>

<operation id="1524" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:821 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_46 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_46"/></StgValue>
</operation>

<operation id="1525" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:830 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_55 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_55"/></StgValue>
</operation>

<operation id="1526" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:843 %tmp_123 = fadd i32 %tmp_122, i32 %mul_s

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1527" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1078 %mul_17 = fmul i32 %select_ln36_7, i32 %tmp_267

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="1528" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1260 %tmp_131 = fadd i32 %mul_21, i32 0

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1529" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1277 %mul_130_3 = fmul i32 %select_ln36_14, i32 %tmp_282

]]></Node>
<StgValue><ssdm name="mul_130_3"/></StgValue>
</operation>

<operation id="1530" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1315 %tmp_140 = fadd i32 %mul_22, i32 0

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1531" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1326 %mul_252_2 = fmul i32 %select_ln36_22, i32 %tmp_298

]]></Node>
<StgValue><ssdm name="mul_252_2"/></StgValue>
</operation>

<operation id="1532" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1328 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_309 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_95

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_309"/></StgValue>
</operation>

<operation id="1533" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1329 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_310 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_104

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_310"/></StgValue>
</operation>

<operation id="1534" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1330 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_311 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_113

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_311"/></StgValue>
</operation>

<operation id="1535" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1331 %tmp_300 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_309, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_310, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_311, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1536" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1369 %mul_3 = fmul i32 %select_ln36_29, i32 %tmp_312

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="1537" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1375 %mul_3_1 = fmul i32 %select_ln36_30, i32 %tmp_314

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="1538" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1377 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_333 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_66

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_333"/></StgValue>
</operation>

<operation id="1539" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1378 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_334 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_75

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_334"/></StgValue>
</operation>

<operation id="1540" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1379 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_335 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_84

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_335"/></StgValue>
</operation>

<operation id="1541" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1380 %tmp_316 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_333, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_334, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_335, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1542" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1420 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_354 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_354"/></StgValue>
</operation>

<operation id="1543" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1421 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_355 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_16

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_355"/></StgValue>
</operation>

<operation id="1544" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1422 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_356 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_25

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_356"/></StgValue>
</operation>

<operation id="1545" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1426 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_357 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_37

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_357"/></StgValue>
</operation>

<operation id="1546" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1427 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_358 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_46

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_358"/></StgValue>
</operation>

<operation id="1547" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1428 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_359 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_55

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_359"/></StgValue>
</operation>

<operation id="1548" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1696 %tmp_309 = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1549" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1703 %mul_1_11 = fmul i32 %select_ln36_6, i32 %tmp_267

]]></Node>
<StgValue><ssdm name="mul_1_11"/></StgValue>
</operation>

<operation id="1550" st_id="23" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1712 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1551" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1763 %tmp_327 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1552" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1766 %mul_1_1_2 = fmul i32 %select_ln36_13, i32 %tmp_282

]]></Node>
<StgValue><ssdm name="mul_1_1_2"/></StgValue>
</operation>

<operation id="1553" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1768 %mul_1_1_3 = fmul i32 %select_ln36_14, i32 %tmp_284

]]></Node>
<StgValue><ssdm name="mul_1_1_3"/></StgValue>
</operation>

<operation id="1554" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1779 %tmp_343 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1555" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1780 %mul_1_2_1 = fmul i32 %select_ln36_21, i32 %tmp_298

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="1556" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1794 %mul_1_3 = fmul i32 %select_ln36_29, i32 %tmp_314

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="1557" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1893 %tmp_438 = fadd i32 %tmp_437, i32 %mul_2_s

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="1558" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1896 %mul_2_10 = fmul i32 %select_ln36_5, i32 %tmp_267

]]></Node>
<StgValue><ssdm name="mul_2_10"/></StgValue>
</operation>

<operation id="1559" st_id="23" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1905 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1560" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1956 %tmp_444 = fadd i32 %mul_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="1561" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1957 %mul_2_1_1 = fmul i32 %select_ln36_12, i32 %tmp_282

]]></Node>
<StgValue><ssdm name="mul_2_1_1"/></StgValue>
</operation>

<operation id="1562" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1959 %mul_2_1_2 = fmul i32 %select_ln36_13, i32 %tmp_284

]]></Node>
<StgValue><ssdm name="mul_2_1_2"/></StgValue>
</operation>

<operation id="1563" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1969 %mul_2_2 = fmul i32 %select_ln36_20, i32 %tmp_298

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1564" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:179 %empty_560 = add i9 %empty, i9 56

]]></Node>
<StgValue><ssdm name="empty_560"/></StgValue>
</operation>

<operation id="1565" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:180 %p_cast67 = zext i9 %empty_560

]]></Node>
<StgValue><ssdm name="p_cast67"/></StgValue>
</operation>

<operation id="1566" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:181 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57"/></StgValue>
</operation>

<operation id="1567" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:203 %empty_568 = add i9 %empty, i9 64

]]></Node>
<StgValue><ssdm name="empty_568"/></StgValue>
</operation>

<operation id="1568" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:204 %p_cast75 = zext i9 %empty_568

]]></Node>
<StgValue><ssdm name="p_cast75"/></StgValue>
</operation>

<operation id="1569" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:205 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65"/></StgValue>
</operation>

<operation id="1570" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:308 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57"/></StgValue>
</operation>

<operation id="1571" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:316 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65"/></StgValue>
</operation>

<operation id="1572" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:452 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40"/></StgValue>
</operation>

<operation id="1573" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:453 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40"/></StgValue>
</operation>

<operation id="1574" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:454 %tmp_216 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1575" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:476 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48"/></StgValue>
</operation>

<operation id="1576" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:477 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48"/></StgValue>
</operation>

<operation id="1577" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:478 %tmp_224 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1578" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:500 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56"/></StgValue>
</operation>

<operation id="1579" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:501 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56"/></StgValue>
</operation>

<operation id="1580" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:524 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64"/></StgValue>
</operation>

<operation id="1581" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:525 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64"/></StgValue>
</operation>

<operation id="1582" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:183 %empty_649 = add i9 %empty_592, i9 56

]]></Node>
<StgValue><ssdm name="empty_649"/></StgValue>
</operation>

<operation id="1583" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:184 %p_cast147 = zext i9 %empty_649

]]></Node>
<StgValue><ssdm name="p_cast147"/></StgValue>
</operation>

<operation id="1584" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:185 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast147

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137"/></StgValue>
</operation>

<operation id="1585" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:207 %empty_657 = add i9 %empty_592, i9 64

]]></Node>
<StgValue><ssdm name="empty_657"/></StgValue>
</operation>

<operation id="1586" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:208 %p_cast155 = zext i9 %empty_657

]]></Node>
<StgValue><ssdm name="p_cast155"/></StgValue>
</operation>

<operation id="1587" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:209 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast155

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145"/></StgValue>
</operation>

<operation id="1588" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:314 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast147

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137"/></StgValue>
</operation>

<operation id="1589" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:322 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast155

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145"/></StgValue>
</operation>

<operation id="1590" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:499 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121"/></StgValue>
</operation>

<operation id="1591" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:500 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121"/></StgValue>
</operation>

<operation id="1592" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:501 %tmp_216_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_216_mid1"/></StgValue>
</operation>

<operation id="1593" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:502 %select_ln36_42 = select i1 %icmp_ln39, i32 %tmp_216_mid1, i32 %tmp_216

]]></Node>
<StgValue><ssdm name="select_ln36_42"/></StgValue>
</operation>

<operation id="1594" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:531 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129"/></StgValue>
</operation>

<operation id="1595" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:532 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129"/></StgValue>
</operation>

<operation id="1596" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:533 %tmp_224_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_224_mid1"/></StgValue>
</operation>

<operation id="1597" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:534 %select_ln36_50 = select i1 %icmp_ln39, i32 %tmp_224_mid1, i32 %tmp_224

]]></Node>
<StgValue><ssdm name="select_ln36_50"/></StgValue>
</operation>

<operation id="1598" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:563 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137"/></StgValue>
</operation>

<operation id="1599" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:564 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137"/></StgValue>
</operation>

<operation id="1600" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:595 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145"/></StgValue>
</operation>

<operation id="1601" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:596 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145"/></StgValue>
</operation>

<operation id="1602" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:843 %tmp_123 = fadd i32 %tmp_122, i32 %mul_s

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1603" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1029 %add_ln54_55 = add i11 %mul_ln54_1, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_55"/></StgValue>
</operation>

<operation id="1604" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1030 %zext_ln54_58 = zext i11 %add_ln54_55

]]></Node>
<StgValue><ssdm name="zext_ln54_58"/></StgValue>
</operation>

<operation id="1605" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1031 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_154 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_58

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_154"/></StgValue>
</operation>

<operation id="1606" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1054 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_163 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_58

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_163"/></StgValue>
</operation>

<operation id="1607" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1063 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_172 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_58

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_172"/></StgValue>
</operation>

<operation id="1608" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1078 %mul_17 = fmul i32 %select_ln36_7, i32 %tmp_267

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="1609" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="11" op_0_bw="9">
<![CDATA[
for.inc66:1082 %zext_ln54_67 = zext i9 %urem_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_67"/></StgValue>
</operation>

<operation id="1610" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1083 %add_ln54_63 = add i11 %mul_ln54, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_63"/></StgValue>
</operation>

<operation id="1611" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1084 %zext_ln54_68 = zext i11 %add_ln54_63

]]></Node>
<StgValue><ssdm name="zext_ln54_68"/></StgValue>
</operation>

<operation id="1612" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1085 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_183 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_68

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_183"/></StgValue>
</operation>

<operation id="1613" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1110 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_192 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_68

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_192"/></StgValue>
</operation>

<operation id="1614" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1119 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_201 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_68

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_201"/></StgValue>
</operation>

<operation id="1615" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1131 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_210 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_183

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_210"/></StgValue>
</operation>

<operation id="1616" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1132 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_211 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_192

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_211"/></StgValue>
</operation>

<operation id="1617" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1133 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_212 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_201

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_212"/></StgValue>
</operation>

<operation id="1618" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1266 %tmp_132 = fadd i32 %tmp_131, i32 %mul_130_1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1619" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1283 %mul_130_4 = fmul i32 %select_ln36_15, i32 %tmp_284

]]></Node>
<StgValue><ssdm name="mul_130_4"/></StgValue>
</operation>

<operation id="1620" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1285 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_288 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_154

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_288"/></StgValue>
</operation>

<operation id="1621" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1286 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_289 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_163

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_289"/></StgValue>
</operation>

<operation id="1622" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1287 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_290 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_172

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_290"/></StgValue>
</operation>

<operation id="1623" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1315 %tmp_140 = fadd i32 %mul_22, i32 0

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1624" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1326 %mul_252_2 = fmul i32 %select_ln36_22, i32 %tmp_298

]]></Node>
<StgValue><ssdm name="mul_252_2"/></StgValue>
</operation>

<operation id="1625" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1369 %mul_3 = fmul i32 %select_ln36_29, i32 %tmp_312

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="1626" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1375 %mul_3_1 = fmul i32 %select_ln36_30, i32 %tmp_314

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="1627" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1420 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_354 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_354"/></StgValue>
</operation>

<operation id="1628" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1421 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_355 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_16

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_355"/></StgValue>
</operation>

<operation id="1629" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1422 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_356 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_25

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_356"/></StgValue>
</operation>

<operation id="1630" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1423 %tmp_330 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_354, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_355, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_356, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1631" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1426 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_357 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_37

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_357"/></StgValue>
</operation>

<operation id="1632" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1427 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_358 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_46

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_358"/></StgValue>
</operation>

<operation id="1633" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1428 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_359 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_55

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_359"/></StgValue>
</operation>

<operation id="1634" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1429 %tmp_332 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_357, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_358, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_359, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1635" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1698 %tmp_311 = fadd i32 %tmp_309, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1636" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1703 %mul_1_11 = fmul i32 %select_ln36_6, i32 %tmp_267

]]></Node>
<StgValue><ssdm name="mul_1_11"/></StgValue>
</operation>

<operation id="1637" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1763 %tmp_327 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1638" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1768 %mul_1_1_3 = fmul i32 %select_ln36_14, i32 %tmp_284

]]></Node>
<StgValue><ssdm name="mul_1_1_3"/></StgValue>
</operation>

<operation id="1639" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1779 %tmp_343 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1640" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1782 %mul_1_2_2 = fmul i32 %select_ln36_22, i32 %tmp_300

]]></Node>
<StgValue><ssdm name="mul_1_2_2"/></StgValue>
</operation>

<operation id="1641" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1794 %mul_1_3 = fmul i32 %select_ln36_29, i32 %tmp_314

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="1642" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1796 %mul_1_3_1 = fmul i32 %select_ln36_30, i32 %tmp_316

]]></Node>
<StgValue><ssdm name="mul_1_3_1"/></StgValue>
</operation>

<operation id="1643" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1893 %tmp_438 = fadd i32 %tmp_437, i32 %mul_2_s

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="1644" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1896 %mul_2_10 = fmul i32 %select_ln36_5, i32 %tmp_267

]]></Node>
<StgValue><ssdm name="mul_2_10"/></StgValue>
</operation>

<operation id="1645" st_id="24" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:1905 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1646" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1956 %tmp_444 = fadd i32 %mul_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="1647" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1959 %mul_2_1_2 = fmul i32 %select_ln36_13, i32 %tmp_284

]]></Node>
<StgValue><ssdm name="mul_2_1_2"/></StgValue>
</operation>

<operation id="1648" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1970 %tmp_451 = fadd i32 %mul_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="1649" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1971 %mul_2_2_1 = fmul i32 %select_ln36_21, i32 %tmp_300

]]></Node>
<StgValue><ssdm name="mul_2_2_1"/></StgValue>
</operation>

<operation id="1650" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1983 %mul_2_3 = fmul i32 %select_ln36_29, i32 %tmp_316

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1651" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:10 %empty_504 = add i9 %empty, i9 72

]]></Node>
<StgValue><ssdm name="empty_504"/></StgValue>
</operation>

<operation id="1652" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:11 %p_cast5 = zext i9 %empty_504

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="1653" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:12 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr"/></StgValue>
</operation>

<operation id="1654" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:62 %empty_521 = add i9 %empty, i9 17

]]></Node>
<StgValue><ssdm name="empty_521"/></StgValue>
</operation>

<operation id="1655" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:63 %p_cast22 = zext i9 %empty_521

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>

<operation id="1656" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:64 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast22

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18"/></StgValue>
</operation>

<operation id="1657" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:251 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr"/></StgValue>
</operation>

<operation id="1658" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:269 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast22

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18"/></StgValue>
</operation>

<operation id="1659" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:383 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17"/></StgValue>
</operation>

<operation id="1660" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:384 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17"/></StgValue>
</operation>

<operation id="1661" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:500 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56"/></StgValue>
</operation>

<operation id="1662" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:501 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56"/></StgValue>
</operation>

<operation id="1663" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:502 %tmp_232 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1664" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:524 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64"/></StgValue>
</operation>

<operation id="1665" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:525 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64"/></StgValue>
</operation>

<operation id="1666" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:526 %tmp_240 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1667" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:548 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72"/></StgValue>
</operation>

<operation id="1668" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:549 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72"/></StgValue>
</operation>

<operation id="1669" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:66 %empty_610 = add i9 %empty_592, i9 17

]]></Node>
<StgValue><ssdm name="empty_610"/></StgValue>
</operation>

<operation id="1670" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:67 %p_cast108 = zext i9 %empty_610

]]></Node>
<StgValue><ssdm name="p_cast108"/></StgValue>
</operation>

<operation id="1671" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:68 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast108

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98"/></StgValue>
</operation>

<operation id="1672" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:231 %empty_665 = add i9 %empty_592, i9 72

]]></Node>
<StgValue><ssdm name="empty_665"/></StgValue>
</operation>

<operation id="1673" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:232 %p_cast163 = zext i9 %empty_665

]]></Node>
<StgValue><ssdm name="p_cast163"/></StgValue>
</operation>

<operation id="1674" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:233 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast163

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153"/></StgValue>
</operation>

<operation id="1675" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:275 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast108

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98"/></StgValue>
</operation>

<operation id="1676" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:330 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast163

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153"/></StgValue>
</operation>

<operation id="1677" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:407 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98"/></StgValue>
</operation>

<operation id="1678" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:408 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98"/></StgValue>
</operation>

<operation id="1679" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:563 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137"/></StgValue>
</operation>

<operation id="1680" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:564 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137"/></StgValue>
</operation>

<operation id="1681" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:565 %tmp_232_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_232_mid1"/></StgValue>
</operation>

<operation id="1682" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:566 %select_ln36_58 = select i1 %icmp_ln39, i32 %tmp_232_mid1, i32 %tmp_232

]]></Node>
<StgValue><ssdm name="select_ln36_58"/></StgValue>
</operation>

<operation id="1683" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:595 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145"/></StgValue>
</operation>

<operation id="1684" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:596 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145"/></StgValue>
</operation>

<operation id="1685" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:597 %tmp_240_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_240_mid1"/></StgValue>
</operation>

<operation id="1686" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:598 %select_ln36_66 = select i1 %icmp_ln39, i32 %tmp_240_mid1, i32 %tmp_240

]]></Node>
<StgValue><ssdm name="select_ln36_66"/></StgValue>
</operation>

<operation id="1687" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:627 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153"/></StgValue>
</operation>

<operation id="1688" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:628 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153"/></StgValue>
</operation>

<operation id="1689" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:843 %tmp_123 = fadd i32 %tmp_122, i32 %mul_s

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1690" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:921 %add_ln54_39 = add i11 %mul_ln54_3, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_39"/></StgValue>
</operation>

<operation id="1691" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:922 %zext_ln54_38 = zext i11 %add_ln54_39

]]></Node>
<StgValue><ssdm name="zext_ln54_38"/></StgValue>
</operation>

<operation id="1692" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:923 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_96 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_38

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_96"/></StgValue>
</operation>

<operation id="1693" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:942 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_105 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_38

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_105"/></StgValue>
</operation>

<operation id="1694" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:951 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_114 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_38

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_114"/></StgValue>
</operation>

<operation id="1695" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:975 %add_ln54_47 = add i11 %mul_ln54_2, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_47"/></StgValue>
</operation>

<operation id="1696" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:976 %zext_ln54_48 = zext i11 %add_ln54_47

]]></Node>
<StgValue><ssdm name="zext_ln54_48"/></StgValue>
</operation>

<operation id="1697" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:977 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_125 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_48

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_125"/></StgValue>
</operation>

<operation id="1698" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:998 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_134 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_48

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_134"/></StgValue>
</operation>

<operation id="1699" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1007 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_143 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_48

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_143"/></StgValue>
</operation>

<operation id="1700" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1078 %mul_17 = fmul i32 %select_ln36_7, i32 %tmp_267

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="1701" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1131 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_210 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_183

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_210"/></StgValue>
</operation>

<operation id="1702" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1132 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_211 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_192

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_211"/></StgValue>
</operation>

<operation id="1703" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1133 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_212 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_201

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_212"/></StgValue>
</operation>

<operation id="1704" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1134 %tmp_269 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_210, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_211, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_212, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1705" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1266 %tmp_132 = fadd i32 %tmp_131, i32 %mul_130_1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1706" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1283 %mul_130_4 = fmul i32 %select_ln36_15, i32 %tmp_284

]]></Node>
<StgValue><ssdm name="mul_130_4"/></StgValue>
</operation>

<operation id="1707" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1285 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_288 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_154

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_288"/></StgValue>
</operation>

<operation id="1708" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1286 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_289 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_163

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_289"/></StgValue>
</operation>

<operation id="1709" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1287 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_290 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_172

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_290"/></StgValue>
</operation>

<operation id="1710" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1288 %tmp_286 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_288, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_289, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_290, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1711" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1315 %tmp_140 = fadd i32 %mul_22, i32 0

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1712" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1332 %mul_252_3 = fmul i32 %select_ln36_23, i32 %tmp_300

]]></Node>
<StgValue><ssdm name="mul_252_3"/></StgValue>
</operation>

<operation id="1713" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1334 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_312 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_125

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_312"/></StgValue>
</operation>

<operation id="1714" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1335 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_313 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_134

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_313"/></StgValue>
</operation>

<operation id="1715" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1336 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_314 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_143

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_314"/></StgValue>
</operation>

<operation id="1716" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1370 %tmp_149 = fadd i32 %mul_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1717" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1381 %mul_3_2 = fmul i32 %select_ln36_31, i32 %tmp_316

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="1718" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1383 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_336 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_96

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_336"/></StgValue>
</operation>

<operation id="1719" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1384 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_337 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_105

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_337"/></StgValue>
</operation>

<operation id="1720" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1385 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_338 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_114

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_338"/></StgValue>
</operation>

<operation id="1721" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1424 %mul_4 = fmul i32 %select_ln36_38, i32 %tmp_330

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="1722" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1430 %mul_4_1 = fmul i32 %select_ln36_39, i32 %tmp_332

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="1723" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1698 %tmp_311 = fadd i32 %tmp_309, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1724" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1703 %mul_1_11 = fmul i32 %select_ln36_6, i32 %tmp_267

]]></Node>
<StgValue><ssdm name="mul_1_11"/></StgValue>
</operation>

<operation id="1725" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1765 %tmp_329 = fadd i32 %tmp_327, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1726" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1768 %mul_1_1_3 = fmul i32 %select_ln36_14, i32 %tmp_284

]]></Node>
<StgValue><ssdm name="mul_1_1_3"/></StgValue>
</operation>

<operation id="1727" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1779 %tmp_343 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1728" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1782 %mul_1_2_2 = fmul i32 %select_ln36_22, i32 %tmp_300

]]></Node>
<StgValue><ssdm name="mul_1_2_2"/></StgValue>
</operation>

<operation id="1729" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1795 %tmp_359 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1730" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1796 %mul_1_3_1 = fmul i32 %select_ln36_30, i32 %tmp_316

]]></Node>
<StgValue><ssdm name="mul_1_3_1"/></StgValue>
</operation>

<operation id="1731" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1810 %mul_1_4 = fmul i32 %select_ln36_38, i32 %tmp_332

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="1732" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1893 %tmp_438 = fadd i32 %tmp_437, i32 %mul_2_s

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="1733" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1896 %mul_2_10 = fmul i32 %select_ln36_5, i32 %tmp_267

]]></Node>
<StgValue><ssdm name="mul_2_10"/></StgValue>
</operation>

<operation id="1734" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1958 %tmp_445 = fadd i32 %tmp_444, i32 %mul_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="1735" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1959 %mul_2_1_2 = fmul i32 %select_ln36_13, i32 %tmp_284

]]></Node>
<StgValue><ssdm name="mul_2_1_2"/></StgValue>
</operation>

<operation id="1736" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1970 %tmp_451 = fadd i32 %mul_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="1737" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1971 %mul_2_2_1 = fmul i32 %select_ln36_21, i32 %tmp_300

]]></Node>
<StgValue><ssdm name="mul_2_2_1"/></StgValue>
</operation>

<operation id="1738" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1983 %mul_2_3 = fmul i32 %select_ln36_29, i32 %tmp_316

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1739" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:86 %empty_529 = add i9 %empty, i9 25

]]></Node>
<StgValue><ssdm name="empty_529"/></StgValue>
</operation>

<operation id="1740" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:87 %p_cast30 = zext i9 %empty_529

]]></Node>
<StgValue><ssdm name="p_cast30"/></StgValue>
</operation>

<operation id="1741" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:88 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast30

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26"/></StgValue>
</operation>

<operation id="1742" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:110 %empty_537 = add i9 %empty, i9 33

]]></Node>
<StgValue><ssdm name="empty_537"/></StgValue>
</operation>

<operation id="1743" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:111 %p_cast44 = zext i9 %empty_537

]]></Node>
<StgValue><ssdm name="p_cast44"/></StgValue>
</operation>

<operation id="1744" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:112 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast44

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34"/></StgValue>
</operation>

<operation id="1745" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:277 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast30

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26"/></StgValue>
</operation>

<operation id="1746" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:285 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast44

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34"/></StgValue>
</operation>

<operation id="1747" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:383 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17"/></StgValue>
</operation>

<operation id="1748" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:384 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17"/></StgValue>
</operation>

<operation id="1749" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:385 %tmp_193 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1750" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:407 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25"/></StgValue>
</operation>

<operation id="1751" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:408 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25"/></StgValue>
</operation>

<operation id="1752" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:431 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33"/></StgValue>
</operation>

<operation id="1753" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:432 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33"/></StgValue>
</operation>

<operation id="1754" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:548 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72"/></StgValue>
</operation>

<operation id="1755" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:549 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72"/></StgValue>
</operation>

<operation id="1756" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:550 %tmp_248 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1757" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:90 %empty_618 = add i9 %empty_592, i9 25

]]></Node>
<StgValue><ssdm name="empty_618"/></StgValue>
</operation>

<operation id="1758" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:91 %p_cast116 = zext i9 %empty_618

]]></Node>
<StgValue><ssdm name="p_cast116"/></StgValue>
</operation>

<operation id="1759" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:92 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast116

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106"/></StgValue>
</operation>

<operation id="1760" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:114 %empty_626 = add i9 %empty_592, i9 33

]]></Node>
<StgValue><ssdm name="empty_626"/></StgValue>
</operation>

<operation id="1761" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:115 %p_cast124 = zext i9 %empty_626

]]></Node>
<StgValue><ssdm name="p_cast124"/></StgValue>
</operation>

<operation id="1762" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:116 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast124

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114"/></StgValue>
</operation>

<operation id="1763" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:283 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast116

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106"/></StgValue>
</operation>

<operation id="1764" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:291 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast124

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114"/></StgValue>
</operation>

<operation id="1765" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:407 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98"/></StgValue>
</operation>

<operation id="1766" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:408 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98"/></StgValue>
</operation>

<operation id="1767" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:409 %tmp_193_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_193_mid1"/></StgValue>
</operation>

<operation id="1768" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:410 %select_ln36_19 = select i1 %icmp_ln39, i32 %tmp_193_mid1, i32 %tmp_193

]]></Node>
<StgValue><ssdm name="select_ln36_19"/></StgValue>
</operation>

<operation id="1769" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:439 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106"/></StgValue>
</operation>

<operation id="1770" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:440 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106"/></StgValue>
</operation>

<operation id="1771" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:471 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114"/></StgValue>
</operation>

<operation id="1772" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:472 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114"/></StgValue>
</operation>

<operation id="1773" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:627 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153"/></StgValue>
</operation>

<operation id="1774" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:628 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153"/></StgValue>
</operation>

<operation id="1775" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:629 %tmp_248_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_248_mid1"/></StgValue>
</operation>

<operation id="1776" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:630 %select_ln36_74 = select i1 %icmp_ln39, i32 %tmp_248_mid1, i32 %tmp_248

]]></Node>
<StgValue><ssdm name="select_ln36_74"/></StgValue>
</operation>

<operation id="1777" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:737 %add_ln54_14 = add i11 %mul_ln54_5, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_14"/></StgValue>
</operation>

<operation id="1778" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:738 %zext_ln54_8 = zext i11 %add_ln54_14

]]></Node>
<StgValue><ssdm name="zext_ln54_8"/></StgValue>
</operation>

<operation id="1779" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:739 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_8 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_8"/></StgValue>
</operation>

<operation id="1780" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:754 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_17 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_17"/></StgValue>
</operation>

<operation id="1781" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:763 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_26 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_26"/></StgValue>
</operation>

<operation id="1782" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:843 %tmp_123 = fadd i32 %tmp_122, i32 %mul_s

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1783" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:866 %add_ln54_31 = add i11 %mul_ln54_4, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_31"/></StgValue>
</operation>

<operation id="1784" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:867 %zext_ln54_28 = zext i11 %add_ln54_31

]]></Node>
<StgValue><ssdm name="zext_ln54_28"/></StgValue>
</operation>

<operation id="1785" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:868 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_67 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_28

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_67"/></StgValue>
</operation>

<operation id="1786" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:885 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_76 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_28

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_76"/></StgValue>
</operation>

<operation id="1787" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:894 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_85 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_28

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_85"/></StgValue>
</operation>

<operation id="1788" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1135 %mul_18 = fmul i32 %select_ln36_8, i32 %tmp_269

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="1789" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1266 %tmp_132 = fadd i32 %tmp_131, i32 %mul_130_1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1790" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1283 %mul_130_4 = fmul i32 %select_ln36_15, i32 %tmp_284

]]></Node>
<StgValue><ssdm name="mul_130_4"/></StgValue>
</operation>

<operation id="1791" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1321 %tmp_141 = fadd i32 %tmp_140, i32 %mul_252_1

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1792" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1332 %mul_252_3 = fmul i32 %select_ln36_23, i32 %tmp_300

]]></Node>
<StgValue><ssdm name="mul_252_3"/></StgValue>
</operation>

<operation id="1793" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1334 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_312 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_125

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_312"/></StgValue>
</operation>

<operation id="1794" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1335 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_313 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_134

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_313"/></StgValue>
</operation>

<operation id="1795" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1336 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_314 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_143

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_314"/></StgValue>
</operation>

<operation id="1796" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1337 %tmp_302 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_312, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_313, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_314, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1797" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1370 %tmp_149 = fadd i32 %mul_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1798" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1381 %mul_3_2 = fmul i32 %select_ln36_31, i32 %tmp_316

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="1799" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1383 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_336 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_96

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_336"/></StgValue>
</operation>

<operation id="1800" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1384 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_337 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_105

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_337"/></StgValue>
</operation>

<operation id="1801" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1385 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_338 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_114

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_338"/></StgValue>
</operation>

<operation id="1802" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1386 %tmp_318 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_336, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_337, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_338, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1803" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1424 %mul_4 = fmul i32 %select_ln36_38, i32 %tmp_330

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="1804" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1430 %mul_4_1 = fmul i32 %select_ln36_39, i32 %tmp_332

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="1805" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1432 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_360 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_67

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_360"/></StgValue>
</operation>

<operation id="1806" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1433 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_361 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_76

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_361"/></StgValue>
</operation>

<operation id="1807" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1434 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_362 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_85

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_362"/></StgValue>
</operation>

<operation id="1808" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1475 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_381 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_8

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_381"/></StgValue>
</operation>

<operation id="1809" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1476 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_382 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_382"/></StgValue>
</operation>

<operation id="1810" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1477 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_383 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_26

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_383"/></StgValue>
</operation>

<operation id="1811" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1698 %tmp_311 = fadd i32 %tmp_309, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1812" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1705 %mul_1_12 = fmul i32 %select_ln36_7, i32 %tmp_269

]]></Node>
<StgValue><ssdm name="mul_1_12"/></StgValue>
</operation>

<operation id="1813" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1765 %tmp_329 = fadd i32 %tmp_327, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1814" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1770 %mul_1_1_4 = fmul i32 %select_ln36_15, i32 %tmp_286

]]></Node>
<StgValue><ssdm name="mul_1_1_4"/></StgValue>
</operation>

<operation id="1815" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1779 %tmp_343 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1816" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1782 %mul_1_2_2 = fmul i32 %select_ln36_22, i32 %tmp_300

]]></Node>
<StgValue><ssdm name="mul_1_2_2"/></StgValue>
</operation>

<operation id="1817" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1795 %tmp_359 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1818" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1796 %mul_1_3_1 = fmul i32 %select_ln36_30, i32 %tmp_316

]]></Node>
<StgValue><ssdm name="mul_1_3_1"/></StgValue>
</operation>

<operation id="1819" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1810 %mul_1_4 = fmul i32 %select_ln36_38, i32 %tmp_332

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="1820" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1893 %tmp_438 = fadd i32 %tmp_437, i32 %mul_2_s

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="1821" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1898 %mul_2_11 = fmul i32 %select_ln36_6, i32 %tmp_269

]]></Node>
<StgValue><ssdm name="mul_2_11"/></StgValue>
</operation>

<operation id="1822" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1958 %tmp_445 = fadd i32 %tmp_444, i32 %mul_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="1823" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1961 %mul_2_1_3 = fmul i32 %select_ln36_14, i32 %tmp_286

]]></Node>
<StgValue><ssdm name="mul_2_1_3"/></StgValue>
</operation>

<operation id="1824" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1970 %tmp_451 = fadd i32 %mul_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="1825" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1971 %mul_2_2_1 = fmul i32 %select_ln36_21, i32 %tmp_300

]]></Node>
<StgValue><ssdm name="mul_2_2_1"/></StgValue>
</operation>

<operation id="1826" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1983 %mul_2_3 = fmul i32 %select_ln36_29, i32 %tmp_316

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1827" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:134 %empty_545 = add i9 %empty, i9 41

]]></Node>
<StgValue><ssdm name="empty_545"/></StgValue>
</operation>

<operation id="1828" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:135 %p_cast52 = zext i9 %empty_545

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>

<operation id="1829" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:136 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42"/></StgValue>
</operation>

<operation id="1830" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:158 %empty_553 = add i9 %empty, i9 49

]]></Node>
<StgValue><ssdm name="empty_553"/></StgValue>
</operation>

<operation id="1831" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:159 %p_cast60 = zext i9 %empty_553

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="1832" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:160 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50"/></StgValue>
</operation>

<operation id="1833" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:293 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42"/></StgValue>
</operation>

<operation id="1834" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:301 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50"/></StgValue>
</operation>

<operation id="1835" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:407 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25"/></StgValue>
</operation>

<operation id="1836" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:408 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25"/></StgValue>
</operation>

<operation id="1837" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:409 %tmp_201 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1838" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:431 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33"/></StgValue>
</operation>

<operation id="1839" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:432 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33"/></StgValue>
</operation>

<operation id="1840" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:433 %tmp_209 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1841" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:455 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41"/></StgValue>
</operation>

<operation id="1842" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:456 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41"/></StgValue>
</operation>

<operation id="1843" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:479 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49"/></StgValue>
</operation>

<operation id="1844" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:480 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49"/></StgValue>
</operation>

<operation id="1845" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:138 %empty_634 = add i9 %empty_592, i9 41

]]></Node>
<StgValue><ssdm name="empty_634"/></StgValue>
</operation>

<operation id="1846" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:139 %p_cast132 = zext i9 %empty_634

]]></Node>
<StgValue><ssdm name="p_cast132"/></StgValue>
</operation>

<operation id="1847" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:140 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast132

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122"/></StgValue>
</operation>

<operation id="1848" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:162 %empty_642 = add i9 %empty_592, i9 49

]]></Node>
<StgValue><ssdm name="empty_642"/></StgValue>
</operation>

<operation id="1849" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:163 %p_cast140 = zext i9 %empty_642

]]></Node>
<StgValue><ssdm name="p_cast140"/></StgValue>
</operation>

<operation id="1850" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:164 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast140

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130"/></StgValue>
</operation>

<operation id="1851" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:299 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast132

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122"/></StgValue>
</operation>

<operation id="1852" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:307 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast140

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130"/></StgValue>
</operation>

<operation id="1853" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:439 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106"/></StgValue>
</operation>

<operation id="1854" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:440 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106"/></StgValue>
</operation>

<operation id="1855" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:441 %tmp_201_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_201_mid1"/></StgValue>
</operation>

<operation id="1856" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:442 %select_ln36_27 = select i1 %icmp_ln39, i32 %tmp_201_mid1, i32 %tmp_201

]]></Node>
<StgValue><ssdm name="select_ln36_27"/></StgValue>
</operation>

<operation id="1857" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:471 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114"/></StgValue>
</operation>

<operation id="1858" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:472 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114"/></StgValue>
</operation>

<operation id="1859" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:473 %tmp_209_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_209_mid1"/></StgValue>
</operation>

<operation id="1860" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:474 %select_ln36_35 = select i1 %icmp_ln39, i32 %tmp_209_mid1, i32 %tmp_209

]]></Node>
<StgValue><ssdm name="select_ln36_35"/></StgValue>
</operation>

<operation id="1861" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:503 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122"/></StgValue>
</operation>

<operation id="1862" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:504 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122"/></StgValue>
</operation>

<operation id="1863" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:535 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130"/></StgValue>
</operation>

<operation id="1864" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:536 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130"/></StgValue>
</operation>

<operation id="1865" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:805 %add_ln54_23 = add i11 %mul_ln54_5, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_23"/></StgValue>
</operation>

<operation id="1866" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:806 %zext_ln54_18 = zext i11 %add_ln54_23

]]></Node>
<StgValue><ssdm name="zext_ln54_18"/></StgValue>
</operation>

<operation id="1867" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:807 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_38 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_18

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_38"/></StgValue>
</operation>

<operation id="1868" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:822 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_47 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_18

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_47"/></StgValue>
</operation>

<operation id="1869" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:831 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_56 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_18

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_56"/></StgValue>
</operation>

<operation id="1870" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:907 %tmp_124 = fadd i32 %tmp_123, i32 %mul_14

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1871" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1135 %mul_18 = fmul i32 %select_ln36_8, i32 %tmp_269

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="1872" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="11" op_0_bw="9">
<![CDATA[
for.inc66:1139 %zext_ln54_78 = zext i9 %urem_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_78"/></StgValue>
</operation>

<operation id="1873" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1140 %add_ln54_72 = add i11 %mul_ln54, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_72"/></StgValue>
</operation>

<operation id="1874" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1141 %zext_ln54_79 = zext i11 %add_ln54_72

]]></Node>
<StgValue><ssdm name="zext_ln54_79"/></StgValue>
</operation>

<operation id="1875" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1142 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_213 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_79

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_213"/></StgValue>
</operation>

<operation id="1876" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1167 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_222 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_79

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_222"/></StgValue>
</operation>

<operation id="1877" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1176 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_231 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_79

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_231"/></StgValue>
</operation>

<operation id="1878" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1188 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_240 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_213

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_240"/></StgValue>
</operation>

<operation id="1879" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1189 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_241 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_222

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_241"/></StgValue>
</operation>

<operation id="1880" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1190 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_242 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_231

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_242"/></StgValue>
</operation>

<operation id="1881" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1266 %tmp_132 = fadd i32 %tmp_131, i32 %mul_130_1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1882" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1289 %mul_130_5 = fmul i32 %select_ln36_16, i32 %tmp_286

]]></Node>
<StgValue><ssdm name="mul_130_5"/></StgValue>
</operation>

<operation id="1883" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1321 %tmp_141 = fadd i32 %tmp_140, i32 %mul_252_1

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1884" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1332 %mul_252_3 = fmul i32 %select_ln36_23, i32 %tmp_300

]]></Node>
<StgValue><ssdm name="mul_252_3"/></StgValue>
</operation>

<operation id="1885" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1370 %tmp_149 = fadd i32 %mul_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1886" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1381 %mul_3_2 = fmul i32 %select_ln36_31, i32 %tmp_316

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="1887" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1424 %mul_4 = fmul i32 %select_ln36_38, i32 %tmp_330

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="1888" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1430 %mul_4_1 = fmul i32 %select_ln36_39, i32 %tmp_332

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="1889" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1432 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_360 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_67

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_360"/></StgValue>
</operation>

<operation id="1890" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1433 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_361 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_76

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_361"/></StgValue>
</operation>

<operation id="1891" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1434 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_362 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_85

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_362"/></StgValue>
</operation>

<operation id="1892" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1435 %tmp_334 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_360, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_361, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_362, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1893" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1475 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_381 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_8

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_381"/></StgValue>
</operation>

<operation id="1894" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1476 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_382 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_382"/></StgValue>
</operation>

<operation id="1895" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1477 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_383 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_26

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_383"/></StgValue>
</operation>

<operation id="1896" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1478 %tmp_348 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_381, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_382, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_383, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1897" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1481 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_384 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_38

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_384"/></StgValue>
</operation>

<operation id="1898" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1482 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_385 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_47

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_385"/></StgValue>
</operation>

<operation id="1899" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1483 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_386 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_56

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_386"/></StgValue>
</operation>

<operation id="1900" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1698 %tmp_311 = fadd i32 %tmp_309, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1901" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1705 %mul_1_12 = fmul i32 %select_ln36_7, i32 %tmp_269

]]></Node>
<StgValue><ssdm name="mul_1_12"/></StgValue>
</operation>

<operation id="1902" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1765 %tmp_329 = fadd i32 %tmp_327, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1903" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1770 %mul_1_1_4 = fmul i32 %select_ln36_15, i32 %tmp_286

]]></Node>
<StgValue><ssdm name="mul_1_1_4"/></StgValue>
</operation>

<operation id="1904" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1781 %tmp_345 = fadd i32 %tmp_343, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1905" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1784 %mul_1_2_3 = fmul i32 %select_ln36_23, i32 %tmp_302

]]></Node>
<StgValue><ssdm name="mul_1_2_3"/></StgValue>
</operation>

<operation id="1906" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1795 %tmp_359 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1907" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1798 %mul_1_3_2 = fmul i32 %select_ln36_31, i32 %tmp_318

]]></Node>
<StgValue><ssdm name="mul_1_3_2"/></StgValue>
</operation>

<operation id="1908" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1810 %mul_1_4 = fmul i32 %select_ln36_38, i32 %tmp_332

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="1909" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1895 %tmp_439 = fadd i32 %tmp_438, i32 %mul_2_9

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="1910" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1898 %mul_2_11 = fmul i32 %select_ln36_6, i32 %tmp_269

]]></Node>
<StgValue><ssdm name="mul_2_11"/></StgValue>
</operation>

<operation id="1911" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1958 %tmp_445 = fadd i32 %tmp_444, i32 %mul_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="1912" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1961 %mul_2_1_3 = fmul i32 %select_ln36_14, i32 %tmp_286

]]></Node>
<StgValue><ssdm name="mul_2_1_3"/></StgValue>
</operation>

<operation id="1913" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1970 %tmp_451 = fadd i32 %mul_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="1914" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1973 %mul_2_2_2 = fmul i32 %select_ln36_22, i32 %tmp_302

]]></Node>
<StgValue><ssdm name="mul_2_2_2"/></StgValue>
</operation>

<operation id="1915" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1984 %tmp_458 = fadd i32 %mul_2_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="1916" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1985 %mul_2_3_1 = fmul i32 %select_ln36_30, i32 %tmp_318

]]></Node>
<StgValue><ssdm name="mul_2_3_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1917" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:182 %empty_561 = add i9 %empty, i9 57

]]></Node>
<StgValue><ssdm name="empty_561"/></StgValue>
</operation>

<operation id="1918" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:183 %p_cast68 = zext i9 %empty_561

]]></Node>
<StgValue><ssdm name="p_cast68"/></StgValue>
</operation>

<operation id="1919" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:184 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast68

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58"/></StgValue>
</operation>

<operation id="1920" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:206 %empty_569 = add i9 %empty, i9 65

]]></Node>
<StgValue><ssdm name="empty_569"/></StgValue>
</operation>

<operation id="1921" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:207 %p_cast76 = zext i9 %empty_569

]]></Node>
<StgValue><ssdm name="p_cast76"/></StgValue>
</operation>

<operation id="1922" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:208 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast76

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66"/></StgValue>
</operation>

<operation id="1923" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:309 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast68

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58"/></StgValue>
</operation>

<operation id="1924" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:317 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast76

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66"/></StgValue>
</operation>

<operation id="1925" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:455 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41"/></StgValue>
</operation>

<operation id="1926" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:456 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41"/></StgValue>
</operation>

<operation id="1927" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:457 %tmp_217 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1928" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:479 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49"/></StgValue>
</operation>

<operation id="1929" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:480 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49"/></StgValue>
</operation>

<operation id="1930" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:481 %tmp_225 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1931" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:503 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57"/></StgValue>
</operation>

<operation id="1932" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:504 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57"/></StgValue>
</operation>

<operation id="1933" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:527 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65"/></StgValue>
</operation>

<operation id="1934" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:528 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65"/></StgValue>
</operation>

<operation id="1935" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:186 %empty_650 = add i9 %empty_592, i9 57

]]></Node>
<StgValue><ssdm name="empty_650"/></StgValue>
</operation>

<operation id="1936" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:187 %p_cast148 = zext i9 %empty_650

]]></Node>
<StgValue><ssdm name="p_cast148"/></StgValue>
</operation>

<operation id="1937" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:188 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast148

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138"/></StgValue>
</operation>

<operation id="1938" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:210 %empty_658 = add i9 %empty_592, i9 65

]]></Node>
<StgValue><ssdm name="empty_658"/></StgValue>
</operation>

<operation id="1939" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:211 %p_cast156 = zext i9 %empty_658

]]></Node>
<StgValue><ssdm name="p_cast156"/></StgValue>
</operation>

<operation id="1940" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:212 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast156

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146"/></StgValue>
</operation>

<operation id="1941" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:315 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast148

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138"/></StgValue>
</operation>

<operation id="1942" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:323 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast156

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146"/></StgValue>
</operation>

<operation id="1943" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:503 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122"/></StgValue>
</operation>

<operation id="1944" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:504 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122"/></StgValue>
</operation>

<operation id="1945" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:505 %tmp_217_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_217_mid1"/></StgValue>
</operation>

<operation id="1946" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:506 %select_ln36_43 = select i1 %icmp_ln39, i32 %tmp_217_mid1, i32 %tmp_217

]]></Node>
<StgValue><ssdm name="select_ln36_43"/></StgValue>
</operation>

<operation id="1947" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:535 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130"/></StgValue>
</operation>

<operation id="1948" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:536 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130"/></StgValue>
</operation>

<operation id="1949" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:537 %tmp_225_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_225_mid1"/></StgValue>
</operation>

<operation id="1950" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:538 %select_ln36_51 = select i1 %icmp_ln39, i32 %tmp_225_mid1, i32 %tmp_225

]]></Node>
<StgValue><ssdm name="select_ln36_51"/></StgValue>
</operation>

<operation id="1951" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:567 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138"/></StgValue>
</operation>

<operation id="1952" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:568 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138"/></StgValue>
</operation>

<operation id="1953" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:599 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146"/></StgValue>
</operation>

<operation id="1954" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:600 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146"/></StgValue>
</operation>

<operation id="1955" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:907 %tmp_124 = fadd i32 %tmp_123, i32 %mul_14

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1956" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1032 %add_ln54_56 = add i11 %mul_ln54_2, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_56"/></StgValue>
</operation>

<operation id="1957" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1033 %zext_ln54_59 = zext i11 %add_ln54_56

]]></Node>
<StgValue><ssdm name="zext_ln54_59"/></StgValue>
</operation>

<operation id="1958" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1034 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_155 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_59

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_155"/></StgValue>
</operation>

<operation id="1959" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1055 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_164 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_59

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_164"/></StgValue>
</operation>

<operation id="1960" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1064 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_173 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_59

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_173"/></StgValue>
</operation>

<operation id="1961" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1086 %add_ln54_64 = add i11 %mul_ln54_1, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_64"/></StgValue>
</operation>

<operation id="1962" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1087 %zext_ln54_69 = zext i11 %add_ln54_64

]]></Node>
<StgValue><ssdm name="zext_ln54_69"/></StgValue>
</operation>

<operation id="1963" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1088 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_184 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_69

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_184"/></StgValue>
</operation>

<operation id="1964" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1111 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_193 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_69

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_193"/></StgValue>
</operation>

<operation id="1965" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1120 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_202 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_69

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_202"/></StgValue>
</operation>

<operation id="1966" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1135 %mul_18 = fmul i32 %select_ln36_8, i32 %tmp_269

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="1967" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1188 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_240 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_213

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_240"/></StgValue>
</operation>

<operation id="1968" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1189 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_241 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_222

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_241"/></StgValue>
</operation>

<operation id="1969" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1190 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_242 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_231

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_242"/></StgValue>
</operation>

<operation id="1970" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1191 %tmp_271 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_240, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_241, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_242, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1971" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1272 %tmp_133 = fadd i32 %tmp_132, i32 %mul_130_2

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1972" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1289 %mul_130_5 = fmul i32 %select_ln36_16, i32 %tmp_286

]]></Node>
<StgValue><ssdm name="mul_130_5"/></StgValue>
</operation>

<operation id="1973" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1291 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_291 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_184

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_291"/></StgValue>
</operation>

<operation id="1974" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1292 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_292 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_193

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_292"/></StgValue>
</operation>

<operation id="1975" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1293 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_293 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_202

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_293"/></StgValue>
</operation>

<operation id="1976" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1321 %tmp_141 = fadd i32 %tmp_140, i32 %mul_252_1

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1977" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1338 %mul_252_4 = fmul i32 %select_ln36_24, i32 %tmp_302

]]></Node>
<StgValue><ssdm name="mul_252_4"/></StgValue>
</operation>

<operation id="1978" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1340 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_315 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_155

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_315"/></StgValue>
</operation>

<operation id="1979" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1341 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_316 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_164

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_316"/></StgValue>
</operation>

<operation id="1980" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1342 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_317 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_173

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_317"/></StgValue>
</operation>

<operation id="1981" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1370 %tmp_149 = fadd i32 %mul_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1982" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1387 %mul_3_3 = fmul i32 %select_ln36_32, i32 %tmp_318

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="1983" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1425 %tmp_158 = fadd i32 %mul_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1984" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1479 %mul_5 = fmul i32 %select_ln36_47, i32 %tmp_348

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="1985" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1481 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_384 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_38

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_384"/></StgValue>
</operation>

<operation id="1986" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1482 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_385 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_47

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_385"/></StgValue>
</operation>

<operation id="1987" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1483 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_386 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_56

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_386"/></StgValue>
</operation>

<operation id="1988" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1484 %tmp_350 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_384, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_385, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_386, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1989" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1700 %tmp_313 = fadd i32 %tmp_311, i32 %mul_1_9

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1990" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1705 %mul_1_12 = fmul i32 %select_ln36_7, i32 %tmp_269

]]></Node>
<StgValue><ssdm name="mul_1_12"/></StgValue>
</operation>

<operation id="1991" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1765 %tmp_329 = fadd i32 %tmp_327, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1992" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1770 %mul_1_1_4 = fmul i32 %select_ln36_15, i32 %tmp_286

]]></Node>
<StgValue><ssdm name="mul_1_1_4"/></StgValue>
</operation>

<operation id="1993" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1781 %tmp_345 = fadd i32 %tmp_343, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1994" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1784 %mul_1_2_3 = fmul i32 %select_ln36_23, i32 %tmp_302

]]></Node>
<StgValue><ssdm name="mul_1_2_3"/></StgValue>
</operation>

<operation id="1995" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1795 %tmp_359 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1996" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1798 %mul_1_3_2 = fmul i32 %select_ln36_31, i32 %tmp_318

]]></Node>
<StgValue><ssdm name="mul_1_3_2"/></StgValue>
</operation>

<operation id="1997" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1811 %tmp_375 = fadd i32 %mul_1_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1998" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1812 %mul_1_4_1 = fmul i32 %select_ln36_39, i32 %tmp_334

]]></Node>
<StgValue><ssdm name="mul_1_4_1"/></StgValue>
</operation>

<operation id="1999" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1895 %tmp_439 = fadd i32 %tmp_438, i32 %mul_2_9

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2000" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1898 %mul_2_11 = fmul i32 %select_ln36_6, i32 %tmp_269

]]></Node>
<StgValue><ssdm name="mul_2_11"/></StgValue>
</operation>

<operation id="2001" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1958 %tmp_445 = fadd i32 %tmp_444, i32 %mul_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2002" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1961 %mul_2_1_3 = fmul i32 %select_ln36_14, i32 %tmp_286

]]></Node>
<StgValue><ssdm name="mul_2_1_3"/></StgValue>
</operation>

<operation id="2003" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1972 %tmp_452 = fadd i32 %tmp_451, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="2004" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1973 %mul_2_2_2 = fmul i32 %select_ln36_22, i32 %tmp_302

]]></Node>
<StgValue><ssdm name="mul_2_2_2"/></StgValue>
</operation>

<operation id="2005" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1984 %tmp_458 = fadd i32 %mul_2_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="2006" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1985 %mul_2_3_1 = fmul i32 %select_ln36_30, i32 %tmp_318

]]></Node>
<StgValue><ssdm name="mul_2_3_1"/></StgValue>
</operation>

<operation id="2007" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1997 %mul_2_4 = fmul i32 %select_ln36_38, i32 %tmp_334

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2008" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:89 %empty_530 = add i9 %empty, i9 26

]]></Node>
<StgValue><ssdm name="empty_530"/></StgValue>
</operation>

<operation id="2009" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:90 %p_cast31 = zext i9 %empty_530

]]></Node>
<StgValue><ssdm name="p_cast31"/></StgValue>
</operation>

<operation id="2010" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:91 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast31

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27"/></StgValue>
</operation>

<operation id="2011" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:227 %empty_576 = add i9 %empty, i9 73

]]></Node>
<StgValue><ssdm name="empty_576"/></StgValue>
</operation>

<operation id="2012" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:228 %p_cast83 = zext i9 %empty_576

]]></Node>
<StgValue><ssdm name="p_cast83"/></StgValue>
</operation>

<operation id="2013" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:229 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73"/></StgValue>
</operation>

<operation id="2014" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:278 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast31

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27"/></StgValue>
</operation>

<operation id="2015" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:324 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73"/></StgValue>
</operation>

<operation id="2016" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:410 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26"/></StgValue>
</operation>

<operation id="2017" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:411 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26"/></StgValue>
</operation>

<operation id="2018" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:503 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57"/></StgValue>
</operation>

<operation id="2019" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:504 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57"/></StgValue>
</operation>

<operation id="2020" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:505 %tmp_233 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="2021" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:527 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65"/></StgValue>
</operation>

<operation id="2022" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:528 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65"/></StgValue>
</operation>

<operation id="2023" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:529 %tmp_241 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="2024" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:551 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73"/></StgValue>
</operation>

<operation id="2025" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:552 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73"/></StgValue>
</operation>

<operation id="2026" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:93 %empty_619 = add i9 %empty_592, i9 26

]]></Node>
<StgValue><ssdm name="empty_619"/></StgValue>
</operation>

<operation id="2027" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:94 %p_cast117 = zext i9 %empty_619

]]></Node>
<StgValue><ssdm name="p_cast117"/></StgValue>
</operation>

<operation id="2028" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:95 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast117

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107"/></StgValue>
</operation>

<operation id="2029" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:234 %empty_666 = add i9 %empty_592, i9 73

]]></Node>
<StgValue><ssdm name="empty_666"/></StgValue>
</operation>

<operation id="2030" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:235 %p_cast164 = zext i9 %empty_666

]]></Node>
<StgValue><ssdm name="p_cast164"/></StgValue>
</operation>

<operation id="2031" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:236 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast164

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154"/></StgValue>
</operation>

<operation id="2032" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:284 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast117

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107"/></StgValue>
</operation>

<operation id="2033" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:331 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast164

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154"/></StgValue>
</operation>

<operation id="2034" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:443 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107"/></StgValue>
</operation>

<operation id="2035" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:444 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107"/></StgValue>
</operation>

<operation id="2036" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:567 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138"/></StgValue>
</operation>

<operation id="2037" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:568 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138"/></StgValue>
</operation>

<operation id="2038" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:569 %tmp_233_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_233_mid1"/></StgValue>
</operation>

<operation id="2039" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:570 %select_ln36_59 = select i1 %icmp_ln39, i32 %tmp_233_mid1, i32 %tmp_233

]]></Node>
<StgValue><ssdm name="select_ln36_59"/></StgValue>
</operation>

<operation id="2040" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:599 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146"/></StgValue>
</operation>

<operation id="2041" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:600 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146"/></StgValue>
</operation>

<operation id="2042" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:601 %tmp_241_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_241_mid1"/></StgValue>
</operation>

<operation id="2043" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:602 %select_ln36_67 = select i1 %icmp_ln39, i32 %tmp_241_mid1, i32 %tmp_241

]]></Node>
<StgValue><ssdm name="select_ln36_67"/></StgValue>
</operation>

<operation id="2044" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:631 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154"/></StgValue>
</operation>

<operation id="2045" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:632 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154"/></StgValue>
</operation>

<operation id="2046" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:907 %tmp_124 = fadd i32 %tmp_123, i32 %mul_14

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2047" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:924 %add_ln54_40 = add i11 %mul_ln54_4, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_40"/></StgValue>
</operation>

<operation id="2048" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:925 %zext_ln54_39 = zext i11 %add_ln54_40

]]></Node>
<StgValue><ssdm name="zext_ln54_39"/></StgValue>
</operation>

<operation id="2049" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:926 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_97 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_39

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_97"/></StgValue>
</operation>

<operation id="2050" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:943 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_106 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_39

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_106"/></StgValue>
</operation>

<operation id="2051" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:952 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_115 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_39

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_115"/></StgValue>
</operation>

<operation id="2052" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:978 %add_ln54_48 = add i11 %mul_ln54_3, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_48"/></StgValue>
</operation>

<operation id="2053" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:979 %zext_ln54_49 = zext i11 %add_ln54_48

]]></Node>
<StgValue><ssdm name="zext_ln54_49"/></StgValue>
</operation>

<operation id="2054" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:980 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_126 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_49

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_126"/></StgValue>
</operation>

<operation id="2055" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:999 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_135 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_49

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_135"/></StgValue>
</operation>

<operation id="2056" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1008 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_144 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_49

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_144"/></StgValue>
</operation>

<operation id="2057" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1272 %tmp_133 = fadd i32 %tmp_132, i32 %mul_130_2

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2058" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1289 %mul_130_5 = fmul i32 %select_ln36_16, i32 %tmp_286

]]></Node>
<StgValue><ssdm name="mul_130_5"/></StgValue>
</operation>

<operation id="2059" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1291 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_291 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_184

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_291"/></StgValue>
</operation>

<operation id="2060" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1292 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_292 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_193

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_292"/></StgValue>
</operation>

<operation id="2061" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1293 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_293 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_202

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_293"/></StgValue>
</operation>

<operation id="2062" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1294 %tmp_288 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_291, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_292, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_293, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="2063" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1321 %tmp_141 = fadd i32 %tmp_140, i32 %mul_252_1

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2064" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1338 %mul_252_4 = fmul i32 %select_ln36_24, i32 %tmp_302

]]></Node>
<StgValue><ssdm name="mul_252_4"/></StgValue>
</operation>

<operation id="2065" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1340 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_315 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_155

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_315"/></StgValue>
</operation>

<operation id="2066" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1341 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_316 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_164

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_316"/></StgValue>
</operation>

<operation id="2067" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1342 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_317 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_173

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_317"/></StgValue>
</operation>

<operation id="2068" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1343 %tmp_304 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_315, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_316, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_317, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="2069" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1376 %tmp_150 = fadd i32 %tmp_149, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2070" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1387 %mul_3_3 = fmul i32 %select_ln36_32, i32 %tmp_318

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="2071" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1389 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_339 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_126

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_339"/></StgValue>
</operation>

<operation id="2072" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1390 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_340 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_135

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_340"/></StgValue>
</operation>

<operation id="2073" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1391 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_341 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_144

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_341"/></StgValue>
</operation>

<operation id="2074" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1425 %tmp_158 = fadd i32 %mul_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2075" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1436 %mul_4_2 = fmul i32 %select_ln36_40, i32 %tmp_334

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="2076" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1438 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_363 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_97

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_363"/></StgValue>
</operation>

<operation id="2077" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1439 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_364 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_106

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_364"/></StgValue>
</operation>

<operation id="2078" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1440 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_365 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_115

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_365"/></StgValue>
</operation>

<operation id="2079" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1479 %mul_5 = fmul i32 %select_ln36_47, i32 %tmp_348

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="2080" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1485 %mul_5_1 = fmul i32 %select_ln36_48, i32 %tmp_350

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="2081" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1700 %tmp_313 = fadd i32 %tmp_311, i32 %mul_1_9

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2082" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1707 %mul_1_13 = fmul i32 %select_ln36_8, i32 %tmp_271

]]></Node>
<StgValue><ssdm name="mul_1_13"/></StgValue>
</operation>

<operation id="2083" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1767 %tmp_331 = fadd i32 %tmp_329, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2084" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1781 %tmp_345 = fadd i32 %tmp_343, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="2085" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1784 %mul_1_2_3 = fmul i32 %select_ln36_23, i32 %tmp_302

]]></Node>
<StgValue><ssdm name="mul_1_2_3"/></StgValue>
</operation>

<operation id="2086" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1797 %tmp_361 = fadd i32 %tmp_359, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2087" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1798 %mul_1_3_2 = fmul i32 %select_ln36_31, i32 %tmp_318

]]></Node>
<StgValue><ssdm name="mul_1_3_2"/></StgValue>
</operation>

<operation id="2088" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1811 %tmp_375 = fadd i32 %mul_1_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="2089" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1812 %mul_1_4_1 = fmul i32 %select_ln36_39, i32 %tmp_334

]]></Node>
<StgValue><ssdm name="mul_1_4_1"/></StgValue>
</operation>

<operation id="2090" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1826 %mul_1_5 = fmul i32 %select_ln36_47, i32 %tmp_350

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="2091" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1895 %tmp_439 = fadd i32 %tmp_438, i32 %mul_2_9

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2092" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1900 %mul_2_12 = fmul i32 %select_ln36_7, i32 %tmp_271

]]></Node>
<StgValue><ssdm name="mul_2_12"/></StgValue>
</operation>

<operation id="2093" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1960 %tmp_446 = fadd i32 %tmp_445, i32 %mul_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2094" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1972 %tmp_452 = fadd i32 %tmp_451, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="2095" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1973 %mul_2_2_2 = fmul i32 %select_ln36_22, i32 %tmp_302

]]></Node>
<StgValue><ssdm name="mul_2_2_2"/></StgValue>
</operation>

<operation id="2096" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1984 %tmp_458 = fadd i32 %mul_2_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="2097" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1985 %mul_2_3_1 = fmul i32 %select_ln36_30, i32 %tmp_318

]]></Node>
<StgValue><ssdm name="mul_2_3_1"/></StgValue>
</operation>

<operation id="2098" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1997 %mul_2_4 = fmul i32 %select_ln36_38, i32 %tmp_334

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2099" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:113 %empty_538 = add i9 %empty, i9 34

]]></Node>
<StgValue><ssdm name="empty_538"/></StgValue>
</operation>

<operation id="2100" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:114 %p_cast45 = zext i9 %empty_538

]]></Node>
<StgValue><ssdm name="p_cast45"/></StgValue>
</operation>

<operation id="2101" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:115 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35"/></StgValue>
</operation>

<operation id="2102" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:137 %empty_546 = add i9 %empty, i9 42

]]></Node>
<StgValue><ssdm name="empty_546"/></StgValue>
</operation>

<operation id="2103" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:138 %p_cast53 = zext i9 %empty_546

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="2104" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:139 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43"/></StgValue>
</operation>

<operation id="2105" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:286 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35"/></StgValue>
</operation>

<operation id="2106" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:294 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43"/></StgValue>
</operation>

<operation id="2107" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:410 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26"/></StgValue>
</operation>

<operation id="2108" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:411 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26"/></StgValue>
</operation>

<operation id="2109" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:412 %tmp_202 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2110" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:434 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34"/></StgValue>
</operation>

<operation id="2111" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:435 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34"/></StgValue>
</operation>

<operation id="2112" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:458 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42"/></StgValue>
</operation>

<operation id="2113" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:459 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42"/></StgValue>
</operation>

<operation id="2114" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:551 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73"/></StgValue>
</operation>

<operation id="2115" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:552 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73"/></StgValue>
</operation>

<operation id="2116" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:553 %tmp_249 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="2117" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:117 %empty_627 = add i9 %empty_592, i9 34

]]></Node>
<StgValue><ssdm name="empty_627"/></StgValue>
</operation>

<operation id="2118" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:118 %p_cast125 = zext i9 %empty_627

]]></Node>
<StgValue><ssdm name="p_cast125"/></StgValue>
</operation>

<operation id="2119" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:119 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast125

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115"/></StgValue>
</operation>

<operation id="2120" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:141 %empty_635 = add i9 %empty_592, i9 42

]]></Node>
<StgValue><ssdm name="empty_635"/></StgValue>
</operation>

<operation id="2121" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:142 %p_cast133 = zext i9 %empty_635

]]></Node>
<StgValue><ssdm name="p_cast133"/></StgValue>
</operation>

<operation id="2122" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:143 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast133

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123"/></StgValue>
</operation>

<operation id="2123" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:292 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast125

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115"/></StgValue>
</operation>

<operation id="2124" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:300 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast133

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123"/></StgValue>
</operation>

<operation id="2125" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:443 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107"/></StgValue>
</operation>

<operation id="2126" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:444 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107"/></StgValue>
</operation>

<operation id="2127" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:445 %tmp_202_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_202_mid1"/></StgValue>
</operation>

<operation id="2128" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:446 %select_ln36_28 = select i1 %icmp_ln39, i32 %tmp_202_mid1, i32 %tmp_202

]]></Node>
<StgValue><ssdm name="select_ln36_28"/></StgValue>
</operation>

<operation id="2129" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:475 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115"/></StgValue>
</operation>

<operation id="2130" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:476 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115"/></StgValue>
</operation>

<operation id="2131" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:507 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123"/></StgValue>
</operation>

<operation id="2132" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:508 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123"/></StgValue>
</operation>

<operation id="2133" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:631 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154"/></StgValue>
</operation>

<operation id="2134" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:632 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154"/></StgValue>
</operation>

<operation id="2135" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:633 %tmp_249_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_249_mid1"/></StgValue>
</operation>

<operation id="2136" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:634 %select_ln36_75 = select i1 %icmp_ln39, i32 %tmp_249_mid1, i32 %tmp_249

]]></Node>
<StgValue><ssdm name="select_ln36_75"/></StgValue>
</operation>

<operation id="2137" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:740 %add_ln54_15 = add i11 %mul_ln54_6, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_15"/></StgValue>
</operation>

<operation id="2138" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:741 %zext_ln54_9 = zext i11 %add_ln54_15

]]></Node>
<StgValue><ssdm name="zext_ln54_9"/></StgValue>
</operation>

<operation id="2139" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:742 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_9 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_9"/></StgValue>
</operation>

<operation id="2140" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:755 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_18 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_18"/></StgValue>
</operation>

<operation id="2141" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:764 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_27 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_27"/></StgValue>
</operation>

<operation id="2142" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:869 %add_ln54_32 = add i11 %mul_ln54_5, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_32"/></StgValue>
</operation>

<operation id="2143" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:870 %zext_ln54_29 = zext i11 %add_ln54_32

]]></Node>
<StgValue><ssdm name="zext_ln54_29"/></StgValue>
</operation>

<operation id="2144" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:871 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_68 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_29

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_68"/></StgValue>
</operation>

<operation id="2145" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:886 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_77 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_29

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_77"/></StgValue>
</operation>

<operation id="2146" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:895 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_86 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_29

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_86"/></StgValue>
</operation>

<operation id="2147" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:907 %tmp_124 = fadd i32 %tmp_123, i32 %mul_14

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2148" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1192 %mul_19 = fmul i32 %select_ln36_9, i32 %tmp_271

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="2149" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1272 %tmp_133 = fadd i32 %tmp_132, i32 %mul_130_2

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2150" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1327 %tmp_142 = fadd i32 %tmp_141, i32 %mul_252_2

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2151" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1338 %mul_252_4 = fmul i32 %select_ln36_24, i32 %tmp_302

]]></Node>
<StgValue><ssdm name="mul_252_4"/></StgValue>
</operation>

<operation id="2152" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1376 %tmp_150 = fadd i32 %tmp_149, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2153" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1387 %mul_3_3 = fmul i32 %select_ln36_32, i32 %tmp_318

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="2154" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1389 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_339 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_126

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_339"/></StgValue>
</operation>

<operation id="2155" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1390 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_340 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_135

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_340"/></StgValue>
</operation>

<operation id="2156" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1391 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_341 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_144

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_341"/></StgValue>
</operation>

<operation id="2157" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1392 %tmp_320 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_339, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_340, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_341, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="2158" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1425 %tmp_158 = fadd i32 %mul_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2159" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1436 %mul_4_2 = fmul i32 %select_ln36_40, i32 %tmp_334

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="2160" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1438 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_363 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_97

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_363"/></StgValue>
</operation>

<operation id="2161" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1439 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_364 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_106

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_364"/></StgValue>
</operation>

<operation id="2162" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1440 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_365 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_115

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_365"/></StgValue>
</operation>

<operation id="2163" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1441 %tmp_336 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_363, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_364, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_365, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="2164" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1479 %mul_5 = fmul i32 %select_ln36_47, i32 %tmp_348

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="2165" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1485 %mul_5_1 = fmul i32 %select_ln36_48, i32 %tmp_350

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="2166" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1487 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_387 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_68

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_387"/></StgValue>
</operation>

<operation id="2167" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1488 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_388 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_77

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_388"/></StgValue>
</operation>

<operation id="2168" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1489 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_389 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_86

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_389"/></StgValue>
</operation>

<operation id="2169" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1530 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_408 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_9

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_408"/></StgValue>
</operation>

<operation id="2170" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1531 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_409 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_18

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_409"/></StgValue>
</operation>

<operation id="2171" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1532 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_410 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_27

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_410"/></StgValue>
</operation>

<operation id="2172" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1700 %tmp_313 = fadd i32 %tmp_311, i32 %mul_1_9

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2173" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1707 %mul_1_13 = fmul i32 %select_ln36_8, i32 %tmp_271

]]></Node>
<StgValue><ssdm name="mul_1_13"/></StgValue>
</operation>

<operation id="2174" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1767 %tmp_331 = fadd i32 %tmp_329, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2175" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1772 %mul_1_1_5 = fmul i32 %select_ln36_16, i32 %tmp_288

]]></Node>
<StgValue><ssdm name="mul_1_1_5"/></StgValue>
</operation>

<operation id="2176" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1781 %tmp_345 = fadd i32 %tmp_343, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="2177" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1786 %mul_1_2_4 = fmul i32 %select_ln36_24, i32 %tmp_304

]]></Node>
<StgValue><ssdm name="mul_1_2_4"/></StgValue>
</operation>

<operation id="2178" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1797 %tmp_361 = fadd i32 %tmp_359, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2179" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1811 %tmp_375 = fadd i32 %mul_1_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="2180" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1812 %mul_1_4_1 = fmul i32 %select_ln36_39, i32 %tmp_334

]]></Node>
<StgValue><ssdm name="mul_1_4_1"/></StgValue>
</operation>

<operation id="2181" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1826 %mul_1_5 = fmul i32 %select_ln36_47, i32 %tmp_350

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="2182" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1895 %tmp_439 = fadd i32 %tmp_438, i32 %mul_2_9

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2183" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1900 %mul_2_12 = fmul i32 %select_ln36_7, i32 %tmp_271

]]></Node>
<StgValue><ssdm name="mul_2_12"/></StgValue>
</operation>

<operation id="2184" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1960 %tmp_446 = fadd i32 %tmp_445, i32 %mul_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2185" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1963 %mul_2_1_4 = fmul i32 %select_ln36_15, i32 %tmp_288

]]></Node>
<StgValue><ssdm name="mul_2_1_4"/></StgValue>
</operation>

<operation id="2186" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1972 %tmp_452 = fadd i32 %tmp_451, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="2187" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1975 %mul_2_2_3 = fmul i32 %select_ln36_23, i32 %tmp_304

]]></Node>
<StgValue><ssdm name="mul_2_2_3"/></StgValue>
</operation>

<operation id="2188" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1984 %tmp_458 = fadd i32 %mul_2_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="2189" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1997 %mul_2_4 = fmul i32 %select_ln36_38, i32 %tmp_334

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2190" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:161 %empty_554 = add i9 %empty, i9 50

]]></Node>
<StgValue><ssdm name="empty_554"/></StgValue>
</operation>

<operation id="2191" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:162 %p_cast61 = zext i9 %empty_554

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="2192" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:163 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast61

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51"/></StgValue>
</operation>

<operation id="2193" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:185 %empty_562 = add i9 %empty, i9 58

]]></Node>
<StgValue><ssdm name="empty_562"/></StgValue>
</operation>

<operation id="2194" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:186 %p_cast69 = zext i9 %empty_562

]]></Node>
<StgValue><ssdm name="p_cast69"/></StgValue>
</operation>

<operation id="2195" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:187 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast69

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59"/></StgValue>
</operation>

<operation id="2196" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:302 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast61

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51"/></StgValue>
</operation>

<operation id="2197" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:310 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast69

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59"/></StgValue>
</operation>

<operation id="2198" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:434 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34"/></StgValue>
</operation>

<operation id="2199" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:435 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34"/></StgValue>
</operation>

<operation id="2200" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:436 %tmp_210 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2201" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:458 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42"/></StgValue>
</operation>

<operation id="2202" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:459 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42"/></StgValue>
</operation>

<operation id="2203" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:460 %tmp_218 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2204" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:482 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50"/></StgValue>
</operation>

<operation id="2205" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:483 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50"/></StgValue>
</operation>

<operation id="2206" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:506 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58"/></StgValue>
</operation>

<operation id="2207" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:507 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58"/></StgValue>
</operation>

<operation id="2208" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:165 %empty_643 = add i9 %empty_592, i9 50

]]></Node>
<StgValue><ssdm name="empty_643"/></StgValue>
</operation>

<operation id="2209" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:166 %p_cast141 = zext i9 %empty_643

]]></Node>
<StgValue><ssdm name="p_cast141"/></StgValue>
</operation>

<operation id="2210" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:167 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast141

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131"/></StgValue>
</operation>

<operation id="2211" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:189 %empty_651 = add i9 %empty_592, i9 58

]]></Node>
<StgValue><ssdm name="empty_651"/></StgValue>
</operation>

<operation id="2212" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:190 %p_cast149 = zext i9 %empty_651

]]></Node>
<StgValue><ssdm name="p_cast149"/></StgValue>
</operation>

<operation id="2213" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:191 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast149

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139"/></StgValue>
</operation>

<operation id="2214" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:308 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast141

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131"/></StgValue>
</operation>

<operation id="2215" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:316 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast149

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139"/></StgValue>
</operation>

<operation id="2216" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:475 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115"/></StgValue>
</operation>

<operation id="2217" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:476 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115"/></StgValue>
</operation>

<operation id="2218" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:477 %tmp_210_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_210_mid1"/></StgValue>
</operation>

<operation id="2219" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:478 %select_ln36_36 = select i1 %icmp_ln39, i32 %tmp_210_mid1, i32 %tmp_210

]]></Node>
<StgValue><ssdm name="select_ln36_36"/></StgValue>
</operation>

<operation id="2220" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:507 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123"/></StgValue>
</operation>

<operation id="2221" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:508 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123"/></StgValue>
</operation>

<operation id="2222" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:509 %tmp_218_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_218_mid1"/></StgValue>
</operation>

<operation id="2223" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:510 %select_ln36_44 = select i1 %icmp_ln39, i32 %tmp_218_mid1, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="select_ln36_44"/></StgValue>
</operation>

<operation id="2224" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:539 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131"/></StgValue>
</operation>

<operation id="2225" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:540 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131"/></StgValue>
</operation>

<operation id="2226" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:571 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139"/></StgValue>
</operation>

<operation id="2227" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:572 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139"/></StgValue>
</operation>

<operation id="2228" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:808 %add_ln54_24 = add i11 %mul_ln54_6, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_24"/></StgValue>
</operation>

<operation id="2229" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:809 %zext_ln54_19 = zext i11 %add_ln54_24

]]></Node>
<StgValue><ssdm name="zext_ln54_19"/></StgValue>
</operation>

<operation id="2230" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:810 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_39 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_19

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_39"/></StgValue>
</operation>

<operation id="2231" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:823 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_48 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_19

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_48"/></StgValue>
</operation>

<operation id="2232" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:832 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_57 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_19

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_57"/></StgValue>
</operation>

<operation id="2233" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:965 %tmp_125 = fadd i32 %tmp_124, i32 %mul_15

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2234" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1192 %mul_19 = fmul i32 %select_ln36_9, i32 %tmp_271

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="2235" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="11" op_0_bw="9">
<![CDATA[
for.inc66:1196 %zext_ln54_89 = zext i9 %urem_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_89"/></StgValue>
</operation>

<operation id="2236" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1197 %add_ln54_81 = add i11 %mul_ln54, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_81"/></StgValue>
</operation>

<operation id="2237" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1198 %zext_ln54_90 = zext i11 %add_ln54_81

]]></Node>
<StgValue><ssdm name="zext_ln54_90"/></StgValue>
</operation>

<operation id="2238" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1199 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_243 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_90

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_243"/></StgValue>
</operation>

<operation id="2239" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1224 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_252 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_90

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_252"/></StgValue>
</operation>

<operation id="2240" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1233 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_261 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_90

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_261"/></StgValue>
</operation>

<operation id="2241" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1245 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_270 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_243

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_270"/></StgValue>
</operation>

<operation id="2242" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1246 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_271 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_252

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_271"/></StgValue>
</operation>

<operation id="2243" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1247 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_272 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_261

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_272"/></StgValue>
</operation>

<operation id="2244" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1272 %tmp_133 = fadd i32 %tmp_132, i32 %mul_130_2

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2245" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1295 %mul_130_6 = fmul i32 %select_ln36_17, i32 %tmp_288

]]></Node>
<StgValue><ssdm name="mul_130_6"/></StgValue>
</operation>

<operation id="2246" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1327 %tmp_142 = fadd i32 %tmp_141, i32 %mul_252_2

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2247" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1376 %tmp_150 = fadd i32 %tmp_149, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2248" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1425 %tmp_158 = fadd i32 %mul_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2249" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1436 %mul_4_2 = fmul i32 %select_ln36_40, i32 %tmp_334

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="2250" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1480 %tmp_167 = fadd i32 %mul_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2251" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1485 %mul_5_1 = fmul i32 %select_ln36_48, i32 %tmp_350

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="2252" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1487 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_387 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_68

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_387"/></StgValue>
</operation>

<operation id="2253" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1488 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_388 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_77

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_388"/></StgValue>
</operation>

<operation id="2254" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1489 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_389 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_86

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_389"/></StgValue>
</operation>

<operation id="2255" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1490 %tmp_352 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_387, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_388, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_389, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="2256" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1530 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_408 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_9

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_408"/></StgValue>
</operation>

<operation id="2257" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1531 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_409 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_18

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_409"/></StgValue>
</operation>

<operation id="2258" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1532 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_410 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_27

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_410"/></StgValue>
</operation>

<operation id="2259" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1533 %tmp_366 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_408, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_409, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_410, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="2260" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1536 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_411 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_39

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_411"/></StgValue>
</operation>

<operation id="2261" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1537 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_412 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_48

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_412"/></StgValue>
</operation>

<operation id="2262" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1538 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_413 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_57

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_413"/></StgValue>
</operation>

<operation id="2263" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1700 %tmp_313 = fadd i32 %tmp_311, i32 %mul_1_9

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2264" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1707 %mul_1_13 = fmul i32 %select_ln36_8, i32 %tmp_271

]]></Node>
<StgValue><ssdm name="mul_1_13"/></StgValue>
</operation>

<operation id="2265" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1767 %tmp_331 = fadd i32 %tmp_329, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2266" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1772 %mul_1_1_5 = fmul i32 %select_ln36_16, i32 %tmp_288

]]></Node>
<StgValue><ssdm name="mul_1_1_5"/></StgValue>
</operation>

<operation id="2267" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1783 %tmp_347 = fadd i32 %tmp_345, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2268" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1786 %mul_1_2_4 = fmul i32 %select_ln36_24, i32 %tmp_304

]]></Node>
<StgValue><ssdm name="mul_1_2_4"/></StgValue>
</operation>

<operation id="2269" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1797 %tmp_361 = fadd i32 %tmp_359, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2270" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1800 %mul_1_3_3 = fmul i32 %select_ln36_32, i32 %tmp_320

]]></Node>
<StgValue><ssdm name="mul_1_3_3"/></StgValue>
</operation>

<operation id="2271" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1811 %tmp_375 = fadd i32 %mul_1_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="2272" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1814 %mul_1_4_2 = fmul i32 %select_ln36_40, i32 %tmp_336

]]></Node>
<StgValue><ssdm name="mul_1_4_2"/></StgValue>
</operation>

<operation id="2273" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1826 %mul_1_5 = fmul i32 %select_ln36_47, i32 %tmp_350

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="2274" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1897 %tmp_440 = fadd i32 %tmp_439, i32 %mul_2_10

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="2275" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1900 %mul_2_12 = fmul i32 %select_ln36_7, i32 %tmp_271

]]></Node>
<StgValue><ssdm name="mul_2_12"/></StgValue>
</operation>

<operation id="2276" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1960 %tmp_446 = fadd i32 %tmp_445, i32 %mul_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2277" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1963 %mul_2_1_4 = fmul i32 %select_ln36_15, i32 %tmp_288

]]></Node>
<StgValue><ssdm name="mul_2_1_4"/></StgValue>
</operation>

<operation id="2278" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1972 %tmp_452 = fadd i32 %tmp_451, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="2279" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1975 %mul_2_2_3 = fmul i32 %select_ln36_23, i32 %tmp_304

]]></Node>
<StgValue><ssdm name="mul_2_2_3"/></StgValue>
</operation>

<operation id="2280" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1986 %tmp_459 = fadd i32 %tmp_458, i32 %mul_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="2281" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1987 %mul_2_3_2 = fmul i32 %select_ln36_31, i32 %tmp_320

]]></Node>
<StgValue><ssdm name="mul_2_3_2"/></StgValue>
</operation>

<operation id="2282" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1998 %tmp_465 = fadd i32 %mul_2_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="2283" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1999 %mul_2_4_1 = fmul i32 %select_ln36_39, i32 %tmp_336

]]></Node>
<StgValue><ssdm name="mul_2_4_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2284" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:209 %empty_570 = add i9 %empty, i9 66

]]></Node>
<StgValue><ssdm name="empty_570"/></StgValue>
</operation>

<operation id="2285" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:210 %p_cast77 = zext i9 %empty_570

]]></Node>
<StgValue><ssdm name="p_cast77"/></StgValue>
</operation>

<operation id="2286" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:211 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast77

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67"/></StgValue>
</operation>

<operation id="2287" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:230 %empty_577 = add i9 %empty, i9 74

]]></Node>
<StgValue><ssdm name="empty_577"/></StgValue>
</operation>

<operation id="2288" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:231 %p_cast84 = zext i9 %empty_577

]]></Node>
<StgValue><ssdm name="p_cast84"/></StgValue>
</operation>

<operation id="2289" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:232 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast84

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74"/></StgValue>
</operation>

<operation id="2290" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:318 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast77

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67"/></StgValue>
</operation>

<operation id="2291" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:325 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast84

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74"/></StgValue>
</operation>

<operation id="2292" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:482 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50"/></StgValue>
</operation>

<operation id="2293" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:483 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50"/></StgValue>
</operation>

<operation id="2294" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:484 %tmp_226 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="2295" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:506 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58"/></StgValue>
</operation>

<operation id="2296" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:507 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58"/></StgValue>
</operation>

<operation id="2297" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:508 %tmp_234 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2298" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:530 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66"/></StgValue>
</operation>

<operation id="2299" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:531 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66"/></StgValue>
</operation>

<operation id="2300" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:554 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74"/></StgValue>
</operation>

<operation id="2301" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:555 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74"/></StgValue>
</operation>

<operation id="2302" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:213 %empty_659 = add i9 %empty_592, i9 66

]]></Node>
<StgValue><ssdm name="empty_659"/></StgValue>
</operation>

<operation id="2303" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:214 %p_cast157 = zext i9 %empty_659

]]></Node>
<StgValue><ssdm name="p_cast157"/></StgValue>
</operation>

<operation id="2304" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:215 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast157

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147"/></StgValue>
</operation>

<operation id="2305" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:237 %empty_667 = add i9 %empty_592, i9 74

]]></Node>
<StgValue><ssdm name="empty_667"/></StgValue>
</operation>

<operation id="2306" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:238 %p_cast165 = zext i9 %empty_667

]]></Node>
<StgValue><ssdm name="p_cast165"/></StgValue>
</operation>

<operation id="2307" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:239 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast165

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155"/></StgValue>
</operation>

<operation id="2308" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:324 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast157

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147"/></StgValue>
</operation>

<operation id="2309" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:332 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast165

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155"/></StgValue>
</operation>

<operation id="2310" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:539 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131"/></StgValue>
</operation>

<operation id="2311" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:540 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131"/></StgValue>
</operation>

<operation id="2312" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:541 %tmp_226_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_226_mid1"/></StgValue>
</operation>

<operation id="2313" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:542 %select_ln36_52 = select i1 %icmp_ln39, i32 %tmp_226_mid1, i32 %tmp_226

]]></Node>
<StgValue><ssdm name="select_ln36_52"/></StgValue>
</operation>

<operation id="2314" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:571 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139"/></StgValue>
</operation>

<operation id="2315" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:572 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139"/></StgValue>
</operation>

<operation id="2316" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:573 %tmp_234_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_234_mid1"/></StgValue>
</operation>

<operation id="2317" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:574 %select_ln36_60 = select i1 %icmp_ln39, i32 %tmp_234_mid1, i32 %tmp_234

]]></Node>
<StgValue><ssdm name="select_ln36_60"/></StgValue>
</operation>

<operation id="2318" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:603 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147"/></StgValue>
</operation>

<operation id="2319" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:604 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147"/></StgValue>
</operation>

<operation id="2320" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:635 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155"/></StgValue>
</operation>

<operation id="2321" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:636 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155"/></StgValue>
</operation>

<operation id="2322" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:965 %tmp_125 = fadd i32 %tmp_124, i32 %mul_15

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2323" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1089 %add_ln54_65 = add i11 %mul_ln54_2, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_65"/></StgValue>
</operation>

<operation id="2324" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1090 %zext_ln54_70 = zext i11 %add_ln54_65

]]></Node>
<StgValue><ssdm name="zext_ln54_70"/></StgValue>
</operation>

<operation id="2325" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1091 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_185 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_70

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_185"/></StgValue>
</operation>

<operation id="2326" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1112 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_194 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_70

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_194"/></StgValue>
</operation>

<operation id="2327" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1121 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_203 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_70

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_203"/></StgValue>
</operation>

<operation id="2328" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1143 %add_ln54_73 = add i11 %mul_ln54_1, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_73"/></StgValue>
</operation>

<operation id="2329" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1144 %zext_ln54_80 = zext i11 %add_ln54_73

]]></Node>
<StgValue><ssdm name="zext_ln54_80"/></StgValue>
</operation>

<operation id="2330" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1145 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_214 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_80

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_214"/></StgValue>
</operation>

<operation id="2331" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1168 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_223 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_80

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_223"/></StgValue>
</operation>

<operation id="2332" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1177 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_232 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_80

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_232"/></StgValue>
</operation>

<operation id="2333" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1192 %mul_19 = fmul i32 %select_ln36_9, i32 %tmp_271

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="2334" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1245 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_270 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_243

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_270"/></StgValue>
</operation>

<operation id="2335" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1246 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_271 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_252

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_271"/></StgValue>
</operation>

<operation id="2336" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1247 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_272 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_261

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_272"/></StgValue>
</operation>

<operation id="2337" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1248 %tmp_273 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_270, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_271, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_272, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="2338" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1278 %tmp_134 = fadd i32 %tmp_133, i32 %mul_130_3

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2339" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1295 %mul_130_6 = fmul i32 %select_ln36_17, i32 %tmp_288

]]></Node>
<StgValue><ssdm name="mul_130_6"/></StgValue>
</operation>

<operation id="2340" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1297 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_294 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_214

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_294"/></StgValue>
</operation>

<operation id="2341" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1298 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_295 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_223

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_295"/></StgValue>
</operation>

<operation id="2342" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1299 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_296 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_232

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_296"/></StgValue>
</operation>

<operation id="2343" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1327 %tmp_142 = fadd i32 %tmp_141, i32 %mul_252_2

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2344" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1344 %mul_252_5 = fmul i32 %select_ln36_25, i32 %tmp_304

]]></Node>
<StgValue><ssdm name="mul_252_5"/></StgValue>
</operation>

<operation id="2345" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1346 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_318 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_185

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_318"/></StgValue>
</operation>

<operation id="2346" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1347 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_319 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_194

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_319"/></StgValue>
</operation>

<operation id="2347" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1348 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_320 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_203

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_320"/></StgValue>
</operation>

<operation id="2348" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1376 %tmp_150 = fadd i32 %tmp_149, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2349" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1393 %mul_3_4 = fmul i32 %select_ln36_33, i32 %tmp_320

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="2350" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1431 %tmp_159 = fadd i32 %tmp_158, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2351" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1480 %tmp_167 = fadd i32 %mul_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2352" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1534 %mul_6 = fmul i32 %select_ln36_56, i32 %tmp_366

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="2353" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1536 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_411 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_39

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_411"/></StgValue>
</operation>

<operation id="2354" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1537 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_412 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_48

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_412"/></StgValue>
</operation>

<operation id="2355" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1538 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_413 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_57

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_413"/></StgValue>
</operation>

<operation id="2356" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1539 %tmp_368 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_411, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_412, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_413, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="2357" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1702 %tmp_315 = fadd i32 %tmp_313, i32 %mul_1_10

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2358" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1767 %tmp_331 = fadd i32 %tmp_329, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2359" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1772 %mul_1_1_5 = fmul i32 %select_ln36_16, i32 %tmp_288

]]></Node>
<StgValue><ssdm name="mul_1_1_5"/></StgValue>
</operation>

<operation id="2360" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1783 %tmp_347 = fadd i32 %tmp_345, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2361" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1786 %mul_1_2_4 = fmul i32 %select_ln36_24, i32 %tmp_304

]]></Node>
<StgValue><ssdm name="mul_1_2_4"/></StgValue>
</operation>

<operation id="2362" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1797 %tmp_361 = fadd i32 %tmp_359, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2363" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1800 %mul_1_3_3 = fmul i32 %select_ln36_32, i32 %tmp_320

]]></Node>
<StgValue><ssdm name="mul_1_3_3"/></StgValue>
</operation>

<operation id="2364" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1813 %tmp_377 = fadd i32 %tmp_375, i32 %mul_1_4_1

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="2365" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1814 %mul_1_4_2 = fmul i32 %select_ln36_40, i32 %tmp_336

]]></Node>
<StgValue><ssdm name="mul_1_4_2"/></StgValue>
</operation>

<operation id="2366" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1827 %tmp_391 = fadd i32 %mul_1_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="2367" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1828 %mul_1_5_1 = fmul i32 %select_ln36_48, i32 %tmp_352

]]></Node>
<StgValue><ssdm name="mul_1_5_1"/></StgValue>
</operation>

<operation id="2368" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1897 %tmp_440 = fadd i32 %tmp_439, i32 %mul_2_10

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="2369" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1960 %tmp_446 = fadd i32 %tmp_445, i32 %mul_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2370" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1963 %mul_2_1_4 = fmul i32 %select_ln36_15, i32 %tmp_288

]]></Node>
<StgValue><ssdm name="mul_2_1_4"/></StgValue>
</operation>

<operation id="2371" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1974 %tmp_453 = fadd i32 %tmp_452, i32 %mul_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="2372" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1975 %mul_2_2_3 = fmul i32 %select_ln36_23, i32 %tmp_304

]]></Node>
<StgValue><ssdm name="mul_2_2_3"/></StgValue>
</operation>

<operation id="2373" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1986 %tmp_459 = fadd i32 %tmp_458, i32 %mul_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="2374" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1987 %mul_2_3_2 = fmul i32 %select_ln36_31, i32 %tmp_320

]]></Node>
<StgValue><ssdm name="mul_2_3_2"/></StgValue>
</operation>

<operation id="2375" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1998 %tmp_465 = fadd i32 %mul_2_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="2376" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1999 %mul_2_4_1 = fmul i32 %select_ln36_39, i32 %tmp_336

]]></Node>
<StgValue><ssdm name="mul_2_4_1"/></StgValue>
</operation>

<operation id="2377" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2011 %mul_2_5 = fmul i32 %select_ln36_47, i32 %tmp_352

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2378" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:116 %empty_539 = add i9 %empty, i9 35

]]></Node>
<StgValue><ssdm name="empty_539"/></StgValue>
</operation>

<operation id="2379" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:117 %p_cast46 = zext i9 %empty_539

]]></Node>
<StgValue><ssdm name="p_cast46"/></StgValue>
</operation>

<operation id="2380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:118 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36"/></StgValue>
</operation>

<operation id="2381" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:140 %empty_547 = add i9 %empty, i9 43

]]></Node>
<StgValue><ssdm name="empty_547"/></StgValue>
</operation>

<operation id="2382" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:141 %p_cast54 = zext i9 %empty_547

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="2383" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:142 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast54

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44"/></StgValue>
</operation>

<operation id="2384" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:287 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36"/></StgValue>
</operation>

<operation id="2385" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:295 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast54

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44"/></StgValue>
</operation>

<operation id="2386" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:437 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35"/></StgValue>
</operation>

<operation id="2387" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:438 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35"/></StgValue>
</operation>

<operation id="2388" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:461 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43"/></StgValue>
</operation>

<operation id="2389" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:462 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43"/></StgValue>
</operation>

<operation id="2390" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:530 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66"/></StgValue>
</operation>

<operation id="2391" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:531 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66"/></StgValue>
</operation>

<operation id="2392" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:532 %tmp_242 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="2393" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:554 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74"/></StgValue>
</operation>

<operation id="2394" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:555 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74"/></StgValue>
</operation>

<operation id="2395" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:556 %tmp_250 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="2396" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:120 %empty_628 = add i9 %empty_592, i9 35

]]></Node>
<StgValue><ssdm name="empty_628"/></StgValue>
</operation>

<operation id="2397" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:121 %p_cast126 = zext i9 %empty_628

]]></Node>
<StgValue><ssdm name="p_cast126"/></StgValue>
</operation>

<operation id="2398" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:122 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast126

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116"/></StgValue>
</operation>

<operation id="2399" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:144 %empty_636 = add i9 %empty_592, i9 43

]]></Node>
<StgValue><ssdm name="empty_636"/></StgValue>
</operation>

<operation id="2400" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:145 %p_cast134 = zext i9 %empty_636

]]></Node>
<StgValue><ssdm name="p_cast134"/></StgValue>
</operation>

<operation id="2401" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:146 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast134

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124"/></StgValue>
</operation>

<operation id="2402" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:293 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast126

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116"/></StgValue>
</operation>

<operation id="2403" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:301 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast134

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124"/></StgValue>
</operation>

<operation id="2404" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:479 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116"/></StgValue>
</operation>

<operation id="2405" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:480 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116"/></StgValue>
</operation>

<operation id="2406" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:511 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124"/></StgValue>
</operation>

<operation id="2407" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:512 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124"/></StgValue>
</operation>

<operation id="2408" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:603 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147"/></StgValue>
</operation>

<operation id="2409" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:604 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147"/></StgValue>
</operation>

<operation id="2410" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:605 %tmp_242_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_242_mid1"/></StgValue>
</operation>

<operation id="2411" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:606 %select_ln36_68 = select i1 %icmp_ln39, i32 %tmp_242_mid1, i32 %tmp_242

]]></Node>
<StgValue><ssdm name="select_ln36_68"/></StgValue>
</operation>

<operation id="2412" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:635 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155"/></StgValue>
</operation>

<operation id="2413" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:636 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155"/></StgValue>
</operation>

<operation id="2414" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:637 %tmp_250_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_250_mid1"/></StgValue>
</operation>

<operation id="2415" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:638 %select_ln36_76 = select i1 %icmp_ln39, i32 %tmp_250_mid1, i32 %tmp_250

]]></Node>
<StgValue><ssdm name="select_ln36_76"/></StgValue>
</operation>

<operation id="2416" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:965 %tmp_125 = fadd i32 %tmp_124, i32 %mul_15

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2417" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:981 %add_ln54_49 = add i11 %mul_ln54_4, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_49"/></StgValue>
</operation>

<operation id="2418" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:982 %zext_ln54_50 = zext i11 %add_ln54_49

]]></Node>
<StgValue><ssdm name="zext_ln54_50"/></StgValue>
</operation>

<operation id="2419" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:983 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_127 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_50

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_127"/></StgValue>
</operation>

<operation id="2420" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1000 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_136 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_50

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_136"/></StgValue>
</operation>

<operation id="2421" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1009 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_145 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_50

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_145"/></StgValue>
</operation>

<operation id="2422" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1035 %add_ln54_57 = add i11 %mul_ln54_3, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_57"/></StgValue>
</operation>

<operation id="2423" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1036 %zext_ln54_60 = zext i11 %add_ln54_57

]]></Node>
<StgValue><ssdm name="zext_ln54_60"/></StgValue>
</operation>

<operation id="2424" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1037 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_156 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_60

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_156"/></StgValue>
</operation>

<operation id="2425" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1056 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_165 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_60

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_165"/></StgValue>
</operation>

<operation id="2426" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1065 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_174 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_60

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_174"/></StgValue>
</operation>

<operation id="2427" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1278 %tmp_134 = fadd i32 %tmp_133, i32 %mul_130_3

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2428" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1295 %mul_130_6 = fmul i32 %select_ln36_17, i32 %tmp_288

]]></Node>
<StgValue><ssdm name="mul_130_6"/></StgValue>
</operation>

<operation id="2429" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1297 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_294 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_214

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_294"/></StgValue>
</operation>

<operation id="2430" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1298 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_295 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_223

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_295"/></StgValue>
</operation>

<operation id="2431" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1299 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_296 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_232

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_296"/></StgValue>
</operation>

<operation id="2432" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1300 %tmp_290 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_294, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_295, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_296, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="2433" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1327 %tmp_142 = fadd i32 %tmp_141, i32 %mul_252_2

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2434" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1344 %mul_252_5 = fmul i32 %select_ln36_25, i32 %tmp_304

]]></Node>
<StgValue><ssdm name="mul_252_5"/></StgValue>
</operation>

<operation id="2435" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1346 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_318 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_185

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_318"/></StgValue>
</operation>

<operation id="2436" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1347 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_319 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_194

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_319"/></StgValue>
</operation>

<operation id="2437" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1348 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_320 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_203

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_320"/></StgValue>
</operation>

<operation id="2438" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1349 %tmp_306 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_318, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_319, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_320, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="2439" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1382 %tmp_151 = fadd i32 %tmp_150, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2440" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1393 %mul_3_4 = fmul i32 %select_ln36_33, i32 %tmp_320

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="2441" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1395 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_342 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_156

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_342"/></StgValue>
</operation>

<operation id="2442" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1396 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_343 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_165

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_343"/></StgValue>
</operation>

<operation id="2443" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1397 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_344 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_174

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_344"/></StgValue>
</operation>

<operation id="2444" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1431 %tmp_159 = fadd i32 %tmp_158, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2445" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1442 %mul_4_3 = fmul i32 %select_ln36_41, i32 %tmp_336

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="2446" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1444 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_366 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_127

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_366"/></StgValue>
</operation>

<operation id="2447" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1445 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_367 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_136

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_367"/></StgValue>
</operation>

<operation id="2448" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1446 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_368 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_145

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_368"/></StgValue>
</operation>

<operation id="2449" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1480 %tmp_167 = fadd i32 %mul_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2450" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1491 %mul_5_2 = fmul i32 %select_ln36_49, i32 %tmp_352

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="2451" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1534 %mul_6 = fmul i32 %select_ln36_56, i32 %tmp_366

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="2452" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1540 %mul_6_1 = fmul i32 %select_ln36_57, i32 %tmp_368

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="2453" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1702 %tmp_315 = fadd i32 %tmp_313, i32 %mul_1_10

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2454" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1769 %tmp_333 = fadd i32 %tmp_331, i32 %mul_1_1_3

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="2455" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1783 %tmp_347 = fadd i32 %tmp_345, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2456" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1799 %tmp_363 = fadd i32 %tmp_361, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2457" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1800 %mul_1_3_3 = fmul i32 %select_ln36_32, i32 %tmp_320

]]></Node>
<StgValue><ssdm name="mul_1_3_3"/></StgValue>
</operation>

<operation id="2458" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1813 %tmp_377 = fadd i32 %tmp_375, i32 %mul_1_4_1

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="2459" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1814 %mul_1_4_2 = fmul i32 %select_ln36_40, i32 %tmp_336

]]></Node>
<StgValue><ssdm name="mul_1_4_2"/></StgValue>
</operation>

<operation id="2460" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1827 %tmp_391 = fadd i32 %mul_1_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="2461" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1828 %mul_1_5_1 = fmul i32 %select_ln36_48, i32 %tmp_352

]]></Node>
<StgValue><ssdm name="mul_1_5_1"/></StgValue>
</operation>

<operation id="2462" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1842 %mul_1_6 = fmul i32 %select_ln36_56, i32 %tmp_368

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="2463" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1897 %tmp_440 = fadd i32 %tmp_439, i32 %mul_2_10

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="2464" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1902 %mul_2_13 = fmul i32 %select_ln36_8, i32 %tmp_273

]]></Node>
<StgValue><ssdm name="mul_2_13"/></StgValue>
</operation>

<operation id="2465" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1962 %tmp_447 = fadd i32 %tmp_446, i32 %mul_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="2466" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1974 %tmp_453 = fadd i32 %tmp_452, i32 %mul_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="2467" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1986 %tmp_459 = fadd i32 %tmp_458, i32 %mul_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="2468" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1987 %mul_2_3_2 = fmul i32 %select_ln36_31, i32 %tmp_320

]]></Node>
<StgValue><ssdm name="mul_2_3_2"/></StgValue>
</operation>

<operation id="2469" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1998 %tmp_465 = fadd i32 %mul_2_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="2470" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1999 %mul_2_4_1 = fmul i32 %select_ln36_39, i32 %tmp_336

]]></Node>
<StgValue><ssdm name="mul_2_4_1"/></StgValue>
</operation>

<operation id="2471" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2011 %mul_2_5 = fmul i32 %select_ln36_47, i32 %tmp_352

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2472" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:164 %empty_555 = add i9 %empty, i9 51

]]></Node>
<StgValue><ssdm name="empty_555"/></StgValue>
</operation>

<operation id="2473" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:165 %p_cast62 = zext i9 %empty_555

]]></Node>
<StgValue><ssdm name="p_cast62"/></StgValue>
</operation>

<operation id="2474" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:166 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast62

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52"/></StgValue>
</operation>

<operation id="2475" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:188 %empty_563 = add i9 %empty, i9 59

]]></Node>
<StgValue><ssdm name="empty_563"/></StgValue>
</operation>

<operation id="2476" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:189 %p_cast70 = zext i9 %empty_563

]]></Node>
<StgValue><ssdm name="p_cast70"/></StgValue>
</operation>

<operation id="2477" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:190 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast70

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60"/></StgValue>
</operation>

<operation id="2478" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:303 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast62

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52"/></StgValue>
</operation>

<operation id="2479" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:311 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast70

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60"/></StgValue>
</operation>

<operation id="2480" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:437 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35"/></StgValue>
</operation>

<operation id="2481" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:438 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35"/></StgValue>
</operation>

<operation id="2482" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:439 %tmp_211 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2483" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:461 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43"/></StgValue>
</operation>

<operation id="2484" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:462 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43"/></StgValue>
</operation>

<operation id="2485" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:463 %tmp_219 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2486" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:485 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51"/></StgValue>
</operation>

<operation id="2487" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:486 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51"/></StgValue>
</operation>

<operation id="2488" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:509 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59"/></StgValue>
</operation>

<operation id="2489" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:510 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59"/></StgValue>
</operation>

<operation id="2490" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:168 %empty_644 = add i9 %empty_592, i9 51

]]></Node>
<StgValue><ssdm name="empty_644"/></StgValue>
</operation>

<operation id="2491" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:169 %p_cast142 = zext i9 %empty_644

]]></Node>
<StgValue><ssdm name="p_cast142"/></StgValue>
</operation>

<operation id="2492" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:170 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast142

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132"/></StgValue>
</operation>

<operation id="2493" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:192 %empty_652 = add i9 %empty_592, i9 59

]]></Node>
<StgValue><ssdm name="empty_652"/></StgValue>
</operation>

<operation id="2494" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:193 %p_cast150 = zext i9 %empty_652

]]></Node>
<StgValue><ssdm name="p_cast150"/></StgValue>
</operation>

<operation id="2495" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:194 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast150

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140"/></StgValue>
</operation>

<operation id="2496" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:309 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast142

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132"/></StgValue>
</operation>

<operation id="2497" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:317 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast150

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140"/></StgValue>
</operation>

<operation id="2498" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:479 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116"/></StgValue>
</operation>

<operation id="2499" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:480 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116"/></StgValue>
</operation>

<operation id="2500" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:481 %tmp_211_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_211_mid1"/></StgValue>
</operation>

<operation id="2501" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:482 %select_ln36_37 = select i1 %icmp_ln39, i32 %tmp_211_mid1, i32 %tmp_211

]]></Node>
<StgValue><ssdm name="select_ln36_37"/></StgValue>
</operation>

<operation id="2502" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:511 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124"/></StgValue>
</operation>

<operation id="2503" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:512 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124"/></StgValue>
</operation>

<operation id="2504" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:513 %tmp_219_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_219_mid1"/></StgValue>
</operation>

<operation id="2505" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:514 %select_ln36_45 = select i1 %icmp_ln39, i32 %tmp_219_mid1, i32 %tmp_219

]]></Node>
<StgValue><ssdm name="select_ln36_45"/></StgValue>
</operation>

<operation id="2506" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:543 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132"/></StgValue>
</operation>

<operation id="2507" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:544 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132"/></StgValue>
</operation>

<operation id="2508" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:575 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140"/></StgValue>
</operation>

<operation id="2509" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:576 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140"/></StgValue>
</operation>

<operation id="2510" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:872 %add_ln54_33 = add i11 %mul_ln54_6, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_33"/></StgValue>
</operation>

<operation id="2511" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:873 %zext_ln54_30 = zext i11 %add_ln54_33

]]></Node>
<StgValue><ssdm name="zext_ln54_30"/></StgValue>
</operation>

<operation id="2512" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:874 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_69 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_30

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_69"/></StgValue>
</operation>

<operation id="2513" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:887 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_78 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_30

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_78"/></StgValue>
</operation>

<operation id="2514" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:896 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_87 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_30

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_87"/></StgValue>
</operation>

<operation id="2515" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:927 %add_ln54_41 = add i11 %mul_ln54_5, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_41"/></StgValue>
</operation>

<operation id="2516" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:928 %zext_ln54_40 = zext i11 %add_ln54_41

]]></Node>
<StgValue><ssdm name="zext_ln54_40"/></StgValue>
</operation>

<operation id="2517" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:929 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_98 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_40

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_98"/></StgValue>
</operation>

<operation id="2518" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:944 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_107 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_40

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_107"/></StgValue>
</operation>

<operation id="2519" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:953 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_116 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_40

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_116"/></StgValue>
</operation>

<operation id="2520" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:965 %tmp_125 = fadd i32 %tmp_124, i32 %mul_15

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2521" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1278 %tmp_134 = fadd i32 %tmp_133, i32 %mul_130_3

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2522" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1333 %tmp_143 = fadd i32 %tmp_142, i32 %mul_252_3

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2523" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1344 %mul_252_5 = fmul i32 %select_ln36_25, i32 %tmp_304

]]></Node>
<StgValue><ssdm name="mul_252_5"/></StgValue>
</operation>

<operation id="2524" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1382 %tmp_151 = fadd i32 %tmp_150, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2525" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1393 %mul_3_4 = fmul i32 %select_ln36_33, i32 %tmp_320

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="2526" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1395 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_342 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_156

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_342"/></StgValue>
</operation>

<operation id="2527" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1396 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_343 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_165

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_343"/></StgValue>
</operation>

<operation id="2528" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1397 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_344 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_174

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_344"/></StgValue>
</operation>

<operation id="2529" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1398 %tmp_322 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_342, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_343, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_344, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="2530" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1431 %tmp_159 = fadd i32 %tmp_158, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2531" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1442 %mul_4_3 = fmul i32 %select_ln36_41, i32 %tmp_336

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="2532" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1444 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_366 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_127

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_366"/></StgValue>
</operation>

<operation id="2533" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1445 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_367 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_136

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_367"/></StgValue>
</operation>

<operation id="2534" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1446 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_368 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_145

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_368"/></StgValue>
</operation>

<operation id="2535" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1447 %tmp_338 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_366, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_367, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_368, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="2536" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1480 %tmp_167 = fadd i32 %mul_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2537" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1491 %mul_5_2 = fmul i32 %select_ln36_49, i32 %tmp_352

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="2538" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1493 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_390 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_98

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_390"/></StgValue>
</operation>

<operation id="2539" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1494 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_391 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_107

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_391"/></StgValue>
</operation>

<operation id="2540" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1495 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_392 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_116

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_392"/></StgValue>
</operation>

<operation id="2541" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1534 %mul_6 = fmul i32 %select_ln36_56, i32 %tmp_366

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="2542" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1540 %mul_6_1 = fmul i32 %select_ln36_57, i32 %tmp_368

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="2543" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1542 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_414 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_69

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_414"/></StgValue>
</operation>

<operation id="2544" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1543 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_415 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_78

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_415"/></StgValue>
</operation>

<operation id="2545" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1544 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_416 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_87

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_416"/></StgValue>
</operation>

<operation id="2546" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1702 %tmp_315 = fadd i32 %tmp_313, i32 %mul_1_10

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2547" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1709 %mul_1_14 = fmul i32 %select_ln36_9, i32 %tmp_273

]]></Node>
<StgValue><ssdm name="mul_1_14"/></StgValue>
</operation>

<operation id="2548" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1769 %tmp_333 = fadd i32 %tmp_331, i32 %mul_1_1_3

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="2549" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1774 %mul_1_1_6 = fmul i32 %select_ln36_17, i32 %tmp_290

]]></Node>
<StgValue><ssdm name="mul_1_1_6"/></StgValue>
</operation>

<operation id="2550" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1783 %tmp_347 = fadd i32 %tmp_345, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2551" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1788 %mul_1_2_5 = fmul i32 %select_ln36_25, i32 %tmp_306

]]></Node>
<StgValue><ssdm name="mul_1_2_5"/></StgValue>
</operation>

<operation id="2552" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1799 %tmp_363 = fadd i32 %tmp_361, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2553" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1813 %tmp_377 = fadd i32 %tmp_375, i32 %mul_1_4_1

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="2554" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1827 %tmp_391 = fadd i32 %mul_1_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="2555" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1828 %mul_1_5_1 = fmul i32 %select_ln36_48, i32 %tmp_352

]]></Node>
<StgValue><ssdm name="mul_1_5_1"/></StgValue>
</operation>

<operation id="2556" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1842 %mul_1_6 = fmul i32 %select_ln36_56, i32 %tmp_368

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="2557" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1897 %tmp_440 = fadd i32 %tmp_439, i32 %mul_2_10

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="2558" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1902 %mul_2_13 = fmul i32 %select_ln36_8, i32 %tmp_273

]]></Node>
<StgValue><ssdm name="mul_2_13"/></StgValue>
</operation>

<operation id="2559" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1962 %tmp_447 = fadd i32 %tmp_446, i32 %mul_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="2560" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1965 %mul_2_1_5 = fmul i32 %select_ln36_16, i32 %tmp_290

]]></Node>
<StgValue><ssdm name="mul_2_1_5"/></StgValue>
</operation>

<operation id="2561" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1974 %tmp_453 = fadd i32 %tmp_452, i32 %mul_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="2562" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1977 %mul_2_2_4 = fmul i32 %select_ln36_24, i32 %tmp_306

]]></Node>
<StgValue><ssdm name="mul_2_2_4"/></StgValue>
</operation>

<operation id="2563" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1986 %tmp_459 = fadd i32 %tmp_458, i32 %mul_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="2564" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1998 %tmp_465 = fadd i32 %mul_2_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="2565" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2011 %mul_2_5 = fmul i32 %select_ln36_47, i32 %tmp_352

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2566" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:212 %empty_571 = add i9 %empty, i9 67

]]></Node>
<StgValue><ssdm name="empty_571"/></StgValue>
</operation>

<operation id="2567" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:213 %p_cast78 = zext i9 %empty_571

]]></Node>
<StgValue><ssdm name="p_cast78"/></StgValue>
</operation>

<operation id="2568" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:214 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast78

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68"/></StgValue>
</operation>

<operation id="2569" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:233 %empty_578 = add i9 %empty, i9 75

]]></Node>
<StgValue><ssdm name="empty_578"/></StgValue>
</operation>

<operation id="2570" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:234 %p_cast85 = zext i9 %empty_578

]]></Node>
<StgValue><ssdm name="p_cast85"/></StgValue>
</operation>

<operation id="2571" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:235 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast85

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75"/></StgValue>
</operation>

<operation id="2572" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:319 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast78

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68"/></StgValue>
</operation>

<operation id="2573" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:326 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast85

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75"/></StgValue>
</operation>

<operation id="2574" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:485 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51"/></StgValue>
</operation>

<operation id="2575" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:486 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51"/></StgValue>
</operation>

<operation id="2576" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:487 %tmp_227 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2577" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:509 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59"/></StgValue>
</operation>

<operation id="2578" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:510 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59"/></StgValue>
</operation>

<operation id="2579" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:511 %tmp_235 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2580" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:533 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67"/></StgValue>
</operation>

<operation id="2581" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:534 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67"/></StgValue>
</operation>

<operation id="2582" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:557 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75"/></StgValue>
</operation>

<operation id="2583" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:558 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75"/></StgValue>
</operation>

<operation id="2584" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:216 %empty_660 = add i9 %empty_592, i9 67

]]></Node>
<StgValue><ssdm name="empty_660"/></StgValue>
</operation>

<operation id="2585" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:217 %p_cast158 = zext i9 %empty_660

]]></Node>
<StgValue><ssdm name="p_cast158"/></StgValue>
</operation>

<operation id="2586" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:218 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast158

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148"/></StgValue>
</operation>

<operation id="2587" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:240 %empty_668 = add i9 %empty_592, i9 75

]]></Node>
<StgValue><ssdm name="empty_668"/></StgValue>
</operation>

<operation id="2588" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:241 %p_cast166 = zext i9 %empty_668

]]></Node>
<StgValue><ssdm name="p_cast166"/></StgValue>
</operation>

<operation id="2589" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:242 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast166

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156"/></StgValue>
</operation>

<operation id="2590" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:325 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast158

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148"/></StgValue>
</operation>

<operation id="2591" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:333 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast166

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156"/></StgValue>
</operation>

<operation id="2592" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:543 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132"/></StgValue>
</operation>

<operation id="2593" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:544 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132"/></StgValue>
</operation>

<operation id="2594" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:545 %tmp_227_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_227_mid1"/></StgValue>
</operation>

<operation id="2595" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:546 %select_ln36_53 = select i1 %icmp_ln39, i32 %tmp_227_mid1, i32 %tmp_227

]]></Node>
<StgValue><ssdm name="select_ln36_53"/></StgValue>
</operation>

<operation id="2596" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:575 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140"/></StgValue>
</operation>

<operation id="2597" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:576 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140"/></StgValue>
</operation>

<operation id="2598" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:577 %tmp_235_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_235_mid1"/></StgValue>
</operation>

<operation id="2599" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:578 %select_ln36_61 = select i1 %icmp_ln39, i32 %tmp_235_mid1, i32 %tmp_235

]]></Node>
<StgValue><ssdm name="select_ln36_61"/></StgValue>
</operation>

<operation id="2600" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:607 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148"/></StgValue>
</operation>

<operation id="2601" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:608 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148"/></StgValue>
</operation>

<operation id="2602" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:639 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156"/></StgValue>
</operation>

<operation id="2603" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:640 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156"/></StgValue>
</operation>

<operation id="2604" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:743 %add_ln54_16 = add i11 %mul_ln54_7, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_16"/></StgValue>
</operation>

<operation id="2605" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:744 %zext_ln54_10 = zext i11 %add_ln54_16

]]></Node>
<StgValue><ssdm name="zext_ln54_10"/></StgValue>
</operation>

<operation id="2606" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:745 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_10"/></StgValue>
</operation>

<operation id="2607" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:756 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_19 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_19"/></StgValue>
</operation>

<operation id="2608" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:765 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_28 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_28"/></StgValue>
</operation>

<operation id="2609" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:811 %add_ln54_25 = add i11 %mul_ln54_7, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_25"/></StgValue>
</operation>

<operation id="2610" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:812 %zext_ln54_20 = zext i11 %add_ln54_25

]]></Node>
<StgValue><ssdm name="zext_ln54_20"/></StgValue>
</operation>

<operation id="2611" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:813 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_40 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_40"/></StgValue>
</operation>

<operation id="2612" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:824 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_49 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_49"/></StgValue>
</operation>

<operation id="2613" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:833 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_58 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_58"/></StgValue>
</operation>

<operation id="2614" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1022 %tmp_126 = fadd i32 %tmp_125, i32 %mul_16

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2615" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1249 %mul_20 = fmul i32 %select_ln36_10, i32 %tmp_273

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="2616" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1278 %tmp_134 = fadd i32 %tmp_133, i32 %mul_130_3

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2617" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1333 %tmp_143 = fadd i32 %tmp_142, i32 %mul_252_3

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2618" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1382 %tmp_151 = fadd i32 %tmp_150, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2619" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1431 %tmp_159 = fadd i32 %tmp_158, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2620" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1442 %mul_4_3 = fmul i32 %select_ln36_41, i32 %tmp_336

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="2621" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1491 %mul_5_2 = fmul i32 %select_ln36_49, i32 %tmp_352

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="2622" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1493 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_390 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_98

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_390"/></StgValue>
</operation>

<operation id="2623" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1494 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_391 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_107

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_391"/></StgValue>
</operation>

<operation id="2624" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1495 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_392 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_116

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_392"/></StgValue>
</operation>

<operation id="2625" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1496 %tmp_354 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_390, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_391, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_392, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="2626" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1540 %mul_6_1 = fmul i32 %select_ln36_57, i32 %tmp_368

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="2627" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1542 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_414 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_69

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_414"/></StgValue>
</operation>

<operation id="2628" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1543 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_415 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_78

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_415"/></StgValue>
</operation>

<operation id="2629" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1544 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_416 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_87

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_416"/></StgValue>
</operation>

<operation id="2630" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1545 %tmp_370 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_414, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_415, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_416, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="2631" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1585 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_435 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_10

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_435"/></StgValue>
</operation>

<operation id="2632" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1586 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_436 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_19

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_436"/></StgValue>
</operation>

<operation id="2633" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1587 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_437 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_28

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_437"/></StgValue>
</operation>

<operation id="2634" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1591 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_438 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_40

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_438"/></StgValue>
</operation>

<operation id="2635" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1592 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_439 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_49

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_439"/></StgValue>
</operation>

<operation id="2636" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1593 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_440 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_58

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_440"/></StgValue>
</operation>

<operation id="2637" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1702 %tmp_315 = fadd i32 %tmp_313, i32 %mul_1_10

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2638" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1709 %mul_1_14 = fmul i32 %select_ln36_9, i32 %tmp_273

]]></Node>
<StgValue><ssdm name="mul_1_14"/></StgValue>
</operation>

<operation id="2639" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1769 %tmp_333 = fadd i32 %tmp_331, i32 %mul_1_1_3

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="2640" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1774 %mul_1_1_6 = fmul i32 %select_ln36_17, i32 %tmp_290

]]></Node>
<StgValue><ssdm name="mul_1_1_6"/></StgValue>
</operation>

<operation id="2641" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1785 %tmp_349 = fadd i32 %tmp_347, i32 %mul_1_2_3

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2642" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1788 %mul_1_2_5 = fmul i32 %select_ln36_25, i32 %tmp_306

]]></Node>
<StgValue><ssdm name="mul_1_2_5"/></StgValue>
</operation>

<operation id="2643" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1799 %tmp_363 = fadd i32 %tmp_361, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2644" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1802 %mul_1_3_4 = fmul i32 %select_ln36_33, i32 %tmp_322

]]></Node>
<StgValue><ssdm name="mul_1_3_4"/></StgValue>
</operation>

<operation id="2645" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1813 %tmp_377 = fadd i32 %tmp_375, i32 %mul_1_4_1

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="2646" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1816 %mul_1_4_3 = fmul i32 %select_ln36_41, i32 %tmp_338

]]></Node>
<StgValue><ssdm name="mul_1_4_3"/></StgValue>
</operation>

<operation id="2647" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1827 %tmp_391 = fadd i32 %mul_1_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="2648" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1842 %mul_1_6 = fmul i32 %select_ln36_56, i32 %tmp_368

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="2649" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1899 %tmp_441 = fadd i32 %tmp_440, i32 %mul_2_11

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2650" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1902 %mul_2_13 = fmul i32 %select_ln36_8, i32 %tmp_273

]]></Node>
<StgValue><ssdm name="mul_2_13"/></StgValue>
</operation>

<operation id="2651" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1962 %tmp_447 = fadd i32 %tmp_446, i32 %mul_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="2652" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1965 %mul_2_1_5 = fmul i32 %select_ln36_16, i32 %tmp_290

]]></Node>
<StgValue><ssdm name="mul_2_1_5"/></StgValue>
</operation>

<operation id="2653" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1974 %tmp_453 = fadd i32 %tmp_452, i32 %mul_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="2654" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1977 %mul_2_2_4 = fmul i32 %select_ln36_24, i32 %tmp_306

]]></Node>
<StgValue><ssdm name="mul_2_2_4"/></StgValue>
</operation>

<operation id="2655" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1988 %tmp_460 = fadd i32 %tmp_459, i32 %mul_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="2656" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1989 %mul_2_3_3 = fmul i32 %select_ln36_32, i32 %tmp_322

]]></Node>
<StgValue><ssdm name="mul_2_3_3"/></StgValue>
</operation>

<operation id="2657" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2000 %tmp_466 = fadd i32 %tmp_465, i32 %mul_2_4_1

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="2658" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2001 %mul_2_4_2 = fmul i32 %select_ln36_40, i32 %tmp_338

]]></Node>
<StgValue><ssdm name="mul_2_4_2"/></StgValue>
</operation>

<operation id="2659" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2012 %tmp_472 = fadd i32 %mul_2_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2660" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:143 %empty_548 = add i9 %empty, i9 44

]]></Node>
<StgValue><ssdm name="empty_548"/></StgValue>
</operation>

<operation id="2661" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:144 %p_cast55 = zext i9 %empty_548

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="2662" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:145 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast55

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45"/></StgValue>
</operation>

<operation id="2663" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:167 %empty_556 = add i9 %empty, i9 52

]]></Node>
<StgValue><ssdm name="empty_556"/></StgValue>
</operation>

<operation id="2664" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:168 %p_cast63 = zext i9 %empty_556

]]></Node>
<StgValue><ssdm name="p_cast63"/></StgValue>
</operation>

<operation id="2665" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:169 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53"/></StgValue>
</operation>

<operation id="2666" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:296 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast55

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45"/></StgValue>
</operation>

<operation id="2667" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:304 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53"/></StgValue>
</operation>

<operation id="2668" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:464 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44"/></StgValue>
</operation>

<operation id="2669" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:465 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44"/></StgValue>
</operation>

<operation id="2670" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:488 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52"/></StgValue>
</operation>

<operation id="2671" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:489 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52"/></StgValue>
</operation>

<operation id="2672" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:533 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67"/></StgValue>
</operation>

<operation id="2673" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:534 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67"/></StgValue>
</operation>

<operation id="2674" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:535 %tmp_243 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="2675" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:557 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75"/></StgValue>
</operation>

<operation id="2676" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:558 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75"/></StgValue>
</operation>

<operation id="2677" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:559 %tmp_251 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="2678" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:147 %empty_637 = add i9 %empty_592, i9 44

]]></Node>
<StgValue><ssdm name="empty_637"/></StgValue>
</operation>

<operation id="2679" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:148 %p_cast135 = zext i9 %empty_637

]]></Node>
<StgValue><ssdm name="p_cast135"/></StgValue>
</operation>

<operation id="2680" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:149 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast135

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125"/></StgValue>
</operation>

<operation id="2681" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:171 %empty_645 = add i9 %empty_592, i9 52

]]></Node>
<StgValue><ssdm name="empty_645"/></StgValue>
</operation>

<operation id="2682" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:172 %p_cast143 = zext i9 %empty_645

]]></Node>
<StgValue><ssdm name="p_cast143"/></StgValue>
</operation>

<operation id="2683" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:173 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast143

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133"/></StgValue>
</operation>

<operation id="2684" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:302 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast135

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125"/></StgValue>
</operation>

<operation id="2685" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:310 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast143

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133"/></StgValue>
</operation>

<operation id="2686" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:515 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125"/></StgValue>
</operation>

<operation id="2687" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:516 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125"/></StgValue>
</operation>

<operation id="2688" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:547 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133"/></StgValue>
</operation>

<operation id="2689" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:548 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133"/></StgValue>
</operation>

<operation id="2690" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:607 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148"/></StgValue>
</operation>

<operation id="2691" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:608 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148"/></StgValue>
</operation>

<operation id="2692" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:609 %tmp_243_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_243_mid1"/></StgValue>
</operation>

<operation id="2693" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:610 %select_ln36_69 = select i1 %icmp_ln39, i32 %tmp_243_mid1, i32 %tmp_243

]]></Node>
<StgValue><ssdm name="select_ln36_69"/></StgValue>
</operation>

<operation id="2694" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:639 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156"/></StgValue>
</operation>

<operation id="2695" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:640 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156"/></StgValue>
</operation>

<operation id="2696" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:641 %tmp_251_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_251_mid1"/></StgValue>
</operation>

<operation id="2697" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:642 %select_ln36_77 = select i1 %icmp_ln39, i32 %tmp_251_mid1, i32 %tmp_251

]]></Node>
<StgValue><ssdm name="select_ln36_77"/></StgValue>
</operation>

<operation id="2698" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1022 %tmp_126 = fadd i32 %tmp_125, i32 %mul_16

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2699" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1146 %add_ln54_74 = add i11 %mul_ln54_2, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_74"/></StgValue>
</operation>

<operation id="2700" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1147 %zext_ln54_81 = zext i11 %add_ln54_74

]]></Node>
<StgValue><ssdm name="zext_ln54_81"/></StgValue>
</operation>

<operation id="2701" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1148 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_215 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_81

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_215"/></StgValue>
</operation>

<operation id="2702" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1169 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_224 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_81

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_224"/></StgValue>
</operation>

<operation id="2703" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1178 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_233 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_81

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_233"/></StgValue>
</operation>

<operation id="2704" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1200 %add_ln54_82 = add i11 %mul_ln54_1, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_82"/></StgValue>
</operation>

<operation id="2705" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1201 %zext_ln54_91 = zext i11 %add_ln54_82

]]></Node>
<StgValue><ssdm name="zext_ln54_91"/></StgValue>
</operation>

<operation id="2706" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1202 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_244 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_91

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_244"/></StgValue>
</operation>

<operation id="2707" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1225 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_253 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_91

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_253"/></StgValue>
</operation>

<operation id="2708" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1234 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_262 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_91

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_262"/></StgValue>
</operation>

<operation id="2709" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1249 %mul_20 = fmul i32 %select_ln36_10, i32 %tmp_273

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="2710" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1284 %tmp_135 = fadd i32 %tmp_134, i32 %mul_130_4

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2711" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1301 %mul_130_7 = fmul i32 %select_ln36_18, i32 %tmp_290

]]></Node>
<StgValue><ssdm name="mul_130_7"/></StgValue>
</operation>

<operation id="2712" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1303 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_297 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_244

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_297"/></StgValue>
</operation>

<operation id="2713" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1304 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_298 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_253

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_298"/></StgValue>
</operation>

<operation id="2714" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1305 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_299 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_262

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_299"/></StgValue>
</operation>

<operation id="2715" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1333 %tmp_143 = fadd i32 %tmp_142, i32 %mul_252_3

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2716" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1352 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_321 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_215

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_321"/></StgValue>
</operation>

<operation id="2717" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1353 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_322 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_224

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_322"/></StgValue>
</operation>

<operation id="2718" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1354 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_323 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_233

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_323"/></StgValue>
</operation>

<operation id="2719" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1382 %tmp_151 = fadd i32 %tmp_150, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2720" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1486 %tmp_168 = fadd i32 %tmp_167, i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2721" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1535 %tmp_176 = fadd i32 %mul_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2722" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1585 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_435 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_10

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_435"/></StgValue>
</operation>

<operation id="2723" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1586 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_436 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_19

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_436"/></StgValue>
</operation>

<operation id="2724" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1587 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_437 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_28

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_437"/></StgValue>
</operation>

<operation id="2725" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1588 %tmp_384 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_435, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_436, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_437, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="2726" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1591 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_438 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_40

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_438"/></StgValue>
</operation>

<operation id="2727" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1592 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_439 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_49

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_439"/></StgValue>
</operation>

<operation id="2728" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1593 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_440 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_58

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_440"/></StgValue>
</operation>

<operation id="2729" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1594 %tmp_386 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_438, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_439, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_440, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="2730" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1704 %tmp_317 = fadd i32 %tmp_315, i32 %mul_1_11

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="2731" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1709 %mul_1_14 = fmul i32 %select_ln36_9, i32 %tmp_273

]]></Node>
<StgValue><ssdm name="mul_1_14"/></StgValue>
</operation>

<operation id="2732" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1769 %tmp_333 = fadd i32 %tmp_331, i32 %mul_1_1_3

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="2733" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1774 %mul_1_1_6 = fmul i32 %select_ln36_17, i32 %tmp_290

]]></Node>
<StgValue><ssdm name="mul_1_1_6"/></StgValue>
</operation>

<operation id="2734" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1785 %tmp_349 = fadd i32 %tmp_347, i32 %mul_1_2_3

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2735" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1788 %mul_1_2_5 = fmul i32 %select_ln36_25, i32 %tmp_306

]]></Node>
<StgValue><ssdm name="mul_1_2_5"/></StgValue>
</operation>

<operation id="2736" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1799 %tmp_363 = fadd i32 %tmp_361, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2737" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1802 %mul_1_3_4 = fmul i32 %select_ln36_33, i32 %tmp_322

]]></Node>
<StgValue><ssdm name="mul_1_3_4"/></StgValue>
</operation>

<operation id="2738" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1816 %mul_1_4_3 = fmul i32 %select_ln36_41, i32 %tmp_338

]]></Node>
<StgValue><ssdm name="mul_1_4_3"/></StgValue>
</operation>

<operation id="2739" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1830 %mul_1_5_2 = fmul i32 %select_ln36_49, i32 %tmp_354

]]></Node>
<StgValue><ssdm name="mul_1_5_2"/></StgValue>
</operation>

<operation id="2740" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1843 %tmp_407 = fadd i32 %mul_1_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="2741" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1844 %mul_1_6_1 = fmul i32 %select_ln36_57, i32 %tmp_370

]]></Node>
<StgValue><ssdm name="mul_1_6_1"/></StgValue>
</operation>

<operation id="2742" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1899 %tmp_441 = fadd i32 %tmp_440, i32 %mul_2_11

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2743" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1962 %tmp_447 = fadd i32 %tmp_446, i32 %mul_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="2744" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1965 %mul_2_1_5 = fmul i32 %select_ln36_16, i32 %tmp_290

]]></Node>
<StgValue><ssdm name="mul_2_1_5"/></StgValue>
</operation>

<operation id="2745" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1976 %tmp_454 = fadd i32 %tmp_453, i32 %mul_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2746" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1977 %mul_2_2_4 = fmul i32 %select_ln36_24, i32 %tmp_306

]]></Node>
<StgValue><ssdm name="mul_2_2_4"/></StgValue>
</operation>

<operation id="2747" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1988 %tmp_460 = fadd i32 %tmp_459, i32 %mul_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="2748" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1989 %mul_2_3_3 = fmul i32 %select_ln36_32, i32 %tmp_322

]]></Node>
<StgValue><ssdm name="mul_2_3_3"/></StgValue>
</operation>

<operation id="2749" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2000 %tmp_466 = fadd i32 %tmp_465, i32 %mul_2_4_1

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="2750" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2001 %mul_2_4_2 = fmul i32 %select_ln36_40, i32 %tmp_338

]]></Node>
<StgValue><ssdm name="mul_2_4_2"/></StgValue>
</operation>

<operation id="2751" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2012 %tmp_472 = fadd i32 %mul_2_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="2752" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2013 %mul_2_5_1 = fmul i32 %select_ln36_48, i32 %tmp_354

]]></Node>
<StgValue><ssdm name="mul_2_5_1"/></StgValue>
</operation>

<operation id="2753" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2025 %mul_2_6 = fmul i32 %select_ln36_56, i32 %tmp_370

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2754" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:191 %empty_564 = add i9 %empty, i9 60

]]></Node>
<StgValue><ssdm name="empty_564"/></StgValue>
</operation>

<operation id="2755" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:192 %p_cast71 = zext i9 %empty_564

]]></Node>
<StgValue><ssdm name="p_cast71"/></StgValue>
</operation>

<operation id="2756" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:193 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61"/></StgValue>
</operation>

<operation id="2757" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:215 %empty_572 = add i9 %empty, i9 68

]]></Node>
<StgValue><ssdm name="empty_572"/></StgValue>
</operation>

<operation id="2758" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:216 %p_cast79 = zext i9 %empty_572

]]></Node>
<StgValue><ssdm name="p_cast79"/></StgValue>
</operation>

<operation id="2759" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:217 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69"/></StgValue>
</operation>

<operation id="2760" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:312 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61"/></StgValue>
</operation>

<operation id="2761" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:320 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69"/></StgValue>
</operation>

<operation id="2762" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:464 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44"/></StgValue>
</operation>

<operation id="2763" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:465 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44"/></StgValue>
</operation>

<operation id="2764" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:466 %tmp_220 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2765" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:488 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52"/></StgValue>
</operation>

<operation id="2766" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:489 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52"/></StgValue>
</operation>

<operation id="2767" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:490 %tmp_228 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2768" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:512 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60"/></StgValue>
</operation>

<operation id="2769" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:513 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60"/></StgValue>
</operation>

<operation id="2770" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:536 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68"/></StgValue>
</operation>

<operation id="2771" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:537 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68"/></StgValue>
</operation>

<operation id="2772" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:195 %empty_653 = add i9 %empty_592, i9 60

]]></Node>
<StgValue><ssdm name="empty_653"/></StgValue>
</operation>

<operation id="2773" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:196 %p_cast151 = zext i9 %empty_653

]]></Node>
<StgValue><ssdm name="p_cast151"/></StgValue>
</operation>

<operation id="2774" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:197 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast151

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141"/></StgValue>
</operation>

<operation id="2775" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:219 %empty_661 = add i9 %empty_592, i9 68

]]></Node>
<StgValue><ssdm name="empty_661"/></StgValue>
</operation>

<operation id="2776" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:220 %p_cast159 = zext i9 %empty_661

]]></Node>
<StgValue><ssdm name="p_cast159"/></StgValue>
</operation>

<operation id="2777" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:221 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast159

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149"/></StgValue>
</operation>

<operation id="2778" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:318 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast151

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141"/></StgValue>
</operation>

<operation id="2779" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:326 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast159

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149"/></StgValue>
</operation>

<operation id="2780" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:515 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125"/></StgValue>
</operation>

<operation id="2781" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:516 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125"/></StgValue>
</operation>

<operation id="2782" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:517 %tmp_220_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_220_mid1"/></StgValue>
</operation>

<operation id="2783" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:518 %select_ln36_46 = select i1 %icmp_ln39, i32 %tmp_220_mid1, i32 %tmp_220

]]></Node>
<StgValue><ssdm name="select_ln36_46"/></StgValue>
</operation>

<operation id="2784" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:547 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133"/></StgValue>
</operation>

<operation id="2785" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:548 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133"/></StgValue>
</operation>

<operation id="2786" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:549 %tmp_228_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_228_mid1"/></StgValue>
</operation>

<operation id="2787" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:550 %select_ln36_54 = select i1 %icmp_ln39, i32 %tmp_228_mid1, i32 %tmp_228

]]></Node>
<StgValue><ssdm name="select_ln36_54"/></StgValue>
</operation>

<operation id="2788" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:579 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141"/></StgValue>
</operation>

<operation id="2789" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:580 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141"/></StgValue>
</operation>

<operation id="2790" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:611 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149"/></StgValue>
</operation>

<operation id="2791" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:612 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149"/></StgValue>
</operation>

<operation id="2792" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1022 %tmp_126 = fadd i32 %tmp_125, i32 %mul_16

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2793" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1038 %add_ln54_58 = add i11 %mul_ln54_4, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_58"/></StgValue>
</operation>

<operation id="2794" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1039 %zext_ln54_61 = zext i11 %add_ln54_58

]]></Node>
<StgValue><ssdm name="zext_ln54_61"/></StgValue>
</operation>

<operation id="2795" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1040 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_157 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_61

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_157"/></StgValue>
</operation>

<operation id="2796" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1057 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_166 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_61

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_166"/></StgValue>
</operation>

<operation id="2797" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1066 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_175 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_61

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_175"/></StgValue>
</operation>

<operation id="2798" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1092 %add_ln54_66 = add i11 %mul_ln54_3, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_66"/></StgValue>
</operation>

<operation id="2799" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1093 %zext_ln54_71 = zext i11 %add_ln54_66

]]></Node>
<StgValue><ssdm name="zext_ln54_71"/></StgValue>
</operation>

<operation id="2800" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1094 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_186 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_71

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_186"/></StgValue>
</operation>

<operation id="2801" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1113 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_195 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_71

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_195"/></StgValue>
</operation>

<operation id="2802" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1122 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_204 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_71

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_204"/></StgValue>
</operation>

<operation id="2803" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1249 %mul_20 = fmul i32 %select_ln36_10, i32 %tmp_273

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="2804" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1284 %tmp_135 = fadd i32 %tmp_134, i32 %mul_130_4

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2805" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1301 %mul_130_7 = fmul i32 %select_ln36_18, i32 %tmp_290

]]></Node>
<StgValue><ssdm name="mul_130_7"/></StgValue>
</operation>

<operation id="2806" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1303 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_297 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_244

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_297"/></StgValue>
</operation>

<operation id="2807" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1304 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_298 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_253

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_298"/></StgValue>
</operation>

<operation id="2808" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1305 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_299 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_262

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_299"/></StgValue>
</operation>

<operation id="2809" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1306 %tmp_292 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_297, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_298, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_299, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="2810" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1333 %tmp_143 = fadd i32 %tmp_142, i32 %mul_252_3

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2811" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1350 %mul_252_6 = fmul i32 %select_ln36_26, i32 %tmp_306

]]></Node>
<StgValue><ssdm name="mul_252_6"/></StgValue>
</operation>

<operation id="2812" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1352 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_321 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_215

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_321"/></StgValue>
</operation>

<operation id="2813" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1353 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_322 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_224

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_322"/></StgValue>
</operation>

<operation id="2814" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1354 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_323 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_233

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_323"/></StgValue>
</operation>

<operation id="2815" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1355 %tmp_308 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_321, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_322, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_323, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="2816" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1388 %tmp_152 = fadd i32 %tmp_151, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2817" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1399 %mul_3_5 = fmul i32 %select_ln36_34, i32 %tmp_322

]]></Node>
<StgValue><ssdm name="mul_3_5"/></StgValue>
</operation>

<operation id="2818" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1401 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_345 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_186

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_345"/></StgValue>
</operation>

<operation id="2819" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1402 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_346 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_195

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_346"/></StgValue>
</operation>

<operation id="2820" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1403 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_347 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_204

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_347"/></StgValue>
</operation>

<operation id="2821" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1437 %tmp_160 = fadd i32 %tmp_159, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2822" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1450 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_369 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_157

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_369"/></StgValue>
</operation>

<operation id="2823" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1451 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_370 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_166

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_370"/></StgValue>
</operation>

<operation id="2824" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1452 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_371 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_175

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_371"/></StgValue>
</operation>

<operation id="2825" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1486 %tmp_168 = fadd i32 %tmp_167, i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2826" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1535 %tmp_176 = fadd i32 %mul_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2827" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1589 %mul_7 = fmul i32 %select_ln36_65, i32 %tmp_384

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="2828" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1595 %mul_7_1 = fmul i32 %select_ln36_66, i32 %tmp_386

]]></Node>
<StgValue><ssdm name="mul_7_1"/></StgValue>
</operation>

<operation id="2829" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1704 %tmp_317 = fadd i32 %tmp_315, i32 %mul_1_11

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="2830" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1771 %tmp_335 = fadd i32 %tmp_333, i32 %mul_1_1_4

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="2831" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1785 %tmp_349 = fadd i32 %tmp_347, i32 %mul_1_2_3

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2832" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1802 %mul_1_3_4 = fmul i32 %select_ln36_33, i32 %tmp_322

]]></Node>
<StgValue><ssdm name="mul_1_3_4"/></StgValue>
</operation>

<operation id="2833" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1815 %tmp_379 = fadd i32 %tmp_377, i32 %mul_1_4_2

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="2834" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1816 %mul_1_4_3 = fmul i32 %select_ln36_41, i32 %tmp_338

]]></Node>
<StgValue><ssdm name="mul_1_4_3"/></StgValue>
</operation>

<operation id="2835" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1829 %tmp_393 = fadd i32 %tmp_391, i32 %mul_1_5_1

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="2836" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1830 %mul_1_5_2 = fmul i32 %select_ln36_49, i32 %tmp_354

]]></Node>
<StgValue><ssdm name="mul_1_5_2"/></StgValue>
</operation>

<operation id="2837" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1843 %tmp_407 = fadd i32 %mul_1_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="2838" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1844 %mul_1_6_1 = fmul i32 %select_ln36_57, i32 %tmp_370

]]></Node>
<StgValue><ssdm name="mul_1_6_1"/></StgValue>
</operation>

<operation id="2839" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1858 %mul_1_7 = fmul i32 %select_ln36_65, i32 %tmp_386

]]></Node>
<StgValue><ssdm name="mul_1_7"/></StgValue>
</operation>

<operation id="2840" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1899 %tmp_441 = fadd i32 %tmp_440, i32 %mul_2_11

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2841" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1964 %tmp_448 = fadd i32 %tmp_447, i32 %mul_2_1_4

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2842" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1976 %tmp_454 = fadd i32 %tmp_453, i32 %mul_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2843" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1988 %tmp_460 = fadd i32 %tmp_459, i32 %mul_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="2844" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1989 %mul_2_3_3 = fmul i32 %select_ln36_32, i32 %tmp_322

]]></Node>
<StgValue><ssdm name="mul_2_3_3"/></StgValue>
</operation>

<operation id="2845" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2000 %tmp_466 = fadd i32 %tmp_465, i32 %mul_2_4_1

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="2846" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2001 %mul_2_4_2 = fmul i32 %select_ln36_40, i32 %tmp_338

]]></Node>
<StgValue><ssdm name="mul_2_4_2"/></StgValue>
</operation>

<operation id="2847" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2012 %tmp_472 = fadd i32 %mul_2_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="2848" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2013 %mul_2_5_1 = fmul i32 %select_ln36_48, i32 %tmp_354

]]></Node>
<StgValue><ssdm name="mul_2_5_1"/></StgValue>
</operation>

<operation id="2849" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2025 %mul_2_6 = fmul i32 %select_ln36_56, i32 %tmp_370

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2850" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:170 %empty_557 = add i9 %empty, i9 53

]]></Node>
<StgValue><ssdm name="empty_557"/></StgValue>
</operation>

<operation id="2851" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:171 %p_cast64 = zext i9 %empty_557

]]></Node>
<StgValue><ssdm name="p_cast64"/></StgValue>
</operation>

<operation id="2852" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:172 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast64

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54"/></StgValue>
</operation>

<operation id="2853" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:236 %empty_579 = add i9 %empty, i9 76

]]></Node>
<StgValue><ssdm name="empty_579"/></StgValue>
</operation>

<operation id="2854" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:237 %p_cast86 = zext i9 %empty_579

]]></Node>
<StgValue><ssdm name="p_cast86"/></StgValue>
</operation>

<operation id="2855" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:238 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast86

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76"/></StgValue>
</operation>

<operation id="2856" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:305 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast64

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54"/></StgValue>
</operation>

<operation id="2857" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:327 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast86

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76"/></StgValue>
</operation>

<operation id="2858" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:491 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53"/></StgValue>
</operation>

<operation id="2859" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:492 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53"/></StgValue>
</operation>

<operation id="2860" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:512 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60"/></StgValue>
</operation>

<operation id="2861" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:513 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60"/></StgValue>
</operation>

<operation id="2862" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:514 %tmp_236 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="2863" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:536 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68"/></StgValue>
</operation>

<operation id="2864" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:537 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68"/></StgValue>
</operation>

<operation id="2865" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:538 %tmp_244 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="2866" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:560 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76"/></StgValue>
</operation>

<operation id="2867" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:561 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76"/></StgValue>
</operation>

<operation id="2868" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:174 %empty_646 = add i9 %empty_592, i9 53

]]></Node>
<StgValue><ssdm name="empty_646"/></StgValue>
</operation>

<operation id="2869" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:175 %p_cast144 = zext i9 %empty_646

]]></Node>
<StgValue><ssdm name="p_cast144"/></StgValue>
</operation>

<operation id="2870" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:176 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast144

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134"/></StgValue>
</operation>

<operation id="2871" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:243 %empty_669 = add i9 %empty_592, i9 76

]]></Node>
<StgValue><ssdm name="empty_669"/></StgValue>
</operation>

<operation id="2872" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:244 %p_cast167 = zext i9 %empty_669

]]></Node>
<StgValue><ssdm name="p_cast167"/></StgValue>
</operation>

<operation id="2873" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:245 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast167

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157"/></StgValue>
</operation>

<operation id="2874" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:311 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast144

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134"/></StgValue>
</operation>

<operation id="2875" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:334 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast167

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157"/></StgValue>
</operation>

<operation id="2876" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:551 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134"/></StgValue>
</operation>

<operation id="2877" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:552 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134"/></StgValue>
</operation>

<operation id="2878" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:579 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141"/></StgValue>
</operation>

<operation id="2879" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:580 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141"/></StgValue>
</operation>

<operation id="2880" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:581 %tmp_236_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_236_mid1"/></StgValue>
</operation>

<operation id="2881" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:582 %select_ln36_62 = select i1 %icmp_ln39, i32 %tmp_236_mid1, i32 %tmp_236

]]></Node>
<StgValue><ssdm name="select_ln36_62"/></StgValue>
</operation>

<operation id="2882" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:611 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149"/></StgValue>
</operation>

<operation id="2883" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:612 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149"/></StgValue>
</operation>

<operation id="2884" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:613 %tmp_244_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_244_mid1"/></StgValue>
</operation>

<operation id="2885" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:614 %select_ln36_70 = select i1 %icmp_ln39, i32 %tmp_244_mid1, i32 %tmp_244

]]></Node>
<StgValue><ssdm name="select_ln36_70"/></StgValue>
</operation>

<operation id="2886" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:643 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157"/></StgValue>
</operation>

<operation id="2887" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:644 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157"/></StgValue>
</operation>

<operation id="2888" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:930 %add_ln54_42 = add i11 %mul_ln54_6, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_42"/></StgValue>
</operation>

<operation id="2889" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:931 %zext_ln54_41 = zext i11 %add_ln54_42

]]></Node>
<StgValue><ssdm name="zext_ln54_41"/></StgValue>
</operation>

<operation id="2890" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:932 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_99 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_41

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_99"/></StgValue>
</operation>

<operation id="2891" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:945 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_108 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_41

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_108"/></StgValue>
</operation>

<operation id="2892" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:954 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_117 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_41

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_117"/></StgValue>
</operation>

<operation id="2893" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:984 %add_ln54_50 = add i11 %mul_ln54_5, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_50"/></StgValue>
</operation>

<operation id="2894" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:985 %zext_ln54_51 = zext i11 %add_ln54_50

]]></Node>
<StgValue><ssdm name="zext_ln54_51"/></StgValue>
</operation>

<operation id="2895" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:986 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_128 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_51

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_128"/></StgValue>
</operation>

<operation id="2896" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1001 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_137 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_51

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_137"/></StgValue>
</operation>

<operation id="2897" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1010 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_146 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_51

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_146"/></StgValue>
</operation>

<operation id="2898" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1022 %tmp_126 = fadd i32 %tmp_125, i32 %mul_16

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2899" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1284 %tmp_135 = fadd i32 %tmp_134, i32 %mul_130_4

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2900" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1301 %mul_130_7 = fmul i32 %select_ln36_18, i32 %tmp_290

]]></Node>
<StgValue><ssdm name="mul_130_7"/></StgValue>
</operation>

<operation id="2901" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1339 %tmp_144 = fadd i32 %tmp_143, i32 %mul_252_4

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2902" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1350 %mul_252_6 = fmul i32 %select_ln36_26, i32 %tmp_306

]]></Node>
<StgValue><ssdm name="mul_252_6"/></StgValue>
</operation>

<operation id="2903" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1388 %tmp_152 = fadd i32 %tmp_151, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2904" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1399 %mul_3_5 = fmul i32 %select_ln36_34, i32 %tmp_322

]]></Node>
<StgValue><ssdm name="mul_3_5"/></StgValue>
</operation>

<operation id="2905" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1401 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_345 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_186

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_345"/></StgValue>
</operation>

<operation id="2906" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1402 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_346 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_195

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_346"/></StgValue>
</operation>

<operation id="2907" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1403 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_347 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_204

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_347"/></StgValue>
</operation>

<operation id="2908" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1404 %tmp_324 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_345, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_346, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_347, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="2909" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1437 %tmp_160 = fadd i32 %tmp_159, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2910" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1448 %mul_4_4 = fmul i32 %select_ln36_42, i32 %tmp_338

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="2911" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1450 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_369 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_157

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_369"/></StgValue>
</operation>

<operation id="2912" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1451 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_370 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_166

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_370"/></StgValue>
</operation>

<operation id="2913" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1452 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_371 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_175

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_371"/></StgValue>
</operation>

<operation id="2914" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1453 %tmp_340 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_369, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_370, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_371, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="2915" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1486 %tmp_168 = fadd i32 %tmp_167, i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2916" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1497 %mul_5_3 = fmul i32 %select_ln36_50, i32 %tmp_354

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="2917" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1499 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_393 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_128

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_393"/></StgValue>
</operation>

<operation id="2918" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1500 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_394 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_137

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_394"/></StgValue>
</operation>

<operation id="2919" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1501 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_395 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_146

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_395"/></StgValue>
</operation>

<operation id="2920" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1535 %tmp_176 = fadd i32 %mul_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2921" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1546 %mul_6_2 = fmul i32 %select_ln36_58, i32 %tmp_370

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="2922" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1548 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_417 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_99

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_417"/></StgValue>
</operation>

<operation id="2923" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1549 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_418 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_108

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_418"/></StgValue>
</operation>

<operation id="2924" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1550 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_419 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_117

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_419"/></StgValue>
</operation>

<operation id="2925" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1589 %mul_7 = fmul i32 %select_ln36_65, i32 %tmp_384

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="2926" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1595 %mul_7_1 = fmul i32 %select_ln36_66, i32 %tmp_386

]]></Node>
<StgValue><ssdm name="mul_7_1"/></StgValue>
</operation>

<operation id="2927" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1704 %tmp_317 = fadd i32 %tmp_315, i32 %mul_1_11

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="2928" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1771 %tmp_335 = fadd i32 %tmp_333, i32 %mul_1_1_4

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="2929" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1785 %tmp_349 = fadd i32 %tmp_347, i32 %mul_1_2_3

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2930" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1801 %tmp_365 = fadd i32 %tmp_363, i32 %mul_1_3_3

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="2931" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1815 %tmp_379 = fadd i32 %tmp_377, i32 %mul_1_4_2

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="2932" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1829 %tmp_393 = fadd i32 %tmp_391, i32 %mul_1_5_1

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="2933" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1830 %mul_1_5_2 = fmul i32 %select_ln36_49, i32 %tmp_354

]]></Node>
<StgValue><ssdm name="mul_1_5_2"/></StgValue>
</operation>

<operation id="2934" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1843 %tmp_407 = fadd i32 %mul_1_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="2935" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1844 %mul_1_6_1 = fmul i32 %select_ln36_57, i32 %tmp_370

]]></Node>
<StgValue><ssdm name="mul_1_6_1"/></StgValue>
</operation>

<operation id="2936" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1858 %mul_1_7 = fmul i32 %select_ln36_65, i32 %tmp_386

]]></Node>
<StgValue><ssdm name="mul_1_7"/></StgValue>
</operation>

<operation id="2937" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1899 %tmp_441 = fadd i32 %tmp_440, i32 %mul_2_11

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2938" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1964 %tmp_448 = fadd i32 %tmp_447, i32 %mul_2_1_4

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2939" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1967 %mul_2_1_6 = fmul i32 %select_ln36_17, i32 %tmp_292

]]></Node>
<StgValue><ssdm name="mul_2_1_6"/></StgValue>
</operation>

<operation id="2940" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1976 %tmp_454 = fadd i32 %tmp_453, i32 %mul_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2941" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1979 %mul_2_2_5 = fmul i32 %select_ln36_25, i32 %tmp_308

]]></Node>
<StgValue><ssdm name="mul_2_2_5"/></StgValue>
</operation>

<operation id="2942" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1988 %tmp_460 = fadd i32 %tmp_459, i32 %mul_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="2943" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2000 %tmp_466 = fadd i32 %tmp_465, i32 %mul_2_4_1

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="2944" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2012 %tmp_472 = fadd i32 %mul_2_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="2945" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2013 %mul_2_5_1 = fmul i32 %select_ln36_48, i32 %tmp_354

]]></Node>
<StgValue><ssdm name="mul_2_5_1"/></StgValue>
</operation>

<operation id="2946" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2025 %mul_2_6 = fmul i32 %select_ln36_56, i32 %tmp_370

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2947" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:194 %empty_565 = add i9 %empty, i9 61

]]></Node>
<StgValue><ssdm name="empty_565"/></StgValue>
</operation>

<operation id="2948" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:195 %p_cast72 = zext i9 %empty_565

]]></Node>
<StgValue><ssdm name="p_cast72"/></StgValue>
</operation>

<operation id="2949" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:196 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62"/></StgValue>
</operation>

<operation id="2950" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:218 %empty_573 = add i9 %empty, i9 69

]]></Node>
<StgValue><ssdm name="empty_573"/></StgValue>
</operation>

<operation id="2951" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:219 %p_cast80 = zext i9 %empty_573

]]></Node>
<StgValue><ssdm name="p_cast80"/></StgValue>
</operation>

<operation id="2952" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:220 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast80

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70"/></StgValue>
</operation>

<operation id="2953" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:313 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62"/></StgValue>
</operation>

<operation id="2954" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:321 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast80

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70"/></StgValue>
</operation>

<operation id="2955" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:491 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53"/></StgValue>
</operation>

<operation id="2956" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:492 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53"/></StgValue>
</operation>

<operation id="2957" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:493 %tmp_229 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2958" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:515 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61"/></StgValue>
</operation>

<operation id="2959" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:516 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61"/></StgValue>
</operation>

<operation id="2960" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:539 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69"/></StgValue>
</operation>

<operation id="2961" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:540 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69"/></StgValue>
</operation>

<operation id="2962" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:560 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76"/></StgValue>
</operation>

<operation id="2963" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:561 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76"/></StgValue>
</operation>

<operation id="2964" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:562 %tmp_252 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="2965" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:198 %empty_654 = add i9 %empty_592, i9 61

]]></Node>
<StgValue><ssdm name="empty_654"/></StgValue>
</operation>

<operation id="2966" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:199 %p_cast152 = zext i9 %empty_654

]]></Node>
<StgValue><ssdm name="p_cast152"/></StgValue>
</operation>

<operation id="2967" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:200 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast152

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142"/></StgValue>
</operation>

<operation id="2968" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:222 %empty_662 = add i9 %empty_592, i9 69

]]></Node>
<StgValue><ssdm name="empty_662"/></StgValue>
</operation>

<operation id="2969" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:223 %p_cast160 = zext i9 %empty_662

]]></Node>
<StgValue><ssdm name="p_cast160"/></StgValue>
</operation>

<operation id="2970" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:224 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast160

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150"/></StgValue>
</operation>

<operation id="2971" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:319 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast152

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142"/></StgValue>
</operation>

<operation id="2972" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:327 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast160

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150"/></StgValue>
</operation>

<operation id="2973" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:551 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134"/></StgValue>
</operation>

<operation id="2974" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:552 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134"/></StgValue>
</operation>

<operation id="2975" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:553 %tmp_229_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_229_mid1"/></StgValue>
</operation>

<operation id="2976" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:554 %select_ln36_55 = select i1 %icmp_ln39, i32 %tmp_229_mid1, i32 %tmp_229

]]></Node>
<StgValue><ssdm name="select_ln36_55"/></StgValue>
</operation>

<operation id="2977" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:583 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142"/></StgValue>
</operation>

<operation id="2978" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:584 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142"/></StgValue>
</operation>

<operation id="2979" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:615 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150"/></StgValue>
</operation>

<operation id="2980" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:616 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150"/></StgValue>
</operation>

<operation id="2981" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:643 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157"/></StgValue>
</operation>

<operation id="2982" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:644 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157"/></StgValue>
</operation>

<operation id="2983" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:645 %tmp_252_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_252_mid1"/></StgValue>
</operation>

<operation id="2984" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:646 %select_ln36_78 = select i1 %icmp_ln39, i32 %tmp_252_mid1, i32 %tmp_252

]]></Node>
<StgValue><ssdm name="select_ln36_78"/></StgValue>
</operation>

<operation id="2985" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:875 %add_ln54_34 = add i11 %mul_ln54_7, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_34"/></StgValue>
</operation>

<operation id="2986" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:876 %zext_ln54_31 = zext i11 %add_ln54_34

]]></Node>
<StgValue><ssdm name="zext_ln54_31"/></StgValue>
</operation>

<operation id="2987" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:877 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_70 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_31

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_70"/></StgValue>
</operation>

<operation id="2988" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:888 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_79 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_31

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_79"/></StgValue>
</operation>

<operation id="2989" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:897 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_88 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_31

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_88"/></StgValue>
</operation>

<operation id="2990" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1079 %tmp_127 = fadd i32 %tmp_126, i32 %mul_17

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2991" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1284 %tmp_135 = fadd i32 %tmp_134, i32 %mul_130_4

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2992" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1339 %tmp_144 = fadd i32 %tmp_143, i32 %mul_252_4

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2993" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1350 %mul_252_6 = fmul i32 %select_ln36_26, i32 %tmp_306

]]></Node>
<StgValue><ssdm name="mul_252_6"/></StgValue>
</operation>

<operation id="2994" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1388 %tmp_152 = fadd i32 %tmp_151, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2995" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1399 %mul_3_5 = fmul i32 %select_ln36_34, i32 %tmp_322

]]></Node>
<StgValue><ssdm name="mul_3_5"/></StgValue>
</operation>

<operation id="2996" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1437 %tmp_160 = fadd i32 %tmp_159, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2997" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1448 %mul_4_4 = fmul i32 %select_ln36_42, i32 %tmp_338

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="2998" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1486 %tmp_168 = fadd i32 %tmp_167, i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2999" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1497 %mul_5_3 = fmul i32 %select_ln36_50, i32 %tmp_354

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="3000" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1499 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_393 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_128

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_393"/></StgValue>
</operation>

<operation id="3001" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1500 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_394 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_137

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_394"/></StgValue>
</operation>

<operation id="3002" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1501 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_395 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_146

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_395"/></StgValue>
</operation>

<operation id="3003" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1502 %tmp_356 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_393, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_394, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_395, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="3004" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1535 %tmp_176 = fadd i32 %mul_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="3005" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1546 %mul_6_2 = fmul i32 %select_ln36_58, i32 %tmp_370

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="3006" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1548 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_417 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_99

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_417"/></StgValue>
</operation>

<operation id="3007" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1549 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_418 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_108

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_418"/></StgValue>
</operation>

<operation id="3008" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1550 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_419 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_117

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_419"/></StgValue>
</operation>

<operation id="3009" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1551 %tmp_372 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_417, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_418, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_419, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="3010" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1589 %mul_7 = fmul i32 %select_ln36_65, i32 %tmp_384

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="3011" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1595 %mul_7_1 = fmul i32 %select_ln36_66, i32 %tmp_386

]]></Node>
<StgValue><ssdm name="mul_7_1"/></StgValue>
</operation>

<operation id="3012" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1597 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_441 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_70

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_441"/></StgValue>
</operation>

<operation id="3013" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1598 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_442 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_79

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_442"/></StgValue>
</operation>

<operation id="3014" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1599 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_443 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_88

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_443"/></StgValue>
</operation>

<operation id="3015" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1704 %tmp_317 = fadd i32 %tmp_315, i32 %mul_1_11

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="3016" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="11" op_0_bw="9">
<![CDATA[
for.inc66:1713 %zext_ln54_100 = zext i9 %urem_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_100"/></StgValue>
</operation>

<operation id="3017" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1714 %add_ln54_90 = add i11 %mul_ln54, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_90"/></StgValue>
</operation>

<operation id="3018" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1715 %zext_ln54_101 = zext i11 %add_ln54_90

]]></Node>
<StgValue><ssdm name="zext_ln54_101"/></StgValue>
</operation>

<operation id="3019" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1716 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_489 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_101

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_489"/></StgValue>
</operation>

<operation id="3020" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1741 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_498 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_101

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_498"/></StgValue>
</operation>

<operation id="3021" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1750 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_507 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_101

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_507"/></StgValue>
</operation>

<operation id="3022" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1771 %tmp_335 = fadd i32 %tmp_333, i32 %mul_1_1_4

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="3023" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1776 %mul_1_1_7 = fmul i32 %select_ln36_18, i32 %tmp_292

]]></Node>
<StgValue><ssdm name="mul_1_1_7"/></StgValue>
</operation>

<operation id="3024" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1790 %mul_1_2_6 = fmul i32 %select_ln36_26, i32 %tmp_308

]]></Node>
<StgValue><ssdm name="mul_1_2_6"/></StgValue>
</operation>

<operation id="3025" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1801 %tmp_365 = fadd i32 %tmp_363, i32 %mul_1_3_3

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="3026" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1804 %mul_1_3_5 = fmul i32 %select_ln36_34, i32 %tmp_324

]]></Node>
<StgValue><ssdm name="mul_1_3_5"/></StgValue>
</operation>

<operation id="3027" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1815 %tmp_379 = fadd i32 %tmp_377, i32 %mul_1_4_2

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="3028" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1829 %tmp_393 = fadd i32 %tmp_391, i32 %mul_1_5_1

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="3029" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1843 %tmp_407 = fadd i32 %mul_1_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="3030" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1858 %mul_1_7 = fmul i32 %select_ln36_65, i32 %tmp_386

]]></Node>
<StgValue><ssdm name="mul_1_7"/></StgValue>
</operation>

<operation id="3031" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1901 %tmp_442 = fadd i32 %tmp_441, i32 %mul_2_12

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="3032" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1964 %tmp_448 = fadd i32 %tmp_447, i32 %mul_2_1_4

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="3033" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1967 %mul_2_1_6 = fmul i32 %select_ln36_17, i32 %tmp_292

]]></Node>
<StgValue><ssdm name="mul_2_1_6"/></StgValue>
</operation>

<operation id="3034" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1976 %tmp_454 = fadd i32 %tmp_453, i32 %mul_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="3035" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1979 %mul_2_2_5 = fmul i32 %select_ln36_25, i32 %tmp_308

]]></Node>
<StgValue><ssdm name="mul_2_2_5"/></StgValue>
</operation>

<operation id="3036" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1990 %tmp_461 = fadd i32 %tmp_460, i32 %mul_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="3037" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1991 %mul_2_3_4 = fmul i32 %select_ln36_33, i32 %tmp_324

]]></Node>
<StgValue><ssdm name="mul_2_3_4"/></StgValue>
</operation>

<operation id="3038" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2002 %tmp_467 = fadd i32 %tmp_466, i32 %mul_2_4_2

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="3039" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2003 %mul_2_4_3 = fmul i32 %select_ln36_41, i32 %tmp_340

]]></Node>
<StgValue><ssdm name="mul_2_4_3"/></StgValue>
</operation>

<operation id="3040" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2014 %tmp_473 = fadd i32 %tmp_472, i32 %mul_2_5_1

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="3041" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2026 %tmp_479 = fadd i32 %mul_2_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="3042" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2067 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_543 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_489

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_543"/></StgValue>
</operation>

<operation id="3043" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2068 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_544 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_498

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_544"/></StgValue>
</operation>

<operation id="3044" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2069 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_545 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_507

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_545"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="3045" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:197 %empty_566 = add i9 %empty, i9 62

]]></Node>
<StgValue><ssdm name="empty_566"/></StgValue>
</operation>

<operation id="3046" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:198 %p_cast73 = zext i9 %empty_566

]]></Node>
<StgValue><ssdm name="p_cast73"/></StgValue>
</operation>

<operation id="3047" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:199 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63"/></StgValue>
</operation>

<operation id="3048" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:239 %empty_580 = add i9 %empty, i9 77

]]></Node>
<StgValue><ssdm name="empty_580"/></StgValue>
</operation>

<operation id="3049" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:240 %p_cast87 = zext i9 %empty_580

]]></Node>
<StgValue><ssdm name="p_cast87"/></StgValue>
</operation>

<operation id="3050" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:241 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77"/></StgValue>
</operation>

<operation id="3051" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:314 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63"/></StgValue>
</operation>

<operation id="3052" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:328 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77"/></StgValue>
</operation>

<operation id="3053" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:515 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61"/></StgValue>
</operation>

<operation id="3054" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:516 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61"/></StgValue>
</operation>

<operation id="3055" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:517 %tmp_237 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="3056" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:518 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62"/></StgValue>
</operation>

<operation id="3057" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:519 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62"/></StgValue>
</operation>

<operation id="3058" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:539 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69"/></StgValue>
</operation>

<operation id="3059" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:540 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69"/></StgValue>
</operation>

<operation id="3060" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:541 %tmp_245 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="3061" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:563 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77"/></StgValue>
</operation>

<operation id="3062" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:564 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77"/></StgValue>
</operation>

<operation id="3063" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:201 %empty_655 = add i9 %empty_592, i9 62

]]></Node>
<StgValue><ssdm name="empty_655"/></StgValue>
</operation>

<operation id="3064" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:202 %p_cast153 = zext i9 %empty_655

]]></Node>
<StgValue><ssdm name="p_cast153"/></StgValue>
</operation>

<operation id="3065" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:203 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast153

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143"/></StgValue>
</operation>

<operation id="3066" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:246 %empty_670 = add i9 %empty_592, i9 77

]]></Node>
<StgValue><ssdm name="empty_670"/></StgValue>
</operation>

<operation id="3067" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:247 %p_cast168 = zext i9 %empty_670

]]></Node>
<StgValue><ssdm name="p_cast168"/></StgValue>
</operation>

<operation id="3068" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:248 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast168

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158"/></StgValue>
</operation>

<operation id="3069" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:320 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast153

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143"/></StgValue>
</operation>

<operation id="3070" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:335 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast168

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158"/></StgValue>
</operation>

<operation id="3071" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:583 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142"/></StgValue>
</operation>

<operation id="3072" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:584 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142"/></StgValue>
</operation>

<operation id="3073" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:585 %tmp_237_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_237_mid1"/></StgValue>
</operation>

<operation id="3074" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:586 %select_ln36_63 = select i1 %icmp_ln39, i32 %tmp_237_mid1, i32 %tmp_237

]]></Node>
<StgValue><ssdm name="select_ln36_63"/></StgValue>
</operation>

<operation id="3075" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:587 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143"/></StgValue>
</operation>

<operation id="3076" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:588 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143"/></StgValue>
</operation>

<operation id="3077" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:615 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150"/></StgValue>
</operation>

<operation id="3078" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:616 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150"/></StgValue>
</operation>

<operation id="3079" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:617 %tmp_245_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_245_mid1"/></StgValue>
</operation>

<operation id="3080" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:618 %select_ln36_71 = select i1 %icmp_ln39, i32 %tmp_245_mid1, i32 %tmp_245

]]></Node>
<StgValue><ssdm name="select_ln36_71"/></StgValue>
</operation>

<operation id="3081" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:647 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158"/></StgValue>
</operation>

<operation id="3082" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:648 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158"/></StgValue>
</operation>

<operation id="3083" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:746 %add_ln54_17 = add i11 %mul_ln39, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_17"/></StgValue>
</operation>

<operation id="3084" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:747 %zext_ln54_11 = zext i11 %add_ln54_17

]]></Node>
<StgValue><ssdm name="zext_ln54_11"/></StgValue>
</operation>

<operation id="3085" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:748 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_11"/></StgValue>
</operation>

<operation id="3086" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:757 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_20 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_20"/></StgValue>
</operation>

<operation id="3087" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:766 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_29 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_29"/></StgValue>
</operation>

<operation id="3088" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:814 %add_ln54_26 = add i11 %mul_ln39, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_26"/></StgValue>
</operation>

<operation id="3089" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:815 %zext_ln54_21 = zext i11 %add_ln54_26

]]></Node>
<StgValue><ssdm name="zext_ln54_21"/></StgValue>
</operation>

<operation id="3090" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:816 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_41 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_21

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_41"/></StgValue>
</operation>

<operation id="3091" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:825 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_50 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_21

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_50"/></StgValue>
</operation>

<operation id="3092" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:834 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_59 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_21

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_59"/></StgValue>
</operation>

<operation id="3093" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1079 %tmp_127 = fadd i32 %tmp_126, i32 %mul_17

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="3094" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1290 %tmp_136 = fadd i32 %tmp_135, i32 %mul_130_5

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3095" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1339 %tmp_144 = fadd i32 %tmp_143, i32 %mul_252_4

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="3096" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1388 %tmp_152 = fadd i32 %tmp_151, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="3097" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1437 %tmp_160 = fadd i32 %tmp_159, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="3098" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1448 %mul_4_4 = fmul i32 %select_ln36_42, i32 %tmp_338

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="3099" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1497 %mul_5_3 = fmul i32 %select_ln36_50, i32 %tmp_354

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="3100" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1546 %mul_6_2 = fmul i32 %select_ln36_58, i32 %tmp_370

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="3101" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1590 %tmp_272 = fadd i32 %mul_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="3102" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1597 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_441 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_70

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_441"/></StgValue>
</operation>

<operation id="3103" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1598 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_442 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_79

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_442"/></StgValue>
</operation>

<operation id="3104" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1599 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_443 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_88

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_443"/></StgValue>
</operation>

<operation id="3105" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1600 %tmp_388 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_441, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_442, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_443, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="3106" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1640 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_462 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_11

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_462"/></StgValue>
</operation>

<operation id="3107" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1641 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_463 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_20

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_463"/></StgValue>
</operation>

<operation id="3108" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1642 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_464 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_29

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_464"/></StgValue>
</operation>

<operation id="3109" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1646 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_465 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_41

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_465"/></StgValue>
</operation>

<operation id="3110" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1647 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_466 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_50

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_466"/></StgValue>
</operation>

<operation id="3111" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1648 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_467 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_59

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_467"/></StgValue>
</operation>

<operation id="3112" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1706 %tmp_319 = fadd i32 %tmp_317, i32 %mul_1_12

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="3113" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1771 %tmp_335 = fadd i32 %tmp_333, i32 %mul_1_1_4

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="3114" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1776 %mul_1_1_7 = fmul i32 %select_ln36_18, i32 %tmp_292

]]></Node>
<StgValue><ssdm name="mul_1_1_7"/></StgValue>
</operation>

<operation id="3115" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1787 %tmp_351 = fadd i32 %tmp_349, i32 %mul_1_2_4

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="3116" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1790 %mul_1_2_6 = fmul i32 %select_ln36_26, i32 %tmp_308

]]></Node>
<StgValue><ssdm name="mul_1_2_6"/></StgValue>
</operation>

<operation id="3117" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1801 %tmp_365 = fadd i32 %tmp_363, i32 %mul_1_3_3

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="3118" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1804 %mul_1_3_5 = fmul i32 %select_ln36_34, i32 %tmp_324

]]></Node>
<StgValue><ssdm name="mul_1_3_5"/></StgValue>
</operation>

<operation id="3119" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1815 %tmp_379 = fadd i32 %tmp_377, i32 %mul_1_4_2

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="3120" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1818 %mul_1_4_4 = fmul i32 %select_ln36_42, i32 %tmp_340

]]></Node>
<StgValue><ssdm name="mul_1_4_4"/></StgValue>
</operation>

<operation id="3121" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1829 %tmp_393 = fadd i32 %tmp_391, i32 %mul_1_5_1

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="3122" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1832 %mul_1_5_3 = fmul i32 %select_ln36_50, i32 %tmp_356

]]></Node>
<StgValue><ssdm name="mul_1_5_3"/></StgValue>
</operation>

<operation id="3123" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1846 %mul_1_6_2 = fmul i32 %select_ln36_58, i32 %tmp_372

]]></Node>
<StgValue><ssdm name="mul_1_6_2"/></StgValue>
</operation>

<operation id="3124" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1859 %tmp_421 = fadd i32 %mul_1_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="3125" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1901 %tmp_442 = fadd i32 %tmp_441, i32 %mul_2_12

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="3126" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1964 %tmp_448 = fadd i32 %tmp_447, i32 %mul_2_1_4

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="3127" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1967 %mul_2_1_6 = fmul i32 %select_ln36_17, i32 %tmp_292

]]></Node>
<StgValue><ssdm name="mul_2_1_6"/></StgValue>
</operation>

<operation id="3128" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1978 %tmp_455 = fadd i32 %tmp_454, i32 %mul_2_2_4

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="3129" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1979 %mul_2_2_5 = fmul i32 %select_ln36_25, i32 %tmp_308

]]></Node>
<StgValue><ssdm name="mul_2_2_5"/></StgValue>
</operation>

<operation id="3130" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1990 %tmp_461 = fadd i32 %tmp_460, i32 %mul_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="3131" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1991 %mul_2_3_4 = fmul i32 %select_ln36_33, i32 %tmp_324

]]></Node>
<StgValue><ssdm name="mul_2_3_4"/></StgValue>
</operation>

<operation id="3132" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2002 %tmp_467 = fadd i32 %tmp_466, i32 %mul_2_4_2

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="3133" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2003 %mul_2_4_3 = fmul i32 %select_ln36_41, i32 %tmp_340

]]></Node>
<StgValue><ssdm name="mul_2_4_3"/></StgValue>
</operation>

<operation id="3134" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2014 %tmp_473 = fadd i32 %tmp_472, i32 %mul_2_5_1

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="3135" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2015 %mul_2_5_2 = fmul i32 %select_ln36_49, i32 %tmp_356

]]></Node>
<StgValue><ssdm name="mul_2_5_2"/></StgValue>
</operation>

<operation id="3136" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2026 %tmp_479 = fadd i32 %mul_2_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="3137" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2027 %mul_2_6_1 = fmul i32 %select_ln36_57, i32 %tmp_372

]]></Node>
<StgValue><ssdm name="mul_2_6_1"/></StgValue>
</operation>

<operation id="3138" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2067 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_543 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_489

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_543"/></StgValue>
</operation>

<operation id="3139" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2068 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_544 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_498

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_544"/></StgValue>
</operation>

<operation id="3140" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2069 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_545 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_507

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_545"/></StgValue>
</operation>

<operation id="3141" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2070 %tmp_501 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_543, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_544, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_545, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="3142" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:221 %empty_574 = add i9 %empty, i9 70

]]></Node>
<StgValue><ssdm name="empty_574"/></StgValue>
</operation>

<operation id="3143" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:222 %p_cast81 = zext i9 %empty_574

]]></Node>
<StgValue><ssdm name="p_cast81"/></StgValue>
</operation>

<operation id="3144" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:223 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast81

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71"/></StgValue>
</operation>

<operation id="3145" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:242 %empty_581 = add i9 %empty, i9 78

]]></Node>
<StgValue><ssdm name="empty_581"/></StgValue>
</operation>

<operation id="3146" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:243 %p_cast88 = zext i9 %empty_581

]]></Node>
<StgValue><ssdm name="p_cast88"/></StgValue>
</operation>

<operation id="3147" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:244 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast88

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78"/></StgValue>
</operation>

<operation id="3148" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:322 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast81

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71"/></StgValue>
</operation>

<operation id="3149" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:329 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast88

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78"/></StgValue>
</operation>

<operation id="3150" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:518 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62"/></StgValue>
</operation>

<operation id="3151" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:519 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62"/></StgValue>
</operation>

<operation id="3152" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:520 %tmp_238 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="3153" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:542 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70"/></StgValue>
</operation>

<operation id="3154" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:543 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70"/></StgValue>
</operation>

<operation id="3155" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:563 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77"/></StgValue>
</operation>

<operation id="3156" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:564 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77"/></StgValue>
</operation>

<operation id="3157" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:565 %tmp_253 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="3158" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:566 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78"/></StgValue>
</operation>

<operation id="3159" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:567 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78"/></StgValue>
</operation>

<operation id="3160" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:225 %empty_663 = add i9 %empty_592, i9 70

]]></Node>
<StgValue><ssdm name="empty_663"/></StgValue>
</operation>

<operation id="3161" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:226 %p_cast161 = zext i9 %empty_663

]]></Node>
<StgValue><ssdm name="p_cast161"/></StgValue>
</operation>

<operation id="3162" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:227 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast161

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151"/></StgValue>
</operation>

<operation id="3163" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:249 %empty_671 = add i9 %empty_592, i9 78

]]></Node>
<StgValue><ssdm name="empty_671"/></StgValue>
</operation>

<operation id="3164" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:250 %p_cast169 = zext i9 %empty_671

]]></Node>
<StgValue><ssdm name="p_cast169"/></StgValue>
</operation>

<operation id="3165" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:251 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast169

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159"/></StgValue>
</operation>

<operation id="3166" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:328 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast161

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151"/></StgValue>
</operation>

<operation id="3167" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:336 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast169

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159"/></StgValue>
</operation>

<operation id="3168" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:587 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143"/></StgValue>
</operation>

<operation id="3169" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:588 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143"/></StgValue>
</operation>

<operation id="3170" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:589 %tmp_238_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_238_mid1"/></StgValue>
</operation>

<operation id="3171" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:590 %select_ln36_64 = select i1 %icmp_ln39, i32 %tmp_238_mid1, i32 %tmp_238

]]></Node>
<StgValue><ssdm name="select_ln36_64"/></StgValue>
</operation>

<operation id="3172" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:619 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151"/></StgValue>
</operation>

<operation id="3173" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:620 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151"/></StgValue>
</operation>

<operation id="3174" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:647 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158"/></StgValue>
</operation>

<operation id="3175" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:648 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158"/></StgValue>
</operation>

<operation id="3176" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:649 %tmp_253_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_253_mid1"/></StgValue>
</operation>

<operation id="3177" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:650 %select_ln36_79 = select i1 %icmp_ln39, i32 %tmp_253_mid1, i32 %tmp_253

]]></Node>
<StgValue><ssdm name="select_ln36_79"/></StgValue>
</operation>

<operation id="3178" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:651 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159"/></StgValue>
</operation>

<operation id="3179" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:652 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159"/></StgValue>
</operation>

<operation id="3180" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1079 %tmp_127 = fadd i32 %tmp_126, i32 %mul_17

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="3181" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1149 %add_ln54_75 = add i11 %mul_ln54_3, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_75"/></StgValue>
</operation>

<operation id="3182" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1150 %zext_ln54_82 = zext i11 %add_ln54_75

]]></Node>
<StgValue><ssdm name="zext_ln54_82"/></StgValue>
</operation>

<operation id="3183" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1151 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_216 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_82

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_216"/></StgValue>
</operation>

<operation id="3184" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1170 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_225 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_82

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_225"/></StgValue>
</operation>

<operation id="3185" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1179 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_234 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_82

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_234"/></StgValue>
</operation>

<operation id="3186" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1203 %add_ln54_83 = add i11 %mul_ln54_2, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_83"/></StgValue>
</operation>

<operation id="3187" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1204 %zext_ln54_92 = zext i11 %add_ln54_83

]]></Node>
<StgValue><ssdm name="zext_ln54_92"/></StgValue>
</operation>

<operation id="3188" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1205 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_245 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_92

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_245"/></StgValue>
</operation>

<operation id="3189" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1226 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_254 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_92

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_254"/></StgValue>
</operation>

<operation id="3190" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1235 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_263 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_92

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_263"/></StgValue>
</operation>

<operation id="3191" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1290 %tmp_136 = fadd i32 %tmp_135, i32 %mul_130_5

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3192" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1307 %mul_130_8 = fmul i32 %select_ln36_19, i32 %tmp_292

]]></Node>
<StgValue><ssdm name="mul_130_8"/></StgValue>
</operation>

<operation id="3193" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1339 %tmp_144 = fadd i32 %tmp_143, i32 %mul_252_4

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="3194" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1358 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_324 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_245

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_324"/></StgValue>
</operation>

<operation id="3195" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1359 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_325 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_254

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_325"/></StgValue>
</operation>

<operation id="3196" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1360 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_326 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_263

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_326"/></StgValue>
</operation>

<operation id="3197" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1407 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_348 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_216

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_348"/></StgValue>
</operation>

<operation id="3198" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1408 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_349 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_225

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_349"/></StgValue>
</operation>

<operation id="3199" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1409 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_350 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_234

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_350"/></StgValue>
</operation>

<operation id="3200" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1492 %tmp_169 = fadd i32 %tmp_168, i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="3201" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1541 %tmp_177 = fadd i32 %tmp_176, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="3202" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1590 %tmp_272 = fadd i32 %mul_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="3203" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1640 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_462 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_11

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_462"/></StgValue>
</operation>

<operation id="3204" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1641 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_463 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_20

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_463"/></StgValue>
</operation>

<operation id="3205" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1642 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_464 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_29

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_464"/></StgValue>
</operation>

<operation id="3206" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1643 %tmp_402 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_462, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_463, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_464, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="3207" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1646 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_465 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_41

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_465"/></StgValue>
</operation>

<operation id="3208" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1647 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_466 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_50

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_466"/></StgValue>
</operation>

<operation id="3209" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1648 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_467 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_59

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_467"/></StgValue>
</operation>

<operation id="3210" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1649 %tmp_404 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_465, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_466, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_467, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="3211" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1706 %tmp_319 = fadd i32 %tmp_317, i32 %mul_1_12

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="3212" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1773 %tmp_337 = fadd i32 %tmp_335, i32 %mul_1_1_5

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="3213" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1776 %mul_1_1_7 = fmul i32 %select_ln36_18, i32 %tmp_292

]]></Node>
<StgValue><ssdm name="mul_1_1_7"/></StgValue>
</operation>

<operation id="3214" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1787 %tmp_351 = fadd i32 %tmp_349, i32 %mul_1_2_4

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="3215" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1790 %mul_1_2_6 = fmul i32 %select_ln36_26, i32 %tmp_308

]]></Node>
<StgValue><ssdm name="mul_1_2_6"/></StgValue>
</operation>

<operation id="3216" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1801 %tmp_365 = fadd i32 %tmp_363, i32 %mul_1_3_3

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="3217" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1804 %mul_1_3_5 = fmul i32 %select_ln36_34, i32 %tmp_324

]]></Node>
<StgValue><ssdm name="mul_1_3_5"/></StgValue>
</operation>

<operation id="3218" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1818 %mul_1_4_4 = fmul i32 %select_ln36_42, i32 %tmp_340

]]></Node>
<StgValue><ssdm name="mul_1_4_4"/></StgValue>
</operation>

<operation id="3219" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1831 %tmp_395 = fadd i32 %tmp_393, i32 %mul_1_5_2

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="3220" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1832 %mul_1_5_3 = fmul i32 %select_ln36_50, i32 %tmp_356

]]></Node>
<StgValue><ssdm name="mul_1_5_3"/></StgValue>
</operation>

<operation id="3221" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1845 %tmp_409 = fadd i32 %tmp_407, i32 %mul_1_6_1

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="3222" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1846 %mul_1_6_2 = fmul i32 %select_ln36_58, i32 %tmp_372

]]></Node>
<StgValue><ssdm name="mul_1_6_2"/></StgValue>
</operation>

<operation id="3223" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1859 %tmp_421 = fadd i32 %mul_1_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="3224" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1860 %mul_1_7_1 = fmul i32 %select_ln36_66, i32 %tmp_388

]]></Node>
<StgValue><ssdm name="mul_1_7_1"/></StgValue>
</operation>

<operation id="3225" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1901 %tmp_442 = fadd i32 %tmp_441, i32 %mul_2_12

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="3226" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1966 %tmp_449 = fadd i32 %tmp_448, i32 %mul_2_1_5

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="3227" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1978 %tmp_455 = fadd i32 %tmp_454, i32 %mul_2_2_4

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="3228" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1990 %tmp_461 = fadd i32 %tmp_460, i32 %mul_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="3229" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1991 %mul_2_3_4 = fmul i32 %select_ln36_33, i32 %tmp_324

]]></Node>
<StgValue><ssdm name="mul_2_3_4"/></StgValue>
</operation>

<operation id="3230" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2002 %tmp_467 = fadd i32 %tmp_466, i32 %mul_2_4_2

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="3231" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2003 %mul_2_4_3 = fmul i32 %select_ln36_41, i32 %tmp_340

]]></Node>
<StgValue><ssdm name="mul_2_4_3"/></StgValue>
</operation>

<operation id="3232" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2014 %tmp_473 = fadd i32 %tmp_472, i32 %mul_2_5_1

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="3233" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2015 %mul_2_5_2 = fmul i32 %select_ln36_49, i32 %tmp_356

]]></Node>
<StgValue><ssdm name="mul_2_5_2"/></StgValue>
</operation>

<operation id="3234" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2026 %tmp_479 = fadd i32 %mul_2_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="3235" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2027 %mul_2_6_1 = fmul i32 %select_ln36_57, i32 %tmp_372

]]></Node>
<StgValue><ssdm name="mul_2_6_1"/></StgValue>
</operation>

<operation id="3236" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2039 %mul_2_7 = fmul i32 %select_ln36_65, i32 %tmp_388

]]></Node>
<StgValue><ssdm name="mul_2_7"/></StgValue>
</operation>

<operation id="3237" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2071 %mul_1_15 = fmul i32 %select_ln36_10, i32 %tmp_501

]]></Node>
<StgValue><ssdm name="mul_1_15"/></StgValue>
</operation>

<operation id="3238" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2073 %mul_2_14 = fmul i32 %select_ln36_9, i32 %tmp_501

]]></Node>
<StgValue><ssdm name="mul_2_14"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="3239" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:224 %empty_575 = add i9 %empty, i9 71

]]></Node>
<StgValue><ssdm name="empty_575"/></StgValue>
</operation>

<operation id="3240" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:225 %p_cast82 = zext i9 %empty_575

]]></Node>
<StgValue><ssdm name="p_cast82"/></StgValue>
</operation>

<operation id="3241" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:226 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast82

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72"/></StgValue>
</operation>

<operation id="3242" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:245 %empty_582 = add i9 %empty, i9 79

]]></Node>
<StgValue><ssdm name="empty_582"/></StgValue>
</operation>

<operation id="3243" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:246 %p_cast89 = zext i9 %empty_582

]]></Node>
<StgValue><ssdm name="p_cast89"/></StgValue>
</operation>

<operation id="3244" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:247 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast89

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79"/></StgValue>
</operation>

<operation id="3245" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:323 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast82

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72"/></StgValue>
</operation>

<operation id="3246" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:330 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast89

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79"/></StgValue>
</operation>

<operation id="3247" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:542 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70"/></StgValue>
</operation>

<operation id="3248" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:543 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70"/></StgValue>
</operation>

<operation id="3249" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:544 %tmp_246 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="3250" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:545 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71"/></StgValue>
</operation>

<operation id="3251" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:546 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71"/></StgValue>
</operation>

<operation id="3252" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:566 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78"/></StgValue>
</operation>

<operation id="3253" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:567 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78"/></StgValue>
</operation>

<operation id="3254" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:568 %tmp_254 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="3255" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:569 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79"/></StgValue>
</operation>

<operation id="3256" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:570 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79"/></StgValue>
</operation>

<operation id="3257" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:228 %empty_664 = add i9 %empty_592, i9 71

]]></Node>
<StgValue><ssdm name="empty_664"/></StgValue>
</operation>

<operation id="3258" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:229 %p_cast162 = zext i9 %empty_664

]]></Node>
<StgValue><ssdm name="p_cast162"/></StgValue>
</operation>

<operation id="3259" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:230 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast162

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152"/></StgValue>
</operation>

<operation id="3260" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:252 %empty_672 = add i9 %empty_592, i9 79

]]></Node>
<StgValue><ssdm name="empty_672"/></StgValue>
</operation>

<operation id="3261" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:253 %p_cast170 = zext i9 %empty_672

]]></Node>
<StgValue><ssdm name="p_cast170"/></StgValue>
</operation>

<operation id="3262" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:254 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast170

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160"/></StgValue>
</operation>

<operation id="3263" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:329 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast162

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152"/></StgValue>
</operation>

<operation id="3264" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:337 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast170

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160"/></StgValue>
</operation>

<operation id="3265" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:619 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151"/></StgValue>
</operation>

<operation id="3266" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:620 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151"/></StgValue>
</operation>

<operation id="3267" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:621 %tmp_246_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_246_mid1"/></StgValue>
</operation>

<operation id="3268" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:622 %select_ln36_72 = select i1 %icmp_ln39, i32 %tmp_246_mid1, i32 %tmp_246

]]></Node>
<StgValue><ssdm name="select_ln36_72"/></StgValue>
</operation>

<operation id="3269" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:623 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152"/></StgValue>
</operation>

<operation id="3270" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:624 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152"/></StgValue>
</operation>

<operation id="3271" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:651 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159"/></StgValue>
</operation>

<operation id="3272" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:652 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159"/></StgValue>
</operation>

<operation id="3273" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:653 %tmp_254_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_254_mid1"/></StgValue>
</operation>

<operation id="3274" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:654 %select_ln36_80 = select i1 %icmp_ln39, i32 %tmp_254_mid1, i32 %tmp_254

]]></Node>
<StgValue><ssdm name="select_ln36_80"/></StgValue>
</operation>

<operation id="3275" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:655 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160"/></StgValue>
</operation>

<operation id="3276" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:656 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160"/></StgValue>
</operation>

<operation id="3277" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1041 %add_ln54_59 = add i11 %mul_ln54_5, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_59"/></StgValue>
</operation>

<operation id="3278" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1042 %zext_ln54_62 = zext i11 %add_ln54_59

]]></Node>
<StgValue><ssdm name="zext_ln54_62"/></StgValue>
</operation>

<operation id="3279" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1043 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_158 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_62

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_158"/></StgValue>
</operation>

<operation id="3280" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1058 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_167 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_62

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_167"/></StgValue>
</operation>

<operation id="3281" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1067 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_176 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_62

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_176"/></StgValue>
</operation>

<operation id="3282" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1079 %tmp_127 = fadd i32 %tmp_126, i32 %mul_17

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="3283" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1095 %add_ln54_67 = add i11 %mul_ln54_4, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_67"/></StgValue>
</operation>

<operation id="3284" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1096 %zext_ln54_72 = zext i11 %add_ln54_67

]]></Node>
<StgValue><ssdm name="zext_ln54_72"/></StgValue>
</operation>

<operation id="3285" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1097 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_187 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_72

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_187"/></StgValue>
</operation>

<operation id="3286" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1114 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_196 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_72

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_196"/></StgValue>
</operation>

<operation id="3287" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1123 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_205 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_72

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_205"/></StgValue>
</operation>

<operation id="3288" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1290 %tmp_136 = fadd i32 %tmp_135, i32 %mul_130_5

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3289" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1307 %mul_130_8 = fmul i32 %select_ln36_19, i32 %tmp_292

]]></Node>
<StgValue><ssdm name="mul_130_8"/></StgValue>
</operation>

<operation id="3290" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1345 %tmp_145 = fadd i32 %tmp_144, i32 %mul_252_5

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="3291" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1356 %mul_252_7 = fmul i32 %select_ln36_27, i32 %tmp_308

]]></Node>
<StgValue><ssdm name="mul_252_7"/></StgValue>
</operation>

<operation id="3292" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1358 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_324 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_245

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_324"/></StgValue>
</operation>

<operation id="3293" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1359 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_325 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_254

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_325"/></StgValue>
</operation>

<operation id="3294" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1360 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_326 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_263

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_326"/></StgValue>
</operation>

<operation id="3295" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1361 %tmp_310 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_324, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_325, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_326, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="3296" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1394 %tmp_153 = fadd i32 %tmp_152, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="3297" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1405 %mul_3_6 = fmul i32 %select_ln36_35, i32 %tmp_324

]]></Node>
<StgValue><ssdm name="mul_3_6"/></StgValue>
</operation>

<operation id="3298" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1407 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_348 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_216

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_348"/></StgValue>
</operation>

<operation id="3299" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1408 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_349 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_225

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_349"/></StgValue>
</operation>

<operation id="3300" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1409 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_350 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_234

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_350"/></StgValue>
</operation>

<operation id="3301" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1410 %tmp_326 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_348, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_349, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_350, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="3302" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1443 %tmp_161 = fadd i32 %tmp_160, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="3303" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1456 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_372 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_187

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_372"/></StgValue>
</operation>

<operation id="3304" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1457 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_373 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_196

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_373"/></StgValue>
</operation>

<operation id="3305" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1458 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_374 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_205

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_374"/></StgValue>
</operation>

<operation id="3306" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1492 %tmp_169 = fadd i32 %tmp_168, i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="3307" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1505 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_396 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_158

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_396"/></StgValue>
</operation>

<operation id="3308" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1506 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_397 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_167

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_397"/></StgValue>
</operation>

<operation id="3309" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1507 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_398 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_176

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_398"/></StgValue>
</operation>

<operation id="3310" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1541 %tmp_177 = fadd i32 %tmp_176, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="3311" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1590 %tmp_272 = fadd i32 %mul_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="3312" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1644 %mul_8 = fmul i32 %select_ln36_74, i32 %tmp_402

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="3313" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1650 %mul_8_1 = fmul i32 %select_ln36_75, i32 %tmp_404

]]></Node>
<StgValue><ssdm name="mul_8_1"/></StgValue>
</operation>

<operation id="3314" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1706 %tmp_319 = fadd i32 %tmp_317, i32 %mul_1_12

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="3315" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1773 %tmp_337 = fadd i32 %tmp_335, i32 %mul_1_1_5

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="3316" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1787 %tmp_351 = fadd i32 %tmp_349, i32 %mul_1_2_4

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="3317" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1803 %tmp_367 = fadd i32 %tmp_365, i32 %mul_1_3_4

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="3318" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1817 %tmp_381 = fadd i32 %tmp_379, i32 %mul_1_4_3

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="3319" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1818 %mul_1_4_4 = fmul i32 %select_ln36_42, i32 %tmp_340

]]></Node>
<StgValue><ssdm name="mul_1_4_4"/></StgValue>
</operation>

<operation id="3320" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1831 %tmp_395 = fadd i32 %tmp_393, i32 %mul_1_5_2

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="3321" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1832 %mul_1_5_3 = fmul i32 %select_ln36_50, i32 %tmp_356

]]></Node>
<StgValue><ssdm name="mul_1_5_3"/></StgValue>
</operation>

<operation id="3322" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1845 %tmp_409 = fadd i32 %tmp_407, i32 %mul_1_6_1

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="3323" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1846 %mul_1_6_2 = fmul i32 %select_ln36_58, i32 %tmp_372

]]></Node>
<StgValue><ssdm name="mul_1_6_2"/></StgValue>
</operation>

<operation id="3324" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1859 %tmp_421 = fadd i32 %mul_1_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="3325" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1860 %mul_1_7_1 = fmul i32 %select_ln36_66, i32 %tmp_388

]]></Node>
<StgValue><ssdm name="mul_1_7_1"/></StgValue>
</operation>

<operation id="3326" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1874 %mul_1_8 = fmul i32 %select_ln36_74, i32 %tmp_404

]]></Node>
<StgValue><ssdm name="mul_1_8"/></StgValue>
</operation>

<operation id="3327" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1901 %tmp_442 = fadd i32 %tmp_441, i32 %mul_2_12

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="3328" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1966 %tmp_449 = fadd i32 %tmp_448, i32 %mul_2_1_5

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="3329" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1978 %tmp_455 = fadd i32 %tmp_454, i32 %mul_2_2_4

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="3330" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1990 %tmp_461 = fadd i32 %tmp_460, i32 %mul_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="3331" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2002 %tmp_467 = fadd i32 %tmp_466, i32 %mul_2_4_2

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="3332" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2014 %tmp_473 = fadd i32 %tmp_472, i32 %mul_2_5_1

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="3333" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2015 %mul_2_5_2 = fmul i32 %select_ln36_49, i32 %tmp_356

]]></Node>
<StgValue><ssdm name="mul_2_5_2"/></StgValue>
</operation>

<operation id="3334" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2026 %tmp_479 = fadd i32 %mul_2_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="3335" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2027 %mul_2_6_1 = fmul i32 %select_ln36_57, i32 %tmp_372

]]></Node>
<StgValue><ssdm name="mul_2_6_1"/></StgValue>
</operation>

<operation id="3336" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2039 %mul_2_7 = fmul i32 %select_ln36_65, i32 %tmp_388

]]></Node>
<StgValue><ssdm name="mul_2_7"/></StgValue>
</operation>

<operation id="3337" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2071 %mul_1_15 = fmul i32 %select_ln36_10, i32 %tmp_501

]]></Node>
<StgValue><ssdm name="mul_1_15"/></StgValue>
</operation>

<operation id="3338" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2073 %mul_2_14 = fmul i32 %select_ln36_9, i32 %tmp_501

]]></Node>
<StgValue><ssdm name="mul_2_14"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="3339" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.2.8:248 %empty_583 = add i9 %empty, i9 80

]]></Node>
<StgValue><ssdm name="empty_583"/></StgValue>
</operation>

<operation id="3340" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="9">
<![CDATA[
for.inc.2.8:249 %p_cast90 = zext i9 %empty_583

]]></Node>
<StgValue><ssdm name="p_cast90"/></StgValue>
</operation>

<operation id="3341" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:250 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast90

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80"/></StgValue>
</operation>

<operation id="3342" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.8:331 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast90

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80"/></StgValue>
</operation>

<operation id="3343" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:545 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71"/></StgValue>
</operation>

<operation id="3344" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:546 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71"/></StgValue>
</operation>

<operation id="3345" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:547 %tmp_247 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="3346" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:569 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79"/></StgValue>
</operation>

<operation id="3347" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:570 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79"/></StgValue>
</operation>

<operation id="3348" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:571 %tmp_255 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="3349" st_id="43" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:572 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80"/></StgValue>
</operation>

<operation id="3350" st_id="43" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:573 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80"/></StgValue>
</operation>

<operation id="3351" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66:255 %empty_673 = add i9 %empty_592, i9 80

]]></Node>
<StgValue><ssdm name="empty_673"/></StgValue>
</operation>

<operation id="3352" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="9">
<![CDATA[
for.inc66:256 %p_cast171 = zext i9 %empty_673

]]></Node>
<StgValue><ssdm name="p_cast171"/></StgValue>
</operation>

<operation id="3353" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:257 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast171

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161"/></StgValue>
</operation>

<operation id="3354" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:338 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast171

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161"/></StgValue>
</operation>

<operation id="3355" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:623 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152"/></StgValue>
</operation>

<operation id="3356" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:624 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152"/></StgValue>
</operation>

<operation id="3357" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:625 %tmp_247_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_247_mid1"/></StgValue>
</operation>

<operation id="3358" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:626 %select_ln36_73 = select i1 %icmp_ln39, i32 %tmp_247_mid1, i32 %tmp_247

]]></Node>
<StgValue><ssdm name="select_ln36_73"/></StgValue>
</operation>

<operation id="3359" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:655 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160"/></StgValue>
</operation>

<operation id="3360" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:656 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160"/></StgValue>
</operation>

<operation id="3361" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:657 %tmp_255_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_255_mid1"/></StgValue>
</operation>

<operation id="3362" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:658 %select_ln36_81 = select i1 %icmp_ln39, i32 %tmp_255_mid1, i32 %tmp_255

]]></Node>
<StgValue><ssdm name="select_ln36_81"/></StgValue>
</operation>

<operation id="3363" st_id="43" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:659 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161"/></StgValue>
</operation>

<operation id="3364" st_id="43" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:660 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161"/></StgValue>
</operation>

<operation id="3365" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:933 %add_ln54_43 = add i11 %mul_ln54_7, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_43"/></StgValue>
</operation>

<operation id="3366" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:934 %zext_ln54_42 = zext i11 %add_ln54_43

]]></Node>
<StgValue><ssdm name="zext_ln54_42"/></StgValue>
</operation>

<operation id="3367" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:935 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_100 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_42

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_100"/></StgValue>
</operation>

<operation id="3368" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:946 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_109 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_42

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_109"/></StgValue>
</operation>

<operation id="3369" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:955 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_118 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_42

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_118"/></StgValue>
</operation>

<operation id="3370" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:987 %add_ln54_51 = add i11 %mul_ln54_6, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_51"/></StgValue>
</operation>

<operation id="3371" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:988 %zext_ln54_52 = zext i11 %add_ln54_51

]]></Node>
<StgValue><ssdm name="zext_ln54_52"/></StgValue>
</operation>

<operation id="3372" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:989 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_129 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_52

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_129"/></StgValue>
</operation>

<operation id="3373" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1002 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_138 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_52

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_138"/></StgValue>
</operation>

<operation id="3374" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1011 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_147 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_52

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_147"/></StgValue>
</operation>

<operation id="3375" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1136 %tmp_128 = fadd i32 %tmp_127, i32 %mul_18

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="3376" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1290 %tmp_136 = fadd i32 %tmp_135, i32 %mul_130_5

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3377" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1307 %mul_130_8 = fmul i32 %select_ln36_19, i32 %tmp_292

]]></Node>
<StgValue><ssdm name="mul_130_8"/></StgValue>
</operation>

<operation id="3378" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1345 %tmp_145 = fadd i32 %tmp_144, i32 %mul_252_5

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="3379" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1356 %mul_252_7 = fmul i32 %select_ln36_27, i32 %tmp_308

]]></Node>
<StgValue><ssdm name="mul_252_7"/></StgValue>
</operation>

<operation id="3380" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1394 %tmp_153 = fadd i32 %tmp_152, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="3381" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1405 %mul_3_6 = fmul i32 %select_ln36_35, i32 %tmp_324

]]></Node>
<StgValue><ssdm name="mul_3_6"/></StgValue>
</operation>

<operation id="3382" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1443 %tmp_161 = fadd i32 %tmp_160, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="3383" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1454 %mul_4_5 = fmul i32 %select_ln36_43, i32 %tmp_340

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="3384" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1456 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_372 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_187

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_372"/></StgValue>
</operation>

<operation id="3385" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1457 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_373 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_196

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_373"/></StgValue>
</operation>

<operation id="3386" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1458 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_374 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_205

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_374"/></StgValue>
</operation>

<operation id="3387" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1459 %tmp_342 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_372, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_373, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_374, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="3388" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1492 %tmp_169 = fadd i32 %tmp_168, i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="3389" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1503 %mul_5_4 = fmul i32 %select_ln36_51, i32 %tmp_356

]]></Node>
<StgValue><ssdm name="mul_5_4"/></StgValue>
</operation>

<operation id="3390" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1505 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_396 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_158

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_396"/></StgValue>
</operation>

<operation id="3391" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1506 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_397 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_167

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_397"/></StgValue>
</operation>

<operation id="3392" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1507 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_398 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_176

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_398"/></StgValue>
</operation>

<operation id="3393" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1508 %tmp_358 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_396, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_397, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_398, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="3394" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1541 %tmp_177 = fadd i32 %tmp_176, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="3395" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1552 %mul_6_3 = fmul i32 %select_ln36_59, i32 %tmp_372

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="3396" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1554 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_420 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_129

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_420"/></StgValue>
</operation>

<operation id="3397" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1555 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_421 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_138

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_421"/></StgValue>
</operation>

<operation id="3398" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1556 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_422 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_147

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_422"/></StgValue>
</operation>

<operation id="3399" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1590 %tmp_272 = fadd i32 %mul_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="3400" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1603 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_444 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_100

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_444"/></StgValue>
</operation>

<operation id="3401" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1604 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_445 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_109

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_445"/></StgValue>
</operation>

<operation id="3402" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1605 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_446 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_118

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_446"/></StgValue>
</operation>

<operation id="3403" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1644 %mul_8 = fmul i32 %select_ln36_74, i32 %tmp_402

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="3404" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1650 %mul_8_1 = fmul i32 %select_ln36_75, i32 %tmp_404

]]></Node>
<StgValue><ssdm name="mul_8_1"/></StgValue>
</operation>

<operation id="3405" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1706 %tmp_319 = fadd i32 %tmp_317, i32 %mul_1_12

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="3406" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1773 %tmp_337 = fadd i32 %tmp_335, i32 %mul_1_1_5

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="3407" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1787 %tmp_351 = fadd i32 %tmp_349, i32 %mul_1_2_4

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="3408" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1803 %tmp_367 = fadd i32 %tmp_365, i32 %mul_1_3_4

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="3409" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1817 %tmp_381 = fadd i32 %tmp_379, i32 %mul_1_4_3

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="3410" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1831 %tmp_395 = fadd i32 %tmp_393, i32 %mul_1_5_2

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="3411" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1845 %tmp_409 = fadd i32 %tmp_407, i32 %mul_1_6_1

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="3412" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1859 %tmp_421 = fadd i32 %mul_1_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="3413" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1860 %mul_1_7_1 = fmul i32 %select_ln36_66, i32 %tmp_388

]]></Node>
<StgValue><ssdm name="mul_1_7_1"/></StgValue>
</operation>

<operation id="3414" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1874 %mul_1_8 = fmul i32 %select_ln36_74, i32 %tmp_404

]]></Node>
<StgValue><ssdm name="mul_1_8"/></StgValue>
</operation>

<operation id="3415" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1903 %tmp_443 = fadd i32 %tmp_442, i32 %mul_2_13

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="3416" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1966 %tmp_449 = fadd i32 %tmp_448, i32 %mul_2_1_5

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="3417" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1978 %tmp_455 = fadd i32 %tmp_454, i32 %mul_2_2_4

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="3418" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1981 %mul_2_2_6 = fmul i32 %select_ln36_26, i32 %tmp_310

]]></Node>
<StgValue><ssdm name="mul_2_2_6"/></StgValue>
</operation>

<operation id="3419" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1992 %tmp_462 = fadd i32 %tmp_461, i32 %mul_2_3_4

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="3420" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1993 %mul_2_3_5 = fmul i32 %select_ln36_34, i32 %tmp_326

]]></Node>
<StgValue><ssdm name="mul_2_3_5"/></StgValue>
</operation>

<operation id="3421" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2004 %tmp_468 = fadd i32 %tmp_467, i32 %mul_2_4_3

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="3422" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2016 %tmp_474 = fadd i32 %tmp_473, i32 %mul_2_5_2

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="3423" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2028 %tmp_480 = fadd i32 %tmp_479, i32 %mul_2_6_1

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="3424" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2039 %mul_2_7 = fmul i32 %select_ln36_65, i32 %tmp_388

]]></Node>
<StgValue><ssdm name="mul_2_7"/></StgValue>
</operation>

<operation id="3425" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2071 %mul_1_15 = fmul i32 %select_ln36_10, i32 %tmp_501

]]></Node>
<StgValue><ssdm name="mul_1_15"/></StgValue>
</operation>

<operation id="3426" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2073 %mul_2_14 = fmul i32 %select_ln36_9, i32 %tmp_501

]]></Node>
<StgValue><ssdm name="mul_2_14"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="3427" st_id="44" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:572 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80"/></StgValue>
</operation>

<operation id="3428" st_id="44" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="9">
<![CDATA[
for.inc.2.8:573 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80"/></StgValue>
</operation>

<operation id="3429" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.2.8:574 %tmp_256 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="3430" st_id="44" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:659 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161"/></StgValue>
</operation>

<operation id="3431" st_id="44" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="9">
<![CDATA[
for.inc66:660 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161"/></StgValue>
</operation>

<operation id="3432" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc66:661 %tmp_256_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_256_mid1"/></StgValue>
</operation>

<operation id="3433" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc66:662 %select_ln36_82 = select i1 %icmp_ln39, i32 %tmp_256_mid1, i32 %tmp_256

]]></Node>
<StgValue><ssdm name="select_ln36_82"/></StgValue>
</operation>

<operation id="3434" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:878 %add_ln54_35 = add i11 %mul_ln39, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_35"/></StgValue>
</operation>

<operation id="3435" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:879 %zext_ln54_32 = zext i11 %add_ln54_35

]]></Node>
<StgValue><ssdm name="zext_ln54_32"/></StgValue>
</operation>

<operation id="3436" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:880 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_71 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_32

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_71"/></StgValue>
</operation>

<operation id="3437" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:889 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_80 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_32

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_80"/></StgValue>
</operation>

<operation id="3438" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:898 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_89 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_32

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_89"/></StgValue>
</operation>

<operation id="3439" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1136 %tmp_128 = fadd i32 %tmp_127, i32 %mul_18

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="3440" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1296 %tmp_137 = fadd i32 %tmp_136, i32 %mul_130_6

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3441" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1345 %tmp_145 = fadd i32 %tmp_144, i32 %mul_252_5

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="3442" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1356 %mul_252_7 = fmul i32 %select_ln36_27, i32 %tmp_308

]]></Node>
<StgValue><ssdm name="mul_252_7"/></StgValue>
</operation>

<operation id="3443" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1394 %tmp_153 = fadd i32 %tmp_152, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="3444" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1405 %mul_3_6 = fmul i32 %select_ln36_35, i32 %tmp_324

]]></Node>
<StgValue><ssdm name="mul_3_6"/></StgValue>
</operation>

<operation id="3445" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1443 %tmp_161 = fadd i32 %tmp_160, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="3446" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1454 %mul_4_5 = fmul i32 %select_ln36_43, i32 %tmp_340

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="3447" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1492 %tmp_169 = fadd i32 %tmp_168, i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="3448" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1503 %mul_5_4 = fmul i32 %select_ln36_51, i32 %tmp_356

]]></Node>
<StgValue><ssdm name="mul_5_4"/></StgValue>
</operation>

<operation id="3449" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1541 %tmp_177 = fadd i32 %tmp_176, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="3450" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1552 %mul_6_3 = fmul i32 %select_ln36_59, i32 %tmp_372

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="3451" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1554 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_420 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_129

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_420"/></StgValue>
</operation>

<operation id="3452" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1555 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_421 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_138

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_421"/></StgValue>
</operation>

<operation id="3453" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1556 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_422 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_147

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_422"/></StgValue>
</operation>

<operation id="3454" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1557 %tmp_374 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_420, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_421, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_422, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="3455" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1596 %tmp_274 = fadd i32 %tmp_272, i32 %mul_7_1

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="3456" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1601 %mul_7_2 = fmul i32 %select_ln36_67, i32 %tmp_388

]]></Node>
<StgValue><ssdm name="mul_7_2"/></StgValue>
</operation>

<operation id="3457" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1603 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_444 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_100

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_444"/></StgValue>
</operation>

<operation id="3458" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1604 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_445 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_109

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_445"/></StgValue>
</operation>

<operation id="3459" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1605 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_446 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_118

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_446"/></StgValue>
</operation>

<operation id="3460" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1606 %tmp_390 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_444, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_445, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_446, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="3461" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1644 %mul_8 = fmul i32 %select_ln36_74, i32 %tmp_402

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="3462" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1650 %mul_8_1 = fmul i32 %select_ln36_75, i32 %tmp_404

]]></Node>
<StgValue><ssdm name="mul_8_1"/></StgValue>
</operation>

<operation id="3463" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1652 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_468 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_71

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_468"/></StgValue>
</operation>

<operation id="3464" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1653 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_469 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_80

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_469"/></StgValue>
</operation>

<operation id="3465" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1654 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_470 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_89

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_470"/></StgValue>
</operation>

<operation id="3466" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1708 %tmp_321 = fadd i32 %tmp_319, i32 %mul_1_13

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="3467" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1717 %add_ln54_91 = add i11 %mul_ln54_1, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_91"/></StgValue>
</operation>

<operation id="3468" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1718 %zext_ln54_102 = zext i11 %add_ln54_91

]]></Node>
<StgValue><ssdm name="zext_ln54_102"/></StgValue>
</operation>

<operation id="3469" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1719 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_490 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_102

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_490"/></StgValue>
</operation>

<operation id="3470" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1742 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_499 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_102

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_499"/></StgValue>
</operation>

<operation id="3471" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1751 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_508 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_102

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_508"/></StgValue>
</operation>

<operation id="3472" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1773 %tmp_337 = fadd i32 %tmp_335, i32 %mul_1_1_5

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="3473" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1789 %tmp_353 = fadd i32 %tmp_351, i32 %mul_1_2_5

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="3474" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1792 %mul_1_2_7 = fmul i32 %select_ln36_27, i32 %tmp_310

]]></Node>
<StgValue><ssdm name="mul_1_2_7"/></StgValue>
</operation>

<operation id="3475" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1803 %tmp_367 = fadd i32 %tmp_365, i32 %mul_1_3_4

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="3476" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1806 %mul_1_3_6 = fmul i32 %select_ln36_35, i32 %tmp_326

]]></Node>
<StgValue><ssdm name="mul_1_3_6"/></StgValue>
</operation>

<operation id="3477" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1817 %tmp_381 = fadd i32 %tmp_379, i32 %mul_1_4_3

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="3478" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1831 %tmp_395 = fadd i32 %tmp_393, i32 %mul_1_5_2

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="3479" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1845 %tmp_409 = fadd i32 %tmp_407, i32 %mul_1_6_1

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="3480" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1874 %mul_1_8 = fmul i32 %select_ln36_74, i32 %tmp_404

]]></Node>
<StgValue><ssdm name="mul_1_8"/></StgValue>
</operation>

<operation id="3481" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1903 %tmp_443 = fadd i32 %tmp_442, i32 %mul_2_13

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="3482" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1966 %tmp_449 = fadd i32 %tmp_448, i32 %mul_2_1_5

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="3483" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1980 %tmp_456 = fadd i32 %tmp_455, i32 %mul_2_2_5

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="3484" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1981 %mul_2_2_6 = fmul i32 %select_ln36_26, i32 %tmp_310

]]></Node>
<StgValue><ssdm name="mul_2_2_6"/></StgValue>
</operation>

<operation id="3485" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1992 %tmp_462 = fadd i32 %tmp_461, i32 %mul_2_3_4

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="3486" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1993 %mul_2_3_5 = fmul i32 %select_ln36_34, i32 %tmp_326

]]></Node>
<StgValue><ssdm name="mul_2_3_5"/></StgValue>
</operation>

<operation id="3487" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2004 %tmp_468 = fadd i32 %tmp_467, i32 %mul_2_4_3

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="3488" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2005 %mul_2_4_4 = fmul i32 %select_ln36_42, i32 %tmp_342

]]></Node>
<StgValue><ssdm name="mul_2_4_4"/></StgValue>
</operation>

<operation id="3489" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2016 %tmp_474 = fadd i32 %tmp_473, i32 %mul_2_5_2

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="3490" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2017 %mul_2_5_3 = fmul i32 %select_ln36_50, i32 %tmp_358

]]></Node>
<StgValue><ssdm name="mul_2_5_3"/></StgValue>
</operation>

<operation id="3491" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2028 %tmp_480 = fadd i32 %tmp_479, i32 %mul_2_6_1

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="3492" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2040 %tmp_486 = fadd i32 %mul_2_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="3493" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2075 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_546 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_490

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_546"/></StgValue>
</operation>

<operation id="3494" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2076 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_547 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_499

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_547"/></StgValue>
</operation>

<operation id="3495" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2077 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_548 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_508

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_548"/></StgValue>
</operation>

<operation id="4989" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="0">
<![CDATA[
BH.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="3496" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1136 %tmp_128 = fadd i32 %tmp_127, i32 %mul_18

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="3497" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1206 %add_ln54_84 = add i11 %mul_ln54_3, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_84"/></StgValue>
</operation>

<operation id="3498" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1207 %zext_ln54_93 = zext i11 %add_ln54_84

]]></Node>
<StgValue><ssdm name="zext_ln54_93"/></StgValue>
</operation>

<operation id="3499" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1208 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_246 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_93

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_246"/></StgValue>
</operation>

<operation id="3500" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1227 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_255 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_93

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_255"/></StgValue>
</operation>

<operation id="3501" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1236 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_264 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_93

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_264"/></StgValue>
</operation>

<operation id="3502" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1296 %tmp_137 = fadd i32 %tmp_136, i32 %mul_130_6

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3503" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1345 %tmp_145 = fadd i32 %tmp_144, i32 %mul_252_5

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="3504" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1394 %tmp_153 = fadd i32 %tmp_152, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="3505" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1413 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_351 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_246

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_351"/></StgValue>
</operation>

<operation id="3506" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1414 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_352 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_255

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_352"/></StgValue>
</operation>

<operation id="3507" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1415 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_353 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_264

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_353"/></StgValue>
</operation>

<operation id="3508" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1443 %tmp_161 = fadd i32 %tmp_160, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="3509" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1454 %mul_4_5 = fmul i32 %select_ln36_43, i32 %tmp_340

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="3510" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1503 %mul_5_4 = fmul i32 %select_ln36_51, i32 %tmp_356

]]></Node>
<StgValue><ssdm name="mul_5_4"/></StgValue>
</operation>

<operation id="3511" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1547 %tmp_258 = fadd i32 %tmp_177, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="3512" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1552 %mul_6_3 = fmul i32 %select_ln36_59, i32 %tmp_372

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="3513" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1596 %tmp_274 = fadd i32 %tmp_272, i32 %mul_7_1

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="3514" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1601 %mul_7_2 = fmul i32 %select_ln36_67, i32 %tmp_388

]]></Node>
<StgValue><ssdm name="mul_7_2"/></StgValue>
</operation>

<operation id="3515" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1645 %tmp_291 = fadd i32 %mul_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="3516" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1652 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_468 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_71

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_468"/></StgValue>
</operation>

<operation id="3517" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1653 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_469 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_80

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_469"/></StgValue>
</operation>

<operation id="3518" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1654 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_470 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_89

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_470"/></StgValue>
</operation>

<operation id="3519" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1655 %tmp_406 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_468, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_469, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_470, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="3520" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1708 %tmp_321 = fadd i32 %tmp_319, i32 %mul_1_13

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="3521" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1775 %tmp_339 = fadd i32 %tmp_337, i32 %mul_1_1_6

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="3522" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1789 %tmp_353 = fadd i32 %tmp_351, i32 %mul_1_2_5

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="3523" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1792 %mul_1_2_7 = fmul i32 %select_ln36_27, i32 %tmp_310

]]></Node>
<StgValue><ssdm name="mul_1_2_7"/></StgValue>
</operation>

<operation id="3524" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1803 %tmp_367 = fadd i32 %tmp_365, i32 %mul_1_3_4

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="3525" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1806 %mul_1_3_6 = fmul i32 %select_ln36_35, i32 %tmp_326

]]></Node>
<StgValue><ssdm name="mul_1_3_6"/></StgValue>
</operation>

<operation id="3526" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1817 %tmp_381 = fadd i32 %tmp_379, i32 %mul_1_4_3

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="3527" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1820 %mul_1_4_5 = fmul i32 %select_ln36_43, i32 %tmp_342

]]></Node>
<StgValue><ssdm name="mul_1_4_5"/></StgValue>
</operation>

<operation id="3528" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1834 %mul_1_5_4 = fmul i32 %select_ln36_51, i32 %tmp_358

]]></Node>
<StgValue><ssdm name="mul_1_5_4"/></StgValue>
</operation>

<operation id="3529" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1848 %mul_1_6_3 = fmul i32 %select_ln36_59, i32 %tmp_374

]]></Node>
<StgValue><ssdm name="mul_1_6_3"/></StgValue>
</operation>

<operation id="3530" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1861 %tmp_422 = fadd i32 %tmp_421, i32 %mul_1_7_1

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="3531" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1875 %tmp_429 = fadd i32 %mul_1_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="3532" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1903 %tmp_443 = fadd i32 %tmp_442, i32 %mul_2_13

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="3533" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="11" op_0_bw="9">
<![CDATA[
for.inc66:1906 %zext_ln54_111 = zext i9 %urem_ln54_9

]]></Node>
<StgValue><ssdm name="zext_ln54_111"/></StgValue>
</operation>

<operation id="3534" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1907 %add_ln54_99 = add i11 %mul_ln54, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_99"/></StgValue>
</operation>

<operation id="3535" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1908 %zext_ln54_112 = zext i11 %add_ln54_99

]]></Node>
<StgValue><ssdm name="zext_ln54_112"/></StgValue>
</operation>

<operation id="3536" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1909 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_516 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_112

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_516"/></StgValue>
</operation>

<operation id="3537" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1934 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_525 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_112

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_525"/></StgValue>
</operation>

<operation id="3538" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1943 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_534 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_112

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_534"/></StgValue>
</operation>

<operation id="3539" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1968 %tmp_450 = fadd i32 %tmp_449, i32 %mul_2_1_6

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="3540" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1980 %tmp_456 = fadd i32 %tmp_455, i32 %mul_2_2_5

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="3541" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1981 %mul_2_2_6 = fmul i32 %select_ln36_26, i32 %tmp_310

]]></Node>
<StgValue><ssdm name="mul_2_2_6"/></StgValue>
</operation>

<operation id="3542" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1992 %tmp_462 = fadd i32 %tmp_461, i32 %mul_2_3_4

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="3543" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1993 %mul_2_3_5 = fmul i32 %select_ln36_34, i32 %tmp_326

]]></Node>
<StgValue><ssdm name="mul_2_3_5"/></StgValue>
</operation>

<operation id="3544" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2004 %tmp_468 = fadd i32 %tmp_467, i32 %mul_2_4_3

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="3545" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2005 %mul_2_4_4 = fmul i32 %select_ln36_42, i32 %tmp_342

]]></Node>
<StgValue><ssdm name="mul_2_4_4"/></StgValue>
</operation>

<operation id="3546" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2016 %tmp_474 = fadd i32 %tmp_473, i32 %mul_2_5_2

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="3547" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2017 %mul_2_5_3 = fmul i32 %select_ln36_50, i32 %tmp_358

]]></Node>
<StgValue><ssdm name="mul_2_5_3"/></StgValue>
</operation>

<operation id="3548" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2028 %tmp_480 = fadd i32 %tmp_479, i32 %mul_2_6_1

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="3549" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2029 %mul_2_6_2 = fmul i32 %select_ln36_58, i32 %tmp_374

]]></Node>
<StgValue><ssdm name="mul_2_6_2"/></StgValue>
</operation>

<operation id="3550" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2040 %tmp_486 = fadd i32 %mul_2_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="3551" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2041 %mul_2_7_1 = fmul i32 %select_ln36_66, i32 %tmp_390

]]></Node>
<StgValue><ssdm name="mul_2_7_1"/></StgValue>
</operation>

<operation id="3552" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2075 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_546 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_490

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_546"/></StgValue>
</operation>

<operation id="3553" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2076 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_547 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_499

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_547"/></StgValue>
</operation>

<operation id="3554" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2077 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_548 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_508

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_548"/></StgValue>
</operation>

<operation id="3555" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2078 %tmp_502 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_546, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_547, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_548, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="3556" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2139 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_570 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_516

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_570"/></StgValue>
</operation>

<operation id="3557" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2140 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_571 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_525

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_571"/></StgValue>
</operation>

<operation id="3558" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2141 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_572 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_534

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_572"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="3559" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1098 %add_ln54_68 = add i11 %mul_ln54_5, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_68"/></StgValue>
</operation>

<operation id="3560" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1099 %zext_ln54_73 = zext i11 %add_ln54_68

]]></Node>
<StgValue><ssdm name="zext_ln54_73"/></StgValue>
</operation>

<operation id="3561" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1100 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_188 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_73

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_188"/></StgValue>
</operation>

<operation id="3562" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1115 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_197 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_73

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_197"/></StgValue>
</operation>

<operation id="3563" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1124 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_206 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_73

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_206"/></StgValue>
</operation>

<operation id="3564" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1136 %tmp_128 = fadd i32 %tmp_127, i32 %mul_18

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="3565" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1152 %add_ln54_76 = add i11 %mul_ln54_4, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_76"/></StgValue>
</operation>

<operation id="3566" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1153 %zext_ln54_83 = zext i11 %add_ln54_76

]]></Node>
<StgValue><ssdm name="zext_ln54_83"/></StgValue>
</operation>

<operation id="3567" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1154 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_217 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_83

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_217"/></StgValue>
</operation>

<operation id="3568" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1171 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_226 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_83

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_226"/></StgValue>
</operation>

<operation id="3569" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1180 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_235 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_83

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_235"/></StgValue>
</operation>

<operation id="3570" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1296 %tmp_137 = fadd i32 %tmp_136, i32 %mul_130_6

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3571" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1400 %tmp_154 = fadd i32 %tmp_153, i32 %mul_3_5

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="3572" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1413 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_351 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_246

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_351"/></StgValue>
</operation>

<operation id="3573" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1414 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_352 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_255

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_352"/></StgValue>
</operation>

<operation id="3574" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1415 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_353 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_264

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_353"/></StgValue>
</operation>

<operation id="3575" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1416 %tmp_328 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_351, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_352, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_353, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="3576" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1449 %tmp_162 = fadd i32 %tmp_161, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="3577" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1462 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_375 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_217

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_375"/></StgValue>
</operation>

<operation id="3578" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1463 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_376 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_226

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_376"/></StgValue>
</operation>

<operation id="3579" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1464 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_377 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_235

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_377"/></StgValue>
</operation>

<operation id="3580" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1498 %tmp_170 = fadd i32 %tmp_169, i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="3581" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1511 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_399 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_188

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_399"/></StgValue>
</operation>

<operation id="3582" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1512 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_400 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_197

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_400"/></StgValue>
</operation>

<operation id="3583" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1513 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_401 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_206

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_401"/></StgValue>
</operation>

<operation id="3584" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1547 %tmp_258 = fadd i32 %tmp_177, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="3585" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1596 %tmp_274 = fadd i32 %tmp_272, i32 %mul_7_1

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="3586" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1601 %mul_7_2 = fmul i32 %select_ln36_67, i32 %tmp_388

]]></Node>
<StgValue><ssdm name="mul_7_2"/></StgValue>
</operation>

<operation id="3587" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1645 %tmp_291 = fadd i32 %mul_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="3588" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1708 %tmp_321 = fadd i32 %tmp_319, i32 %mul_1_13

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="3589" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1775 %tmp_339 = fadd i32 %tmp_337, i32 %mul_1_1_6

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="3590" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1789 %tmp_353 = fadd i32 %tmp_351, i32 %mul_1_2_5

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="3591" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1792 %mul_1_2_7 = fmul i32 %select_ln36_27, i32 %tmp_310

]]></Node>
<StgValue><ssdm name="mul_1_2_7"/></StgValue>
</operation>

<operation id="3592" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1806 %mul_1_3_6 = fmul i32 %select_ln36_35, i32 %tmp_326

]]></Node>
<StgValue><ssdm name="mul_1_3_6"/></StgValue>
</operation>

<operation id="3593" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1819 %tmp_383 = fadd i32 %tmp_381, i32 %mul_1_4_4

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="3594" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1820 %mul_1_4_5 = fmul i32 %select_ln36_43, i32 %tmp_342

]]></Node>
<StgValue><ssdm name="mul_1_4_5"/></StgValue>
</operation>

<operation id="3595" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1833 %tmp_397 = fadd i32 %tmp_395, i32 %mul_1_5_3

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="3596" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1834 %mul_1_5_4 = fmul i32 %select_ln36_51, i32 %tmp_358

]]></Node>
<StgValue><ssdm name="mul_1_5_4"/></StgValue>
</operation>

<operation id="3597" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1847 %tmp_411 = fadd i32 %tmp_409, i32 %mul_1_6_2

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="3598" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1848 %mul_1_6_3 = fmul i32 %select_ln36_59, i32 %tmp_374

]]></Node>
<StgValue><ssdm name="mul_1_6_3"/></StgValue>
</operation>

<operation id="3599" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1861 %tmp_422 = fadd i32 %tmp_421, i32 %mul_1_7_1

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="3600" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1862 %mul_1_7_2 = fmul i32 %select_ln36_67, i32 %tmp_390

]]></Node>
<StgValue><ssdm name="mul_1_7_2"/></StgValue>
</operation>

<operation id="3601" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1875 %tmp_429 = fadd i32 %mul_1_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="3602" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1876 %mul_1_8_1 = fmul i32 %select_ln36_75, i32 %tmp_406

]]></Node>
<StgValue><ssdm name="mul_1_8_1"/></StgValue>
</operation>

<operation id="3603" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1903 %tmp_443 = fadd i32 %tmp_442, i32 %mul_2_13

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="3604" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1968 %tmp_450 = fadd i32 %tmp_449, i32 %mul_2_1_6

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="3605" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1980 %tmp_456 = fadd i32 %tmp_455, i32 %mul_2_2_5

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="3606" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1992 %tmp_462 = fadd i32 %tmp_461, i32 %mul_2_3_4

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="3607" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2004 %tmp_468 = fadd i32 %tmp_467, i32 %mul_2_4_3

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="3608" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2005 %mul_2_4_4 = fmul i32 %select_ln36_42, i32 %tmp_342

]]></Node>
<StgValue><ssdm name="mul_2_4_4"/></StgValue>
</operation>

<operation id="3609" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2016 %tmp_474 = fadd i32 %tmp_473, i32 %mul_2_5_2

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="3610" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2017 %mul_2_5_3 = fmul i32 %select_ln36_50, i32 %tmp_358

]]></Node>
<StgValue><ssdm name="mul_2_5_3"/></StgValue>
</operation>

<operation id="3611" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2028 %tmp_480 = fadd i32 %tmp_479, i32 %mul_2_6_1

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="3612" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2029 %mul_2_6_2 = fmul i32 %select_ln36_58, i32 %tmp_374

]]></Node>
<StgValue><ssdm name="mul_2_6_2"/></StgValue>
</operation>

<operation id="3613" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2040 %tmp_486 = fadd i32 %mul_2_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="3614" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2041 %mul_2_7_1 = fmul i32 %select_ln36_66, i32 %tmp_390

]]></Node>
<StgValue><ssdm name="mul_2_7_1"/></StgValue>
</operation>

<operation id="3615" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2053 %mul_2_8 = fmul i32 %select_ln36_74, i32 %tmp_406

]]></Node>
<StgValue><ssdm name="mul_2_8"/></StgValue>
</operation>

<operation id="3616" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2079 %mul_1_1_8 = fmul i32 %select_ln36_19, i32 %tmp_502

]]></Node>
<StgValue><ssdm name="mul_1_1_8"/></StgValue>
</operation>

<operation id="3617" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2081 %mul_2_1_7 = fmul i32 %select_ln36_18, i32 %tmp_502

]]></Node>
<StgValue><ssdm name="mul_2_1_7"/></StgValue>
</operation>

<operation id="3618" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2139 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_570 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_516

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_570"/></StgValue>
</operation>

<operation id="3619" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2140 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_571 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_525

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_571"/></StgValue>
</operation>

<operation id="3620" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2141 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_572 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_534

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_572"/></StgValue>
</operation>

<operation id="3621" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2142 %tmp_510 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_570, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_571, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_572, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="3622" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:990 %add_ln54_52 = add i11 %mul_ln54_7, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_52"/></StgValue>
</operation>

<operation id="3623" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:991 %zext_ln54_53 = zext i11 %add_ln54_52

]]></Node>
<StgValue><ssdm name="zext_ln54_53"/></StgValue>
</operation>

<operation id="3624" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:992 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_130 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_53

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_130"/></StgValue>
</operation>

<operation id="3625" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1003 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_139 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_53

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_139"/></StgValue>
</operation>

<operation id="3626" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1012 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_148 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_53

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_148"/></StgValue>
</operation>

<operation id="3627" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1044 %add_ln54_60 = add i11 %mul_ln54_6, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_60"/></StgValue>
</operation>

<operation id="3628" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1045 %zext_ln54_63 = zext i11 %add_ln54_60

]]></Node>
<StgValue><ssdm name="zext_ln54_63"/></StgValue>
</operation>

<operation id="3629" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1046 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_159 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_63

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_159"/></StgValue>
</operation>

<operation id="3630" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1059 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_168 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_63

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_168"/></StgValue>
</operation>

<operation id="3631" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1068 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_177 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_63

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_177"/></StgValue>
</operation>

<operation id="3632" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1193 %tmp_129 = fadd i32 %tmp_128, i32 %mul_19

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="3633" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1296 %tmp_137 = fadd i32 %tmp_136, i32 %mul_130_6

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3634" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1362 %mul_252_8 = fmul i32 %select_ln36_28, i32 %tmp_310

]]></Node>
<StgValue><ssdm name="mul_252_8"/></StgValue>
</operation>

<operation id="3635" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1400 %tmp_154 = fadd i32 %tmp_153, i32 %mul_3_5

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="3636" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1411 %mul_3_7 = fmul i32 %select_ln36_36, i32 %tmp_326

]]></Node>
<StgValue><ssdm name="mul_3_7"/></StgValue>
</operation>

<operation id="3637" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1449 %tmp_162 = fadd i32 %tmp_161, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="3638" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1460 %mul_4_6 = fmul i32 %select_ln36_44, i32 %tmp_342

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="3639" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1462 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_375 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_217

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_375"/></StgValue>
</operation>

<operation id="3640" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1463 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_376 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_226

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_376"/></StgValue>
</operation>

<operation id="3641" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1464 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_377 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_235

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_377"/></StgValue>
</operation>

<operation id="3642" st_id="47" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1465 %tmp_344 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_375, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_376, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_377, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="3643" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1498 %tmp_170 = fadd i32 %tmp_169, i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="3644" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1511 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_399 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_188

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_399"/></StgValue>
</operation>

<operation id="3645" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1512 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_400 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_197

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_400"/></StgValue>
</operation>

<operation id="3646" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1513 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_401 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_206

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_401"/></StgValue>
</operation>

<operation id="3647" st_id="47" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1514 %tmp_360 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_399, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_400, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_401, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="3648" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1547 %tmp_258 = fadd i32 %tmp_177, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="3649" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1560 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_423 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_159

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_423"/></StgValue>
</operation>

<operation id="3650" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1561 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_424 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_168

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_424"/></StgValue>
</operation>

<operation id="3651" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1562 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_425 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_177

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_425"/></StgValue>
</operation>

<operation id="3652" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1596 %tmp_274 = fadd i32 %tmp_272, i32 %mul_7_1

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="3653" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1609 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_447 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_130

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_447"/></StgValue>
</operation>

<operation id="3654" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1610 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_448 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_139

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_448"/></StgValue>
</operation>

<operation id="3655" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1611 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_449 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_148

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_449"/></StgValue>
</operation>

<operation id="3656" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1645 %tmp_291 = fadd i32 %mul_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="3657" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1708 %tmp_321 = fadd i32 %tmp_319, i32 %mul_1_13

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="3658" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1775 %tmp_339 = fadd i32 %tmp_337, i32 %mul_1_1_6

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="3659" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1789 %tmp_353 = fadd i32 %tmp_351, i32 %mul_1_2_5

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="3660" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1805 %tmp_369 = fadd i32 %tmp_367, i32 %mul_1_3_5

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="3661" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1819 %tmp_383 = fadd i32 %tmp_381, i32 %mul_1_4_4

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="3662" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1820 %mul_1_4_5 = fmul i32 %select_ln36_43, i32 %tmp_342

]]></Node>
<StgValue><ssdm name="mul_1_4_5"/></StgValue>
</operation>

<operation id="3663" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1833 %tmp_397 = fadd i32 %tmp_395, i32 %mul_1_5_3

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="3664" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1834 %mul_1_5_4 = fmul i32 %select_ln36_51, i32 %tmp_358

]]></Node>
<StgValue><ssdm name="mul_1_5_4"/></StgValue>
</operation>

<operation id="3665" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1847 %tmp_411 = fadd i32 %tmp_409, i32 %mul_1_6_2

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="3666" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1848 %mul_1_6_3 = fmul i32 %select_ln36_59, i32 %tmp_374

]]></Node>
<StgValue><ssdm name="mul_1_6_3"/></StgValue>
</operation>

<operation id="3667" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1861 %tmp_422 = fadd i32 %tmp_421, i32 %mul_1_7_1

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="3668" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1862 %mul_1_7_2 = fmul i32 %select_ln36_67, i32 %tmp_390

]]></Node>
<StgValue><ssdm name="mul_1_7_2"/></StgValue>
</operation>

<operation id="3669" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1875 %tmp_429 = fadd i32 %mul_1_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="3670" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1876 %mul_1_8_1 = fmul i32 %select_ln36_75, i32 %tmp_406

]]></Node>
<StgValue><ssdm name="mul_1_8_1"/></StgValue>
</operation>

<operation id="3671" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1968 %tmp_450 = fadd i32 %tmp_449, i32 %mul_2_1_6

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="3672" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1980 %tmp_456 = fadd i32 %tmp_455, i32 %mul_2_2_5

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="3673" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1994 %tmp_463 = fadd i32 %tmp_462, i32 %mul_2_3_5

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="3674" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1995 %mul_2_3_6 = fmul i32 %select_ln36_35, i32 %tmp_328

]]></Node>
<StgValue><ssdm name="mul_2_3_6"/></StgValue>
</operation>

<operation id="3675" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2006 %tmp_469 = fadd i32 %tmp_468, i32 %mul_2_4_4

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="3676" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2018 %tmp_475 = fadd i32 %tmp_474, i32 %mul_2_5_3

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="3677" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2029 %mul_2_6_2 = fmul i32 %select_ln36_58, i32 %tmp_374

]]></Node>
<StgValue><ssdm name="mul_2_6_2"/></StgValue>
</operation>

<operation id="3678" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2040 %tmp_486 = fadd i32 %mul_2_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="3679" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2041 %mul_2_7_1 = fmul i32 %select_ln36_66, i32 %tmp_390

]]></Node>
<StgValue><ssdm name="mul_2_7_1"/></StgValue>
</operation>

<operation id="3680" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2053 %mul_2_8 = fmul i32 %select_ln36_74, i32 %tmp_406

]]></Node>
<StgValue><ssdm name="mul_2_8"/></StgValue>
</operation>

<operation id="3681" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2074 %tmp_97 = fadd i32 %tmp_443, i32 %mul_2_14

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="3682" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2079 %mul_1_1_8 = fmul i32 %select_ln36_19, i32 %tmp_502

]]></Node>
<StgValue><ssdm name="mul_1_1_8"/></StgValue>
</operation>

<operation id="3683" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2081 %mul_2_1_7 = fmul i32 %select_ln36_18, i32 %tmp_502

]]></Node>
<StgValue><ssdm name="mul_2_1_7"/></StgValue>
</operation>

<operation id="3684" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2143 %mul_2_15 = fmul i32 %select_ln36_10, i32 %tmp_510

]]></Node>
<StgValue><ssdm name="mul_2_15"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="3685" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:936 %add_ln54_44 = add i11 %mul_ln39, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_44"/></StgValue>
</operation>

<operation id="3686" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:937 %zext_ln54_43 = zext i11 %add_ln54_44

]]></Node>
<StgValue><ssdm name="zext_ln54_43"/></StgValue>
</operation>

<operation id="3687" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:938 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_101 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_43

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_101"/></StgValue>
</operation>

<operation id="3688" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:947 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_110 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_43

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_110"/></StgValue>
</operation>

<operation id="3689" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:956 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_119 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_43

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_119"/></StgValue>
</operation>

<operation id="3690" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1193 %tmp_129 = fadd i32 %tmp_128, i32 %mul_19

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="3691" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1351 %tmp_146 = fadd i32 %tmp_145, i32 %mul_252_6

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="3692" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1362 %mul_252_8 = fmul i32 %select_ln36_28, i32 %tmp_310

]]></Node>
<StgValue><ssdm name="mul_252_8"/></StgValue>
</operation>

<operation id="3693" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1400 %tmp_154 = fadd i32 %tmp_153, i32 %mul_3_5

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="3694" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1411 %mul_3_7 = fmul i32 %select_ln36_36, i32 %tmp_326

]]></Node>
<StgValue><ssdm name="mul_3_7"/></StgValue>
</operation>

<operation id="3695" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1449 %tmp_162 = fadd i32 %tmp_161, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="3696" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1460 %mul_4_6 = fmul i32 %select_ln36_44, i32 %tmp_342

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="3697" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1498 %tmp_170 = fadd i32 %tmp_169, i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="3698" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1509 %mul_5_5 = fmul i32 %select_ln36_52, i32 %tmp_358

]]></Node>
<StgValue><ssdm name="mul_5_5"/></StgValue>
</operation>

<operation id="3699" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1547 %tmp_258 = fadd i32 %tmp_177, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="3700" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1558 %mul_6_4 = fmul i32 %select_ln36_60, i32 %tmp_374

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="3701" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1560 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_423 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_159

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_423"/></StgValue>
</operation>

<operation id="3702" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1561 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_424 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_168

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_424"/></StgValue>
</operation>

<operation id="3703" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1562 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_425 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_177

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_425"/></StgValue>
</operation>

<operation id="3704" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1563 %tmp_376 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_423, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_424, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_425, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="3705" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1607 %mul_7_3 = fmul i32 %select_ln36_68, i32 %tmp_390

]]></Node>
<StgValue><ssdm name="mul_7_3"/></StgValue>
</operation>

<operation id="3706" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1609 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_447 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_130

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_447"/></StgValue>
</operation>

<operation id="3707" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1610 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_448 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_139

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_448"/></StgValue>
</operation>

<operation id="3708" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1611 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_449 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_148

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_449"/></StgValue>
</operation>

<operation id="3709" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1612 %tmp_392 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_447, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_448, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_449, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="3710" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1645 %tmp_291 = fadd i32 %mul_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="3711" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1658 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_471 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_101

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_471"/></StgValue>
</operation>

<operation id="3712" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1659 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_472 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_110

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_472"/></StgValue>
</operation>

<operation id="3713" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1660 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_473 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_119

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_473"/></StgValue>
</operation>

<operation id="3714" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1710 %tmp_323 = fadd i32 %tmp_321, i32 %mul_1_14

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="3715" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1720 %add_ln54_92 = add i11 %mul_ln54_2, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_92"/></StgValue>
</operation>

<operation id="3716" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1721 %zext_ln54_103 = zext i11 %add_ln54_92

]]></Node>
<StgValue><ssdm name="zext_ln54_103"/></StgValue>
</operation>

<operation id="3717" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1722 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_491 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_103

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_491"/></StgValue>
</operation>

<operation id="3718" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1743 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_500 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_103

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_500"/></StgValue>
</operation>

<operation id="3719" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1752 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_509 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_103

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_509"/></StgValue>
</operation>

<operation id="3720" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1775 %tmp_339 = fadd i32 %tmp_337, i32 %mul_1_1_6

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="3721" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1791 %tmp_355 = fadd i32 %tmp_353, i32 %mul_1_2_6

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="3722" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1805 %tmp_369 = fadd i32 %tmp_367, i32 %mul_1_3_5

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="3723" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1819 %tmp_383 = fadd i32 %tmp_381, i32 %mul_1_4_4

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="3724" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1833 %tmp_397 = fadd i32 %tmp_395, i32 %mul_1_5_3

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="3725" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1847 %tmp_411 = fadd i32 %tmp_409, i32 %mul_1_6_2

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="3726" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1861 %tmp_422 = fadd i32 %tmp_421, i32 %mul_1_7_1

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="3727" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1862 %mul_1_7_2 = fmul i32 %select_ln36_67, i32 %tmp_390

]]></Node>
<StgValue><ssdm name="mul_1_7_2"/></StgValue>
</operation>

<operation id="3728" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1875 %tmp_429 = fadd i32 %mul_1_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="3729" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1876 %mul_1_8_1 = fmul i32 %select_ln36_75, i32 %tmp_406

]]></Node>
<StgValue><ssdm name="mul_1_8_1"/></StgValue>
</operation>

<operation id="3730" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1968 %tmp_450 = fadd i32 %tmp_449, i32 %mul_2_1_6

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="3731" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1982 %tmp_457 = fadd i32 %tmp_456, i32 %mul_2_2_6

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="3732" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1994 %tmp_463 = fadd i32 %tmp_462, i32 %mul_2_3_5

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="3733" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1995 %mul_2_3_6 = fmul i32 %select_ln36_35, i32 %tmp_328

]]></Node>
<StgValue><ssdm name="mul_2_3_6"/></StgValue>
</operation>

<operation id="3734" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2006 %tmp_469 = fadd i32 %tmp_468, i32 %mul_2_4_4

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="3735" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2007 %mul_2_4_5 = fmul i32 %select_ln36_43, i32 %tmp_344

]]></Node>
<StgValue><ssdm name="mul_2_4_5"/></StgValue>
</operation>

<operation id="3736" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2018 %tmp_475 = fadd i32 %tmp_474, i32 %mul_2_5_3

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="3737" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2019 %mul_2_5_4 = fmul i32 %select_ln36_51, i32 %tmp_360

]]></Node>
<StgValue><ssdm name="mul_2_5_4"/></StgValue>
</operation>

<operation id="3738" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2030 %tmp_481 = fadd i32 %tmp_480, i32 %mul_2_6_2

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="3739" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2042 %tmp_487 = fadd i32 %tmp_486, i32 %mul_2_7_1

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="3740" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2053 %mul_2_8 = fmul i32 %select_ln36_74, i32 %tmp_406

]]></Node>
<StgValue><ssdm name="mul_2_8"/></StgValue>
</operation>

<operation id="3741" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2074 %tmp_97 = fadd i32 %tmp_443, i32 %mul_2_14

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="3742" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2079 %mul_1_1_8 = fmul i32 %select_ln36_19, i32 %tmp_502

]]></Node>
<StgValue><ssdm name="mul_1_1_8"/></StgValue>
</operation>

<operation id="3743" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2081 %mul_2_1_7 = fmul i32 %select_ln36_18, i32 %tmp_502

]]></Node>
<StgValue><ssdm name="mul_2_1_7"/></StgValue>
</operation>

<operation id="3744" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2083 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_549 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_491

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_549"/></StgValue>
</operation>

<operation id="3745" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2084 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_550 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_500

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_550"/></StgValue>
</operation>

<operation id="3746" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2085 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_551 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_509

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_551"/></StgValue>
</operation>

<operation id="3747" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2143 %mul_2_15 = fmul i32 %select_ln36_10, i32 %tmp_510

]]></Node>
<StgValue><ssdm name="mul_2_15"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="3748" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1193 %tmp_129 = fadd i32 %tmp_128, i32 %mul_19

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="3749" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1209 %add_ln54_85 = add i11 %mul_ln54_4, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_85"/></StgValue>
</operation>

<operation id="3750" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1210 %zext_ln54_94 = zext i11 %add_ln54_85

]]></Node>
<StgValue><ssdm name="zext_ln54_94"/></StgValue>
</operation>

<operation id="3751" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1211 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_247 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_94

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_247"/></StgValue>
</operation>

<operation id="3752" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1228 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_256 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_94

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_256"/></StgValue>
</operation>

<operation id="3753" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1237 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_265 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_94

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_265"/></StgValue>
</operation>

<operation id="3754" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1302 %tmp_138 = fadd i32 %tmp_137, i32 %mul_130_7

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3755" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1351 %tmp_146 = fadd i32 %tmp_145, i32 %mul_252_6

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="3756" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1362 %mul_252_8 = fmul i32 %select_ln36_28, i32 %tmp_310

]]></Node>
<StgValue><ssdm name="mul_252_8"/></StgValue>
</operation>

<operation id="3757" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1400 %tmp_154 = fadd i32 %tmp_153, i32 %mul_3_5

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="3758" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1411 %mul_3_7 = fmul i32 %select_ln36_36, i32 %tmp_326

]]></Node>
<StgValue><ssdm name="mul_3_7"/></StgValue>
</operation>

<operation id="3759" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1449 %tmp_162 = fadd i32 %tmp_161, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="3760" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1460 %mul_4_6 = fmul i32 %select_ln36_44, i32 %tmp_342

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="3761" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1468 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_378 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_247

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_378"/></StgValue>
</operation>

<operation id="3762" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1469 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_379 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_256

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_379"/></StgValue>
</operation>

<operation id="3763" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1470 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_380 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_265

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_380"/></StgValue>
</operation>

<operation id="3764" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1498 %tmp_170 = fadd i32 %tmp_169, i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="3765" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1509 %mul_5_5 = fmul i32 %select_ln36_52, i32 %tmp_358

]]></Node>
<StgValue><ssdm name="mul_5_5"/></StgValue>
</operation>

<operation id="3766" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1558 %mul_6_4 = fmul i32 %select_ln36_60, i32 %tmp_374

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="3767" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1607 %mul_7_3 = fmul i32 %select_ln36_68, i32 %tmp_390

]]></Node>
<StgValue><ssdm name="mul_7_3"/></StgValue>
</operation>

<operation id="3768" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1651 %tmp_293 = fadd i32 %tmp_291, i32 %mul_8_1

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="3769" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1656 %mul_8_2 = fmul i32 %select_ln36_76, i32 %tmp_406

]]></Node>
<StgValue><ssdm name="mul_8_2"/></StgValue>
</operation>

<operation id="3770" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1658 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_471 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_101

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_471"/></StgValue>
</operation>

<operation id="3771" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1659 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_472 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_110

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_472"/></StgValue>
</operation>

<operation id="3772" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1660 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_473 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_119

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_473"/></StgValue>
</operation>

<operation id="3773" st_id="49" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1661 %tmp_408 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_471, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_472, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_473, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="3774" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1710 %tmp_323 = fadd i32 %tmp_321, i32 %mul_1_14

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="3775" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1777 %tmp_341 = fadd i32 %tmp_339, i32 %mul_1_1_7

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="3776" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1791 %tmp_355 = fadd i32 %tmp_353, i32 %mul_1_2_6

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="3777" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1805 %tmp_369 = fadd i32 %tmp_367, i32 %mul_1_3_5

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="3778" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1808 %mul_1_3_7 = fmul i32 %select_ln36_36, i32 %tmp_328

]]></Node>
<StgValue><ssdm name="mul_1_3_7"/></StgValue>
</operation>

<operation id="3779" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1819 %tmp_383 = fadd i32 %tmp_381, i32 %mul_1_4_4

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="3780" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1822 %mul_1_4_6 = fmul i32 %select_ln36_44, i32 %tmp_344

]]></Node>
<StgValue><ssdm name="mul_1_4_6"/></StgValue>
</operation>

<operation id="3781" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1833 %tmp_397 = fadd i32 %tmp_395, i32 %mul_1_5_3

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="3782" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1847 %tmp_411 = fadd i32 %tmp_409, i32 %mul_1_6_2

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="3783" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1877 %tmp_430 = fadd i32 %tmp_429, i32 %mul_1_8_1

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="3784" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1910 %add_ln54_100 = add i11 %mul_ln54_1, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_100"/></StgValue>
</operation>

<operation id="3785" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1911 %zext_ln54_113 = zext i11 %add_ln54_100

]]></Node>
<StgValue><ssdm name="zext_ln54_113"/></StgValue>
</operation>

<operation id="3786" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1912 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_517 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_113

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_517"/></StgValue>
</operation>

<operation id="3787" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1935 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_526 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_113

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_526"/></StgValue>
</operation>

<operation id="3788" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1944 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_535 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_113

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_535"/></StgValue>
</operation>

<operation id="3789" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1982 %tmp_457 = fadd i32 %tmp_456, i32 %mul_2_2_6

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="3790" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1994 %tmp_463 = fadd i32 %tmp_462, i32 %mul_2_3_5

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="3791" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1995 %mul_2_3_6 = fmul i32 %select_ln36_35, i32 %tmp_328

]]></Node>
<StgValue><ssdm name="mul_2_3_6"/></StgValue>
</operation>

<operation id="3792" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2006 %tmp_469 = fadd i32 %tmp_468, i32 %mul_2_4_4

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="3793" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2007 %mul_2_4_5 = fmul i32 %select_ln36_43, i32 %tmp_344

]]></Node>
<StgValue><ssdm name="mul_2_4_5"/></StgValue>
</operation>

<operation id="3794" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2018 %tmp_475 = fadd i32 %tmp_474, i32 %mul_2_5_3

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="3795" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2019 %mul_2_5_4 = fmul i32 %select_ln36_51, i32 %tmp_360

]]></Node>
<StgValue><ssdm name="mul_2_5_4"/></StgValue>
</operation>

<operation id="3796" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2030 %tmp_481 = fadd i32 %tmp_480, i32 %mul_2_6_2

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="3797" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2031 %mul_2_6_3 = fmul i32 %select_ln36_59, i32 %tmp_376

]]></Node>
<StgValue><ssdm name="mul_2_6_3"/></StgValue>
</operation>

<operation id="3798" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2042 %tmp_487 = fadd i32 %tmp_486, i32 %mul_2_7_1

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="3799" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2043 %mul_2_7_2 = fmul i32 %select_ln36_67, i32 %tmp_392

]]></Node>
<StgValue><ssdm name="mul_2_7_2"/></StgValue>
</operation>

<operation id="3800" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2054 %tmp_493 = fadd i32 %mul_2_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="3801" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2074 %tmp_97 = fadd i32 %tmp_443, i32 %mul_2_14

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="3802" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2082 %tmp_99 = fadd i32 %tmp_450, i32 %mul_2_1_7

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3803" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2083 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_549 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_491

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_549"/></StgValue>
</operation>

<operation id="3804" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2084 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_550 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_500

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_550"/></StgValue>
</operation>

<operation id="3805" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2085 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_551 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_509

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_551"/></StgValue>
</operation>

<operation id="3806" st_id="49" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2086 %tmp_503 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_549, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_550, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_551, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="3807" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2143 %mul_2_15 = fmul i32 %select_ln36_10, i32 %tmp_510

]]></Node>
<StgValue><ssdm name="mul_2_15"/></StgValue>
</operation>

<operation id="3808" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2145 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_573 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_517

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_573"/></StgValue>
</operation>

<operation id="3809" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2146 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_574 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_526

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_574"/></StgValue>
</operation>

<operation id="3810" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2147 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_575 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_535

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_575"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="3811" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1101 %add_ln54_69 = add i11 %mul_ln54_6, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_69"/></StgValue>
</operation>

<operation id="3812" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1102 %zext_ln54_74 = zext i11 %add_ln54_69

]]></Node>
<StgValue><ssdm name="zext_ln54_74"/></StgValue>
</operation>

<operation id="3813" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1103 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_189 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_74

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_189"/></StgValue>
</operation>

<operation id="3814" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1116 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_198 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_74

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_198"/></StgValue>
</operation>

<operation id="3815" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1125 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_207 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_74

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_207"/></StgValue>
</operation>

<operation id="3816" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1155 %add_ln54_77 = add i11 %mul_ln54_5, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_77"/></StgValue>
</operation>

<operation id="3817" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1156 %zext_ln54_84 = zext i11 %add_ln54_77

]]></Node>
<StgValue><ssdm name="zext_ln54_84"/></StgValue>
</operation>

<operation id="3818" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1157 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_218 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_84

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_218"/></StgValue>
</operation>

<operation id="3819" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1172 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_227 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_84

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_227"/></StgValue>
</operation>

<operation id="3820" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1181 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_236 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_84

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_236"/></StgValue>
</operation>

<operation id="3821" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1193 %tmp_129 = fadd i32 %tmp_128, i32 %mul_19

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="3822" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1302 %tmp_138 = fadd i32 %tmp_137, i32 %mul_130_7

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3823" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1351 %tmp_146 = fadd i32 %tmp_145, i32 %mul_252_6

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="3824" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1468 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_378 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_247

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_378"/></StgValue>
</operation>

<operation id="3825" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1469 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_379 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_256

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_379"/></StgValue>
</operation>

<operation id="3826" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1470 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_380 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_265

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_380"/></StgValue>
</operation>

<operation id="3827" st_id="50" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1471 %tmp_346 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_378, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_379, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_380, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="3828" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1504 %tmp_171 = fadd i32 %tmp_170, i32 %mul_5_4

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="3829" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1509 %mul_5_5 = fmul i32 %select_ln36_52, i32 %tmp_358

]]></Node>
<StgValue><ssdm name="mul_5_5"/></StgValue>
</operation>

<operation id="3830" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1517 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_402 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_218

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_402"/></StgValue>
</operation>

<operation id="3831" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1518 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_403 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_227

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_403"/></StgValue>
</operation>

<operation id="3832" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1519 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_404 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_236

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_404"/></StgValue>
</operation>

<operation id="3833" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1553 %tmp_260 = fadd i32 %tmp_258, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="3834" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1558 %mul_6_4 = fmul i32 %select_ln36_60, i32 %tmp_374

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="3835" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1566 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_426 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_189

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_426"/></StgValue>
</operation>

<operation id="3836" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1567 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_427 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_198

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_427"/></StgValue>
</operation>

<operation id="3837" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1568 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_428 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_207

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_428"/></StgValue>
</operation>

<operation id="3838" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1602 %tmp_277 = fadd i32 %tmp_274, i32 %mul_7_2

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="3839" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1607 %mul_7_3 = fmul i32 %select_ln36_68, i32 %tmp_390

]]></Node>
<StgValue><ssdm name="mul_7_3"/></StgValue>
</operation>

<operation id="3840" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1651 %tmp_293 = fadd i32 %tmp_291, i32 %mul_8_1

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="3841" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1656 %mul_8_2 = fmul i32 %select_ln36_76, i32 %tmp_406

]]></Node>
<StgValue><ssdm name="mul_8_2"/></StgValue>
</operation>

<operation id="3842" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1710 %tmp_323 = fadd i32 %tmp_321, i32 %mul_1_14

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="3843" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1777 %tmp_341 = fadd i32 %tmp_339, i32 %mul_1_1_7

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="3844" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1791 %tmp_355 = fadd i32 %tmp_353, i32 %mul_1_2_6

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="3845" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1805 %tmp_369 = fadd i32 %tmp_367, i32 %mul_1_3_5

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="3846" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1808 %mul_1_3_7 = fmul i32 %select_ln36_36, i32 %tmp_328

]]></Node>
<StgValue><ssdm name="mul_1_3_7"/></StgValue>
</operation>

<operation id="3847" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1822 %mul_1_4_6 = fmul i32 %select_ln36_44, i32 %tmp_344

]]></Node>
<StgValue><ssdm name="mul_1_4_6"/></StgValue>
</operation>

<operation id="3848" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1835 %tmp_399 = fadd i32 %tmp_397, i32 %mul_1_5_4

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="3849" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1836 %mul_1_5_5 = fmul i32 %select_ln36_52, i32 %tmp_360

]]></Node>
<StgValue><ssdm name="mul_1_5_5"/></StgValue>
</operation>

<operation id="3850" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1849 %tmp_413 = fadd i32 %tmp_411, i32 %mul_1_6_3

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="3851" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1850 %mul_1_6_4 = fmul i32 %select_ln36_60, i32 %tmp_376

]]></Node>
<StgValue><ssdm name="mul_1_6_4"/></StgValue>
</operation>

<operation id="3852" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1863 %tmp_423 = fadd i32 %tmp_422, i32 %mul_1_7_2

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="3853" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1864 %mul_1_7_3 = fmul i32 %select_ln36_68, i32 %tmp_392

]]></Node>
<StgValue><ssdm name="mul_1_7_3"/></StgValue>
</operation>

<operation id="3854" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1877 %tmp_430 = fadd i32 %tmp_429, i32 %mul_1_8_1

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="3855" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1982 %tmp_457 = fadd i32 %tmp_456, i32 %mul_2_2_6

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="3856" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1994 %tmp_463 = fadd i32 %tmp_462, i32 %mul_2_3_5

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="3857" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2006 %tmp_469 = fadd i32 %tmp_468, i32 %mul_2_4_4

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="3858" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2007 %mul_2_4_5 = fmul i32 %select_ln36_43, i32 %tmp_344

]]></Node>
<StgValue><ssdm name="mul_2_4_5"/></StgValue>
</operation>

<operation id="3859" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2018 %tmp_475 = fadd i32 %tmp_474, i32 %mul_2_5_3

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="3860" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2019 %mul_2_5_4 = fmul i32 %select_ln36_51, i32 %tmp_360

]]></Node>
<StgValue><ssdm name="mul_2_5_4"/></StgValue>
</operation>

<operation id="3861" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2030 %tmp_481 = fadd i32 %tmp_480, i32 %mul_2_6_2

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="3862" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2031 %mul_2_6_3 = fmul i32 %select_ln36_59, i32 %tmp_376

]]></Node>
<StgValue><ssdm name="mul_2_6_3"/></StgValue>
</operation>

<operation id="3863" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2042 %tmp_487 = fadd i32 %tmp_486, i32 %mul_2_7_1

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="3864" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2043 %mul_2_7_2 = fmul i32 %select_ln36_67, i32 %tmp_392

]]></Node>
<StgValue><ssdm name="mul_2_7_2"/></StgValue>
</operation>

<operation id="3865" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2054 %tmp_493 = fadd i32 %mul_2_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="3866" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2055 %mul_2_8_1 = fmul i32 %select_ln36_75, i32 %tmp_408

]]></Node>
<StgValue><ssdm name="mul_2_8_1"/></StgValue>
</operation>

<operation id="3867" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2074 %tmp_97 = fadd i32 %tmp_443, i32 %mul_2_14

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="3868" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2082 %tmp_99 = fadd i32 %tmp_450, i32 %mul_2_1_7

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3869" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2089 %mul_2_2_7 = fmul i32 %select_ln36_27, i32 %tmp_503

]]></Node>
<StgValue><ssdm name="mul_2_2_7"/></StgValue>
</operation>

<operation id="3870" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2145 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_573 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_517

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_573"/></StgValue>
</operation>

<operation id="3871" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2146 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_574 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_526

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_574"/></StgValue>
</operation>

<operation id="3872" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2147 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_575 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_535

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_575"/></StgValue>
</operation>

<operation id="3873" st_id="50" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2148 %tmp_511 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_573, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_574, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_575, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="3874" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:993 %add_ln54_53 = add i11 %mul_ln39, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_53"/></StgValue>
</operation>

<operation id="3875" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:994 %zext_ln54_54 = zext i11 %add_ln54_53

]]></Node>
<StgValue><ssdm name="zext_ln54_54"/></StgValue>
</operation>

<operation id="3876" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:995 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_131 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_54

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_131"/></StgValue>
</operation>

<operation id="3877" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1004 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_140 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_54

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_140"/></StgValue>
</operation>

<operation id="3878" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1013 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_149 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_54

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_149"/></StgValue>
</operation>

<operation id="3879" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1047 %add_ln54_61 = add i11 %mul_ln54_7, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_61"/></StgValue>
</operation>

<operation id="3880" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1048 %zext_ln54_64 = zext i11 %add_ln54_61

]]></Node>
<StgValue><ssdm name="zext_ln54_64"/></StgValue>
</operation>

<operation id="3881" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1049 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_160 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_64

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_160"/></StgValue>
</operation>

<operation id="3882" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1060 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_169 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_64

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_169"/></StgValue>
</operation>

<operation id="3883" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1069 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_178 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_64

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_178"/></StgValue>
</operation>

<operation id="3884" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1250 %tmp_130 = fadd i32 %tmp_129, i32 %mul_20

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="3885" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1302 %tmp_138 = fadd i32 %tmp_137, i32 %mul_130_7

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3886" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1351 %tmp_146 = fadd i32 %tmp_145, i32 %mul_252_6

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="3887" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1417 %mul_3_8 = fmul i32 %select_ln36_37, i32 %tmp_328

]]></Node>
<StgValue><ssdm name="mul_3_8"/></StgValue>
</operation>

<operation id="3888" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1455 %tmp_163 = fadd i32 %tmp_162, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="3889" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1504 %tmp_171 = fadd i32 %tmp_170, i32 %mul_5_4

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="3890" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1517 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_402 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_218

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_402"/></StgValue>
</operation>

<operation id="3891" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1518 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_403 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_227

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_403"/></StgValue>
</operation>

<operation id="3892" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1519 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_404 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_236

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_404"/></StgValue>
</operation>

<operation id="3893" st_id="51" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1520 %tmp_362 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_402, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_403, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_404, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="3894" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1553 %tmp_260 = fadd i32 %tmp_258, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="3895" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1566 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_426 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_189

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_426"/></StgValue>
</operation>

<operation id="3896" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1567 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_427 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_198

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_427"/></StgValue>
</operation>

<operation id="3897" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1568 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_428 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_207

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_428"/></StgValue>
</operation>

<operation id="3898" st_id="51" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1569 %tmp_378 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_426, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_427, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_428, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="3899" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1602 %tmp_277 = fadd i32 %tmp_274, i32 %mul_7_2

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="3900" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1615 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_450 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_160

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_450"/></StgValue>
</operation>

<operation id="3901" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1616 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_451 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_169

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_451"/></StgValue>
</operation>

<operation id="3902" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1617 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_452 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_178

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_452"/></StgValue>
</operation>

<operation id="3903" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1651 %tmp_293 = fadd i32 %tmp_291, i32 %mul_8_1

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="3904" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1656 %mul_8_2 = fmul i32 %select_ln36_76, i32 %tmp_406

]]></Node>
<StgValue><ssdm name="mul_8_2"/></StgValue>
</operation>

<operation id="3905" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1664 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_474 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_131

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_474"/></StgValue>
</operation>

<operation id="3906" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1665 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_475 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_140

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_475"/></StgValue>
</operation>

<operation id="3907" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1666 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_476 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_149

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_476"/></StgValue>
</operation>

<operation id="3908" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1710 %tmp_323 = fadd i32 %tmp_321, i32 %mul_1_14

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="3909" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1777 %tmp_341 = fadd i32 %tmp_339, i32 %mul_1_1_7

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="3910" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1791 %tmp_355 = fadd i32 %tmp_353, i32 %mul_1_2_6

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="3911" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1808 %mul_1_3_7 = fmul i32 %select_ln36_36, i32 %tmp_328

]]></Node>
<StgValue><ssdm name="mul_1_3_7"/></StgValue>
</operation>

<operation id="3912" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1821 %tmp_385 = fadd i32 %tmp_383, i32 %mul_1_4_5

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="3913" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1822 %mul_1_4_6 = fmul i32 %select_ln36_44, i32 %tmp_344

]]></Node>
<StgValue><ssdm name="mul_1_4_6"/></StgValue>
</operation>

<operation id="3914" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1835 %tmp_399 = fadd i32 %tmp_397, i32 %mul_1_5_4

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="3915" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1836 %mul_1_5_5 = fmul i32 %select_ln36_52, i32 %tmp_360

]]></Node>
<StgValue><ssdm name="mul_1_5_5"/></StgValue>
</operation>

<operation id="3916" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1849 %tmp_413 = fadd i32 %tmp_411, i32 %mul_1_6_3

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="3917" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1850 %mul_1_6_4 = fmul i32 %select_ln36_60, i32 %tmp_376

]]></Node>
<StgValue><ssdm name="mul_1_6_4"/></StgValue>
</operation>

<operation id="3918" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1863 %tmp_423 = fadd i32 %tmp_422, i32 %mul_1_7_2

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="3919" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1864 %mul_1_7_3 = fmul i32 %select_ln36_68, i32 %tmp_392

]]></Node>
<StgValue><ssdm name="mul_1_7_3"/></StgValue>
</operation>

<operation id="3920" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1877 %tmp_430 = fadd i32 %tmp_429, i32 %mul_1_8_1

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="3921" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1878 %mul_1_8_2 = fmul i32 %select_ln36_76, i32 %tmp_408

]]></Node>
<StgValue><ssdm name="mul_1_8_2"/></StgValue>
</operation>

<operation id="3922" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1982 %tmp_457 = fadd i32 %tmp_456, i32 %mul_2_2_6

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="3923" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2008 %tmp_470 = fadd i32 %tmp_469, i32 %mul_2_4_5

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="3924" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2009 %mul_2_4_6 = fmul i32 %select_ln36_44, i32 %tmp_346

]]></Node>
<StgValue><ssdm name="mul_2_4_6"/></StgValue>
</operation>

<operation id="3925" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2020 %tmp_476 = fadd i32 %tmp_475, i32 %mul_2_5_4

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="3926" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2030 %tmp_481 = fadd i32 %tmp_480, i32 %mul_2_6_2

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="3927" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2031 %mul_2_6_3 = fmul i32 %select_ln36_59, i32 %tmp_376

]]></Node>
<StgValue><ssdm name="mul_2_6_3"/></StgValue>
</operation>

<operation id="3928" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2042 %tmp_487 = fadd i32 %tmp_486, i32 %mul_2_7_1

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="3929" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2043 %mul_2_7_2 = fmul i32 %select_ln36_67, i32 %tmp_392

]]></Node>
<StgValue><ssdm name="mul_2_7_2"/></StgValue>
</operation>

<operation id="3930" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2054 %tmp_493 = fadd i32 %mul_2_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="3931" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2055 %mul_2_8_1 = fmul i32 %select_ln36_75, i32 %tmp_408

]]></Node>
<StgValue><ssdm name="mul_2_8_1"/></StgValue>
</operation>

<operation id="3932" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2082 %tmp_99 = fadd i32 %tmp_450, i32 %mul_2_1_7

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3933" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2087 %mul_1_2_8 = fmul i32 %select_ln36_28, i32 %tmp_503

]]></Node>
<StgValue><ssdm name="mul_1_2_8"/></StgValue>
</operation>

<operation id="3934" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2089 %mul_2_2_7 = fmul i32 %select_ln36_27, i32 %tmp_503

]]></Node>
<StgValue><ssdm name="mul_2_2_7"/></StgValue>
</operation>

<operation id="3935" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2144 %tmp_114 = fadd i32 %tmp_97, i32 %mul_2_15

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="3936" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2149 %mul_2_1_8 = fmul i32 %select_ln36_19, i32 %tmp_511

]]></Node>
<StgValue><ssdm name="mul_2_1_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="3937" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1250 %tmp_130 = fadd i32 %tmp_129, i32 %mul_20

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="3938" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1302 %tmp_138 = fadd i32 %tmp_137, i32 %mul_130_7

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3939" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1406 %tmp_155 = fadd i32 %tmp_154, i32 %mul_3_6

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="3940" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1417 %mul_3_8 = fmul i32 %select_ln36_37, i32 %tmp_328

]]></Node>
<StgValue><ssdm name="mul_3_8"/></StgValue>
</operation>

<operation id="3941" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1455 %tmp_163 = fadd i32 %tmp_162, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="3942" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1466 %mul_4_7 = fmul i32 %select_ln36_45, i32 %tmp_344

]]></Node>
<StgValue><ssdm name="mul_4_7"/></StgValue>
</operation>

<operation id="3943" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1504 %tmp_171 = fadd i32 %tmp_170, i32 %mul_5_4

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="3944" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1515 %mul_5_6 = fmul i32 %select_ln36_53, i32 %tmp_360

]]></Node>
<StgValue><ssdm name="mul_5_6"/></StgValue>
</operation>

<operation id="3945" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1553 %tmp_260 = fadd i32 %tmp_258, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="3946" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1564 %mul_6_5 = fmul i32 %select_ln36_61, i32 %tmp_376

]]></Node>
<StgValue><ssdm name="mul_6_5"/></StgValue>
</operation>

<operation id="3947" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1602 %tmp_277 = fadd i32 %tmp_274, i32 %mul_7_2

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="3948" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1615 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_450 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_160

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_450"/></StgValue>
</operation>

<operation id="3949" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1616 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_451 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_169

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_451"/></StgValue>
</operation>

<operation id="3950" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1617 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_452 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_178

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_452"/></StgValue>
</operation>

<operation id="3951" st_id="52" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1618 %tmp_394 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_450, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_451, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_452, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="3952" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1651 %tmp_293 = fadd i32 %tmp_291, i32 %mul_8_1

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="3953" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1664 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_474 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_131

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_474"/></StgValue>
</operation>

<operation id="3954" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1665 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_475 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_140

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_475"/></StgValue>
</operation>

<operation id="3955" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1666 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_476 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_149

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_476"/></StgValue>
</operation>

<operation id="3956" st_id="52" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1667 %tmp_410 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_474, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_475, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_476, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="3957" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1723 %add_ln54_93 = add i11 %mul_ln54_3, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_93"/></StgValue>
</operation>

<operation id="3958" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1724 %zext_ln54_104 = zext i11 %add_ln54_93

]]></Node>
<StgValue><ssdm name="zext_ln54_104"/></StgValue>
</operation>

<operation id="3959" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1725 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_492 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_104

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_492"/></StgValue>
</operation>

<operation id="3960" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1744 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_501 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_104

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_501"/></StgValue>
</operation>

<operation id="3961" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1753 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_510 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_104

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_510"/></StgValue>
</operation>

<operation id="3962" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1777 %tmp_341 = fadd i32 %tmp_339, i32 %mul_1_1_7

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="3963" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1807 %tmp_371 = fadd i32 %tmp_369, i32 %mul_1_3_6

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="3964" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1821 %tmp_385 = fadd i32 %tmp_383, i32 %mul_1_4_5

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="3965" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1835 %tmp_399 = fadd i32 %tmp_397, i32 %mul_1_5_4

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="3966" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1836 %mul_1_5_5 = fmul i32 %select_ln36_52, i32 %tmp_360

]]></Node>
<StgValue><ssdm name="mul_1_5_5"/></StgValue>
</operation>

<operation id="3967" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1849 %tmp_413 = fadd i32 %tmp_411, i32 %mul_1_6_3

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="3968" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1850 %mul_1_6_4 = fmul i32 %select_ln36_60, i32 %tmp_376

]]></Node>
<StgValue><ssdm name="mul_1_6_4"/></StgValue>
</operation>

<operation id="3969" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1863 %tmp_423 = fadd i32 %tmp_422, i32 %mul_1_7_2

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="3970" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1864 %mul_1_7_3 = fmul i32 %select_ln36_68, i32 %tmp_392

]]></Node>
<StgValue><ssdm name="mul_1_7_3"/></StgValue>
</operation>

<operation id="3971" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1877 %tmp_430 = fadd i32 %tmp_429, i32 %mul_1_8_1

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="3972" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1878 %mul_1_8_2 = fmul i32 %select_ln36_76, i32 %tmp_408

]]></Node>
<StgValue><ssdm name="mul_1_8_2"/></StgValue>
</operation>

<operation id="3973" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1913 %add_ln54_101 = add i11 %mul_ln54_2, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_101"/></StgValue>
</operation>

<operation id="3974" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1914 %zext_ln54_114 = zext i11 %add_ln54_101

]]></Node>
<StgValue><ssdm name="zext_ln54_114"/></StgValue>
</operation>

<operation id="3975" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1915 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_518 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_114

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_518"/></StgValue>
</operation>

<operation id="3976" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1936 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_527 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_114

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_527"/></StgValue>
</operation>

<operation id="3977" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1945 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_536 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_114

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_536"/></StgValue>
</operation>

<operation id="3978" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1996 %tmp_464 = fadd i32 %tmp_463, i32 %mul_2_3_6

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="3979" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2008 %tmp_470 = fadd i32 %tmp_469, i32 %mul_2_4_5

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="3980" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2009 %mul_2_4_6 = fmul i32 %select_ln36_44, i32 %tmp_346

]]></Node>
<StgValue><ssdm name="mul_2_4_6"/></StgValue>
</operation>

<operation id="3981" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2020 %tmp_476 = fadd i32 %tmp_475, i32 %mul_2_5_4

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="3982" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2021 %mul_2_5_5 = fmul i32 %select_ln36_52, i32 %tmp_362

]]></Node>
<StgValue><ssdm name="mul_2_5_5"/></StgValue>
</operation>

<operation id="3983" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2032 %tmp_482 = fadd i32 %tmp_481, i32 %mul_2_6_3

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="3984" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2033 %mul_2_6_4 = fmul i32 %select_ln36_60, i32 %tmp_378

]]></Node>
<StgValue><ssdm name="mul_2_6_4"/></StgValue>
</operation>

<operation id="3985" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2044 %tmp_488 = fadd i32 %tmp_487, i32 %mul_2_7_2

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="3986" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2054 %tmp_493 = fadd i32 %mul_2_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="3987" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2055 %mul_2_8_1 = fmul i32 %select_ln36_75, i32 %tmp_408

]]></Node>
<StgValue><ssdm name="mul_2_8_1"/></StgValue>
</operation>

<operation id="3988" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2072 %tmp_325 = fadd i32 %tmp_323, i32 %mul_1_15

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="3989" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2082 %tmp_99 = fadd i32 %tmp_450, i32 %mul_2_1_7

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3990" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2087 %mul_1_2_8 = fmul i32 %select_ln36_28, i32 %tmp_503

]]></Node>
<StgValue><ssdm name="mul_1_2_8"/></StgValue>
</operation>

<operation id="3991" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2089 %mul_2_2_7 = fmul i32 %select_ln36_27, i32 %tmp_503

]]></Node>
<StgValue><ssdm name="mul_2_2_7"/></StgValue>
</operation>

<operation id="3992" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2091 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_552 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_492

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_552"/></StgValue>
</operation>

<operation id="3993" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2092 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_553 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_501

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_553"/></StgValue>
</operation>

<operation id="3994" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2093 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_554 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_510

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_554"/></StgValue>
</operation>

<operation id="3995" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2144 %tmp_114 = fadd i32 %tmp_97, i32 %mul_2_15

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="3996" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2149 %mul_2_1_8 = fmul i32 %select_ln36_19, i32 %tmp_511

]]></Node>
<StgValue><ssdm name="mul_2_1_8"/></StgValue>
</operation>

<operation id="3997" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2151 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_576 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_518

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_576"/></StgValue>
</operation>

<operation id="3998" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2152 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_577 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_527

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_577"/></StgValue>
</operation>

<operation id="3999" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2153 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_578 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_536

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_578"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="4000" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1158 %add_ln54_78 = add i11 %mul_ln54_6, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_78"/></StgValue>
</operation>

<operation id="4001" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1159 %zext_ln54_85 = zext i11 %add_ln54_78

]]></Node>
<StgValue><ssdm name="zext_ln54_85"/></StgValue>
</operation>

<operation id="4002" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1160 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_219 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_85

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_219"/></StgValue>
</operation>

<operation id="4003" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1173 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_228 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_85

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_228"/></StgValue>
</operation>

<operation id="4004" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1182 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_237 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_85

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_237"/></StgValue>
</operation>

<operation id="4005" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1212 %add_ln54_86 = add i11 %mul_ln54_5, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_86"/></StgValue>
</operation>

<operation id="4006" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1213 %zext_ln54_95 = zext i11 %add_ln54_86

]]></Node>
<StgValue><ssdm name="zext_ln54_95"/></StgValue>
</operation>

<operation id="4007" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1214 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_248 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_95

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_248"/></StgValue>
</operation>

<operation id="4008" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1229 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_257 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_95

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_257"/></StgValue>
</operation>

<operation id="4009" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1238 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_266 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_95

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_266"/></StgValue>
</operation>

<operation id="4010" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1250 %tmp_130 = fadd i32 %tmp_129, i32 %mul_20

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="4011" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1308 %tmp_139 = fadd i32 %tmp_138, i32 %mul_130_8

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="4012" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1357 %tmp_147 = fadd i32 %tmp_146, i32 %mul_252_7

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="4013" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1406 %tmp_155 = fadd i32 %tmp_154, i32 %mul_3_6

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="4014" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1417 %mul_3_8 = fmul i32 %select_ln36_37, i32 %tmp_328

]]></Node>
<StgValue><ssdm name="mul_3_8"/></StgValue>
</operation>

<operation id="4015" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1455 %tmp_163 = fadd i32 %tmp_162, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="4016" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1466 %mul_4_7 = fmul i32 %select_ln36_45, i32 %tmp_344

]]></Node>
<StgValue><ssdm name="mul_4_7"/></StgValue>
</operation>

<operation id="4017" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1504 %tmp_171 = fadd i32 %tmp_170, i32 %mul_5_4

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="4018" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1515 %mul_5_6 = fmul i32 %select_ln36_53, i32 %tmp_360

]]></Node>
<StgValue><ssdm name="mul_5_6"/></StgValue>
</operation>

<operation id="4019" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1523 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_405 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_248

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_405"/></StgValue>
</operation>

<operation id="4020" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1524 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_406 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_257

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_406"/></StgValue>
</operation>

<operation id="4021" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1525 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_407 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_266

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_407"/></StgValue>
</operation>

<operation id="4022" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1553 %tmp_260 = fadd i32 %tmp_258, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="4023" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1564 %mul_6_5 = fmul i32 %select_ln36_61, i32 %tmp_376

]]></Node>
<StgValue><ssdm name="mul_6_5"/></StgValue>
</operation>

<operation id="4024" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1572 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_429 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_219

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_429"/></StgValue>
</operation>

<operation id="4025" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1573 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_430 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_228

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_430"/></StgValue>
</operation>

<operation id="4026" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1574 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_431 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_237

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_431"/></StgValue>
</operation>

<operation id="4027" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1602 %tmp_277 = fadd i32 %tmp_274, i32 %mul_7_2

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="4028" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1613 %mul_7_4 = fmul i32 %select_ln36_69, i32 %tmp_392

]]></Node>
<StgValue><ssdm name="mul_7_4"/></StgValue>
</operation>

<operation id="4029" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1662 %mul_8_3 = fmul i32 %select_ln36_77, i32 %tmp_408

]]></Node>
<StgValue><ssdm name="mul_8_3"/></StgValue>
</operation>

<operation id="4030" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1793 %tmp_357 = fadd i32 %tmp_355, i32 %mul_1_2_7

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="4031" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1807 %tmp_371 = fadd i32 %tmp_369, i32 %mul_1_3_6

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="4032" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1821 %tmp_385 = fadd i32 %tmp_383, i32 %mul_1_4_5

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="4033" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1824 %mul_1_4_7 = fmul i32 %select_ln36_45, i32 %tmp_346

]]></Node>
<StgValue><ssdm name="mul_1_4_7"/></StgValue>
</operation>

<operation id="4034" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1835 %tmp_399 = fadd i32 %tmp_397, i32 %mul_1_5_4

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="4035" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1849 %tmp_413 = fadd i32 %tmp_411, i32 %mul_1_6_3

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="4036" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1863 %tmp_423 = fadd i32 %tmp_422, i32 %mul_1_7_2

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="4037" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1878 %mul_1_8_2 = fmul i32 %select_ln36_76, i32 %tmp_408

]]></Node>
<StgValue><ssdm name="mul_1_8_2"/></StgValue>
</operation>

<operation id="4038" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1996 %tmp_464 = fadd i32 %tmp_463, i32 %mul_2_3_6

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="4039" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2008 %tmp_470 = fadd i32 %tmp_469, i32 %mul_2_4_5

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="4040" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2009 %mul_2_4_6 = fmul i32 %select_ln36_44, i32 %tmp_346

]]></Node>
<StgValue><ssdm name="mul_2_4_6"/></StgValue>
</operation>

<operation id="4041" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2020 %tmp_476 = fadd i32 %tmp_475, i32 %mul_2_5_4

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="4042" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2021 %mul_2_5_5 = fmul i32 %select_ln36_52, i32 %tmp_362

]]></Node>
<StgValue><ssdm name="mul_2_5_5"/></StgValue>
</operation>

<operation id="4043" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2032 %tmp_482 = fadd i32 %tmp_481, i32 %mul_2_6_3

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="4044" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2033 %mul_2_6_4 = fmul i32 %select_ln36_60, i32 %tmp_378

]]></Node>
<StgValue><ssdm name="mul_2_6_4"/></StgValue>
</operation>

<operation id="4045" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2044 %tmp_488 = fadd i32 %tmp_487, i32 %mul_2_7_2

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="4046" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2045 %mul_2_7_3 = fmul i32 %select_ln36_68, i32 %tmp_394

]]></Node>
<StgValue><ssdm name="mul_2_7_3"/></StgValue>
</operation>

<operation id="4047" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2056 %tmp_494 = fadd i32 %tmp_493, i32 %mul_2_8_1

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="4048" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2057 %mul_2_8_2 = fmul i32 %select_ln36_76, i32 %tmp_410

]]></Node>
<StgValue><ssdm name="mul_2_8_2"/></StgValue>
</operation>

<operation id="4049" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2072 %tmp_325 = fadd i32 %tmp_323, i32 %mul_1_15

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="4050" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2080 %tmp_98 = fadd i32 %tmp_341, i32 %mul_1_1_8

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="4051" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2087 %mul_1_2_8 = fmul i32 %select_ln36_28, i32 %tmp_503

]]></Node>
<StgValue><ssdm name="mul_1_2_8"/></StgValue>
</operation>

<operation id="4052" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2090 %tmp_101 = fadd i32 %tmp_457, i32 %mul_2_2_7

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="4053" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2091 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_552 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_492

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_552"/></StgValue>
</operation>

<operation id="4054" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2092 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_553 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_501

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_553"/></StgValue>
</operation>

<operation id="4055" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2093 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_554 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_510

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_554"/></StgValue>
</operation>

<operation id="4056" st_id="53" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2094 %tmp_504 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_552, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_553, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_554, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="4057" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2144 %tmp_114 = fadd i32 %tmp_97, i32 %mul_2_15

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="4058" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2149 %mul_2_1_8 = fmul i32 %select_ln36_19, i32 %tmp_511

]]></Node>
<StgValue><ssdm name="mul_2_1_8"/></StgValue>
</operation>

<operation id="4059" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2151 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_576 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_518

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_576"/></StgValue>
</operation>

<operation id="4060" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2152 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_577 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_527

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_577"/></StgValue>
</operation>

<operation id="4061" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2153 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_578 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_536

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_578"/></StgValue>
</operation>

<operation id="4062" st_id="53" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2154 %tmp_512 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_576, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_577, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_578, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="4063" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1050 %add_ln54_62 = add i11 %mul_ln39, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_62"/></StgValue>
</operation>

<operation id="4064" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1051 %zext_ln54_65 = zext i11 %add_ln54_62

]]></Node>
<StgValue><ssdm name="zext_ln54_65"/></StgValue>
</operation>

<operation id="4065" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1052 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_161 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_65

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_161"/></StgValue>
</operation>

<operation id="4066" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1061 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_170 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_65

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_170"/></StgValue>
</operation>

<operation id="4067" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1070 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_179 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_65

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_179"/></StgValue>
</operation>

<operation id="4068" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1104 %add_ln54_70 = add i11 %mul_ln54_7, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_70"/></StgValue>
</operation>

<operation id="4069" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1105 %zext_ln54_75 = zext i11 %add_ln54_70

]]></Node>
<StgValue><ssdm name="zext_ln54_75"/></StgValue>
</operation>

<operation id="4070" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1106 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_190 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_75

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_190"/></StgValue>
</operation>

<operation id="4071" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1117 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_199 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_75

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_199"/></StgValue>
</operation>

<operation id="4072" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1126 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_208 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_75

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_208"/></StgValue>
</operation>

<operation id="4073" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1250 %tmp_130 = fadd i32 %tmp_129, i32 %mul_20

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="4074" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1308 %tmp_139 = fadd i32 %tmp_138, i32 %mul_130_8

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="4075" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1357 %tmp_147 = fadd i32 %tmp_146, i32 %mul_252_7

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="4076" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1406 %tmp_155 = fadd i32 %tmp_154, i32 %mul_3_6

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="4077" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1455 %tmp_163 = fadd i32 %tmp_162, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="4078" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1466 %mul_4_7 = fmul i32 %select_ln36_45, i32 %tmp_344

]]></Node>
<StgValue><ssdm name="mul_4_7"/></StgValue>
</operation>

<operation id="4079" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1515 %mul_5_6 = fmul i32 %select_ln36_53, i32 %tmp_360

]]></Node>
<StgValue><ssdm name="mul_5_6"/></StgValue>
</operation>

<operation id="4080" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1523 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_405 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_248

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_405"/></StgValue>
</operation>

<operation id="4081" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1524 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_406 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_257

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_406"/></StgValue>
</operation>

<operation id="4082" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1525 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_407 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_266

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_407"/></StgValue>
</operation>

<operation id="4083" st_id="54" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1526 %tmp_364 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_405, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_406, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_407, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="4084" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1559 %tmp_262 = fadd i32 %tmp_260, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="4085" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1564 %mul_6_5 = fmul i32 %select_ln36_61, i32 %tmp_376

]]></Node>
<StgValue><ssdm name="mul_6_5"/></StgValue>
</operation>

<operation id="4086" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1572 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_429 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_219

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_429"/></StgValue>
</operation>

<operation id="4087" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1573 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_430 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_228

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_430"/></StgValue>
</operation>

<operation id="4088" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1574 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_431 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_237

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_431"/></StgValue>
</operation>

<operation id="4089" st_id="54" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1575 %tmp_380 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_429, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_430, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_431, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="4090" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1608 %tmp_279 = fadd i32 %tmp_277, i32 %mul_7_3

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="4091" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1613 %mul_7_4 = fmul i32 %select_ln36_69, i32 %tmp_392

]]></Node>
<StgValue><ssdm name="mul_7_4"/></StgValue>
</operation>

<operation id="4092" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1621 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_453 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_190

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_453"/></StgValue>
</operation>

<operation id="4093" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1622 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_454 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_199

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_454"/></StgValue>
</operation>

<operation id="4094" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1623 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_455 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_208

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_455"/></StgValue>
</operation>

<operation id="4095" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1657 %tmp_295 = fadd i32 %tmp_293, i32 %mul_8_2

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="4096" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1662 %mul_8_3 = fmul i32 %select_ln36_77, i32 %tmp_408

]]></Node>
<StgValue><ssdm name="mul_8_3"/></StgValue>
</operation>

<operation id="4097" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1670 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_477 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_161

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_477"/></StgValue>
</operation>

<operation id="4098" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1671 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_478 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_170

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_478"/></StgValue>
</operation>

<operation id="4099" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1672 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_479 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_179

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_479"/></StgValue>
</operation>

<operation id="4100" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1793 %tmp_357 = fadd i32 %tmp_355, i32 %mul_1_2_7

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="4101" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1807 %tmp_371 = fadd i32 %tmp_369, i32 %mul_1_3_6

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="4102" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1821 %tmp_385 = fadd i32 %tmp_383, i32 %mul_1_4_5

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="4103" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1824 %mul_1_4_7 = fmul i32 %select_ln36_45, i32 %tmp_346

]]></Node>
<StgValue><ssdm name="mul_1_4_7"/></StgValue>
</operation>

<operation id="4104" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1838 %mul_1_5_6 = fmul i32 %select_ln36_53, i32 %tmp_362

]]></Node>
<StgValue><ssdm name="mul_1_5_6"/></StgValue>
</operation>

<operation id="4105" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1852 %mul_1_6_5 = fmul i32 %select_ln36_61, i32 %tmp_378

]]></Node>
<StgValue><ssdm name="mul_1_6_5"/></StgValue>
</operation>

<operation id="4106" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1865 %tmp_424 = fadd i32 %tmp_423, i32 %mul_1_7_3

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="4107" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1866 %mul_1_7_4 = fmul i32 %select_ln36_69, i32 %tmp_394

]]></Node>
<StgValue><ssdm name="mul_1_7_4"/></StgValue>
</operation>

<operation id="4108" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1879 %tmp_431 = fadd i32 %tmp_430, i32 %mul_1_8_2

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="4109" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1996 %tmp_464 = fadd i32 %tmp_463, i32 %mul_2_3_6

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="4110" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2008 %tmp_470 = fadd i32 %tmp_469, i32 %mul_2_4_5

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="4111" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2020 %tmp_476 = fadd i32 %tmp_475, i32 %mul_2_5_4

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="4112" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2021 %mul_2_5_5 = fmul i32 %select_ln36_52, i32 %tmp_362

]]></Node>
<StgValue><ssdm name="mul_2_5_5"/></StgValue>
</operation>

<operation id="4113" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2032 %tmp_482 = fadd i32 %tmp_481, i32 %mul_2_6_3

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="4114" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2033 %mul_2_6_4 = fmul i32 %select_ln36_60, i32 %tmp_378

]]></Node>
<StgValue><ssdm name="mul_2_6_4"/></StgValue>
</operation>

<operation id="4115" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2044 %tmp_488 = fadd i32 %tmp_487, i32 %mul_2_7_2

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="4116" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2045 %mul_2_7_3 = fmul i32 %select_ln36_68, i32 %tmp_394

]]></Node>
<StgValue><ssdm name="mul_2_7_3"/></StgValue>
</operation>

<operation id="4117" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2056 %tmp_494 = fadd i32 %tmp_493, i32 %mul_2_8_1

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="4118" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2057 %mul_2_8_2 = fmul i32 %select_ln36_76, i32 %tmp_410

]]></Node>
<StgValue><ssdm name="mul_2_8_2"/></StgValue>
</operation>

<operation id="4119" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2072 %tmp_325 = fadd i32 %tmp_323, i32 %mul_1_15

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="4120" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2080 %tmp_98 = fadd i32 %tmp_341, i32 %mul_1_1_8

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="4121" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2090 %tmp_101 = fadd i32 %tmp_457, i32 %mul_2_2_7

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="4122" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2097 %mul_2_3_7 = fmul i32 %select_ln36_36, i32 %tmp_504

]]></Node>
<StgValue><ssdm name="mul_2_3_7"/></StgValue>
</operation>

<operation id="4123" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2144 %tmp_114 = fadd i32 %tmp_97, i32 %mul_2_15

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="4124" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2150 %tmp_115 = fadd i32 %tmp_99, i32 %mul_2_1_8

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="4125" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2155 %mul_2_2_8 = fmul i32 %select_ln36_28, i32 %tmp_512

]]></Node>
<StgValue><ssdm name="mul_2_2_8"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="4126" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1254 %add = fadd i32 %tmp_275, i32 %tmp_130

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="4127" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1308 %tmp_139 = fadd i32 %tmp_138, i32 %mul_130_8

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="4128" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1357 %tmp_147 = fadd i32 %tmp_146, i32 %mul_252_7

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="4129" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1406 %tmp_155 = fadd i32 %tmp_154, i32 %mul_3_6

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="4130" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1472 %mul_4_8 = fmul i32 %select_ln36_46, i32 %tmp_346

]]></Node>
<StgValue><ssdm name="mul_4_8"/></StgValue>
</operation>

<operation id="4131" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1510 %tmp_172 = fadd i32 %tmp_171, i32 %mul_5_5

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="4132" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1559 %tmp_262 = fadd i32 %tmp_260, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="4133" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1608 %tmp_279 = fadd i32 %tmp_277, i32 %mul_7_3

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="4134" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1613 %mul_7_4 = fmul i32 %select_ln36_69, i32 %tmp_392

]]></Node>
<StgValue><ssdm name="mul_7_4"/></StgValue>
</operation>

<operation id="4135" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1621 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_453 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_190

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_453"/></StgValue>
</operation>

<operation id="4136" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1622 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_454 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_199

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_454"/></StgValue>
</operation>

<operation id="4137" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1623 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_455 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_208

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_455"/></StgValue>
</operation>

<operation id="4138" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1624 %tmp_396 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_453, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_454, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_455, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="4139" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1657 %tmp_295 = fadd i32 %tmp_293, i32 %mul_8_2

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="4140" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1662 %mul_8_3 = fmul i32 %select_ln36_77, i32 %tmp_408

]]></Node>
<StgValue><ssdm name="mul_8_3"/></StgValue>
</operation>

<operation id="4141" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1670 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_477 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_161

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_477"/></StgValue>
</operation>

<operation id="4142" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1671 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_478 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_170

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_478"/></StgValue>
</operation>

<operation id="4143" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1672 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_479 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_179

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_479"/></StgValue>
</operation>

<operation id="4144" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1673 %tmp_412 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_477, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_478, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_479, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="4145" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1726 %add_ln54_94 = add i11 %mul_ln54_4, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_94"/></StgValue>
</operation>

<operation id="4146" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1727 %zext_ln54_105 = zext i11 %add_ln54_94

]]></Node>
<StgValue><ssdm name="zext_ln54_105"/></StgValue>
</operation>

<operation id="4147" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1728 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_493 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_105

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_493"/></StgValue>
</operation>

<operation id="4148" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1745 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_502 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_105

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_502"/></StgValue>
</operation>

<operation id="4149" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1754 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_511 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_105

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_511"/></StgValue>
</operation>

<operation id="4150" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1793 %tmp_357 = fadd i32 %tmp_355, i32 %mul_1_2_7

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="4151" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1807 %tmp_371 = fadd i32 %tmp_369, i32 %mul_1_3_6

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="4152" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1824 %mul_1_4_7 = fmul i32 %select_ln36_45, i32 %tmp_346

]]></Node>
<StgValue><ssdm name="mul_1_4_7"/></StgValue>
</operation>

<operation id="4153" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1837 %tmp_401 = fadd i32 %tmp_399, i32 %mul_1_5_5

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="4154" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1838 %mul_1_5_6 = fmul i32 %select_ln36_53, i32 %tmp_362

]]></Node>
<StgValue><ssdm name="mul_1_5_6"/></StgValue>
</operation>

<operation id="4155" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1851 %tmp_415 = fadd i32 %tmp_413, i32 %mul_1_6_4

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="4156" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1852 %mul_1_6_5 = fmul i32 %select_ln36_61, i32 %tmp_378

]]></Node>
<StgValue><ssdm name="mul_1_6_5"/></StgValue>
</operation>

<operation id="4157" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1865 %tmp_424 = fadd i32 %tmp_423, i32 %mul_1_7_3

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="4158" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1866 %mul_1_7_4 = fmul i32 %select_ln36_69, i32 %tmp_394

]]></Node>
<StgValue><ssdm name="mul_1_7_4"/></StgValue>
</operation>

<operation id="4159" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1879 %tmp_431 = fadd i32 %tmp_430, i32 %mul_1_8_2

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="4160" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1880 %mul_1_8_3 = fmul i32 %select_ln36_77, i32 %tmp_410

]]></Node>
<StgValue><ssdm name="mul_1_8_3"/></StgValue>
</operation>

<operation id="4161" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1916 %add_ln54_102 = add i11 %mul_ln54_3, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_102"/></StgValue>
</operation>

<operation id="4162" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1917 %zext_ln54_115 = zext i11 %add_ln54_102

]]></Node>
<StgValue><ssdm name="zext_ln54_115"/></StgValue>
</operation>

<operation id="4163" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1918 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_519 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_115

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_519"/></StgValue>
</operation>

<operation id="4164" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1937 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_528 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_115

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_528"/></StgValue>
</operation>

<operation id="4165" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1946 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_537 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_115

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_537"/></StgValue>
</operation>

<operation id="4166" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1996 %tmp_464 = fadd i32 %tmp_463, i32 %mul_2_3_6

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="4167" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2022 %tmp_477 = fadd i32 %tmp_476, i32 %mul_2_5_5

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="4168" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2023 %mul_2_5_6 = fmul i32 %select_ln36_53, i32 %tmp_364

]]></Node>
<StgValue><ssdm name="mul_2_5_6"/></StgValue>
</operation>

<operation id="4169" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2032 %tmp_482 = fadd i32 %tmp_481, i32 %mul_2_6_3

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="4170" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2035 %mul_2_6_5 = fmul i32 %select_ln36_61, i32 %tmp_380

]]></Node>
<StgValue><ssdm name="mul_2_6_5"/></StgValue>
</operation>

<operation id="4171" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2044 %tmp_488 = fadd i32 %tmp_487, i32 %mul_2_7_2

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="4172" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2045 %mul_2_7_3 = fmul i32 %select_ln36_68, i32 %tmp_394

]]></Node>
<StgValue><ssdm name="mul_2_7_3"/></StgValue>
</operation>

<operation id="4173" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2056 %tmp_494 = fadd i32 %tmp_493, i32 %mul_2_8_1

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="4174" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2057 %mul_2_8_2 = fmul i32 %select_ln36_76, i32 %tmp_410

]]></Node>
<StgValue><ssdm name="mul_2_8_2"/></StgValue>
</operation>

<operation id="4175" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2072 %tmp_325 = fadd i32 %tmp_323, i32 %mul_1_15

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="4176" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2080 %tmp_98 = fadd i32 %tmp_341, i32 %mul_1_1_8

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="4177" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2090 %tmp_101 = fadd i32 %tmp_457, i32 %mul_2_2_7

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="4178" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2095 %mul_1_3_8 = fmul i32 %select_ln36_37, i32 %tmp_504

]]></Node>
<StgValue><ssdm name="mul_1_3_8"/></StgValue>
</operation>

<operation id="4179" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2097 %mul_2_3_7 = fmul i32 %select_ln36_36, i32 %tmp_504

]]></Node>
<StgValue><ssdm name="mul_2_3_7"/></StgValue>
</operation>

<operation id="4180" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2099 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_555 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_493

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_555"/></StgValue>
</operation>

<operation id="4181" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2100 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_556 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_502

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_556"/></StgValue>
</operation>

<operation id="4182" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2101 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_557 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_511

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_557"/></StgValue>
</operation>

<operation id="4183" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2150 %tmp_115 = fadd i32 %tmp_99, i32 %mul_2_1_8

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="4184" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2155 %mul_2_2_8 = fmul i32 %select_ln36_28, i32 %tmp_512

]]></Node>
<StgValue><ssdm name="mul_2_2_8"/></StgValue>
</operation>

<operation id="4185" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2157 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_579 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_519

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_579"/></StgValue>
</operation>

<operation id="4186" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2158 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_580 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_528

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_580"/></StgValue>
</operation>

<operation id="4187" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2159 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_581 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_537

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_581"/></StgValue>
</operation>

<operation id="4188" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2208 %add53_2 = fadd i32 %tmp_520, i32 %tmp_114

]]></Node>
<StgValue><ssdm name="add53_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="4189" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1161 %add_ln54_79 = add i11 %mul_ln54_7, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_79"/></StgValue>
</operation>

<operation id="4190" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1162 %zext_ln54_86 = zext i11 %add_ln54_79

]]></Node>
<StgValue><ssdm name="zext_ln54_86"/></StgValue>
</operation>

<operation id="4191" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1163 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_220 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_86

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_220"/></StgValue>
</operation>

<operation id="4192" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1174 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_229 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_86

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_229"/></StgValue>
</operation>

<operation id="4193" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1183 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_238 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_86

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_238"/></StgValue>
</operation>

<operation id="4194" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1215 %add_ln54_87 = add i11 %mul_ln54_6, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_87"/></StgValue>
</operation>

<operation id="4195" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1216 %zext_ln54_96 = zext i11 %add_ln54_87

]]></Node>
<StgValue><ssdm name="zext_ln54_96"/></StgValue>
</operation>

<operation id="4196" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1217 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_249 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_96

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_249"/></StgValue>
</operation>

<operation id="4197" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1230 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_258 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_96

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_258"/></StgValue>
</operation>

<operation id="4198" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1239 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_267 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_96

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_267"/></StgValue>
</operation>

<operation id="4199" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1254 %add = fadd i32 %tmp_275, i32 %tmp_130

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="4200" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1308 %tmp_139 = fadd i32 %tmp_138, i32 %mul_130_8

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="4201" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1357 %tmp_147 = fadd i32 %tmp_146, i32 %mul_252_7

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="4202" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1461 %tmp_164 = fadd i32 %tmp_163, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="4203" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1472 %mul_4_8 = fmul i32 %select_ln36_46, i32 %tmp_346

]]></Node>
<StgValue><ssdm name="mul_4_8"/></StgValue>
</operation>

<operation id="4204" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1510 %tmp_172 = fadd i32 %tmp_171, i32 %mul_5_5

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="4205" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1521 %mul_5_7 = fmul i32 %select_ln36_54, i32 %tmp_362

]]></Node>
<StgValue><ssdm name="mul_5_7"/></StgValue>
</operation>

<operation id="4206" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1559 %tmp_262 = fadd i32 %tmp_260, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="4207" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1570 %mul_6_6 = fmul i32 %select_ln36_62, i32 %tmp_378

]]></Node>
<StgValue><ssdm name="mul_6_6"/></StgValue>
</operation>

<operation id="4208" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1578 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_432 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_249

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_432"/></StgValue>
</operation>

<operation id="4209" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1579 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_433 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_258

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_433"/></StgValue>
</operation>

<operation id="4210" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1580 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_434 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_267

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_434"/></StgValue>
</operation>

<operation id="4211" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1608 %tmp_279 = fadd i32 %tmp_277, i32 %mul_7_3

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="4212" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1619 %mul_7_5 = fmul i32 %select_ln36_70, i32 %tmp_394

]]></Node>
<StgValue><ssdm name="mul_7_5"/></StgValue>
</operation>

<operation id="4213" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1627 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_456 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_220

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_456"/></StgValue>
</operation>

<operation id="4214" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1628 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_457 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_229

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_457"/></StgValue>
</operation>

<operation id="4215" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1629 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_458 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_238

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_458"/></StgValue>
</operation>

<operation id="4216" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1657 %tmp_295 = fadd i32 %tmp_293, i32 %mul_8_2

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="4217" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1793 %tmp_357 = fadd i32 %tmp_355, i32 %mul_1_2_7

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="4218" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1823 %tmp_387 = fadd i32 %tmp_385, i32 %mul_1_4_6

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="4219" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1837 %tmp_401 = fadd i32 %tmp_399, i32 %mul_1_5_5

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="4220" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1838 %mul_1_5_6 = fmul i32 %select_ln36_53, i32 %tmp_362

]]></Node>
<StgValue><ssdm name="mul_1_5_6"/></StgValue>
</operation>

<operation id="4221" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1851 %tmp_415 = fadd i32 %tmp_413, i32 %mul_1_6_4

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="4222" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1852 %mul_1_6_5 = fmul i32 %select_ln36_61, i32 %tmp_378

]]></Node>
<StgValue><ssdm name="mul_1_6_5"/></StgValue>
</operation>

<operation id="4223" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1865 %tmp_424 = fadd i32 %tmp_423, i32 %mul_1_7_3

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="4224" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1866 %mul_1_7_4 = fmul i32 %select_ln36_69, i32 %tmp_394

]]></Node>
<StgValue><ssdm name="mul_1_7_4"/></StgValue>
</operation>

<operation id="4225" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1879 %tmp_431 = fadd i32 %tmp_430, i32 %mul_1_8_2

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="4226" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1880 %mul_1_8_3 = fmul i32 %select_ln36_77, i32 %tmp_410

]]></Node>
<StgValue><ssdm name="mul_1_8_3"/></StgValue>
</operation>

<operation id="4227" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2010 %tmp_471 = fadd i32 %tmp_470, i32 %mul_2_4_6

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="4228" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2022 %tmp_477 = fadd i32 %tmp_476, i32 %mul_2_5_5

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="4229" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2023 %mul_2_5_6 = fmul i32 %select_ln36_53, i32 %tmp_364

]]></Node>
<StgValue><ssdm name="mul_2_5_6"/></StgValue>
</operation>

<operation id="4230" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2034 %tmp_483 = fadd i32 %tmp_482, i32 %mul_2_6_4

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="4231" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2035 %mul_2_6_5 = fmul i32 %select_ln36_61, i32 %tmp_380

]]></Node>
<StgValue><ssdm name="mul_2_6_5"/></StgValue>
</operation>

<operation id="4232" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2046 %tmp_489 = fadd i32 %tmp_488, i32 %mul_2_7_3

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="4233" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2047 %mul_2_7_4 = fmul i32 %select_ln36_69, i32 %tmp_396

]]></Node>
<StgValue><ssdm name="mul_2_7_4"/></StgValue>
</operation>

<operation id="4234" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2056 %tmp_494 = fadd i32 %tmp_493, i32 %mul_2_8_1

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="4235" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2059 %mul_2_8_3 = fmul i32 %select_ln36_77, i32 %tmp_412

]]></Node>
<StgValue><ssdm name="mul_2_8_3"/></StgValue>
</operation>

<operation id="4236" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2080 %tmp_98 = fadd i32 %tmp_341, i32 %mul_1_1_8

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="4237" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2090 %tmp_101 = fadd i32 %tmp_457, i32 %mul_2_2_7

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="4238" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2095 %mul_1_3_8 = fmul i32 %select_ln36_37, i32 %tmp_504

]]></Node>
<StgValue><ssdm name="mul_1_3_8"/></StgValue>
</operation>

<operation id="4239" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2097 %mul_2_3_7 = fmul i32 %select_ln36_36, i32 %tmp_504

]]></Node>
<StgValue><ssdm name="mul_2_3_7"/></StgValue>
</operation>

<operation id="4240" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2099 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_555 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_493

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_555"/></StgValue>
</operation>

<operation id="4241" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2100 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_556 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_502

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_556"/></StgValue>
</operation>

<operation id="4242" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2101 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_557 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_511

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_557"/></StgValue>
</operation>

<operation id="4243" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2102 %tmp_505 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_555, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_556, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_557, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="4244" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2150 %tmp_115 = fadd i32 %tmp_99, i32 %mul_2_1_8

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="4245" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2155 %mul_2_2_8 = fmul i32 %select_ln36_28, i32 %tmp_512

]]></Node>
<StgValue><ssdm name="mul_2_2_8"/></StgValue>
</operation>

<operation id="4246" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2157 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_579 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_519

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_579"/></StgValue>
</operation>

<operation id="4247" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2158 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_580 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_528

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_580"/></StgValue>
</operation>

<operation id="4248" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2159 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_581 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_537

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_581"/></StgValue>
</operation>

<operation id="4249" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2160 %tmp_513 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_579, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_580, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_581, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="4250" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2196 %add53_1 = fadd i32 %tmp_519, i32 %tmp_325

]]></Node>
<StgValue><ssdm name="add53_1"/></StgValue>
</operation>

<operation id="4251" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2208 %add53_2 = fadd i32 %tmp_520, i32 %tmp_114

]]></Node>
<StgValue><ssdm name="add53_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="4252" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1107 %add_ln54_71 = add i11 %mul_ln39, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_71"/></StgValue>
</operation>

<operation id="4253" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1108 %zext_ln54_76 = zext i11 %add_ln54_71

]]></Node>
<StgValue><ssdm name="zext_ln54_76"/></StgValue>
</operation>

<operation id="4254" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1109 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_191 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_76

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_191"/></StgValue>
</operation>

<operation id="4255" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1118 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_200 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_76

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_200"/></StgValue>
</operation>

<operation id="4256" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1127 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_209 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_76

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_209"/></StgValue>
</operation>

<operation id="4257" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1254 %add = fadd i32 %tmp_275, i32 %tmp_130

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="4258" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1363 %tmp_148 = fadd i32 %tmp_147, i32 %mul_252_8

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="4259" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1412 %tmp_156 = fadd i32 %tmp_155, i32 %mul_3_7

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="4260" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1461 %tmp_164 = fadd i32 %tmp_163, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="4261" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1472 %mul_4_8 = fmul i32 %select_ln36_46, i32 %tmp_346

]]></Node>
<StgValue><ssdm name="mul_4_8"/></StgValue>
</operation>

<operation id="4262" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1510 %tmp_172 = fadd i32 %tmp_171, i32 %mul_5_5

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="4263" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1521 %mul_5_7 = fmul i32 %select_ln36_54, i32 %tmp_362

]]></Node>
<StgValue><ssdm name="mul_5_7"/></StgValue>
</operation>

<operation id="4264" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1559 %tmp_262 = fadd i32 %tmp_260, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="4265" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1570 %mul_6_6 = fmul i32 %select_ln36_62, i32 %tmp_378

]]></Node>
<StgValue><ssdm name="mul_6_6"/></StgValue>
</operation>

<operation id="4266" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1578 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_432 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_249

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_432"/></StgValue>
</operation>

<operation id="4267" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1579 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_433 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_258

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_433"/></StgValue>
</operation>

<operation id="4268" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1580 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_434 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_267

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_434"/></StgValue>
</operation>

<operation id="4269" st_id="57" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1581 %tmp_382 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_432, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_433, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_434, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="4270" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1608 %tmp_279 = fadd i32 %tmp_277, i32 %mul_7_3

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="4271" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1619 %mul_7_5 = fmul i32 %select_ln36_70, i32 %tmp_394

]]></Node>
<StgValue><ssdm name="mul_7_5"/></StgValue>
</operation>

<operation id="4272" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1627 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_456 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_220

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_456"/></StgValue>
</operation>

<operation id="4273" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1628 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_457 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_229

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_457"/></StgValue>
</operation>

<operation id="4274" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1629 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_458 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_238

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_458"/></StgValue>
</operation>

<operation id="4275" st_id="57" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1630 %tmp_398 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_456, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_457, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_458, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="4276" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1657 %tmp_295 = fadd i32 %tmp_293, i32 %mul_8_2

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="4277" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1668 %mul_8_4 = fmul i32 %select_ln36_78, i32 %tmp_410

]]></Node>
<StgValue><ssdm name="mul_8_4"/></StgValue>
</operation>

<operation id="4278" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1676 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_480 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_191

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_480"/></StgValue>
</operation>

<operation id="4279" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1677 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_481 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_200

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_481"/></StgValue>
</operation>

<operation id="4280" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1678 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_482 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_209

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_482"/></StgValue>
</operation>

<operation id="4281" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1729 %add_ln54_95 = add i11 %mul_ln54_5, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_95"/></StgValue>
</operation>

<operation id="4282" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1730 %zext_ln54_106 = zext i11 %add_ln54_95

]]></Node>
<StgValue><ssdm name="zext_ln54_106"/></StgValue>
</operation>

<operation id="4283" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1731 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_494 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_106

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_494"/></StgValue>
</operation>

<operation id="4284" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1746 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_503 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_106

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_503"/></StgValue>
</operation>

<operation id="4285" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1755 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_512 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_106

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_512"/></StgValue>
</operation>

<operation id="4286" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1809 %tmp_373 = fadd i32 %tmp_371, i32 %mul_1_3_7

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="4287" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1823 %tmp_387 = fadd i32 %tmp_385, i32 %mul_1_4_6

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="4288" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1837 %tmp_401 = fadd i32 %tmp_399, i32 %mul_1_5_5

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="4289" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1840 %mul_1_5_7 = fmul i32 %select_ln36_54, i32 %tmp_364

]]></Node>
<StgValue><ssdm name="mul_1_5_7"/></StgValue>
</operation>

<operation id="4290" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1851 %tmp_415 = fadd i32 %tmp_413, i32 %mul_1_6_4

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="4291" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1854 %mul_1_6_6 = fmul i32 %select_ln36_62, i32 %tmp_380

]]></Node>
<StgValue><ssdm name="mul_1_6_6"/></StgValue>
</operation>

<operation id="4292" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1865 %tmp_424 = fadd i32 %tmp_423, i32 %mul_1_7_3

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="4293" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1879 %tmp_431 = fadd i32 %tmp_430, i32 %mul_1_8_2

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="4294" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1880 %mul_1_8_3 = fmul i32 %select_ln36_77, i32 %tmp_410

]]></Node>
<StgValue><ssdm name="mul_1_8_3"/></StgValue>
</operation>

<operation id="4295" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2010 %tmp_471 = fadd i32 %tmp_470, i32 %mul_2_4_6

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="4296" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2022 %tmp_477 = fadd i32 %tmp_476, i32 %mul_2_5_5

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="4297" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2023 %mul_2_5_6 = fmul i32 %select_ln36_53, i32 %tmp_364

]]></Node>
<StgValue><ssdm name="mul_2_5_6"/></StgValue>
</operation>

<operation id="4298" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2034 %tmp_483 = fadd i32 %tmp_482, i32 %mul_2_6_4

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="4299" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2035 %mul_2_6_5 = fmul i32 %select_ln36_61, i32 %tmp_380

]]></Node>
<StgValue><ssdm name="mul_2_6_5"/></StgValue>
</operation>

<operation id="4300" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2046 %tmp_489 = fadd i32 %tmp_488, i32 %mul_2_7_3

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="4301" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2047 %mul_2_7_4 = fmul i32 %select_ln36_69, i32 %tmp_396

]]></Node>
<StgValue><ssdm name="mul_2_7_4"/></StgValue>
</operation>

<operation id="4302" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2058 %tmp_495 = fadd i32 %tmp_494, i32 %mul_2_8_2

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="4303" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2059 %mul_2_8_3 = fmul i32 %select_ln36_77, i32 %tmp_412

]]></Node>
<StgValue><ssdm name="mul_2_8_3"/></StgValue>
</operation>

<operation id="4304" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2088 %tmp_100 = fadd i32 %tmp_357, i32 %mul_1_2_8

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="4305" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2095 %mul_1_3_8 = fmul i32 %select_ln36_37, i32 %tmp_504

]]></Node>
<StgValue><ssdm name="mul_1_3_8"/></StgValue>
</operation>

<operation id="4306" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2098 %tmp_103 = fadd i32 %tmp_464, i32 %mul_2_3_7

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="4307" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2105 %mul_2_4_7 = fmul i32 %select_ln36_45, i32 %tmp_505

]]></Node>
<StgValue><ssdm name="mul_2_4_7"/></StgValue>
</operation>

<operation id="4308" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2107 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_558 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_494

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_558"/></StgValue>
</operation>

<operation id="4309" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2108 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_559 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_503

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_559"/></StgValue>
</operation>

<operation id="4310" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2109 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_560 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_512

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_560"/></StgValue>
</operation>

<operation id="4311" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2150 %tmp_115 = fadd i32 %tmp_99, i32 %mul_2_1_8

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="4312" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2161 %mul_2_3_8 = fmul i32 %select_ln36_37, i32 %tmp_513

]]></Node>
<StgValue><ssdm name="mul_2_3_8"/></StgValue>
</operation>

<operation id="4313" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2196 %add53_1 = fadd i32 %tmp_519, i32 %tmp_325

]]></Node>
<StgValue><ssdm name="add53_1"/></StgValue>
</operation>

<operation id="4314" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2208 %add53_2 = fadd i32 %tmp_520, i32 %tmp_114

]]></Node>
<StgValue><ssdm name="add53_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="4315" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1218 %add_ln54_88 = add i11 %mul_ln54_7, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_88"/></StgValue>
</operation>

<operation id="4316" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1219 %zext_ln54_97 = zext i11 %add_ln54_88

]]></Node>
<StgValue><ssdm name="zext_ln54_97"/></StgValue>
</operation>

<operation id="4317" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1220 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_250 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_97

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_250"/></StgValue>
</operation>

<operation id="4318" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1231 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_259 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_97

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_259"/></StgValue>
</operation>

<operation id="4319" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1240 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_268 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_97

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_268"/></StgValue>
</operation>

<operation id="4320" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1254 %add = fadd i32 %tmp_275, i32 %tmp_130

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="4321" st_id="58" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1363 %tmp_148 = fadd i32 %tmp_147, i32 %mul_252_8

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="4322" st_id="58" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1412 %tmp_156 = fadd i32 %tmp_155, i32 %mul_3_7

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="4323" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1461 %tmp_164 = fadd i32 %tmp_163, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="4324" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1510 %tmp_172 = fadd i32 %tmp_171, i32 %mul_5_5

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="4325" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1521 %mul_5_7 = fmul i32 %select_ln36_54, i32 %tmp_362

]]></Node>
<StgValue><ssdm name="mul_5_7"/></StgValue>
</operation>

<operation id="4326" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1565 %tmp_264 = fadd i32 %tmp_262, i32 %mul_6_5

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="4327" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1570 %mul_6_6 = fmul i32 %select_ln36_62, i32 %tmp_378

]]></Node>
<StgValue><ssdm name="mul_6_6"/></StgValue>
</operation>

<operation id="4328" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1614 %tmp_281 = fadd i32 %tmp_279, i32 %mul_7_4

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="4329" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1619 %mul_7_5 = fmul i32 %select_ln36_70, i32 %tmp_394

]]></Node>
<StgValue><ssdm name="mul_7_5"/></StgValue>
</operation>

<operation id="4330" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1633 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_459 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_250

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_459"/></StgValue>
</operation>

<operation id="4331" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1634 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_460 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_259

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_460"/></StgValue>
</operation>

<operation id="4332" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1635 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_461 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_268

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_461"/></StgValue>
</operation>

<operation id="4333" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1663 %tmp_297 = fadd i32 %tmp_295, i32 %mul_8_3

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="4334" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1668 %mul_8_4 = fmul i32 %select_ln36_78, i32 %tmp_410

]]></Node>
<StgValue><ssdm name="mul_8_4"/></StgValue>
</operation>

<operation id="4335" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1676 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_480 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_191

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_480"/></StgValue>
</operation>

<operation id="4336" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1677 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_481 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_200

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_481"/></StgValue>
</operation>

<operation id="4337" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1678 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_482 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_209

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_482"/></StgValue>
</operation>

<operation id="4338" st_id="58" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1679 %tmp_414 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_480, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_481, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_482, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="4339" st_id="58" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1809 %tmp_373 = fadd i32 %tmp_371, i32 %mul_1_3_7

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="4340" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1823 %tmp_387 = fadd i32 %tmp_385, i32 %mul_1_4_6

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="4341" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1837 %tmp_401 = fadd i32 %tmp_399, i32 %mul_1_5_5

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="4342" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1840 %mul_1_5_7 = fmul i32 %select_ln36_54, i32 %tmp_364

]]></Node>
<StgValue><ssdm name="mul_1_5_7"/></StgValue>
</operation>

<operation id="4343" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1851 %tmp_415 = fadd i32 %tmp_413, i32 %mul_1_6_4

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="4344" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1854 %mul_1_6_6 = fmul i32 %select_ln36_62, i32 %tmp_380

]]></Node>
<StgValue><ssdm name="mul_1_6_6"/></StgValue>
</operation>

<operation id="4345" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1867 %tmp_425 = fadd i32 %tmp_424, i32 %mul_1_7_4

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="4346" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1868 %mul_1_7_5 = fmul i32 %select_ln36_70, i32 %tmp_396

]]></Node>
<StgValue><ssdm name="mul_1_7_5"/></StgValue>
</operation>

<operation id="4347" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1881 %tmp_432 = fadd i32 %tmp_431, i32 %mul_1_8_3

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="4348" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1882 %mul_1_8_4 = fmul i32 %select_ln36_78, i32 %tmp_412

]]></Node>
<StgValue><ssdm name="mul_1_8_4"/></StgValue>
</operation>

<operation id="4349" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1919 %add_ln54_103 = add i11 %mul_ln54_4, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_103"/></StgValue>
</operation>

<operation id="4350" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1920 %zext_ln54_116 = zext i11 %add_ln54_103

]]></Node>
<StgValue><ssdm name="zext_ln54_116"/></StgValue>
</operation>

<operation id="4351" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1921 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_520 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_116

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_520"/></StgValue>
</operation>

<operation id="4352" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1938 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_529 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_116

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_529"/></StgValue>
</operation>

<operation id="4353" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1947 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_538 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_116

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_538"/></StgValue>
</operation>

<operation id="4354" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2010 %tmp_471 = fadd i32 %tmp_470, i32 %mul_2_4_6

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="4355" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2022 %tmp_477 = fadd i32 %tmp_476, i32 %mul_2_5_5

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="4356" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2034 %tmp_483 = fadd i32 %tmp_482, i32 %mul_2_6_4

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="4357" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2037 %mul_2_6_6 = fmul i32 %select_ln36_62, i32 %tmp_382

]]></Node>
<StgValue><ssdm name="mul_2_6_6"/></StgValue>
</operation>

<operation id="4358" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2046 %tmp_489 = fadd i32 %tmp_488, i32 %mul_2_7_3

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="4359" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2047 %mul_2_7_4 = fmul i32 %select_ln36_69, i32 %tmp_396

]]></Node>
<StgValue><ssdm name="mul_2_7_4"/></StgValue>
</operation>

<operation id="4360" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2049 %mul_2_7_5 = fmul i32 %select_ln36_70, i32 %tmp_398

]]></Node>
<StgValue><ssdm name="mul_2_7_5"/></StgValue>
</operation>

<operation id="4361" st_id="58" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2058 %tmp_495 = fadd i32 %tmp_494, i32 %mul_2_8_2

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="4362" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2059 %mul_2_8_3 = fmul i32 %select_ln36_77, i32 %tmp_412

]]></Node>
<StgValue><ssdm name="mul_2_8_3"/></StgValue>
</operation>

<operation id="4363" st_id="58" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2088 %tmp_100 = fadd i32 %tmp_357, i32 %mul_1_2_8

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="4364" st_id="58" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2098 %tmp_103 = fadd i32 %tmp_464, i32 %mul_2_3_7

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="4365" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2103 %mul_1_4_8 = fmul i32 %select_ln36_46, i32 %tmp_505

]]></Node>
<StgValue><ssdm name="mul_1_4_8"/></StgValue>
</operation>

<operation id="4366" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2105 %mul_2_4_7 = fmul i32 %select_ln36_45, i32 %tmp_505

]]></Node>
<StgValue><ssdm name="mul_2_4_7"/></StgValue>
</operation>

<operation id="4367" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2107 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_558 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_494

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_558"/></StgValue>
</operation>

<operation id="4368" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2108 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_559 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_503

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_559"/></StgValue>
</operation>

<operation id="4369" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2109 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_560 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_512

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_560"/></StgValue>
</operation>

<operation id="4370" st_id="58" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2110 %tmp_506 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_558, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_559, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_560, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="4371" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2156 %tmp_116 = fadd i32 %tmp_101, i32 %mul_2_2_8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="4372" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2161 %mul_2_3_8 = fmul i32 %select_ln36_37, i32 %tmp_513

]]></Node>
<StgValue><ssdm name="mul_2_3_8"/></StgValue>
</operation>

<operation id="4373" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2163 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_582 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_520

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_582"/></StgValue>
</operation>

<operation id="4374" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2164 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_583 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_529

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_583"/></StgValue>
</operation>

<operation id="4375" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2165 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_584 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_538

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_584"/></StgValue>
</operation>

<operation id="4376" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2196 %add53_1 = fadd i32 %tmp_519, i32 %tmp_325

]]></Node>
<StgValue><ssdm name="add53_1"/></StgValue>
</operation>

<operation id="4377" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2208 %add53_2 = fadd i32 %tmp_520, i32 %tmp_114

]]></Node>
<StgValue><ssdm name="add53_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="4378" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1164 %add_ln54_80 = add i11 %mul_ln39, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_80"/></StgValue>
</operation>

<operation id="4379" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1165 %zext_ln54_87 = zext i11 %add_ln54_80

]]></Node>
<StgValue><ssdm name="zext_ln54_87"/></StgValue>
</operation>

<operation id="4380" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1166 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_221 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_87

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_221"/></StgValue>
</operation>

<operation id="4381" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1175 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_230 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_87

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_230"/></StgValue>
</operation>

<operation id="4382" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1184 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_239 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_87

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_239"/></StgValue>
</operation>

<operation id="4383" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1309 %add53_s = fadd i32 %add, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="add53_s"/></StgValue>
</operation>

<operation id="4384" st_id="59" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1363 %tmp_148 = fadd i32 %tmp_147, i32 %mul_252_8

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="4385" st_id="59" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1412 %tmp_156 = fadd i32 %tmp_155, i32 %mul_3_7

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="4386" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1461 %tmp_164 = fadd i32 %tmp_163, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="4387" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1516 %tmp_173 = fadd i32 %tmp_172, i32 %mul_5_6

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="4388" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1527 %mul_5_8 = fmul i32 %select_ln36_55, i32 %tmp_364

]]></Node>
<StgValue><ssdm name="mul_5_8"/></StgValue>
</operation>

<operation id="4389" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1565 %tmp_264 = fadd i32 %tmp_262, i32 %mul_6_5

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="4390" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1576 %mul_6_7 = fmul i32 %select_ln36_63, i32 %tmp_380

]]></Node>
<StgValue><ssdm name="mul_6_7"/></StgValue>
</operation>

<operation id="4391" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1614 %tmp_281 = fadd i32 %tmp_279, i32 %mul_7_4

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="4392" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1625 %mul_7_6 = fmul i32 %select_ln36_71, i32 %tmp_396

]]></Node>
<StgValue><ssdm name="mul_7_6"/></StgValue>
</operation>

<operation id="4393" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1633 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_459 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_250

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_459"/></StgValue>
</operation>

<operation id="4394" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1634 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_460 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_259

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_460"/></StgValue>
</operation>

<operation id="4395" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1635 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_461 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_268

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_461"/></StgValue>
</operation>

<operation id="4396" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1636 %tmp_400 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_459, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_460, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_461, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="4397" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1663 %tmp_297 = fadd i32 %tmp_295, i32 %mul_8_3

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="4398" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1668 %mul_8_4 = fmul i32 %select_ln36_78, i32 %tmp_410

]]></Node>
<StgValue><ssdm name="mul_8_4"/></StgValue>
</operation>

<operation id="4399" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1682 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_483 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_221

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_483"/></StgValue>
</operation>

<operation id="4400" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1683 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_484 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_230

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_484"/></StgValue>
</operation>

<operation id="4401" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1684 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_485 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_239

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_485"/></StgValue>
</operation>

<operation id="4402" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1732 %add_ln54_96 = add i11 %mul_ln54_6, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_96"/></StgValue>
</operation>

<operation id="4403" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1733 %zext_ln54_107 = zext i11 %add_ln54_96

]]></Node>
<StgValue><ssdm name="zext_ln54_107"/></StgValue>
</operation>

<operation id="4404" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1734 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_495 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_107

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_495"/></StgValue>
</operation>

<operation id="4405" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1747 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_504 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_107

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_504"/></StgValue>
</operation>

<operation id="4406" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1756 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_513 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_107

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_513"/></StgValue>
</operation>

<operation id="4407" st_id="59" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1809 %tmp_373 = fadd i32 %tmp_371, i32 %mul_1_3_7

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="4408" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1823 %tmp_387 = fadd i32 %tmp_385, i32 %mul_1_4_6

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="4409" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1839 %tmp_403 = fadd i32 %tmp_401, i32 %mul_1_5_6

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="4410" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1840 %mul_1_5_7 = fmul i32 %select_ln36_54, i32 %tmp_364

]]></Node>
<StgValue><ssdm name="mul_1_5_7"/></StgValue>
</operation>

<operation id="4411" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1853 %tmp_417 = fadd i32 %tmp_415, i32 %mul_1_6_5

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="4412" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1854 %mul_1_6_6 = fmul i32 %select_ln36_62, i32 %tmp_380

]]></Node>
<StgValue><ssdm name="mul_1_6_6"/></StgValue>
</operation>

<operation id="4413" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1867 %tmp_425 = fadd i32 %tmp_424, i32 %mul_1_7_4

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="4414" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1868 %mul_1_7_5 = fmul i32 %select_ln36_70, i32 %tmp_396

]]></Node>
<StgValue><ssdm name="mul_1_7_5"/></StgValue>
</operation>

<operation id="4415" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1881 %tmp_432 = fadd i32 %tmp_431, i32 %mul_1_8_3

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="4416" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1882 %mul_1_8_4 = fmul i32 %select_ln36_78, i32 %tmp_412

]]></Node>
<StgValue><ssdm name="mul_1_8_4"/></StgValue>
</operation>

<operation id="4417" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1925 %add_ln54_105 = add i11 %mul_ln54_6, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_105"/></StgValue>
</operation>

<operation id="4418" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2010 %tmp_471 = fadd i32 %tmp_470, i32 %mul_2_4_6

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="4419" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2024 %tmp_478 = fadd i32 %tmp_477, i32 %mul_2_5_6

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="4420" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2034 %tmp_483 = fadd i32 %tmp_482, i32 %mul_2_6_4

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="4421" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2037 %mul_2_6_6 = fmul i32 %select_ln36_62, i32 %tmp_382

]]></Node>
<StgValue><ssdm name="mul_2_6_6"/></StgValue>
</operation>

<operation id="4422" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2046 %tmp_489 = fadd i32 %tmp_488, i32 %mul_2_7_3

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="4423" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2049 %mul_2_7_5 = fmul i32 %select_ln36_70, i32 %tmp_398

]]></Node>
<StgValue><ssdm name="mul_2_7_5"/></StgValue>
</operation>

<operation id="4424" st_id="59" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2058 %tmp_495 = fadd i32 %tmp_494, i32 %mul_2_8_2

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="4425" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2061 %mul_2_8_4 = fmul i32 %select_ln36_78, i32 %tmp_414

]]></Node>
<StgValue><ssdm name="mul_2_8_4"/></StgValue>
</operation>

<operation id="4426" st_id="59" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2088 %tmp_100 = fadd i32 %tmp_357, i32 %mul_1_2_8

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="4427" st_id="59" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2098 %tmp_103 = fadd i32 %tmp_464, i32 %mul_2_3_7

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="4428" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2103 %mul_1_4_8 = fmul i32 %select_ln36_46, i32 %tmp_505

]]></Node>
<StgValue><ssdm name="mul_1_4_8"/></StgValue>
</operation>

<operation id="4429" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2105 %mul_2_4_7 = fmul i32 %select_ln36_45, i32 %tmp_505

]]></Node>
<StgValue><ssdm name="mul_2_4_7"/></StgValue>
</operation>

<operation id="4430" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2113 %mul_2_5_7 = fmul i32 %select_ln36_54, i32 %tmp_506

]]></Node>
<StgValue><ssdm name="mul_2_5_7"/></StgValue>
</operation>

<operation id="4431" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2115 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_561 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_495

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_561"/></StgValue>
</operation>

<operation id="4432" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2116 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_562 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_504

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_562"/></StgValue>
</operation>

<operation id="4433" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2117 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_563 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_513

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_563"/></StgValue>
</operation>

<operation id="4434" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2156 %tmp_116 = fadd i32 %tmp_101, i32 %mul_2_2_8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="4435" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2161 %mul_2_3_8 = fmul i32 %select_ln36_37, i32 %tmp_513

]]></Node>
<StgValue><ssdm name="mul_2_3_8"/></StgValue>
</operation>

<operation id="4436" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2163 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_582 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_520

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_582"/></StgValue>
</operation>

<operation id="4437" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2164 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_583 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_529

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_583"/></StgValue>
</operation>

<operation id="4438" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2165 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_584 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_538

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_584"/></StgValue>
</operation>

<operation id="4439" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2166 %tmp_514 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_582, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_583, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_584, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="4440" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2196 %add53_1 = fadd i32 %tmp_519, i32 %tmp_325

]]></Node>
<StgValue><ssdm name="add53_1"/></StgValue>
</operation>

<operation id="4441" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2209 %add53_2_1 = fadd i32 %add53_2, i32 %tmp_115

]]></Node>
<StgValue><ssdm name="add53_2_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="4442" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1221 %add_ln54_89 = add i11 %mul_ln39, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_89"/></StgValue>
</operation>

<operation id="4443" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1222 %zext_ln54_98 = zext i11 %add_ln54_89

]]></Node>
<StgValue><ssdm name="zext_ln54_98"/></StgValue>
</operation>

<operation id="4444" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1223 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_251 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_98

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_251"/></StgValue>
</operation>

<operation id="4445" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1232 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_260 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_98

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_260"/></StgValue>
</operation>

<operation id="4446" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1241 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_269 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_98

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_269"/></StgValue>
</operation>

<operation id="4447" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1309 %add53_s = fadd i32 %add, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="add53_s"/></StgValue>
</operation>

<operation id="4448" st_id="60" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1363 %tmp_148 = fadd i32 %tmp_147, i32 %mul_252_8

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="4449" st_id="60" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1412 %tmp_156 = fadd i32 %tmp_155, i32 %mul_3_7

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="4450" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1467 %tmp_165 = fadd i32 %tmp_164, i32 %mul_4_7

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="4451" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1516 %tmp_173 = fadd i32 %tmp_172, i32 %mul_5_6

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="4452" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1527 %mul_5_8 = fmul i32 %select_ln36_55, i32 %tmp_364

]]></Node>
<StgValue><ssdm name="mul_5_8"/></StgValue>
</operation>

<operation id="4453" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1565 %tmp_264 = fadd i32 %tmp_262, i32 %mul_6_5

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="4454" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1576 %mul_6_7 = fmul i32 %select_ln36_63, i32 %tmp_380

]]></Node>
<StgValue><ssdm name="mul_6_7"/></StgValue>
</operation>

<operation id="4455" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1614 %tmp_281 = fadd i32 %tmp_279, i32 %mul_7_4

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="4456" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1625 %mul_7_6 = fmul i32 %select_ln36_71, i32 %tmp_396

]]></Node>
<StgValue><ssdm name="mul_7_6"/></StgValue>
</operation>

<operation id="4457" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1663 %tmp_297 = fadd i32 %tmp_295, i32 %mul_8_3

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="4458" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1674 %mul_8_5 = fmul i32 %select_ln36_79, i32 %tmp_412

]]></Node>
<StgValue><ssdm name="mul_8_5"/></StgValue>
</operation>

<operation id="4459" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1682 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_483 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_221

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_483"/></StgValue>
</operation>

<operation id="4460" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1683 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_484 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_230

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_484"/></StgValue>
</operation>

<operation id="4461" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1684 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_485 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_239

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_485"/></StgValue>
</operation>

<operation id="4462" st_id="60" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1685 %tmp_416 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_483, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_484, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_485, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="4463" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1688 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_486 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_251

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_486"/></StgValue>
</operation>

<operation id="4464" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1689 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_487 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_260

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_487"/></StgValue>
</operation>

<operation id="4465" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1690 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_488 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_269

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_488"/></StgValue>
</operation>

<operation id="4466" st_id="60" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1809 %tmp_373 = fadd i32 %tmp_371, i32 %mul_1_3_7

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="4467" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1825 %tmp_389 = fadd i32 %tmp_387, i32 %mul_1_4_7

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="4468" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1839 %tmp_403 = fadd i32 %tmp_401, i32 %mul_1_5_6

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="4469" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1853 %tmp_417 = fadd i32 %tmp_415, i32 %mul_1_6_5

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="4470" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1856 %mul_1_6_7 = fmul i32 %select_ln36_63, i32 %tmp_382

]]></Node>
<StgValue><ssdm name="mul_1_6_7"/></StgValue>
</operation>

<operation id="4471" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1867 %tmp_425 = fadd i32 %tmp_424, i32 %mul_1_7_4

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="4472" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1868 %mul_1_7_5 = fmul i32 %select_ln36_70, i32 %tmp_396

]]></Node>
<StgValue><ssdm name="mul_1_7_5"/></StgValue>
</operation>

<operation id="4473" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1870 %mul_1_7_6 = fmul i32 %select_ln36_71, i32 %tmp_398

]]></Node>
<StgValue><ssdm name="mul_1_7_6"/></StgValue>
</operation>

<operation id="4474" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1881 %tmp_432 = fadd i32 %tmp_431, i32 %mul_1_8_3

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="4475" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1882 %mul_1_8_4 = fmul i32 %select_ln36_78, i32 %tmp_412

]]></Node>
<StgValue><ssdm name="mul_1_8_4"/></StgValue>
</operation>

<operation id="4476" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1884 %mul_1_8_5 = fmul i32 %select_ln36_79, i32 %tmp_414

]]></Node>
<StgValue><ssdm name="mul_1_8_5"/></StgValue>
</operation>

<operation id="4477" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1922 %add_ln54_104 = add i11 %mul_ln54_5, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_104"/></StgValue>
</operation>

<operation id="4478" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1923 %zext_ln54_117 = zext i11 %add_ln54_104

]]></Node>
<StgValue><ssdm name="zext_ln54_117"/></StgValue>
</operation>

<operation id="4479" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1924 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_521 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_117

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_521"/></StgValue>
</operation>

<operation id="4480" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1939 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_530 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_117

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_530"/></StgValue>
</operation>

<operation id="4481" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1948 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_539 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_117

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_539"/></StgValue>
</operation>

<operation id="4482" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2024 %tmp_478 = fadd i32 %tmp_477, i32 %mul_2_5_6

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="4483" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2036 %tmp_484 = fadd i32 %tmp_483, i32 %mul_2_6_5

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="4484" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2037 %mul_2_6_6 = fmul i32 %select_ln36_62, i32 %tmp_382

]]></Node>
<StgValue><ssdm name="mul_2_6_6"/></StgValue>
</operation>

<operation id="4485" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2048 %tmp_490 = fadd i32 %tmp_489, i32 %mul_2_7_4

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="4486" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2049 %mul_2_7_5 = fmul i32 %select_ln36_70, i32 %tmp_398

]]></Node>
<StgValue><ssdm name="mul_2_7_5"/></StgValue>
</operation>

<operation id="4487" st_id="60" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2058 %tmp_495 = fadd i32 %tmp_494, i32 %mul_2_8_2

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="4488" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2061 %mul_2_8_4 = fmul i32 %select_ln36_78, i32 %tmp_414

]]></Node>
<StgValue><ssdm name="mul_2_8_4"/></StgValue>
</operation>

<operation id="4489" st_id="60" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2088 %tmp_100 = fadd i32 %tmp_357, i32 %mul_1_2_8

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="4490" st_id="60" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2098 %tmp_103 = fadd i32 %tmp_464, i32 %mul_2_3_7

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="4491" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2103 %mul_1_4_8 = fmul i32 %select_ln36_46, i32 %tmp_505

]]></Node>
<StgValue><ssdm name="mul_1_4_8"/></StgValue>
</operation>

<operation id="4492" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2106 %tmp_105 = fadd i32 %tmp_471, i32 %mul_2_4_7

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="4493" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2113 %mul_2_5_7 = fmul i32 %select_ln36_54, i32 %tmp_506

]]></Node>
<StgValue><ssdm name="mul_2_5_7"/></StgValue>
</operation>

<operation id="4494" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2115 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_561 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_495

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_561"/></StgValue>
</operation>

<operation id="4495" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2116 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_562 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_504

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_562"/></StgValue>
</operation>

<operation id="4496" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2117 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_563 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_513

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_563"/></StgValue>
</operation>

<operation id="4497" st_id="60" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2118 %tmp_507 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_561, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_562, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_563, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="4498" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2156 %tmp_116 = fadd i32 %tmp_101, i32 %mul_2_2_8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="4499" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2167 %mul_2_4_8 = fmul i32 %select_ln36_46, i32 %tmp_514

]]></Node>
<StgValue><ssdm name="mul_2_4_8"/></StgValue>
</operation>

<operation id="4500" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2169 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_585 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_521

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_585"/></StgValue>
</operation>

<operation id="4501" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2170 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_586 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_530

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_586"/></StgValue>
</operation>

<operation id="4502" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2171 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_587 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_539

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_587"/></StgValue>
</operation>

<operation id="4503" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2197 %add53_1_1 = fadd i32 %add53_1, i32 %tmp_98

]]></Node>
<StgValue><ssdm name="add53_1_1"/></StgValue>
</operation>

<operation id="4504" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2209 %add53_2_1 = fadd i32 %add53_2, i32 %tmp_115

]]></Node>
<StgValue><ssdm name="add53_2_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="4505" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1309 %add53_s = fadd i32 %add, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="add53_s"/></StgValue>
</operation>

<operation id="4506" st_id="61" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1418 %tmp_157 = fadd i32 %tmp_156, i32 %mul_3_8

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="4507" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1467 %tmp_165 = fadd i32 %tmp_164, i32 %mul_4_7

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="4508" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1516 %tmp_173 = fadd i32 %tmp_172, i32 %mul_5_6

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="4509" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1527 %mul_5_8 = fmul i32 %select_ln36_55, i32 %tmp_364

]]></Node>
<StgValue><ssdm name="mul_5_8"/></StgValue>
</operation>

<operation id="4510" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1565 %tmp_264 = fadd i32 %tmp_262, i32 %mul_6_5

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="4511" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1576 %mul_6_7 = fmul i32 %select_ln36_63, i32 %tmp_380

]]></Node>
<StgValue><ssdm name="mul_6_7"/></StgValue>
</operation>

<operation id="4512" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1582 %mul_6_8 = fmul i32 %select_ln36_64, i32 %tmp_382

]]></Node>
<StgValue><ssdm name="mul_6_8"/></StgValue>
</operation>

<operation id="4513" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1614 %tmp_281 = fadd i32 %tmp_279, i32 %mul_7_4

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="4514" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1625 %mul_7_6 = fmul i32 %select_ln36_71, i32 %tmp_396

]]></Node>
<StgValue><ssdm name="mul_7_6"/></StgValue>
</operation>

<operation id="4515" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1663 %tmp_297 = fadd i32 %tmp_295, i32 %mul_8_3

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="4516" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1674 %mul_8_5 = fmul i32 %select_ln36_79, i32 %tmp_412

]]></Node>
<StgValue><ssdm name="mul_8_5"/></StgValue>
</operation>

<operation id="4517" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1688 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_486 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_251

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_486"/></StgValue>
</operation>

<operation id="4518" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1689 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_487 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_260

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_487"/></StgValue>
</operation>

<operation id="4519" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:1690 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_488 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_269

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_488"/></StgValue>
</operation>

<operation id="4520" st_id="61" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:1691 %tmp_418 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_486, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_487, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_488, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="4521" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1735 %add_ln54_97 = add i11 %mul_ln54_7, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_97"/></StgValue>
</operation>

<operation id="4522" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1736 %zext_ln54_108 = zext i11 %add_ln54_97

]]></Node>
<StgValue><ssdm name="zext_ln54_108"/></StgValue>
</operation>

<operation id="4523" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1737 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_496 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_108

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_496"/></StgValue>
</operation>

<operation id="4524" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1738 %add_ln54_98 = add i11 %mul_ln39, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_98"/></StgValue>
</operation>

<operation id="4525" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1748 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_505 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_108

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_505"/></StgValue>
</operation>

<operation id="4526" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1757 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_514 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_108

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_514"/></StgValue>
</operation>

<operation id="4527" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1825 %tmp_389 = fadd i32 %tmp_387, i32 %mul_1_4_7

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="4528" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1839 %tmp_403 = fadd i32 %tmp_401, i32 %mul_1_5_6

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="4529" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1853 %tmp_417 = fadd i32 %tmp_415, i32 %mul_1_6_5

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="4530" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1856 %mul_1_6_7 = fmul i32 %select_ln36_63, i32 %tmp_382

]]></Node>
<StgValue><ssdm name="mul_1_6_7"/></StgValue>
</operation>

<operation id="4531" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1867 %tmp_425 = fadd i32 %tmp_424, i32 %mul_1_7_4

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="4532" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1870 %mul_1_7_6 = fmul i32 %select_ln36_71, i32 %tmp_398

]]></Node>
<StgValue><ssdm name="mul_1_7_6"/></StgValue>
</operation>

<operation id="4533" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1881 %tmp_432 = fadd i32 %tmp_431, i32 %mul_1_8_3

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="4534" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1884 %mul_1_8_5 = fmul i32 %select_ln36_79, i32 %tmp_414

]]></Node>
<StgValue><ssdm name="mul_1_8_5"/></StgValue>
</operation>

<operation id="4535" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1926 %zext_ln54_118 = zext i11 %add_ln54_105

]]></Node>
<StgValue><ssdm name="zext_ln54_118"/></StgValue>
</operation>

<operation id="4536" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1927 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_522 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_118

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_522"/></StgValue>
</operation>

<operation id="4537" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1928 %add_ln54_106 = add i11 %mul_ln54_7, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_106"/></StgValue>
</operation>

<operation id="4538" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66:1931 %add_ln54_107 = add i11 %mul_ln39, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_107"/></StgValue>
</operation>

<operation id="4539" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1940 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_531 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_118

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_531"/></StgValue>
</operation>

<operation id="4540" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1949 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_540 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_118

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_540"/></StgValue>
</operation>

<operation id="4541" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2024 %tmp_478 = fadd i32 %tmp_477, i32 %mul_2_5_6

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="4542" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2036 %tmp_484 = fadd i32 %tmp_483, i32 %mul_2_6_5

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="4543" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2048 %tmp_490 = fadd i32 %tmp_489, i32 %mul_2_7_4

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="4544" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2051 %mul_2_7_6 = fmul i32 %select_ln36_71, i32 %tmp_400

]]></Node>
<StgValue><ssdm name="mul_2_7_6"/></StgValue>
</operation>

<operation id="4545" st_id="61" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2060 %tmp_496 = fadd i32 %tmp_495, i32 %mul_2_8_3

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="4546" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2061 %mul_2_8_4 = fmul i32 %select_ln36_78, i32 %tmp_414

]]></Node>
<StgValue><ssdm name="mul_2_8_4"/></StgValue>
</operation>

<operation id="4547" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2063 %mul_2_8_5 = fmul i32 %select_ln36_79, i32 %tmp_416

]]></Node>
<StgValue><ssdm name="mul_2_8_5"/></StgValue>
</operation>

<operation id="4548" st_id="61" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2096 %tmp_102 = fadd i32 %tmp_373, i32 %mul_1_3_8

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="4549" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2106 %tmp_105 = fadd i32 %tmp_471, i32 %mul_2_4_7

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="4550" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2111 %mul_1_5_8 = fmul i32 %select_ln36_55, i32 %tmp_506

]]></Node>
<StgValue><ssdm name="mul_1_5_8"/></StgValue>
</operation>

<operation id="4551" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2113 %mul_2_5_7 = fmul i32 %select_ln36_54, i32 %tmp_506

]]></Node>
<StgValue><ssdm name="mul_2_5_7"/></StgValue>
</operation>

<operation id="4552" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2121 %mul_2_6_7 = fmul i32 %select_ln36_63, i32 %tmp_507

]]></Node>
<StgValue><ssdm name="mul_2_6_7"/></StgValue>
</operation>

<operation id="4553" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2123 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_564 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_496

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_564"/></StgValue>
</operation>

<operation id="4554" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2124 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_565 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_505

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_565"/></StgValue>
</operation>

<operation id="4555" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2125 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_566 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_514

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_566"/></StgValue>
</operation>

<operation id="4556" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2156 %tmp_116 = fadd i32 %tmp_101, i32 %mul_2_2_8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="4557" st_id="61" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2162 %tmp_117 = fadd i32 %tmp_103, i32 %mul_2_3_8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="4558" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2167 %mul_2_4_8 = fmul i32 %select_ln36_46, i32 %tmp_514

]]></Node>
<StgValue><ssdm name="mul_2_4_8"/></StgValue>
</operation>

<operation id="4559" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2169 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_585 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_521

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_585"/></StgValue>
</operation>

<operation id="4560" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2170 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_586 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_530

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_586"/></StgValue>
</operation>

<operation id="4561" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2171 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_587 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_539

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_587"/></StgValue>
</operation>

<operation id="4562" st_id="61" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2172 %tmp_515 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_585, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_586, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_587, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="4563" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2175 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_588 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_522

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_588"/></StgValue>
</operation>

<operation id="4564" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2176 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_589 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_531

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_589"/></StgValue>
</operation>

<operation id="4565" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2177 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_590 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_540

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_590"/></StgValue>
</operation>

<operation id="4566" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2197 %add53_1_1 = fadd i32 %add53_1, i32 %tmp_98

]]></Node>
<StgValue><ssdm name="add53_1_1"/></StgValue>
</operation>

<operation id="4567" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2209 %add53_2_1 = fadd i32 %add53_2, i32 %tmp_115

]]></Node>
<StgValue><ssdm name="add53_2_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="4568" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1309 %add53_s = fadd i32 %add, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="add53_s"/></StgValue>
</operation>

<operation id="4569" st_id="62" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1418 %tmp_157 = fadd i32 %tmp_156, i32 %mul_3_8

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="4570" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1467 %tmp_165 = fadd i32 %tmp_164, i32 %mul_4_7

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="4571" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1516 %tmp_173 = fadd i32 %tmp_172, i32 %mul_5_6

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="4572" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1571 %tmp_266 = fadd i32 %tmp_264, i32 %mul_6_6

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="4573" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1582 %mul_6_8 = fmul i32 %select_ln36_64, i32 %tmp_382

]]></Node>
<StgValue><ssdm name="mul_6_8"/></StgValue>
</operation>

<operation id="4574" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1620 %tmp_283 = fadd i32 %tmp_281, i32 %mul_7_5

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="4575" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1631 %mul_7_7 = fmul i32 %select_ln36_72, i32 %tmp_398

]]></Node>
<StgValue><ssdm name="mul_7_7"/></StgValue>
</operation>

<operation id="4576" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1669 %tmp_299 = fadd i32 %tmp_297, i32 %mul_8_4

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="4577" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1674 %mul_8_5 = fmul i32 %select_ln36_79, i32 %tmp_412

]]></Node>
<StgValue><ssdm name="mul_8_5"/></StgValue>
</operation>

<operation id="4578" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1680 %mul_8_6 = fmul i32 %select_ln36_80, i32 %tmp_414

]]></Node>
<StgValue><ssdm name="mul_8_6"/></StgValue>
</operation>

<operation id="4579" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1739 %zext_ln54_109 = zext i11 %add_ln54_98

]]></Node>
<StgValue><ssdm name="zext_ln54_109"/></StgValue>
</operation>

<operation id="4580" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1740 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_497 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_109

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_497"/></StgValue>
</operation>

<operation id="4581" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1749 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_506 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_109

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_506"/></StgValue>
</operation>

<operation id="4582" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1758 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_515 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_109

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_515"/></StgValue>
</operation>

<operation id="4583" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1825 %tmp_389 = fadd i32 %tmp_387, i32 %mul_1_4_7

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="4584" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1839 %tmp_403 = fadd i32 %tmp_401, i32 %mul_1_5_6

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="4585" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1853 %tmp_417 = fadd i32 %tmp_415, i32 %mul_1_6_5

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="4586" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1856 %mul_1_6_7 = fmul i32 %select_ln36_63, i32 %tmp_382

]]></Node>
<StgValue><ssdm name="mul_1_6_7"/></StgValue>
</operation>

<operation id="4587" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1869 %tmp_426 = fadd i32 %tmp_425, i32 %mul_1_7_5

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="4588" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1870 %mul_1_7_6 = fmul i32 %select_ln36_71, i32 %tmp_398

]]></Node>
<StgValue><ssdm name="mul_1_7_6"/></StgValue>
</operation>

<operation id="4589" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1872 %mul_1_7_7 = fmul i32 %select_ln36_72, i32 %tmp_400

]]></Node>
<StgValue><ssdm name="mul_1_7_7"/></StgValue>
</operation>

<operation id="4590" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1883 %tmp_433 = fadd i32 %tmp_432, i32 %mul_1_8_4

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="4591" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1884 %mul_1_8_5 = fmul i32 %select_ln36_79, i32 %tmp_414

]]></Node>
<StgValue><ssdm name="mul_1_8_5"/></StgValue>
</operation>

<operation id="4592" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1886 %mul_1_8_6 = fmul i32 %select_ln36_80, i32 %tmp_416

]]></Node>
<StgValue><ssdm name="mul_1_8_6"/></StgValue>
</operation>

<operation id="4593" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1929 %zext_ln54_119 = zext i11 %add_ln54_106

]]></Node>
<StgValue><ssdm name="zext_ln54_119"/></StgValue>
</operation>

<operation id="4594" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1930 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_523 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_119

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_523"/></StgValue>
</operation>

<operation id="4595" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1941 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_532 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_119

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_532"/></StgValue>
</operation>

<operation id="4596" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1950 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_541 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_119

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_541"/></StgValue>
</operation>

<operation id="4597" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2024 %tmp_478 = fadd i32 %tmp_477, i32 %mul_2_5_6

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="4598" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2036 %tmp_484 = fadd i32 %tmp_483, i32 %mul_2_6_5

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="4599" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2048 %tmp_490 = fadd i32 %tmp_489, i32 %mul_2_7_4

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="4600" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2051 %mul_2_7_6 = fmul i32 %select_ln36_71, i32 %tmp_400

]]></Node>
<StgValue><ssdm name="mul_2_7_6"/></StgValue>
</operation>

<operation id="4601" st_id="62" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2060 %tmp_496 = fadd i32 %tmp_495, i32 %mul_2_8_3

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="4602" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2063 %mul_2_8_5 = fmul i32 %select_ln36_79, i32 %tmp_416

]]></Node>
<StgValue><ssdm name="mul_2_8_5"/></StgValue>
</operation>

<operation id="4603" st_id="62" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2096 %tmp_102 = fadd i32 %tmp_373, i32 %mul_1_3_8

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="4604" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2106 %tmp_105 = fadd i32 %tmp_471, i32 %mul_2_4_7

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="4605" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2111 %mul_1_5_8 = fmul i32 %select_ln36_55, i32 %tmp_506

]]></Node>
<StgValue><ssdm name="mul_1_5_8"/></StgValue>
</operation>

<operation id="4606" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2121 %mul_2_6_7 = fmul i32 %select_ln36_63, i32 %tmp_507

]]></Node>
<StgValue><ssdm name="mul_2_6_7"/></StgValue>
</operation>

<operation id="4607" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2123 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_564 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_496

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_564"/></StgValue>
</operation>

<operation id="4608" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2124 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_565 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_505

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_565"/></StgValue>
</operation>

<operation id="4609" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2125 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_566 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_514

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_566"/></StgValue>
</operation>

<operation id="4610" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2126 %tmp_508 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_564, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_565, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_566, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="4611" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2131 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_567 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_497

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_567"/></StgValue>
</operation>

<operation id="4612" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2132 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_568 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_506

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_568"/></StgValue>
</operation>

<operation id="4613" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2133 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_569 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_515

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_569"/></StgValue>
</operation>

<operation id="4614" st_id="62" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2162 %tmp_117 = fadd i32 %tmp_103, i32 %mul_2_3_8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="4615" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2167 %mul_2_4_8 = fmul i32 %select_ln36_46, i32 %tmp_514

]]></Node>
<StgValue><ssdm name="mul_2_4_8"/></StgValue>
</operation>

<operation id="4616" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2173 %mul_2_5_8 = fmul i32 %select_ln36_55, i32 %tmp_515

]]></Node>
<StgValue><ssdm name="mul_2_5_8"/></StgValue>
</operation>

<operation id="4617" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2175 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_588 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_522

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_588"/></StgValue>
</operation>

<operation id="4618" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2176 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_589 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_531

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_589"/></StgValue>
</operation>

<operation id="4619" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2177 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_590 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_540

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_590"/></StgValue>
</operation>

<operation id="4620" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2178 %tmp_516 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_588, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_589, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_590, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="4621" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2181 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_591 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_523

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_591"/></StgValue>
</operation>

<operation id="4622" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2182 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_592 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_532

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_592"/></StgValue>
</operation>

<operation id="4623" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2183 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_593 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_541

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_593"/></StgValue>
</operation>

<operation id="4624" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2197 %add53_1_1 = fadd i32 %add53_1, i32 %tmp_98

]]></Node>
<StgValue><ssdm name="add53_1_1"/></StgValue>
</operation>

<operation id="4625" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2209 %add53_2_1 = fadd i32 %add53_2, i32 %tmp_115

]]></Node>
<StgValue><ssdm name="add53_2_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="4626" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1364 %add53_9 = fadd i32 %add53_s, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="add53_9"/></StgValue>
</operation>

<operation id="4627" st_id="63" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1418 %tmp_157 = fadd i32 %tmp_156, i32 %mul_3_8

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="4628" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1467 %tmp_165 = fadd i32 %tmp_164, i32 %mul_4_7

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="4629" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1522 %tmp_174 = fadd i32 %tmp_173, i32 %mul_5_7

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="4630" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1571 %tmp_266 = fadd i32 %tmp_264, i32 %mul_6_6

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="4631" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1582 %mul_6_8 = fmul i32 %select_ln36_64, i32 %tmp_382

]]></Node>
<StgValue><ssdm name="mul_6_8"/></StgValue>
</operation>

<operation id="4632" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1620 %tmp_283 = fadd i32 %tmp_281, i32 %mul_7_5

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="4633" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1631 %mul_7_7 = fmul i32 %select_ln36_72, i32 %tmp_398

]]></Node>
<StgValue><ssdm name="mul_7_7"/></StgValue>
</operation>

<operation id="4634" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1637 %mul_7_8 = fmul i32 %select_ln36_73, i32 %tmp_400

]]></Node>
<StgValue><ssdm name="mul_7_8"/></StgValue>
</operation>

<operation id="4635" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1669 %tmp_299 = fadd i32 %tmp_297, i32 %mul_8_4

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="4636" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1680 %mul_8_6 = fmul i32 %select_ln36_80, i32 %tmp_414

]]></Node>
<StgValue><ssdm name="mul_8_6"/></StgValue>
</operation>

<operation id="4637" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1825 %tmp_389 = fadd i32 %tmp_387, i32 %mul_1_4_7

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="4638" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1841 %tmp_405 = fadd i32 %tmp_403, i32 %mul_1_5_7

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="4639" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1855 %tmp_419 = fadd i32 %tmp_417, i32 %mul_1_6_6

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="4640" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1869 %tmp_426 = fadd i32 %tmp_425, i32 %mul_1_7_5

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="4641" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1872 %mul_1_7_7 = fmul i32 %select_ln36_72, i32 %tmp_400

]]></Node>
<StgValue><ssdm name="mul_1_7_7"/></StgValue>
</operation>

<operation id="4642" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1883 %tmp_433 = fadd i32 %tmp_432, i32 %mul_1_8_4

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="4643" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1886 %mul_1_8_6 = fmul i32 %select_ln36_80, i32 %tmp_416

]]></Node>
<StgValue><ssdm name="mul_1_8_6"/></StgValue>
</operation>

<operation id="4644" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="11">
<![CDATA[
for.inc66:1932 %zext_ln54_120 = zext i11 %add_ln54_107

]]></Node>
<StgValue><ssdm name="zext_ln54_120"/></StgValue>
</operation>

<operation id="4645" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1933 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_524 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_120

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_524"/></StgValue>
</operation>

<operation id="4646" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1942 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_533 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_120

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_533"/></StgValue>
</operation>

<operation id="4647" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:1951 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_542 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_120

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_542"/></StgValue>
</operation>

<operation id="4648" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2036 %tmp_484 = fadd i32 %tmp_483, i32 %mul_2_6_5

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="4649" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2048 %tmp_490 = fadd i32 %tmp_489, i32 %mul_2_7_4

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="4650" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2051 %mul_2_7_6 = fmul i32 %select_ln36_71, i32 %tmp_400

]]></Node>
<StgValue><ssdm name="mul_2_7_6"/></StgValue>
</operation>

<operation id="4651" st_id="63" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2060 %tmp_496 = fadd i32 %tmp_495, i32 %mul_2_8_3

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="4652" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2063 %mul_2_8_5 = fmul i32 %select_ln36_79, i32 %tmp_416

]]></Node>
<StgValue><ssdm name="mul_2_8_5"/></StgValue>
</operation>

<operation id="4653" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2065 %mul_2_8_6 = fmul i32 %select_ln36_80, i32 %tmp_418

]]></Node>
<StgValue><ssdm name="mul_2_8_6"/></StgValue>
</operation>

<operation id="4654" st_id="63" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2096 %tmp_102 = fadd i32 %tmp_373, i32 %mul_1_3_8

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="4655" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2106 %tmp_105 = fadd i32 %tmp_471, i32 %mul_2_4_7

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="4656" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2111 %mul_1_5_8 = fmul i32 %select_ln36_55, i32 %tmp_506

]]></Node>
<StgValue><ssdm name="mul_1_5_8"/></StgValue>
</operation>

<operation id="4657" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2114 %tmp_107 = fadd i32 %tmp_478, i32 %mul_2_5_7

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="4658" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2119 %mul_1_6_8 = fmul i32 %select_ln36_64, i32 %tmp_507

]]></Node>
<StgValue><ssdm name="mul_1_6_8"/></StgValue>
</operation>

<operation id="4659" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2121 %mul_2_6_7 = fmul i32 %select_ln36_63, i32 %tmp_507

]]></Node>
<StgValue><ssdm name="mul_2_6_7"/></StgValue>
</operation>

<operation id="4660" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2129 %mul_2_7_7 = fmul i32 %select_ln36_72, i32 %tmp_508

]]></Node>
<StgValue><ssdm name="mul_2_7_7"/></StgValue>
</operation>

<operation id="4661" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2131 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_567 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_497

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_567"/></StgValue>
</operation>

<operation id="4662" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2132 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_568 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_506

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_568"/></StgValue>
</operation>

<operation id="4663" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2133 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_569 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_515

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_569"/></StgValue>
</operation>

<operation id="4664" st_id="63" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2134 %tmp_509 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_567, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_568, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_569, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="4665" st_id="63" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2162 %tmp_117 = fadd i32 %tmp_103, i32 %mul_2_3_8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="4666" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2173 %mul_2_5_8 = fmul i32 %select_ln36_55, i32 %tmp_515

]]></Node>
<StgValue><ssdm name="mul_2_5_8"/></StgValue>
</operation>

<operation id="4667" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2179 %mul_2_6_8 = fmul i32 %select_ln36_64, i32 %tmp_516

]]></Node>
<StgValue><ssdm name="mul_2_6_8"/></StgValue>
</operation>

<operation id="4668" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2181 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_591 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_523

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_591"/></StgValue>
</operation>

<operation id="4669" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2182 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_592 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_532

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_592"/></StgValue>
</operation>

<operation id="4670" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2183 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_593 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_541

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_593"/></StgValue>
</operation>

<operation id="4671" st_id="63" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2184 %tmp_517 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_591, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_592, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_593, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="4672" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2187 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_594 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_524

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_594"/></StgValue>
</operation>

<operation id="4673" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2188 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_595 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_533

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_595"/></StgValue>
</operation>

<operation id="4674" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2189 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_596 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_542

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_596"/></StgValue>
</operation>

<operation id="4675" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2197 %add53_1_1 = fadd i32 %add53_1, i32 %tmp_98

]]></Node>
<StgValue><ssdm name="add53_1_1"/></StgValue>
</operation>

<operation id="4676" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2210 %add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_116

]]></Node>
<StgValue><ssdm name="add53_2_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="4677" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1364 %add53_9 = fadd i32 %add53_s, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="add53_9"/></StgValue>
</operation>

<operation id="4678" st_id="64" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1418 %tmp_157 = fadd i32 %tmp_156, i32 %mul_3_8

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="4679" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1473 %tmp_166 = fadd i32 %tmp_165, i32 %mul_4_8

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="4680" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1522 %tmp_174 = fadd i32 %tmp_173, i32 %mul_5_7

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="4681" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1571 %tmp_266 = fadd i32 %tmp_264, i32 %mul_6_6

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="4682" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1620 %tmp_283 = fadd i32 %tmp_281, i32 %mul_7_5

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="4683" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1631 %mul_7_7 = fmul i32 %select_ln36_72, i32 %tmp_398

]]></Node>
<StgValue><ssdm name="mul_7_7"/></StgValue>
</operation>

<operation id="4684" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1637 %mul_7_8 = fmul i32 %select_ln36_73, i32 %tmp_400

]]></Node>
<StgValue><ssdm name="mul_7_8"/></StgValue>
</operation>

<operation id="4685" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1669 %tmp_299 = fadd i32 %tmp_297, i32 %mul_8_4

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="4686" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1680 %mul_8_6 = fmul i32 %select_ln36_80, i32 %tmp_414

]]></Node>
<StgValue><ssdm name="mul_8_6"/></StgValue>
</operation>

<operation id="4687" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1686 %mul_8_7 = fmul i32 %select_ln36_81, i32 %tmp_416

]]></Node>
<StgValue><ssdm name="mul_8_7"/></StgValue>
</operation>

<operation id="4688" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1841 %tmp_405 = fadd i32 %tmp_403, i32 %mul_1_5_7

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="4689" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1855 %tmp_419 = fadd i32 %tmp_417, i32 %mul_1_6_6

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="4690" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1869 %tmp_426 = fadd i32 %tmp_425, i32 %mul_1_7_5

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="4691" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1872 %mul_1_7_7 = fmul i32 %select_ln36_72, i32 %tmp_400

]]></Node>
<StgValue><ssdm name="mul_1_7_7"/></StgValue>
</operation>

<operation id="4692" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1883 %tmp_433 = fadd i32 %tmp_432, i32 %mul_1_8_4

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="4693" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1886 %mul_1_8_6 = fmul i32 %select_ln36_80, i32 %tmp_416

]]></Node>
<StgValue><ssdm name="mul_1_8_6"/></StgValue>
</operation>

<operation id="4694" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1888 %mul_1_8_7 = fmul i32 %select_ln36_81, i32 %tmp_418

]]></Node>
<StgValue><ssdm name="mul_1_8_7"/></StgValue>
</operation>

<operation id="4695" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2038 %tmp_485 = fadd i32 %tmp_484, i32 %mul_2_6_6

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="4696" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2050 %tmp_491 = fadd i32 %tmp_490, i32 %mul_2_7_5

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="4697" st_id="64" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2060 %tmp_496 = fadd i32 %tmp_495, i32 %mul_2_8_3

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="4698" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2065 %mul_2_8_6 = fmul i32 %select_ln36_80, i32 %tmp_418

]]></Node>
<StgValue><ssdm name="mul_2_8_6"/></StgValue>
</operation>

<operation id="4699" st_id="64" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2096 %tmp_102 = fadd i32 %tmp_373, i32 %mul_1_3_8

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="4700" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2104 %tmp_104 = fadd i32 %tmp_389, i32 %mul_1_4_8

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="4701" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2114 %tmp_107 = fadd i32 %tmp_478, i32 %mul_2_5_7

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="4702" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2119 %mul_1_6_8 = fmul i32 %select_ln36_64, i32 %tmp_507

]]></Node>
<StgValue><ssdm name="mul_1_6_8"/></StgValue>
</operation>

<operation id="4703" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2127 %mul_1_7_8 = fmul i32 %select_ln36_73, i32 %tmp_508

]]></Node>
<StgValue><ssdm name="mul_1_7_8"/></StgValue>
</operation>

<operation id="4704" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2129 %mul_2_7_7 = fmul i32 %select_ln36_72, i32 %tmp_508

]]></Node>
<StgValue><ssdm name="mul_2_7_7"/></StgValue>
</operation>

<operation id="4705" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2137 %mul_2_8_7 = fmul i32 %select_ln36_81, i32 %tmp_509

]]></Node>
<StgValue><ssdm name="mul_2_8_7"/></StgValue>
</operation>

<operation id="4706" st_id="64" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2162 %tmp_117 = fadd i32 %tmp_103, i32 %mul_2_3_8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="4707" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2168 %tmp_118 = fadd i32 %tmp_105, i32 %mul_2_4_8

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="4708" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2173 %mul_2_5_8 = fmul i32 %select_ln36_55, i32 %tmp_515

]]></Node>
<StgValue><ssdm name="mul_2_5_8"/></StgValue>
</operation>

<operation id="4709" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2179 %mul_2_6_8 = fmul i32 %select_ln36_64, i32 %tmp_516

]]></Node>
<StgValue><ssdm name="mul_2_6_8"/></StgValue>
</operation>

<operation id="4710" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2185 %mul_2_7_8 = fmul i32 %select_ln36_73, i32 %tmp_517

]]></Node>
<StgValue><ssdm name="mul_2_7_8"/></StgValue>
</operation>

<operation id="4711" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2187 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_594 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_524

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_594"/></StgValue>
</operation>

<operation id="4712" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2188 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_595 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_533

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_595"/></StgValue>
</operation>

<operation id="4713" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="32" op_0_bw="11">
<![CDATA[
for.inc66:2189 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_596 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_542

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_596"/></StgValue>
</operation>

<operation id="4714" st_id="64" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc66:2190 %tmp_518 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_594, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_595, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_596, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="4715" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2198 %add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_100

]]></Node>
<StgValue><ssdm name="add53_1_2"/></StgValue>
</operation>

<operation id="4716" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2210 %add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_116

]]></Node>
<StgValue><ssdm name="add53_2_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="4717" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1364 %add53_9 = fadd i32 %add53_s, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="add53_9"/></StgValue>
</operation>

<operation id="4718" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1473 %tmp_166 = fadd i32 %tmp_165, i32 %mul_4_8

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="4719" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1522 %tmp_174 = fadd i32 %tmp_173, i32 %mul_5_7

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="4720" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1571 %tmp_266 = fadd i32 %tmp_264, i32 %mul_6_6

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="4721" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1620 %tmp_283 = fadd i32 %tmp_281, i32 %mul_7_5

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="4722" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1637 %mul_7_8 = fmul i32 %select_ln36_73, i32 %tmp_400

]]></Node>
<StgValue><ssdm name="mul_7_8"/></StgValue>
</operation>

<operation id="4723" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1669 %tmp_299 = fadd i32 %tmp_297, i32 %mul_8_4

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="4724" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1686 %mul_8_7 = fmul i32 %select_ln36_81, i32 %tmp_416

]]></Node>
<StgValue><ssdm name="mul_8_7"/></StgValue>
</operation>

<operation id="4725" st_id="65" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1692 %mul_8_8 = fmul i32 %select_ln36_82, i32 %tmp_418

]]></Node>
<StgValue><ssdm name="mul_8_8"/></StgValue>
</operation>

<operation id="4726" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1841 %tmp_405 = fadd i32 %tmp_403, i32 %mul_1_5_7

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="4727" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1855 %tmp_419 = fadd i32 %tmp_417, i32 %mul_1_6_6

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="4728" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1869 %tmp_426 = fadd i32 %tmp_425, i32 %mul_1_7_5

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="4729" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1883 %tmp_433 = fadd i32 %tmp_432, i32 %mul_1_8_4

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="4730" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1888 %mul_1_8_7 = fmul i32 %select_ln36_81, i32 %tmp_418

]]></Node>
<StgValue><ssdm name="mul_1_8_7"/></StgValue>
</operation>

<operation id="4731" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2038 %tmp_485 = fadd i32 %tmp_484, i32 %mul_2_6_6

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="4732" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2050 %tmp_491 = fadd i32 %tmp_490, i32 %mul_2_7_5

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="4733" st_id="65" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2062 %tmp_497 = fadd i32 %tmp_496, i32 %mul_2_8_4

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="4734" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2065 %mul_2_8_6 = fmul i32 %select_ln36_80, i32 %tmp_418

]]></Node>
<StgValue><ssdm name="mul_2_8_6"/></StgValue>
</operation>

<operation id="4735" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2104 %tmp_104 = fadd i32 %tmp_389, i32 %mul_1_4_8

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="4736" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2114 %tmp_107 = fadd i32 %tmp_478, i32 %mul_2_5_7

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="4737" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2119 %mul_1_6_8 = fmul i32 %select_ln36_64, i32 %tmp_507

]]></Node>
<StgValue><ssdm name="mul_1_6_8"/></StgValue>
</operation>

<operation id="4738" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2127 %mul_1_7_8 = fmul i32 %select_ln36_73, i32 %tmp_508

]]></Node>
<StgValue><ssdm name="mul_1_7_8"/></StgValue>
</operation>

<operation id="4739" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2129 %mul_2_7_7 = fmul i32 %select_ln36_72, i32 %tmp_508

]]></Node>
<StgValue><ssdm name="mul_2_7_7"/></StgValue>
</operation>

<operation id="4740" st_id="65" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2135 %mul_1_8_8 = fmul i32 %select_ln36_82, i32 %tmp_509

]]></Node>
<StgValue><ssdm name="mul_1_8_8"/></StgValue>
</operation>

<operation id="4741" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2137 %mul_2_8_7 = fmul i32 %select_ln36_81, i32 %tmp_509

]]></Node>
<StgValue><ssdm name="mul_2_8_7"/></StgValue>
</operation>

<operation id="4742" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2168 %tmp_118 = fadd i32 %tmp_105, i32 %mul_2_4_8

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="4743" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2179 %mul_2_6_8 = fmul i32 %select_ln36_64, i32 %tmp_516

]]></Node>
<StgValue><ssdm name="mul_2_6_8"/></StgValue>
</operation>

<operation id="4744" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2185 %mul_2_7_8 = fmul i32 %select_ln36_73, i32 %tmp_517

]]></Node>
<StgValue><ssdm name="mul_2_7_8"/></StgValue>
</operation>

<operation id="4745" st_id="65" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2191 %mul_2_8_8 = fmul i32 %select_ln36_82, i32 %tmp_518

]]></Node>
<StgValue><ssdm name="mul_2_8_8"/></StgValue>
</operation>

<operation id="4746" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2198 %add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_100

]]></Node>
<StgValue><ssdm name="add53_1_2"/></StgValue>
</operation>

<operation id="4747" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2210 %add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_116

]]></Node>
<StgValue><ssdm name="add53_2_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="4748" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1364 %add53_9 = fadd i32 %add53_s, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="add53_9"/></StgValue>
</operation>

<operation id="4749" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1473 %tmp_166 = fadd i32 %tmp_165, i32 %mul_4_8

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="4750" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1522 %tmp_174 = fadd i32 %tmp_173, i32 %mul_5_7

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="4751" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1577 %tmp_268 = fadd i32 %tmp_266, i32 %mul_6_7

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="4752" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1626 %tmp_285 = fadd i32 %tmp_283, i32 %mul_7_6

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="4753" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1675 %tmp_301 = fadd i32 %tmp_299, i32 %mul_8_5

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="4754" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1686 %mul_8_7 = fmul i32 %select_ln36_81, i32 %tmp_416

]]></Node>
<StgValue><ssdm name="mul_8_7"/></StgValue>
</operation>

<operation id="4755" st_id="66" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1692 %mul_8_8 = fmul i32 %select_ln36_82, i32 %tmp_418

]]></Node>
<StgValue><ssdm name="mul_8_8"/></StgValue>
</operation>

<operation id="4756" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1841 %tmp_405 = fadd i32 %tmp_403, i32 %mul_1_5_7

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="4757" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1855 %tmp_419 = fadd i32 %tmp_417, i32 %mul_1_6_6

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="4758" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1871 %tmp_427 = fadd i32 %tmp_426, i32 %mul_1_7_6

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="4759" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1885 %tmp_434 = fadd i32 %tmp_433, i32 %mul_1_8_5

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="4760" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1888 %mul_1_8_7 = fmul i32 %select_ln36_81, i32 %tmp_418

]]></Node>
<StgValue><ssdm name="mul_1_8_7"/></StgValue>
</operation>

<operation id="4761" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2038 %tmp_485 = fadd i32 %tmp_484, i32 %mul_2_6_6

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="4762" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2050 %tmp_491 = fadd i32 %tmp_490, i32 %mul_2_7_5

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="4763" st_id="66" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2062 %tmp_497 = fadd i32 %tmp_496, i32 %mul_2_8_4

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="4764" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2104 %tmp_104 = fadd i32 %tmp_389, i32 %mul_1_4_8

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="4765" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2114 %tmp_107 = fadd i32 %tmp_478, i32 %mul_2_5_7

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="4766" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2127 %mul_1_7_8 = fmul i32 %select_ln36_73, i32 %tmp_508

]]></Node>
<StgValue><ssdm name="mul_1_7_8"/></StgValue>
</operation>

<operation id="4767" st_id="66" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2135 %mul_1_8_8 = fmul i32 %select_ln36_82, i32 %tmp_509

]]></Node>
<StgValue><ssdm name="mul_1_8_8"/></StgValue>
</operation>

<operation id="4768" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2137 %mul_2_8_7 = fmul i32 %select_ln36_81, i32 %tmp_509

]]></Node>
<StgValue><ssdm name="mul_2_8_7"/></StgValue>
</operation>

<operation id="4769" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2168 %tmp_118 = fadd i32 %tmp_105, i32 %mul_2_4_8

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="4770" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2185 %mul_2_7_8 = fmul i32 %select_ln36_73, i32 %tmp_517

]]></Node>
<StgValue><ssdm name="mul_2_7_8"/></StgValue>
</operation>

<operation id="4771" st_id="66" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2191 %mul_2_8_8 = fmul i32 %select_ln36_82, i32 %tmp_518

]]></Node>
<StgValue><ssdm name="mul_2_8_8"/></StgValue>
</operation>

<operation id="4772" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2198 %add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_100

]]></Node>
<StgValue><ssdm name="add53_1_2"/></StgValue>
</operation>

<operation id="4773" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2210 %add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_116

]]></Node>
<StgValue><ssdm name="add53_2_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="4774" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1419 %add53_3 = fadd i32 %add53_9, i32 %tmp_157

]]></Node>
<StgValue><ssdm name="add53_3"/></StgValue>
</operation>

<operation id="4775" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1473 %tmp_166 = fadd i32 %tmp_165, i32 %mul_4_8

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="4776" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1528 %tmp_175 = fadd i32 %tmp_174, i32 %mul_5_8

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="4777" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1577 %tmp_268 = fadd i32 %tmp_266, i32 %mul_6_7

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="4778" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1626 %tmp_285 = fadd i32 %tmp_283, i32 %mul_7_6

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="4779" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1675 %tmp_301 = fadd i32 %tmp_299, i32 %mul_8_5

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="4780" st_id="67" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1692 %mul_8_8 = fmul i32 %select_ln36_82, i32 %tmp_418

]]></Node>
<StgValue><ssdm name="mul_8_8"/></StgValue>
</operation>

<operation id="4781" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1857 %tmp_420 = fadd i32 %tmp_419, i32 %mul_1_6_7

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="4782" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1871 %tmp_427 = fadd i32 %tmp_426, i32 %mul_1_7_6

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="4783" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1885 %tmp_434 = fadd i32 %tmp_433, i32 %mul_1_8_5

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="4784" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2038 %tmp_485 = fadd i32 %tmp_484, i32 %mul_2_6_6

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="4785" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2050 %tmp_491 = fadd i32 %tmp_490, i32 %mul_2_7_5

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="4786" st_id="67" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2062 %tmp_497 = fadd i32 %tmp_496, i32 %mul_2_8_4

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="4787" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2104 %tmp_104 = fadd i32 %tmp_389, i32 %mul_1_4_8

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="4788" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2112 %tmp_106 = fadd i32 %tmp_405, i32 %mul_1_5_8

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="4789" st_id="67" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2135 %mul_1_8_8 = fmul i32 %select_ln36_82, i32 %tmp_509

]]></Node>
<StgValue><ssdm name="mul_1_8_8"/></StgValue>
</operation>

<operation id="4790" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2168 %tmp_118 = fadd i32 %tmp_105, i32 %mul_2_4_8

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="4791" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2174 %tmp_119 = fadd i32 %tmp_107, i32 %mul_2_5_8

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="4792" st_id="67" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2191 %mul_2_8_8 = fmul i32 %select_ln36_82, i32 %tmp_518

]]></Node>
<StgValue><ssdm name="mul_2_8_8"/></StgValue>
</operation>

<operation id="4793" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2198 %add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_100

]]></Node>
<StgValue><ssdm name="add53_1_2"/></StgValue>
</operation>

<operation id="4794" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2211 %add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_117

]]></Node>
<StgValue><ssdm name="add53_2_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="4795" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1419 %add53_3 = fadd i32 %add53_9, i32 %tmp_157

]]></Node>
<StgValue><ssdm name="add53_3"/></StgValue>
</operation>

<operation id="4796" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1528 %tmp_175 = fadd i32 %tmp_174, i32 %mul_5_8

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="4797" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1577 %tmp_268 = fadd i32 %tmp_266, i32 %mul_6_7

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="4798" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1626 %tmp_285 = fadd i32 %tmp_283, i32 %mul_7_6

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="4799" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1675 %tmp_301 = fadd i32 %tmp_299, i32 %mul_8_5

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="4800" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1857 %tmp_420 = fadd i32 %tmp_419, i32 %mul_1_6_7

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="4801" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1871 %tmp_427 = fadd i32 %tmp_426, i32 %mul_1_7_6

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="4802" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1885 %tmp_434 = fadd i32 %tmp_433, i32 %mul_1_8_5

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="4803" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2052 %tmp_492 = fadd i32 %tmp_491, i32 %mul_2_7_6

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="4804" st_id="68" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2062 %tmp_497 = fadd i32 %tmp_496, i32 %mul_2_8_4

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="4805" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2112 %tmp_106 = fadd i32 %tmp_405, i32 %mul_1_5_8

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="4806" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2122 %tmp_109 = fadd i32 %tmp_485, i32 %mul_2_6_7

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="4807" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2174 %tmp_119 = fadd i32 %tmp_107, i32 %mul_2_5_8

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="4808" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2199 %add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_102

]]></Node>
<StgValue><ssdm name="add53_1_3"/></StgValue>
</operation>

<operation id="4809" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2211 %add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_117

]]></Node>
<StgValue><ssdm name="add53_2_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="4810" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1419 %add53_3 = fadd i32 %add53_9, i32 %tmp_157

]]></Node>
<StgValue><ssdm name="add53_3"/></StgValue>
</operation>

<operation id="4811" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1528 %tmp_175 = fadd i32 %tmp_174, i32 %mul_5_8

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="4812" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1577 %tmp_268 = fadd i32 %tmp_266, i32 %mul_6_7

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="4813" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1626 %tmp_285 = fadd i32 %tmp_283, i32 %mul_7_6

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="4814" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1675 %tmp_301 = fadd i32 %tmp_299, i32 %mul_8_5

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="4815" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1857 %tmp_420 = fadd i32 %tmp_419, i32 %mul_1_6_7

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="4816" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1871 %tmp_427 = fadd i32 %tmp_426, i32 %mul_1_7_6

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="4817" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1885 %tmp_434 = fadd i32 %tmp_433, i32 %mul_1_8_5

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="4818" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2052 %tmp_492 = fadd i32 %tmp_491, i32 %mul_2_7_6

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="4819" st_id="69" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2064 %tmp_498 = fadd i32 %tmp_497, i32 %mul_2_8_5

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="4820" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2112 %tmp_106 = fadd i32 %tmp_405, i32 %mul_1_5_8

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="4821" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2122 %tmp_109 = fadd i32 %tmp_485, i32 %mul_2_6_7

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="4822" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2174 %tmp_119 = fadd i32 %tmp_107, i32 %mul_2_5_8

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="4823" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2199 %add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_102

]]></Node>
<StgValue><ssdm name="add53_1_3"/></StgValue>
</operation>

<operation id="4824" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2211 %add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_117

]]></Node>
<StgValue><ssdm name="add53_2_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="4825" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1419 %add53_3 = fadd i32 %add53_9, i32 %tmp_157

]]></Node>
<StgValue><ssdm name="add53_3"/></StgValue>
</operation>

<operation id="4826" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1528 %tmp_175 = fadd i32 %tmp_174, i32 %mul_5_8

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="4827" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1632 %tmp_287 = fadd i32 %tmp_285, i32 %mul_7_7

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="4828" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1681 %tmp_303 = fadd i32 %tmp_301, i32 %mul_8_6

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="4829" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1857 %tmp_420 = fadd i32 %tmp_419, i32 %mul_1_6_7

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="4830" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1873 %tmp_428 = fadd i32 %tmp_427, i32 %mul_1_7_7

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="4831" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1887 %tmp_435 = fadd i32 %tmp_434, i32 %mul_1_8_6

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="4832" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2052 %tmp_492 = fadd i32 %tmp_491, i32 %mul_2_7_6

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="4833" st_id="70" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2064 %tmp_498 = fadd i32 %tmp_497, i32 %mul_2_8_5

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="4834" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2112 %tmp_106 = fadd i32 %tmp_405, i32 %mul_1_5_8

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="4835" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2122 %tmp_109 = fadd i32 %tmp_485, i32 %mul_2_6_7

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="4836" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2174 %tmp_119 = fadd i32 %tmp_107, i32 %mul_2_5_8

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="4837" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2199 %add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_102

]]></Node>
<StgValue><ssdm name="add53_1_3"/></StgValue>
</operation>

<operation id="4838" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2211 %add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_117

]]></Node>
<StgValue><ssdm name="add53_2_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="4839" st_id="71" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1474 %add53_4 = fadd i32 %add53_3, i32 %tmp_166

]]></Node>
<StgValue><ssdm name="add53_4"/></StgValue>
</operation>

<operation id="4840" st_id="71" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1583 %tmp_270 = fadd i32 %tmp_268, i32 %mul_6_8

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="4841" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1632 %tmp_287 = fadd i32 %tmp_285, i32 %mul_7_7

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="4842" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1681 %tmp_303 = fadd i32 %tmp_301, i32 %mul_8_6

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="4843" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1873 %tmp_428 = fadd i32 %tmp_427, i32 %mul_1_7_7

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="4844" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1887 %tmp_435 = fadd i32 %tmp_434, i32 %mul_1_8_6

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="4845" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2052 %tmp_492 = fadd i32 %tmp_491, i32 %mul_2_7_6

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="4846" st_id="71" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2064 %tmp_498 = fadd i32 %tmp_497, i32 %mul_2_8_5

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="4847" st_id="71" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2120 %tmp_108 = fadd i32 %tmp_420, i32 %mul_1_6_8

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="4848" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2122 %tmp_109 = fadd i32 %tmp_485, i32 %mul_2_6_7

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="4849" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2199 %add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_102

]]></Node>
<StgValue><ssdm name="add53_1_3"/></StgValue>
</operation>

<operation id="4850" st_id="71" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2212 %add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_118

]]></Node>
<StgValue><ssdm name="add53_2_4"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="4851" st_id="72" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1474 %add53_4 = fadd i32 %add53_3, i32 %tmp_166

]]></Node>
<StgValue><ssdm name="add53_4"/></StgValue>
</operation>

<operation id="4852" st_id="72" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1583 %tmp_270 = fadd i32 %tmp_268, i32 %mul_6_8

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="4853" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1632 %tmp_287 = fadd i32 %tmp_285, i32 %mul_7_7

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="4854" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1681 %tmp_303 = fadd i32 %tmp_301, i32 %mul_8_6

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="4855" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1873 %tmp_428 = fadd i32 %tmp_427, i32 %mul_1_7_7

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="4856" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1887 %tmp_435 = fadd i32 %tmp_434, i32 %mul_1_8_6

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="4857" st_id="72" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2064 %tmp_498 = fadd i32 %tmp_497, i32 %mul_2_8_5

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="4858" st_id="72" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2120 %tmp_108 = fadd i32 %tmp_420, i32 %mul_1_6_8

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="4859" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2130 %tmp_111 = fadd i32 %tmp_492, i32 %mul_2_7_7

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="4860" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2180 %tmp_120 = fadd i32 %tmp_109, i32 %mul_2_6_8

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="4861" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2200 %add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_104

]]></Node>
<StgValue><ssdm name="add53_1_4"/></StgValue>
</operation>

<operation id="4862" st_id="72" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2212 %add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_118

]]></Node>
<StgValue><ssdm name="add53_2_4"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="4863" st_id="73" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1474 %add53_4 = fadd i32 %add53_3, i32 %tmp_166

]]></Node>
<StgValue><ssdm name="add53_4"/></StgValue>
</operation>

<operation id="4864" st_id="73" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1583 %tmp_270 = fadd i32 %tmp_268, i32 %mul_6_8

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="4865" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1632 %tmp_287 = fadd i32 %tmp_285, i32 %mul_7_7

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="4866" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1681 %tmp_303 = fadd i32 %tmp_301, i32 %mul_8_6

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="4867" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1873 %tmp_428 = fadd i32 %tmp_427, i32 %mul_1_7_7

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="4868" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1887 %tmp_435 = fadd i32 %tmp_434, i32 %mul_1_8_6

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="4869" st_id="73" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2066 %tmp_499 = fadd i32 %tmp_498, i32 %mul_2_8_6

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="4870" st_id="73" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2120 %tmp_108 = fadd i32 %tmp_420, i32 %mul_1_6_8

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="4871" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2130 %tmp_111 = fadd i32 %tmp_492, i32 %mul_2_7_7

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="4872" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2180 %tmp_120 = fadd i32 %tmp_109, i32 %mul_2_6_8

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="4873" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2200 %add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_104

]]></Node>
<StgValue><ssdm name="add53_1_4"/></StgValue>
</operation>

<operation id="4874" st_id="73" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2212 %add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_118

]]></Node>
<StgValue><ssdm name="add53_2_4"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="4875" st_id="74" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1474 %add53_4 = fadd i32 %add53_3, i32 %tmp_166

]]></Node>
<StgValue><ssdm name="add53_4"/></StgValue>
</operation>

<operation id="4876" st_id="74" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1583 %tmp_270 = fadd i32 %tmp_268, i32 %mul_6_8

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="4877" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1638 %tmp_289 = fadd i32 %tmp_287, i32 %mul_7_8

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="4878" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1687 %tmp_305 = fadd i32 %tmp_303, i32 %mul_8_7

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="4879" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1889 %tmp_436 = fadd i32 %tmp_435, i32 %mul_1_8_7

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="4880" st_id="74" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2066 %tmp_499 = fadd i32 %tmp_498, i32 %mul_2_8_6

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="4881" st_id="74" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2120 %tmp_108 = fadd i32 %tmp_420, i32 %mul_1_6_8

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="4882" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2130 %tmp_111 = fadd i32 %tmp_492, i32 %mul_2_7_7

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="4883" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2180 %tmp_120 = fadd i32 %tmp_109, i32 %mul_2_6_8

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="4884" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2200 %add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_104

]]></Node>
<StgValue><ssdm name="add53_1_4"/></StgValue>
</operation>

<operation id="4885" st_id="74" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2212 %add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_118

]]></Node>
<StgValue><ssdm name="add53_2_4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="4886" st_id="75" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1529 %add53_5 = fadd i32 %add53_4, i32 %tmp_175

]]></Node>
<StgValue><ssdm name="add53_5"/></StgValue>
</operation>

<operation id="4887" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1638 %tmp_289 = fadd i32 %tmp_287, i32 %mul_7_8

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="4888" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1687 %tmp_305 = fadd i32 %tmp_303, i32 %mul_8_7

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="4889" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1889 %tmp_436 = fadd i32 %tmp_435, i32 %mul_1_8_7

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="4890" st_id="75" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2066 %tmp_499 = fadd i32 %tmp_498, i32 %mul_2_8_6

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="4891" st_id="75" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2128 %tmp_110 = fadd i32 %tmp_428, i32 %mul_1_7_8

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="4892" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2130 %tmp_111 = fadd i32 %tmp_492, i32 %mul_2_7_7

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="4893" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2180 %tmp_120 = fadd i32 %tmp_109, i32 %mul_2_6_8

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="4894" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2200 %add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_104

]]></Node>
<StgValue><ssdm name="add53_1_4"/></StgValue>
</operation>

<operation id="4895" st_id="75" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2213 %add53_2_5 = fadd i32 %add53_2_4, i32 %tmp_119

]]></Node>
<StgValue><ssdm name="add53_2_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="4896" st_id="76" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1529 %add53_5 = fadd i32 %add53_4, i32 %tmp_175

]]></Node>
<StgValue><ssdm name="add53_5"/></StgValue>
</operation>

<operation id="4897" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1638 %tmp_289 = fadd i32 %tmp_287, i32 %mul_7_8

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="4898" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1687 %tmp_305 = fadd i32 %tmp_303, i32 %mul_8_7

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="4899" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1889 %tmp_436 = fadd i32 %tmp_435, i32 %mul_1_8_7

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="4900" st_id="76" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2066 %tmp_499 = fadd i32 %tmp_498, i32 %mul_2_8_6

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="4901" st_id="76" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2128 %tmp_110 = fadd i32 %tmp_428, i32 %mul_1_7_8

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="4902" st_id="76" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2186 %tmp_121 = fadd i32 %tmp_111, i32 %mul_2_7_8

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="4903" st_id="76" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2201 %add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_106

]]></Node>
<StgValue><ssdm name="add53_1_5"/></StgValue>
</operation>

<operation id="4904" st_id="76" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2213 %add53_2_5 = fadd i32 %add53_2_4, i32 %tmp_119

]]></Node>
<StgValue><ssdm name="add53_2_5"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="4905" st_id="77" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1529 %add53_5 = fadd i32 %add53_4, i32 %tmp_175

]]></Node>
<StgValue><ssdm name="add53_5"/></StgValue>
</operation>

<operation id="4906" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1638 %tmp_289 = fadd i32 %tmp_287, i32 %mul_7_8

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="4907" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1687 %tmp_305 = fadd i32 %tmp_303, i32 %mul_8_7

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="4908" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1889 %tmp_436 = fadd i32 %tmp_435, i32 %mul_1_8_7

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="4909" st_id="77" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2128 %tmp_110 = fadd i32 %tmp_428, i32 %mul_1_7_8

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="4910" st_id="77" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2138 %tmp_113 = fadd i32 %tmp_499, i32 %mul_2_8_7

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="4911" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2186 %tmp_121 = fadd i32 %tmp_111, i32 %mul_2_7_8

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="4912" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2201 %add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_106

]]></Node>
<StgValue><ssdm name="add53_1_5"/></StgValue>
</operation>

<operation id="4913" st_id="77" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2213 %add53_2_5 = fadd i32 %add53_2_4, i32 %tmp_119

]]></Node>
<StgValue><ssdm name="add53_2_5"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="4914" st_id="78" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1529 %add53_5 = fadd i32 %add53_4, i32 %tmp_175

]]></Node>
<StgValue><ssdm name="add53_5"/></StgValue>
</operation>

<operation id="4915" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1693 %tmp_307 = fadd i32 %tmp_305, i32 %mul_8_8

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="4916" st_id="78" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2128 %tmp_110 = fadd i32 %tmp_428, i32 %mul_1_7_8

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="4917" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2136 %tmp_112 = fadd i32 %tmp_436, i32 %mul_1_8_8

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="4918" st_id="78" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2138 %tmp_113 = fadd i32 %tmp_499, i32 %mul_2_8_7

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="4919" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2186 %tmp_121 = fadd i32 %tmp_111, i32 %mul_2_7_8

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="4920" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2201 %add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_106

]]></Node>
<StgValue><ssdm name="add53_1_5"/></StgValue>
</operation>

<operation id="4921" st_id="78" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2213 %add53_2_5 = fadd i32 %add53_2_4, i32 %tmp_119

]]></Node>
<StgValue><ssdm name="add53_2_5"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="4922" st_id="79" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1584 %add53_6 = fadd i32 %add53_5, i32 %tmp_270

]]></Node>
<StgValue><ssdm name="add53_6"/></StgValue>
</operation>

<operation id="4923" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1693 %tmp_307 = fadd i32 %tmp_305, i32 %mul_8_8

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="4924" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2136 %tmp_112 = fadd i32 %tmp_436, i32 %mul_1_8_8

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="4925" st_id="79" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2138 %tmp_113 = fadd i32 %tmp_499, i32 %mul_2_8_7

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="4926" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2186 %tmp_121 = fadd i32 %tmp_111, i32 %mul_2_7_8

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="4927" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2201 %add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_106

]]></Node>
<StgValue><ssdm name="add53_1_5"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="4928" st_id="80" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1584 %add53_6 = fadd i32 %add53_5, i32 %tmp_270

]]></Node>
<StgValue><ssdm name="add53_6"/></StgValue>
</operation>

<operation id="4929" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1693 %tmp_307 = fadd i32 %tmp_305, i32 %mul_8_8

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="4930" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2136 %tmp_112 = fadd i32 %tmp_436, i32 %mul_1_8_8

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="4931" st_id="80" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2138 %tmp_113 = fadd i32 %tmp_499, i32 %mul_2_8_7

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="4932" st_id="80" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2202 %add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_108

]]></Node>
<StgValue><ssdm name="add53_1_6"/></StgValue>
</operation>

<operation id="4933" st_id="80" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2214 %add53_2_6 = fadd i32 %add53_2_5, i32 %tmp_120

]]></Node>
<StgValue><ssdm name="add53_2_6"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="4934" st_id="81" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1584 %add53_6 = fadd i32 %add53_5, i32 %tmp_270

]]></Node>
<StgValue><ssdm name="add53_6"/></StgValue>
</operation>

<operation id="4935" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1693 %tmp_307 = fadd i32 %tmp_305, i32 %mul_8_8

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="4936" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2136 %tmp_112 = fadd i32 %tmp_436, i32 %mul_1_8_8

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="4937" st_id="81" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2192 %tmp_500 = fadd i32 %tmp_113, i32 %mul_2_8_8

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="4938" st_id="81" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2202 %add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_108

]]></Node>
<StgValue><ssdm name="add53_1_6"/></StgValue>
</operation>

<operation id="4939" st_id="81" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2214 %add53_2_6 = fadd i32 %add53_2_5, i32 %tmp_120

]]></Node>
<StgValue><ssdm name="add53_2_6"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="4940" st_id="82" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1584 %add53_6 = fadd i32 %add53_5, i32 %tmp_270

]]></Node>
<StgValue><ssdm name="add53_6"/></StgValue>
</operation>

<operation id="4941" st_id="82" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2192 %tmp_500 = fadd i32 %tmp_113, i32 %mul_2_8_8

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="4942" st_id="82" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2202 %add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_108

]]></Node>
<StgValue><ssdm name="add53_1_6"/></StgValue>
</operation>

<operation id="4943" st_id="82" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2214 %add53_2_6 = fadd i32 %add53_2_5, i32 %tmp_120

]]></Node>
<StgValue><ssdm name="add53_2_6"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="4944" st_id="83" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2192 %tmp_500 = fadd i32 %tmp_113, i32 %mul_2_8_8

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="4945" st_id="83" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2202 %add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_108

]]></Node>
<StgValue><ssdm name="add53_1_6"/></StgValue>
</operation>

<operation id="4946" st_id="83" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2214 %add53_2_6 = fadd i32 %add53_2_5, i32 %tmp_120

]]></Node>
<StgValue><ssdm name="add53_2_6"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="4947" st_id="84" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1639 %add53_7 = fadd i32 %add53_6, i32 %tmp_289

]]></Node>
<StgValue><ssdm name="add53_7"/></StgValue>
</operation>

<operation id="4948" st_id="84" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2192 %tmp_500 = fadd i32 %tmp_113, i32 %mul_2_8_8

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="4949" st_id="84" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2203 %add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_110

]]></Node>
<StgValue><ssdm name="add53_1_7"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="4950" st_id="85" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1639 %add53_7 = fadd i32 %add53_6, i32 %tmp_289

]]></Node>
<StgValue><ssdm name="add53_7"/></StgValue>
</operation>

<operation id="4951" st_id="85" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2203 %add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_110

]]></Node>
<StgValue><ssdm name="add53_1_7"/></StgValue>
</operation>

<operation id="4952" st_id="85" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2215 %add53_2_7 = fadd i32 %add53_2_6, i32 %tmp_121

]]></Node>
<StgValue><ssdm name="add53_2_7"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="4953" st_id="86" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1639 %add53_7 = fadd i32 %add53_6, i32 %tmp_289

]]></Node>
<StgValue><ssdm name="add53_7"/></StgValue>
</operation>

<operation id="4954" st_id="86" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2203 %add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_110

]]></Node>
<StgValue><ssdm name="add53_1_7"/></StgValue>
</operation>

<operation id="4955" st_id="86" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2215 %add53_2_7 = fadd i32 %add53_2_6, i32 %tmp_121

]]></Node>
<StgValue><ssdm name="add53_2_7"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="4956" st_id="87" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1639 %add53_7 = fadd i32 %add53_6, i32 %tmp_289

]]></Node>
<StgValue><ssdm name="add53_7"/></StgValue>
</operation>

<operation id="4957" st_id="87" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2203 %add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_110

]]></Node>
<StgValue><ssdm name="add53_1_7"/></StgValue>
</operation>

<operation id="4958" st_id="87" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2215 %add53_2_7 = fadd i32 %add53_2_6, i32 %tmp_121

]]></Node>
<StgValue><ssdm name="add53_2_7"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="4959" st_id="88" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2215 %add53_2_7 = fadd i32 %add53_2_6, i32 %tmp_121

]]></Node>
<StgValue><ssdm name="add53_2_7"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="4960" st_id="89" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1694 %add53_8 = fadd i32 %add53_7, i32 %tmp_307

]]></Node>
<StgValue><ssdm name="add53_8"/></StgValue>
</operation>

<operation id="4961" st_id="89" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2204 %add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_112

]]></Node>
<StgValue><ssdm name="add53_1_8"/></StgValue>
</operation>

<operation id="4962" st_id="89" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2216 %add53_2_8 = fadd i32 %add53_2_7, i32 %tmp_500

]]></Node>
<StgValue><ssdm name="add53_2_8"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="4963" st_id="90" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1694 %add53_8 = fadd i32 %add53_7, i32 %tmp_307

]]></Node>
<StgValue><ssdm name="add53_8"/></StgValue>
</operation>

<operation id="4964" st_id="90" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2204 %add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_112

]]></Node>
<StgValue><ssdm name="add53_1_8"/></StgValue>
</operation>

<operation id="4965" st_id="90" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2216 %add53_2_8 = fadd i32 %add53_2_7, i32 %tmp_500

]]></Node>
<StgValue><ssdm name="add53_2_8"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="4966" st_id="91" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1694 %add53_8 = fadd i32 %add53_7, i32 %tmp_307

]]></Node>
<StgValue><ssdm name="add53_8"/></StgValue>
</operation>

<operation id="4967" st_id="91" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2204 %add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_112

]]></Node>
<StgValue><ssdm name="add53_1_8"/></StgValue>
</operation>

<operation id="4968" st_id="91" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2216 %add53_2_8 = fadd i32 %add53_2_7, i32 %tmp_500

]]></Node>
<StgValue><ssdm name="add53_2_8"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="4969" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc66:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="4970" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc66:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10200, i64 10200, i64 10200

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="4971" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc66:675 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="4972" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc66:718 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 51, i32 0, i32 0, i32 0, void @empty_40

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4973" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc66:719 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="4974" st_id="92" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:1694 %add53_8 = fadd i32 %add53_7, i32 %tmp_307

]]></Node>
<StgValue><ssdm name="add53_8"/></StgValue>
</operation>

<operation id="4975" st_id="92" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2204 %add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_112

]]></Node>
<StgValue><ssdm name="add53_1_8"/></StgValue>
</operation>

<operation id="4976" st_id="92" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:2216 %add53_2_8 = fadd i32 %add53_2_7, i32 %tmp_500

]]></Node>
<StgValue><ssdm name="add53_2_8"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="4977" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_522" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx522.case.0:0 %store_ln57 = store i32 %add53_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4978" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_522" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.case.0:1 %br_ln57 = br void %arrayidx522.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4979" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_522" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx522.case.1:0 %store_ln57 = store i32 %add53_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4980" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_522" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.case.1:1 %br_ln57 = br void %arrayidx522.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4981" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx522.1.case.0:0 %store_ln57 = store i32 %add53_1_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4982" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.1.case.0:1 %br_ln57 = br void %arrayidx522.1.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4983" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_524" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx522.1.case.1:0 %store_ln57 = store i32 %add53_1_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4984" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_524" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.1.case.1:1 %br_ln57 = br void %arrayidx522.1.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="4985" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx522.2.case.0:0 %store_ln57 = store i32 %add53_2_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4986" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.2.case.0:1 %br_ln57 = br void %arrayidx522.2.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4987" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_526" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx522.2.case.1:0 %store_ln57 = store i32 %add53_2_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4988" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_526" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.2.case.1:1 %br_ln57 = br void %arrayidx522.2.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
