<module name="HDQ/1-Wire" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="HDQ_REVISION" acronym="HDQ_REVISION" offset="0x0" width="32" description="This register contains the IP revision code">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="TI internal data" description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="HDQ_TX_DATA" acronym="HDQ_TX_DATA" offset="0x4" width="32" description="This register contains the data to be transmitted.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="TX_DATA" width="8" begin="7" end="0" resetval="0x00" description="Transmit data (used in both HDQ and 1-Wire modes)" range="" rwaccess="RW"/>
  </register>
  <register id="HDQ_RX_DATA" acronym="HDQ_RX_DATA" offset="0x8" width="32" description="This register contains the data to be received.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="RX_DATA" width="8" begin="7" end="0" resetval="0x00" description="Receive data (used in both HDQ and 1-Wire modes)" range="" rwaccess="R"/>
  </register>
  <register id="HDQ_CTRL_STATUS" acronym="HDQ_CTRL_STATUS" offset="0xC" width="32" description="This register provides status information about the module.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="ONE_WIRE_SINGLE_BIT" width="1" begin="7" end="7" resetval="0" description="Single-bit mode for 1-Wire0x0: Disabled 0x1: Enabled" range="" rwaccess="RW"/>
    <bitfield id="INTERRUPTMASK" width="1" begin="6" end="6" resetval="0" description="Interrupt masking bit0x0: Interrupts disable 0x1: Interrupts enable" range="" rwaccess="RW"/>
    <bitfield id="CLOCKENABLE" width="1" begin="5" end="5" resetval="0" description="Power-down mode bit0x0: Clock disable (power down)0x1: Clock enable" range="" rwaccess="RW"/>
    <bitfield id="GO" width="1" begin="4" end="4" resetval="0" description="Go bit. Write 1 to start the appropriate operation. Bit returns to 0 after the operation is complete if INTERRUPTMASK = 0x1." range="" rwaccess="RW"/>
    <bitfield id="PRESENCEDETECT" width="1" begin="3" end="3" resetval="0" description="Slave presence indicator. Actual only just after initialization time-out. Used in 1-Wire mode. Read-only flag.0x0: No slave detected0x1: Slave detected" range="" rwaccess="R"/>
    <bitfield id="INITIALIZATION" width="1" begin="2" end="2" resetval="0" description="Write 1 to send initialization pulse. Bit returns to 0 after pulse is sent." range="" rwaccess="RW"/>
    <bitfield id="DIR" width="1" begin="1" end="1" resetval="0" description="DIR bit, determines if next command is read or write0x0: Write 0x1: Read" range="" rwaccess="RW"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Mode selection bit0x0: HDQ mode 0x1: 1-Wire mode" range="" rwaccess="RW"/>
  </register>
  <register id="HDQ_INT_STATUS" acronym="HDQ_INT_STATUS" offset="0x10" width="32" description="This register controls interrupts status">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="TXCOMPLETE" width="1" begin="2" end="2" resetval="0" description="TX-complete interrupt flag.Set to 1 if cause of interrupt. Set to 0 when register read." range="" rwaccess="R"/>
    <bitfield id="RXCOMPLETE" width="1" begin="1" end="1" resetval="0" description="Read-complete interrupt flag.Set to 1 if cause of interrupt. Set to 0 when register read." range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="1" begin="0" end="0" resetval="0" description="Presence detect/timeout interrupt flag.In 1-Wire mode, set to 1 if slave's presence detected. In HDQ mode, set to 1 if timeout on read occurs. Set to 0 when register read." range="" rwaccess="R"/>
  </register>
  <register id="HDQ_SYSCONFIG" acronym="HDQ_SYSCONFIG" offset="0x14" width="32" description="This register controls various bits">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description="Start soft reset sequence.0x0: Disabled 0x1: Enabled" range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0" description="Interconnect idle.0x0: Module clock is free-running. 0x1: Module is in power saving mode: Clock is running only when module is accessed or inside logic is in function to process events." range="" rwaccess="RW"/>
  </register>
  <register id="HDQ_SYSSTATUS" acronym="HDQ_SYSSTATUS" offset="0x18" width="32" description="This register monitors the reset sequence.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="1" description="Reset monitoring.0x0: The module is currently performing its reset. When the module is in power-down mode, set to 0 to indicate this fact. 0x1: The module has finished its reset." range="" rwaccess="R"/>
  </register>
</module>
