{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 08:27:50 2018 " "Info: Processing started: Fri Dec 14 08:27:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c lab1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c lab1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2752 632 800 -2736 "clk" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register inst62 inst62 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"inst62\" and destination register \"inst62\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst62 1 REG LCFF_X37_Y22_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y22_N3; Fanout = 4; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns inst28~0 2 COMB LCCOMB_X37_Y22_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X37_Y22_N2; Fanout = 1; COMB Node = 'inst28~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { inst62 inst28~0 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 752 816 -2632 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns inst62 3 REG LCFF_X37_Y22_N3 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X37_Y22_N3; Fanout = 4; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst28~0 inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst62 inst28~0 inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst62 {} inst28~0 {} inst62 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.432 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_K3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2752 632 800 -2736 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.618 ns) 2.432 ns inst62 2 REG LCFF_X37_Y22_N3 4 " "Info: 2: + IC(1.004 ns) + CELL(0.618 ns) = 2.432 ns; Loc. = LCFF_X37_Y22_N3; Fanout = 4; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { clk inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 58.72 % ) " "Info: Total cell delay = 1.428 ns ( 58.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 41.28 % ) " "Info: Total interconnect delay = 1.004 ns ( 41.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.432 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 0.810ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.432 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_K3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2752 632 800 -2736 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.618 ns) 2.432 ns inst62 2 REG LCFF_X37_Y22_N3 4 " "Info: 2: + IC(1.004 ns) + CELL(0.618 ns) = 2.432 ns; Loc. = LCFF_X37_Y22_N3; Fanout = 4; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { clk inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 58.72 % ) " "Info: Total cell delay = 1.428 ns ( 58.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 41.28 % ) " "Info: Total interconnect delay = 1.004 ns ( 41.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.432 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 0.810ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.432 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 0.810ns 0.618ns } "" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.432 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 0.810ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst62 inst28~0 inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst62 {} inst28~0 {} inst62 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.432 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 0.810ns 0.618ns } "" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.432 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 0.810ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { inst62 {} } {  } {  } "" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst62 step9 clk 4.289 ns register " "Info: tsu for register \"inst62\" (data pin = \"step9\", clock pin = \"clk\") is 4.289 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.631 ns + Longest pin register " "Info: + Longest pin to register delay is 6.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns step9 1 PIN PIN_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; PIN Node = 'step9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { step9 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2648 120 288 -2632 "step9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.411 ns) + CELL(0.228 ns) 6.476 ns inst28~0 2 COMB LCCOMB_X37_Y22_N2 1 " "Info: 2: + IC(5.411 ns) + CELL(0.228 ns) = 6.476 ns; Loc. = LCCOMB_X37_Y22_N2; Fanout = 1; COMB Node = 'inst28~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.639 ns" { step9 inst28~0 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 752 816 -2632 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.631 ns inst62 3 REG LCFF_X37_Y22_N3 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.631 ns; Loc. = LCFF_X37_Y22_N3; Fanout = 4; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst28~0 inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.220 ns ( 18.40 % ) " "Info: Total cell delay = 1.220 ns ( 18.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.411 ns ( 81.60 % ) " "Info: Total interconnect delay = 5.411 ns ( 81.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.631 ns" { step9 inst28~0 inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.631 ns" { step9 {} step9~combout {} inst28~0 {} inst62 {} } { 0.000ns 0.000ns 5.411ns 0.000ns } { 0.000ns 0.837ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.432 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_K3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2752 632 800 -2736 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.618 ns) 2.432 ns inst62 2 REG LCFF_X37_Y22_N3 4 " "Info: 2: + IC(1.004 ns) + CELL(0.618 ns) = 2.432 ns; Loc. = LCFF_X37_Y22_N3; Fanout = 4; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { clk inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 58.72 % ) " "Info: Total cell delay = 1.428 ns ( 58.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 41.28 % ) " "Info: Total interconnect delay = 1.004 ns ( 41.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.432 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 0.810ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.631 ns" { step9 inst28~0 inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.631 ns" { step9 {} step9~combout {} inst28~0 {} inst62 {} } { 0.000ns 0.000ns 5.411ns 0.000ns } { 0.000ns 0.837ns 0.228ns 0.155ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.432 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 0.810ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk step9out inst62 7.011 ns register " "Info: tco from clock \"clk\" to destination pin \"step9out\" through register \"inst62\" is 7.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.432 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_K3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2752 632 800 -2736 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.618 ns) 2.432 ns inst62 2 REG LCFF_X37_Y22_N3 4 " "Info: 2: + IC(1.004 ns) + CELL(0.618 ns) = 2.432 ns; Loc. = LCFF_X37_Y22_N3; Fanout = 4; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { clk inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 58.72 % ) " "Info: Total cell delay = 1.428 ns ( 58.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 41.28 % ) " "Info: Total interconnect delay = 1.004 ns ( 41.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.432 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 0.810ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.485 ns + Longest register pin " "Info: + Longest register to pin delay is 4.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst62 1 REG LCFF_X37_Y22_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y22_N3; Fanout = 4; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.154 ns) 0.382 ns inst31 2 COMB LCCOMB_X37_Y22_N20 1 " "Info: 2: + IC(0.228 ns) + CELL(0.154 ns) = 0.382 ns; Loc. = LCCOMB_X37_Y22_N20; Fanout = 1; COMB Node = 'inst31'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.382 ns" { inst62 inst31 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2656 384 448 -2608 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.141 ns) + CELL(1.962 ns) 4.485 ns step9out 3 PIN PIN_D14 0 " "Info: 3: + IC(2.141 ns) + CELL(1.962 ns) = 4.485 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'step9out'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { inst31 step9out } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2560 504 680 -2544 "step9out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.116 ns ( 47.18 % ) " "Info: Total cell delay = 2.116 ns ( 47.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.369 ns ( 52.82 % ) " "Info: Total interconnect delay = 2.369 ns ( 52.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.485 ns" { inst62 inst31 step9out } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.485 ns" { inst62 {} inst31 {} step9out {} } { 0.000ns 0.228ns 2.141ns } { 0.000ns 0.154ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.432 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 0.810ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.485 ns" { inst62 inst31 step9out } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.485 ns" { inst62 {} inst31 {} step9out {} } { 0.000ns 0.228ns 2.141ns } { 0.000ns 0.154ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "step9 step9out 10.377 ns Longest " "Info: Longest tpd from source pin \"step9\" to destination pin \"step9out\" is 10.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns step9 1 PIN PIN_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; PIN Node = 'step9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { step9 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2648 120 288 -2632 "step9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.384 ns) + CELL(0.053 ns) 6.274 ns inst31 2 COMB LCCOMB_X37_Y22_N20 1 " "Info: 2: + IC(5.384 ns) + CELL(0.053 ns) = 6.274 ns; Loc. = LCCOMB_X37_Y22_N20; Fanout = 1; COMB Node = 'inst31'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.437 ns" { step9 inst31 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2656 384 448 -2608 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.141 ns) + CELL(1.962 ns) 10.377 ns step9out 3 PIN PIN_D14 0 " "Info: 3: + IC(2.141 ns) + CELL(1.962 ns) = 10.377 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'step9out'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { inst31 step9out } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2560 504 680 -2544 "step9out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.852 ns ( 27.48 % ) " "Info: Total cell delay = 2.852 ns ( 27.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.525 ns ( 72.52 % ) " "Info: Total interconnect delay = 7.525 ns ( 72.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.377 ns" { step9 inst31 step9out } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "10.377 ns" { step9 {} step9~combout {} inst31 {} step9out {} } { 0.000ns 0.000ns 5.384ns 2.141ns } { 0.000ns 0.837ns 0.053ns 1.962ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst62 isCahced clk -2.633 ns register " "Info: th for register \"inst62\" (data pin = \"isCahced\", clock pin = \"clk\") is -2.633 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.432 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_K3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2752 632 800 -2736 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.618 ns) 2.432 ns inst62 2 REG LCFF_X37_Y22_N3 4 " "Info: 2: + IC(1.004 ns) + CELL(0.618 ns) = 2.432 ns; Loc. = LCFF_X37_Y22_N3; Fanout = 4; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { clk inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 58.72 % ) " "Info: Total cell delay = 1.428 ns ( 58.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 41.28 % ) " "Info: Total interconnect delay = 1.004 ns ( 41.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.432 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 0.810ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.214 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns isCahced 1 PIN PIN_K2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K2; Fanout = 1; PIN Node = 'isCahced'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { isCahced } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2688 448 616 -2672 "isCahced" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.186 ns) + CELL(0.053 ns) 5.059 ns inst28~0 2 COMB LCCOMB_X37_Y22_N2 1 " "Info: 2: + IC(4.186 ns) + CELL(0.053 ns) = 5.059 ns; Loc. = LCCOMB_X37_Y22_N2; Fanout = 1; COMB Node = 'inst28~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { isCahced inst28~0 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 752 816 -2632 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.214 ns inst62 3 REG LCFF_X37_Y22_N3 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.214 ns; Loc. = LCFF_X37_Y22_N3; Fanout = 4; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst28~0 inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2680 904 968 -2600 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.028 ns ( 19.72 % ) " "Info: Total cell delay = 1.028 ns ( 19.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.186 ns ( 80.28 % ) " "Info: Total interconnect delay = 4.186 ns ( 80.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.214 ns" { isCahced inst28~0 inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.214 ns" { isCahced {} isCahced~combout {} inst28~0 {} inst62 {} } { 0.000ns 0.000ns 4.186ns 0.000ns } { 0.000ns 0.820ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.432 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 0.810ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.214 ns" { isCahced inst28~0 inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.214 ns" { isCahced {} isCahced~combout {} inst28~0 {} inst62 {} } { 0.000ns 0.000ns 4.186ns 0.000ns } { 0.000ns 0.820ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 08:27:51 2018 " "Info: Processing ended: Fri Dec 14 08:27:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
