
---------- Begin Simulation Statistics ----------
final_tick                                 2915238500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107407                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705960                       # Number of bytes of host memory used
host_op_rate                                   192383                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.10                       # Real time elapsed on the host
host_tick_rate                               31311494                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17911679                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002915                       # Number of seconds simulated
sim_ticks                                  2915238500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4854447                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4233125                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17911679                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.583048                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.583048                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  12295178                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6922369                       # number of floating regfile writes
system.cpu.idleCycles                          142603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                14015                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1113040                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.130960                       # Inst execution rate
system.cpu.iew.exec_refs                      2777357                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     483108                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  167534                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2308700                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 23                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1037                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               492281                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            18515734                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2294249                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19699                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18254991                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1325                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 40074                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12180                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 41995                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            141                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         8795                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5220                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25001741                       # num instructions consuming a value
system.cpu.iew.wb_count                      18242405                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.573028                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14326705                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.128801                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18247099                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 18642667                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9636428                       # number of integer regfile writes
system.cpu.ipc                               1.715125                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.715125                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            316543      1.73%      1.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9842552     53.86%     55.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1805      0.01%     55.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                101291      0.55%     56.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              424152      2.32%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3074      0.02%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               850963      4.66%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7195      0.04%     63.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              848328      4.64%     67.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  64      0.00%     67.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2226      0.01%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1405577      7.69%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          702995      3.85%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         984238      5.39%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               742118      4.06%     88.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              476574      2.61%     91.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1557369      8.52%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7582      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18274692                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7357749                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14715299                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7354312                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7403751                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      158881                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008694                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  156461     98.48%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     63      0.04%     98.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     45      0.03%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    13      0.01%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   61      0.04%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1266      0.80%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   750      0.47%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                92      0.06%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              130      0.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10759281                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27682898                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10888093                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11716050                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   18515709                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18274692                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  25                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          603937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2059                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1022504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5687875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.212921                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.105376                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              573434     10.08%     10.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              733647     12.90%     22.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1090972     19.18%     42.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              905455     15.92%     58.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              879437     15.46%     73.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              477668      8.40%     81.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              572442     10.06%     92.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              336564      5.92%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              118256      2.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5687875                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.134339                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3550                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1501                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2308700                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              492281                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6111669                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          5830478                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21635                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16266                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          518                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        33557                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            518                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 1173393                       # Number of BP lookups
system.cpu.branchPred.condPredicted            722230                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             12720                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               358552                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  350345                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.711071                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  144873                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          148885                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             141946                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6939                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1219                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          594578                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11698                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5604542                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.195922                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.898020                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          828771     14.79%     14.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1607229     28.68%     43.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          744441     13.28%     56.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          464489      8.29%     65.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          155133      2.77%     67.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          296856      5.30%     73.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          156408      2.79%     75.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          430879      7.69%     83.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          920336     16.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5604542                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               17911679                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2712967                       # Number of memory references committed
system.cpu.commit.loads                       2242684                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1090188                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    7334339                       # Number of committed floating point instructions.
system.cpu.commit.integer                    12675584                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                142859                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       304874      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      9580380     53.49%     55.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1379      0.01%     55.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.54%     55.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       422338      2.36%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.01%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       846514      4.73%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.03%     62.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       846633      4.73%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           64      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1405003      7.84%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       702543      3.92%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult       983489      5.49%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       692034      3.86%     88.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       463876      2.59%     91.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1550650      8.66%     99.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6407      0.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17911679                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        920336                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2588442                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2588442                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2588442                       # number of overall hits
system.cpu.dcache.overall_hits::total         2588442                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        26378                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26378                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26378                       # number of overall misses
system.cpu.dcache.overall_misses::total         26378                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1543071996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1543071996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1543071996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1543071996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2614820                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2614820                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2614820                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2614820                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010088                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010088                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010088                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010088                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58498.445523                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58498.445523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58498.445523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58498.445523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        19346                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               501                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.614770                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11008                       # number of writebacks
system.cpu.dcache.writebacks::total             11008                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11686                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11686                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14692                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    945362996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    945362996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    945362996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    945362996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005619                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005619                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005619                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64345.425810                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64345.425810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64345.425810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64345.425810                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14179                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2128849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2128849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    789824000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    789824000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2144515                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2144515                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50416.443253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50416.443253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3984                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3984                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    203018000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    203018000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50958.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50958.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       459593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         459593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10712                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10712                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    753247996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    753247996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022777                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022777                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70318.147498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70318.147498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10708                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10708                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    742344996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    742344996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022768                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022768                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69326.204333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69326.204333                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.516953                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2603134                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14691                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            177.192431                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.516953                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5244331                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5244331                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   702736                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2608111                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1062167                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1302681                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  12180                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               344918                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1441                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               18650783                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7016                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2293376                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      483136                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           574                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           704                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1319301                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10425807                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1173393                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             637164                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4351340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   27174                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  452                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3171                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1245501                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  3896                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            5687875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.311869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.554933                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2533212     44.54%     44.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   265743      4.67%     49.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   375503      6.60%     55.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   116692      2.05%     57.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   225183      3.96%     61.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   121717      2.14%     63.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    87082      1.53%     65.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   263083      4.63%     70.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1699660     29.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              5687875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.201252                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.788156                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1242153                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1242153                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1242153                       # number of overall hits
system.cpu.icache.overall_hits::total         1242153                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3347                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3347                       # number of overall misses
system.cpu.icache.overall_misses::total          3347                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    197776000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    197776000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    197776000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    197776000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1245500                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1245500                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1245500                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1245500                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002687                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59090.528832                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59090.528832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59090.528832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59090.528832                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          687                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.071429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2087                       # number of writebacks
system.cpu.icache.writebacks::total              2087                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          748                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          748                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          748                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          748                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2599                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2599                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2599                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2599                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156430000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156430000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002087                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60188.534052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60188.534052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60188.534052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60188.534052                       # average overall mshr miss latency
system.cpu.icache.replacements                   2087                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1242153                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1242153                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3347                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    197776000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    197776000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1245500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1245500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59090.528832                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59090.528832                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          748                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          748                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60188.534052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60188.534052                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.255663                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1244752                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2599                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            478.934975                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.255663                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.986827                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986827                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2493599                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2493599                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1245977                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           696                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      148389                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   66001                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   75                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 141                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  21995                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   32                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    378                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   2915238500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  12180                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1086960                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  273653                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2994                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1976026                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2336062                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               18598541                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3079                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1869996                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1630                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 166252                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            21286767                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    43138955                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 19370075                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  12328980                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20388214                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   898405                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      41                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  25                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5301671                       # count of insts added to the skid buffer
system.cpu.rob.reads                         23185731                       # The number of ROB reads
system.cpu.rob.writes                        37096276                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17911679                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  459                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1657                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2116                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 459                       # number of overall hits
system.l2.overall_hits::.cpu.data                1657                       # number of overall hits
system.l2.overall_hits::total                    2116                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2137                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13034                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15171                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2137                       # number of overall misses
system.l2.overall_misses::.cpu.data             13034                       # number of overall misses
system.l2.overall_misses::total                 15171                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    147602000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    905570500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1053172500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    147602000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    905570500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1053172500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2596                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14691                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17287                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2596                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14691                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17287                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.823190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.887210                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.877596                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.823190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.887210                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.877596                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69069.723912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69477.558693                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69420.110738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69069.723912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69477.558693                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69420.110738                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2367                       # number of writebacks
system.l2.writebacks::total                      2367                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15171                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15171                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    125761500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    772266750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    898028250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    125761500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    772266750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    898028250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.823190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.887210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.877596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.823190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.887210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.877596                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 58849.555452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 59250.172625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59193.741349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 58849.555452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 59250.172625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59193.741349                       # average overall mshr miss latency
system.l2.replacements                           6981                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11008                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11008                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11008                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11008                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2083                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2083                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2083                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2083                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               251                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   251                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10456                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    723549500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     723549500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.976557                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976557                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69199.454858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69199.454858                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    616576000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    616576000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.976557                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976557                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58968.630451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58968.630451                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            459                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                459                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    147602000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    147602000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2596                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2596                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.823190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.823190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69069.723912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69069.723912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    125761500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    125761500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.823190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.823190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 58849.555452                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 58849.555452                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    182021000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    182021000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.647088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.647088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70605.508146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70605.508146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    155690750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    155690750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.647088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.647088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60392.067494                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60392.067494                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7084.246586                       # Cycle average of tags in use
system.l2.tags.total_refs                       33545                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15173                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.210835                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.479819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1225.339719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5858.427048                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.149578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.715140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.864776                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4456                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    283533                       # Number of tag accesses
system.l2.tags.data_accesses                   283533                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000948191500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33350                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15171                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2367                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15171                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2367                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15171                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2367                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     113.111940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.399258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    541.521258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           125     93.28%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      5.97%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.492537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.470024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               34     25.37%     25.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              100     74.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  970944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               151488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    333.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2915162000                       # Total gap between requests
system.mem_ctrls.avgGap                     166219.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       136768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       833792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       150016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 46914857.909567266703                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 286011590.475359082222                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 51459254.534406021237                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2137                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13034                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2367                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     55240500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    342204750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  61075729750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25849.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26254.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25803012.15                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       136768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       834176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        970944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       136768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       136768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       151488                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       151488                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2137                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13034                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15171                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2367                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2367                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     46914858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    286143312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        333058170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     46914858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     46914858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     51964187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        51964187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     51964187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     46914858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    286143312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       385022358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15165                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2344                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1015                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1045                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          107                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          191                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               113101500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              75825000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          397445250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7458.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26208.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13214                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1956                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.45                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2337                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   478.973042                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   313.227006                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   367.173935                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          443     18.96%     18.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          448     19.17%     38.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          256     10.95%     49.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          181      7.74%     56.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          143      6.12%     62.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           99      4.24%     67.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           96      4.11%     71.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          352     15.06%     86.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          319     13.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2337                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                970560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             150016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              332.926448                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               51.459255                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         8539440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4531230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       54785220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6243120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 229875360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    895918590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    364993920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1564886880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.795490                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    940432500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     97240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1877566000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         8161020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4337685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       53492880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5992560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 229875360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    933599580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    333262560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1568721645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.110911                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    857698000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     97240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1960300500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4715                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2367                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4097                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10456                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10456                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4715                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        36806                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        36806                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  36806                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1122432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1122432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1122432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15171                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15171                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7775750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18963750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6583                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13375                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2087                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7785                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2599                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3984                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7282                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43563                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 50845                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       299712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1644736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1944448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6984                       # Total snoops (count)
system.tol2bus.snoopTraffic                    151680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24272                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021877                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.146285                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23741     97.81%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    531      2.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24272                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2915238500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           29873500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3899498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22037000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
