\doxysubsubsubsection{PLLM Clock Divider}
\hypertarget{group___r_c_c___p_l_l_m___clock___divider}{}\label{group___r_c_c___p_l_l_m___clock___divider}\index{PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_gad70e3a8bfa2a06efcaa3e7ffe150fb36}{RCC\+\_\+\+PLLM\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_gaea82b7603d9a3968b5a0dcba90d1a1e1}{RCC\+\_\+\+PLLM\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_ga1a0b568f5f71c54188d93141c24dca57}{RCC\+\_\+\+PLLM\+\_\+\+DIV3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_ga849578800614b0c69e5caec7de9be93e}{RCC\+\_\+\+PLLM\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_ga5927c3cd67ec1c55e9ccf224c80d6207}{RCC\+\_\+\+PLLM\+\_\+\+DIV5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_gaa406d89eb86897750a768d3286ee2f67}{RCC\+\_\+\+PLLM\+\_\+\+DIV6}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_gae03bc83a9f095ee89d3e4fff48366487}{RCC\+\_\+\+PLLM\+\_\+\+DIV7}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_gac7478ec0fd702d3a40a0a287f98ecfcd}{RCC\+\_\+\+PLLM\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}}\texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___p_l_l_m___clock___divider_gad70e3a8bfa2a06efcaa3e7ffe150fb36}\label{group___r_c_c___p_l_l_m___clock___divider_gad70e3a8bfa2a06efcaa3e7ffe150fb36} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV1@{RCC\_PLLM\_DIV1}}
\index{RCC\_PLLM\_DIV1@{RCC\_PLLM\_DIV1}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV1}{RCC\_PLLM\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV1~0x00000000U}

PLLM division factor = 8 ~\newline
 \Hypertarget{group___r_c_c___p_l_l_m___clock___divider_gaea82b7603d9a3968b5a0dcba90d1a1e1}\label{group___r_c_c___p_l_l_m___clock___divider_gaea82b7603d9a3968b5a0dcba90d1a1e1} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV2@{RCC\_PLLM\_DIV2}}
\index{RCC\_PLLM\_DIV2@{RCC\_PLLM\_DIV2}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV2}{RCC\_PLLM\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}}}

PLLM division factor = 2 ~\newline
 \Hypertarget{group___r_c_c___p_l_l_m___clock___divider_ga1a0b568f5f71c54188d93141c24dca57}\label{group___r_c_c___p_l_l_m___clock___divider_ga1a0b568f5f71c54188d93141c24dca57} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV3@{RCC\_PLLM\_DIV3}}
\index{RCC\_PLLM\_DIV3@{RCC\_PLLM\_DIV3}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV3}{RCC\_PLLM\_DIV3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV3~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}}}

PLLM division factor = 3 ~\newline
 \Hypertarget{group___r_c_c___p_l_l_m___clock___divider_ga849578800614b0c69e5caec7de9be93e}\label{group___r_c_c___p_l_l_m___clock___divider_ga849578800614b0c69e5caec7de9be93e} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV4@{RCC\_PLLM\_DIV4}}
\index{RCC\_PLLM\_DIV4@{RCC\_PLLM\_DIV4}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV4}{RCC\_PLLM\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV4~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}})}

PLLM division factor = 4 ~\newline
 \Hypertarget{group___r_c_c___p_l_l_m___clock___divider_ga5927c3cd67ec1c55e9ccf224c80d6207}\label{group___r_c_c___p_l_l_m___clock___divider_ga5927c3cd67ec1c55e9ccf224c80d6207} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV5@{RCC\_PLLM\_DIV5}}
\index{RCC\_PLLM\_DIV5@{RCC\_PLLM\_DIV5}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV5}{RCC\_PLLM\_DIV5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV5~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}}}

PLLM division factor = 5 ~\newline
 \Hypertarget{group___r_c_c___p_l_l_m___clock___divider_gaa406d89eb86897750a768d3286ee2f67}\label{group___r_c_c___p_l_l_m___clock___divider_gaa406d89eb86897750a768d3286ee2f67} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV6@{RCC\_PLLM\_DIV6}}
\index{RCC\_PLLM\_DIV6@{RCC\_PLLM\_DIV6}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV6}{RCC\_PLLM\_DIV6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV6~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}})}

PLLM division factor = 6 ~\newline
 \Hypertarget{group___r_c_c___p_l_l_m___clock___divider_gae03bc83a9f095ee89d3e4fff48366487}\label{group___r_c_c___p_l_l_m___clock___divider_gae03bc83a9f095ee89d3e4fff48366487} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV7@{RCC\_PLLM\_DIV7}}
\index{RCC\_PLLM\_DIV7@{RCC\_PLLM\_DIV7}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV7}{RCC\_PLLM\_DIV7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV7~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}})}

PLLM division factor = 7 ~\newline
 \Hypertarget{group___r_c_c___p_l_l_m___clock___divider_gac7478ec0fd702d3a40a0a287f98ecfcd}\label{group___r_c_c___p_l_l_m___clock___divider_gac7478ec0fd702d3a40a0a287f98ecfcd} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV8@{RCC\_PLLM\_DIV8}}
\index{RCC\_PLLM\_DIV8@{RCC\_PLLM\_DIV8}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV8}{RCC\_PLLM\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV8~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}}\texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}})}

PLLM division factor = 8 ~\newline
 