// Seed: 3073841224
program module_0 (
    input  wor   id_0,
    input  wor   id_1,
    output uwire id_2,
    input  uwire id_3
);
  uwire id_5 = id_5, id_6, id_7;
  assign id_5 = 1;
  wire id_8;
endmodule
program module_1 (
    output uwire id_0,
    input tri id_1,
    output wire id_2,
    input uwire id_3,
    output uwire id_4,
    output wand id_5,
    output supply1 id_6,
    id_18,
    input uwire id_7,
    output tri1 id_8,
    input wor id_9,
    output logic id_10,
    input tri0 id_11,
    id_19,
    input uwire id_12,
    input uwire id_13,
    input wand id_14,
    input wire id_15,
    input wand id_16
);
  always_ff id_10 <= id_19;
  assign id_8 = -1;
  module_0 modCall_1 (
      id_9,
      id_13,
      id_6,
      id_9
  );
  assign modCall_1.type_1 = 0;
endmodule
