INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/LED control/LED control.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
