0.6
2019.2
Nov  6 2019
21:57:16
E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.sim/sim_1/impl/func/xsim/testbench_func_impl.v,1702118713,verilog,,E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sim_1/new/testbench.v,,glbl;pc;top_cpu,,,../../../../../riscv.srcs/sources_1/new,,,,,
E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sim_1/new/testbench.v,1702118497,verilog,,,E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/macro.vh,testbench,,,../../../../../riscv.srcs/sources_1/new,,,,,
E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/macro.vh,1701779251,verilog,,,,,,,,,,,,
