Verilog:
 - Make module to convert binary 8-bit to floating-point 32-bit
 - Make module to floating-point 32-bit to binary 8-bit
 - Make register with in-valid and register-out with out-valid
 - Connect all modules together
![image](https://user-images.githubusercontent.com/80802875/112941444-cbf65480-9158-11eb-8422-a4aada5730e1.png)


