Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sat Jan 30 21:32:50 2016
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file xillydemo_timing_summary_routed.rpt -rpx xillydemo_timing_summary_routed.rpx
| Design       : xillydemo
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.647        0.000                      0                15255        0.037        0.000                      0                15255        1.410        0.000                       0                  6148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk_fpga_1             {0.000 5.000}        10.000          100.000         
gclk                   {0.000 4.000}        8.000           125.000         
  audio_mclk_OBUF      {0.000 41.667}       83.333          12.000          
  clk_fb               {0.000 20.000}       40.000          25.000          
  vga_clk_ins/clk_fb   {0.000 20.000}       40.000          25.000          
  vga_clk_ins/clkout0  {0.000 1.538}        3.077           325.000         
  vga_clk_ins/clkout1  {0.000 7.692}        15.385          65.000          
  vga_clk_ins/clkout2  {0.000 7.692}        15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1                   0.647        0.000                      0                14587        0.037        0.000                      0                14587        3.750        0.000                       0                  5723  
gclk                                                                                                                                                                     2.000        0.000                       0                     2  
  audio_mclk_OBUF                                                                                                                                                       76.667        0.000                       0                     1  
  clk_fb                                                                                                                                                                12.633        0.000                       0                     2  
  vga_clk_ins/clk_fb                                                                                                                                                    38.751        0.000                       0                     2  
  vga_clk_ins/clkout0                                                                                                                                                    1.410        0.000                       0                    10  
  vga_clk_ins/clkout1        9.252        0.000                      0                  215        0.109        0.000                      0                  215        6.712        0.000                       0                   195  
  vga_clk_ins/clkout2        2.288        0.000                      0                  417        0.061        0.000                      0                  417        7.192        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_ins/clkout2  vga_clk_ins/clkout1       11.042        0.000                      0                   27        0.161        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_fpga_1           clk_fpga_1                 7.457        0.000                      0                    5        0.440        0.000                      0                    5  
**async_default**    vga_clk_ins/clkout2  vga_clk_ins/clkout2       13.225        0.000                      0                    4        0.435        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 controllor/TEXT_INPUT/ram_doen_sig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/cmd_read_no_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.203ns  (logic 1.203ns (28.620%)  route 3.000ns (71.380%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 7.954 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     6.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.308 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.646     7.954    controllor/TEXT_INPUT/bus_clk
    SLICE_X22Y69         FDRE                                         r  controllor/TEXT_INPUT/ram_doen_sig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_fdre_C_Q)         0.459     8.413 r  controllor/TEXT_INPUT/ram_doen_sig_reg/Q
                         net (fo=59, routed)          0.708     9.121    controllor/TEXT_INPUT/MEMORY/ram_doen_sig
    SLICE_X22Y71         LUT4 (Prop_lut4_I1_O)        0.124     9.245 r  controllor/TEXT_INPUT/MEMORY/cmd_read_no[2]_i_30/O
                         net (fo=1, routed)           0.658     9.903    controllor/TEXT_INPUT/MEMORY/cmd_read_no[2]_i_30_n_0
    SLICE_X23Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.027 f  controllor/TEXT_INPUT/MEMORY/cmd_read_no[2]_i_17/O
                         net (fo=2, routed)           0.432    10.459    controllor/FILE_INPUT/RAM_reg_8
    SLICE_X24Y72         LUT6 (Prop_lut6_I1_O)        0.124    10.583 f  controllor/FILE_INPUT/cmd_read_no[2]_i_8/O
                         net (fo=2, routed)           0.488    11.071    controllor/FILE_INPUT/cmd_read_no[2]_i_8_n_0
    SLICE_X25Y73         LUT6 (Prop_lut6_I1_O)        0.124    11.195 f  controllor/FILE_INPUT/cmd_read_no[1]_i_5/O
                         net (fo=1, routed)           0.426    11.621    controllor/TEXT_INPUT/MEMORY/cmd_read_no_reg[3]_0
    SLICE_X22Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.745 f  controllor/TEXT_INPUT/MEMORY/cmd_read_no[1]_i_2/O
                         net (fo=1, routed)           0.288    12.033    controllor/FILE_INPUT/ram_doen_sig_reg
    SLICE_X25Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.157 r  controllor/FILE_INPUT/cmd_read_no[1]_i_1/O
                         net (fo=1, routed)           0.000    12.157    controllor/FILE_INPUT/cmd_read_no[1]_i_1_n_0
    SLICE_X25Y73         FDRE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.470    12.662    controllor/FILE_INPUT/bus_clk
    SLICE_X25Y73         FDRE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[1]/C
                         clock pessimism              0.264    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X25Y73         FDRE (Setup_fdre_C_D)        0.032    12.804    controllor/FILE_INPUT/cmd_read_no_reg[1]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 controllor/TEXT_INPUT/ram_doen_sig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/cmd_read_no_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.121ns  (logic 1.275ns (30.941%)  route 2.846ns (69.059%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 7.954 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     6.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.308 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.646     7.954    controllor/TEXT_INPUT/bus_clk
    SLICE_X22Y69         FDRE                                         r  controllor/TEXT_INPUT/ram_doen_sig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_fdre_C_Q)         0.459     8.413 r  controllor/TEXT_INPUT/ram_doen_sig_reg/Q
                         net (fo=59, routed)          0.543     8.956    controllor/TEXT_INPUT/MEMORY/ram_doen_sig
    SLICE_X23Y70         LUT2 (Prop_lut2_I0_O)        0.118     9.074 r  controllor/TEXT_INPUT/MEMORY/cmd_read_no[3]_i_31/O
                         net (fo=1, routed)           0.459     9.533    controllor/FILE_INPUT/CHAR_OUT[6]
    SLICE_X24Y70         LUT6 (Prop_lut6_I5_O)        0.326     9.859 f  controllor/FILE_INPUT/cmd_read_no[3]_i_17/O
                         net (fo=3, routed)           0.578    10.437    controllor/TEXT_INPUT/MEMORY/cmd_read_no_reg[3]_3
    SLICE_X23Y73         LUT4 (Prop_lut4_I1_O)        0.124    10.561 f  controllor/TEXT_INPUT/MEMORY/cmd_read_no[3]_i_6/O
                         net (fo=3, routed)           0.832    11.393    controllor/TEXT_INPUT/MEMORY/cmd_read_no_reg[1]
    SLICE_X22Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.517 r  controllor/TEXT_INPUT/MEMORY/cmd_read_no[3]_i_2/O
                         net (fo=1, routed)           0.433    11.951    controllor/FILE_INPUT/cmd_read_no_reg[1]_4
    SLICE_X22Y74         LUT5 (Prop_lut5_I0_O)        0.124    12.075 r  controllor/FILE_INPUT/cmd_read_no[3]_i_1/O
                         net (fo=1, routed)           0.000    12.075    controllor/FILE_INPUT/cmd_read_no[3]_i_1_n_0
    SLICE_X22Y74         FDRE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.468    12.660    controllor/FILE_INPUT/bus_clk
    SLICE_X22Y74         FDRE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[3]/C
                         clock pessimism              0.264    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X22Y74         FDRE (Setup_fdre_C_D)        0.032    12.802    controllor/FILE_INPUT/cmd_read_no_reg[3]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 controllor/FILE_INPUT/cmd_read_no_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/alt_stack_reg[39][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 2.658ns (30.054%)  route 6.186ns (69.945%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.638     2.946    controllor/FILE_INPUT/bus_clk
    SLICE_X25Y74         FDRE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  controllor/FILE_INPUT/cmd_read_no_reg[5]/Q
                         net (fo=79, routed)          0.895     4.297    controllor/FILE_INPUT/cmd_read_no_reg_n_0_[5]
    SLICE_X23Y74         LUT2 (Prop_lut2_I1_O)        0.150     4.447 f  controllor/FILE_INPUT/call_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.674     5.121    controllor/FILE_INPUT/call_stack[1][6]_i_8_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.447 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_24/O
                         net (fo=3, routed)           0.413     5.860    controllor/FILE_INPUT/BYTE_TEXT[6]_i_24_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I2_O)        0.118     5.978 r  controllor/FILE_INPUT/BYTE_TEXT[6]_i_13/O
                         net (fo=7, routed)           0.479     6.457    controllor/FILE_INPUT/BYTE_TEXT[6]_i_13_n_0
    SLICE_X22Y75         LUT5 (Prop_lut5_I0_O)        0.326     6.783 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_3/O
                         net (fo=39, routed)          0.654     7.437    controllor/FILE_INPUT/SET_TEXT_SECOND_reg[0]_0[0]
    SLICE_X26Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  controllor/FILE_INPUT/alt_top[0]_i_12/O
                         net (fo=1, routed)           0.000     7.561    controllor/FILE_INPUT/alt_top[0]_i_12_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.018 r  controllor/FILE_INPUT/alt_top_reg[0]_i_5/CO[1]
                         net (fo=2, routed)           0.461     8.479    controllor/FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X26Y81         LUT6 (Prop_lut6_I1_O)        0.329     8.808 f  controllor/FILE_INPUT/alt_stack[4][6]_i_4/O
                         net (fo=15, routed)          0.874     9.681    controllor/FILE_INPUT/alt_stack[4][6]_i_4_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  controllor/FILE_INPUT/alt_stack[39][6]_i_7/O
                         net (fo=1, routed)           0.606    10.412    controllor/FILE_INPUT/alt_stack[39][6]_i_7_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I0_O)        0.124    10.536 r  controllor/FILE_INPUT/alt_stack[39][6]_i_4/O
                         net (fo=2, routed)           0.451    10.987    controllor/FILE_INPUT/alt_stack[39][6]_i_4_n_0
    SLICE_X31Y89         LUT5 (Prop_lut5_I0_O)        0.124    11.111 r  controllor/FILE_INPUT/alt_stack[39][6]_i_2/O
                         net (fo=7, routed)           0.679    11.790    controllor/FILE_INPUT/alt_stack[39][6]_i_2_n_0
    SLICE_X35Y89         FDRE                                         r  controllor/FILE_INPUT/alt_stack_reg[39][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.488    12.680    controllor/FILE_INPUT/bus_clk
    SLICE_X35Y89         FDRE                                         r  controllor/FILE_INPUT/alt_stack_reg[39][0]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X35Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.551    controllor/FILE_INPUT/alt_stack_reg[39][0]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 controllor/FILE_INPUT/cmd_read_no_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/alt_stack_reg[39][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 2.658ns (30.054%)  route 6.186ns (69.945%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.638     2.946    controllor/FILE_INPUT/bus_clk
    SLICE_X25Y74         FDRE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  controllor/FILE_INPUT/cmd_read_no_reg[5]/Q
                         net (fo=79, routed)          0.895     4.297    controllor/FILE_INPUT/cmd_read_no_reg_n_0_[5]
    SLICE_X23Y74         LUT2 (Prop_lut2_I1_O)        0.150     4.447 f  controllor/FILE_INPUT/call_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.674     5.121    controllor/FILE_INPUT/call_stack[1][6]_i_8_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.447 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_24/O
                         net (fo=3, routed)           0.413     5.860    controllor/FILE_INPUT/BYTE_TEXT[6]_i_24_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I2_O)        0.118     5.978 r  controllor/FILE_INPUT/BYTE_TEXT[6]_i_13/O
                         net (fo=7, routed)           0.479     6.457    controllor/FILE_INPUT/BYTE_TEXT[6]_i_13_n_0
    SLICE_X22Y75         LUT5 (Prop_lut5_I0_O)        0.326     6.783 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_3/O
                         net (fo=39, routed)          0.654     7.437    controllor/FILE_INPUT/SET_TEXT_SECOND_reg[0]_0[0]
    SLICE_X26Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  controllor/FILE_INPUT/alt_top[0]_i_12/O
                         net (fo=1, routed)           0.000     7.561    controllor/FILE_INPUT/alt_top[0]_i_12_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.018 r  controllor/FILE_INPUT/alt_top_reg[0]_i_5/CO[1]
                         net (fo=2, routed)           0.461     8.479    controllor/FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X26Y81         LUT6 (Prop_lut6_I1_O)        0.329     8.808 f  controllor/FILE_INPUT/alt_stack[4][6]_i_4/O
                         net (fo=15, routed)          0.874     9.681    controllor/FILE_INPUT/alt_stack[4][6]_i_4_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  controllor/FILE_INPUT/alt_stack[39][6]_i_7/O
                         net (fo=1, routed)           0.606    10.412    controllor/FILE_INPUT/alt_stack[39][6]_i_7_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I0_O)        0.124    10.536 r  controllor/FILE_INPUT/alt_stack[39][6]_i_4/O
                         net (fo=2, routed)           0.451    10.987    controllor/FILE_INPUT/alt_stack[39][6]_i_4_n_0
    SLICE_X31Y89         LUT5 (Prop_lut5_I0_O)        0.124    11.111 r  controllor/FILE_INPUT/alt_stack[39][6]_i_2/O
                         net (fo=7, routed)           0.679    11.790    controllor/FILE_INPUT/alt_stack[39][6]_i_2_n_0
    SLICE_X35Y89         FDRE                                         r  controllor/FILE_INPUT/alt_stack_reg[39][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.488    12.680    controllor/FILE_INPUT/bus_clk
    SLICE_X35Y89         FDRE                                         r  controllor/FILE_INPUT/alt_stack_reg[39][1]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X35Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.551    controllor/FILE_INPUT/alt_stack_reg[39][1]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 controllor/FILE_INPUT/cmd_read_no_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/alt_stack_reg[39][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 2.658ns (30.054%)  route 6.186ns (69.945%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.638     2.946    controllor/FILE_INPUT/bus_clk
    SLICE_X25Y74         FDRE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  controllor/FILE_INPUT/cmd_read_no_reg[5]/Q
                         net (fo=79, routed)          0.895     4.297    controllor/FILE_INPUT/cmd_read_no_reg_n_0_[5]
    SLICE_X23Y74         LUT2 (Prop_lut2_I1_O)        0.150     4.447 f  controllor/FILE_INPUT/call_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.674     5.121    controllor/FILE_INPUT/call_stack[1][6]_i_8_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.447 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_24/O
                         net (fo=3, routed)           0.413     5.860    controllor/FILE_INPUT/BYTE_TEXT[6]_i_24_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I2_O)        0.118     5.978 r  controllor/FILE_INPUT/BYTE_TEXT[6]_i_13/O
                         net (fo=7, routed)           0.479     6.457    controllor/FILE_INPUT/BYTE_TEXT[6]_i_13_n_0
    SLICE_X22Y75         LUT5 (Prop_lut5_I0_O)        0.326     6.783 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_3/O
                         net (fo=39, routed)          0.654     7.437    controllor/FILE_INPUT/SET_TEXT_SECOND_reg[0]_0[0]
    SLICE_X26Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  controllor/FILE_INPUT/alt_top[0]_i_12/O
                         net (fo=1, routed)           0.000     7.561    controllor/FILE_INPUT/alt_top[0]_i_12_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.018 r  controllor/FILE_INPUT/alt_top_reg[0]_i_5/CO[1]
                         net (fo=2, routed)           0.461     8.479    controllor/FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X26Y81         LUT6 (Prop_lut6_I1_O)        0.329     8.808 f  controllor/FILE_INPUT/alt_stack[4][6]_i_4/O
                         net (fo=15, routed)          0.874     9.681    controllor/FILE_INPUT/alt_stack[4][6]_i_4_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  controllor/FILE_INPUT/alt_stack[39][6]_i_7/O
                         net (fo=1, routed)           0.606    10.412    controllor/FILE_INPUT/alt_stack[39][6]_i_7_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I0_O)        0.124    10.536 r  controllor/FILE_INPUT/alt_stack[39][6]_i_4/O
                         net (fo=2, routed)           0.451    10.987    controllor/FILE_INPUT/alt_stack[39][6]_i_4_n_0
    SLICE_X31Y89         LUT5 (Prop_lut5_I0_O)        0.124    11.111 r  controllor/FILE_INPUT/alt_stack[39][6]_i_2/O
                         net (fo=7, routed)           0.679    11.790    controllor/FILE_INPUT/alt_stack[39][6]_i_2_n_0
    SLICE_X35Y89         FDRE                                         r  controllor/FILE_INPUT/alt_stack_reg[39][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.488    12.680    controllor/FILE_INPUT/bus_clk
    SLICE_X35Y89         FDRE                                         r  controllor/FILE_INPUT/alt_stack_reg[39][2]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X35Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.551    controllor/FILE_INPUT/alt_stack_reg[39][2]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 controllor/FILE_INPUT/cmd_read_no_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/alt_stack_reg[39][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 2.658ns (30.054%)  route 6.186ns (69.945%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.638     2.946    controllor/FILE_INPUT/bus_clk
    SLICE_X25Y74         FDRE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  controllor/FILE_INPUT/cmd_read_no_reg[5]/Q
                         net (fo=79, routed)          0.895     4.297    controllor/FILE_INPUT/cmd_read_no_reg_n_0_[5]
    SLICE_X23Y74         LUT2 (Prop_lut2_I1_O)        0.150     4.447 f  controllor/FILE_INPUT/call_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.674     5.121    controllor/FILE_INPUT/call_stack[1][6]_i_8_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.447 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_24/O
                         net (fo=3, routed)           0.413     5.860    controllor/FILE_INPUT/BYTE_TEXT[6]_i_24_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I2_O)        0.118     5.978 r  controllor/FILE_INPUT/BYTE_TEXT[6]_i_13/O
                         net (fo=7, routed)           0.479     6.457    controllor/FILE_INPUT/BYTE_TEXT[6]_i_13_n_0
    SLICE_X22Y75         LUT5 (Prop_lut5_I0_O)        0.326     6.783 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_3/O
                         net (fo=39, routed)          0.654     7.437    controllor/FILE_INPUT/SET_TEXT_SECOND_reg[0]_0[0]
    SLICE_X26Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  controllor/FILE_INPUT/alt_top[0]_i_12/O
                         net (fo=1, routed)           0.000     7.561    controllor/FILE_INPUT/alt_top[0]_i_12_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.018 r  controllor/FILE_INPUT/alt_top_reg[0]_i_5/CO[1]
                         net (fo=2, routed)           0.461     8.479    controllor/FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X26Y81         LUT6 (Prop_lut6_I1_O)        0.329     8.808 f  controllor/FILE_INPUT/alt_stack[4][6]_i_4/O
                         net (fo=15, routed)          0.874     9.681    controllor/FILE_INPUT/alt_stack[4][6]_i_4_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  controllor/FILE_INPUT/alt_stack[39][6]_i_7/O
                         net (fo=1, routed)           0.606    10.412    controllor/FILE_INPUT/alt_stack[39][6]_i_7_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I0_O)        0.124    10.536 r  controllor/FILE_INPUT/alt_stack[39][6]_i_4/O
                         net (fo=2, routed)           0.451    10.987    controllor/FILE_INPUT/alt_stack[39][6]_i_4_n_0
    SLICE_X31Y89         LUT5 (Prop_lut5_I0_O)        0.124    11.111 r  controllor/FILE_INPUT/alt_stack[39][6]_i_2/O
                         net (fo=7, routed)           0.679    11.790    controllor/FILE_INPUT/alt_stack[39][6]_i_2_n_0
    SLICE_X35Y89         FDRE                                         r  controllor/FILE_INPUT/alt_stack_reg[39][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.488    12.680    controllor/FILE_INPUT/bus_clk
    SLICE_X35Y89         FDRE                                         r  controllor/FILE_INPUT/alt_stack_reg[39][4]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X35Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.551    controllor/FILE_INPUT/alt_stack_reg[39][4]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 controllor/FILE_INPUT/cmd_read_no_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/alt_stack_reg[39][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 2.658ns (30.054%)  route 6.186ns (69.945%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.638     2.946    controllor/FILE_INPUT/bus_clk
    SLICE_X25Y74         FDRE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  controllor/FILE_INPUT/cmd_read_no_reg[5]/Q
                         net (fo=79, routed)          0.895     4.297    controllor/FILE_INPUT/cmd_read_no_reg_n_0_[5]
    SLICE_X23Y74         LUT2 (Prop_lut2_I1_O)        0.150     4.447 f  controllor/FILE_INPUT/call_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.674     5.121    controllor/FILE_INPUT/call_stack[1][6]_i_8_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.447 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_24/O
                         net (fo=3, routed)           0.413     5.860    controllor/FILE_INPUT/BYTE_TEXT[6]_i_24_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I2_O)        0.118     5.978 r  controllor/FILE_INPUT/BYTE_TEXT[6]_i_13/O
                         net (fo=7, routed)           0.479     6.457    controllor/FILE_INPUT/BYTE_TEXT[6]_i_13_n_0
    SLICE_X22Y75         LUT5 (Prop_lut5_I0_O)        0.326     6.783 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_3/O
                         net (fo=39, routed)          0.654     7.437    controllor/FILE_INPUT/SET_TEXT_SECOND_reg[0]_0[0]
    SLICE_X26Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  controllor/FILE_INPUT/alt_top[0]_i_12/O
                         net (fo=1, routed)           0.000     7.561    controllor/FILE_INPUT/alt_top[0]_i_12_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.018 r  controllor/FILE_INPUT/alt_top_reg[0]_i_5/CO[1]
                         net (fo=2, routed)           0.461     8.479    controllor/FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X26Y81         LUT6 (Prop_lut6_I1_O)        0.329     8.808 f  controllor/FILE_INPUT/alt_stack[4][6]_i_4/O
                         net (fo=15, routed)          0.874     9.681    controllor/FILE_INPUT/alt_stack[4][6]_i_4_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  controllor/FILE_INPUT/alt_stack[39][6]_i_7/O
                         net (fo=1, routed)           0.606    10.412    controllor/FILE_INPUT/alt_stack[39][6]_i_7_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I0_O)        0.124    10.536 r  controllor/FILE_INPUT/alt_stack[39][6]_i_4/O
                         net (fo=2, routed)           0.451    10.987    controllor/FILE_INPUT/alt_stack[39][6]_i_4_n_0
    SLICE_X31Y89         LUT5 (Prop_lut5_I0_O)        0.124    11.111 r  controllor/FILE_INPUT/alt_stack[39][6]_i_2/O
                         net (fo=7, routed)           0.679    11.790    controllor/FILE_INPUT/alt_stack[39][6]_i_2_n_0
    SLICE_X35Y89         FDRE                                         r  controllor/FILE_INPUT/alt_stack_reg[39][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.488    12.680    controllor/FILE_INPUT/bus_clk
    SLICE_X35Y89         FDRE                                         r  controllor/FILE_INPUT/alt_stack_reg[39][6]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X35Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.551    controllor/FILE_INPUT/alt_stack_reg[39][6]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 controllor/TEXT_INPUT/ram_doen_sig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/SET/fail_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.017ns  (logic 1.381ns (34.375%)  route 2.636ns (65.625%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 7.954 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     6.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.308 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.646     7.954    controllor/TEXT_INPUT/bus_clk
    SLICE_X22Y69         FDRE                                         r  controllor/TEXT_INPUT/ram_doen_sig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_fdre_C_Q)         0.459     8.413 r  controllor/TEXT_INPUT/ram_doen_sig_reg/Q
                         net (fo=59, routed)          1.142     9.555    controllor/TEXT_INPUT/MEMORY/ram_doen_sig
    SLICE_X21Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.679 r  controllor/TEXT_INPUT/MEMORY/match_reg_i_23/O
                         net (fo=1, routed)           0.000     9.679    controllor/TEXT_INPUT/MEMORY/match_reg_i_23_n_0
    SLICE_X21Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.229 f  controllor/TEXT_INPUT/MEMORY/match_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.721    10.950    controllor/TEXT_INPUT/MEMORY/RSET/leqOp
    SLICE_X21Y72         LUT5 (Prop_lut5_I2_O)        0.124    11.074 f  controllor/TEXT_INPUT/MEMORY/match_reg_i_2__0/O
                         net (fo=4, routed)           0.774    11.847    controllor/SET/match_reg0
    SLICE_X27Y76         LUT3 (Prop_lut3_I1_O)        0.124    11.971 r  controllor/SET/fail_reg_i_1__0/O
                         net (fo=1, routed)           0.000    11.971    controllor/SET/fail_reg_i_1__0_n_0
    SLICE_X27Y76         FDRE                                         r  controllor/SET/fail_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.474    12.666    controllor/SET/bus_clk
    SLICE_X27Y76         FDRE                                         r  controllor/SET/fail_reg_reg/C
                         clock pessimism              0.230    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X27Y76         FDRE (Setup_fdre_C_D)        0.029    12.771    controllor/SET/fail_reg_reg
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 controllor/TEXT_INPUT/ram_doen_sig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/RSET/match_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.014ns  (logic 1.381ns (34.401%)  route 2.633ns (65.599%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 7.954 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     6.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.308 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.646     7.954    controllor/TEXT_INPUT/bus_clk
    SLICE_X22Y69         FDRE                                         r  controllor/TEXT_INPUT/ram_doen_sig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_fdre_C_Q)         0.459     8.413 r  controllor/TEXT_INPUT/ram_doen_sig_reg/Q
                         net (fo=59, routed)          1.142     9.555    controllor/TEXT_INPUT/MEMORY/ram_doen_sig
    SLICE_X21Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.679 r  controllor/TEXT_INPUT/MEMORY/match_reg_i_23/O
                         net (fo=1, routed)           0.000     9.679    controllor/TEXT_INPUT/MEMORY/match_reg_i_23_n_0
    SLICE_X21Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.229 r  controllor/TEXT_INPUT/MEMORY/match_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.721    10.950    controllor/TEXT_INPUT/MEMORY/RSET/leqOp
    SLICE_X21Y72         LUT5 (Prop_lut5_I2_O)        0.124    11.074 r  controllor/TEXT_INPUT/MEMORY/match_reg_i_2__0/O
                         net (fo=4, routed)           0.771    11.844    controllor/STATE_CONTROLLOR/match_reg0
    SLICE_X27Y76         LUT2 (Prop_lut2_I1_O)        0.124    11.968 r  controllor/STATE_CONTROLLOR/match_reg_i_1__2/O
                         net (fo=1, routed)           0.000    11.968    controllor/RSET/fail_reg
    SLICE_X27Y76         FDRE                                         r  controllor/RSET/match_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.474    12.666    controllor/RSET/bus_clk
    SLICE_X27Y76         FDRE                                         r  controllor/RSET/match_reg_reg/C
                         clock pessimism              0.230    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X27Y76         FDRE (Setup_fdre_C_D)        0.031    12.773    controllor/RSET/match_reg_reg
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 controllor/TEXT_INPUT/ram_doen_sig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/cmd_read_no_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        3.921ns  (logic 1.183ns (30.171%)  route 2.738ns (69.829%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 7.954 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     6.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.308 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.646     7.954    controllor/TEXT_INPUT/bus_clk
    SLICE_X22Y69         FDRE                                         r  controllor/TEXT_INPUT/ram_doen_sig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_fdre_C_Q)         0.459     8.413 r  controllor/TEXT_INPUT/ram_doen_sig_reg/Q
                         net (fo=59, routed)          1.011     9.424    controllor/TEXT_INPUT/MEMORY/ram_doen_sig
    SLICE_X23Y73         LUT2 (Prop_lut2_I0_O)        0.150     9.574 r  controllor/TEXT_INPUT/MEMORY/cmd_read_no[6]_i_14/O
                         net (fo=3, routed)           0.842    10.416    controllor/TEXT_INPUT/MEMORY/cmd_read_no_reg[1]_1[5]
    SLICE_X23Y71         LUT6 (Prop_lut6_I0_O)        0.326    10.742 f  controllor/TEXT_INPUT/MEMORY/cmd_read_no[0]_i_13/O
                         net (fo=1, routed)           0.475    11.218    controllor/TEXT_INPUT/MEMORY/cmd_read_no[0]_i_13_n_0
    SLICE_X23Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.342 r  controllor/TEXT_INPUT/MEMORY/cmd_read_no[0]_i_4/O
                         net (fo=1, routed)           0.409    11.751    controllor/FILE_INPUT/cmd_read_no_reg[1]_5
    SLICE_X25Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.875 r  controllor/FILE_INPUT/cmd_read_no[0]_i_1/O
                         net (fo=1, routed)           0.000    11.875    controllor/FILE_INPUT/cmd_read_no[0]_i_1_n_0
    SLICE_X25Y73         FDSE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.470    12.662    controllor/FILE_INPUT/bus_clk
    SLICE_X25Y73         FDSE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[0]/C
                         clock pessimism              0.264    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X25Y73         FDSE (Setup_fdse_C_D)        0.031    12.803    controllor/FILE_INPUT/cmd_read_no_reg[0]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  0.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/pre_unitw_3_nodata/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_nodata/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.654%)  route 0.233ns (62.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.589     0.930    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X39Y52         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/pre_unitw_3_nodata/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/pre_unitw_3_nodata/Q
                         net (fo=1, routed)           0.233     1.304    xillybus_ins/xillybus_core_ins/unitw_3_ins/pre_unitw_3_nodata
    SLICE_X39Y47         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_nodata/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.860     1.230    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X39Y47         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_nodata/C
                         clock pessimism             -0.029     1.201    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.066     1.267    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_nodata
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 audio_ins/record_shreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.021%)  route 0.120ns (45.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.551     0.891    audio_ins/bus_clk
    SLICE_X35Y26         FDRE                                         r  audio_ins/record_shreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  audio_ins/record_shreg_reg[4]/Q
                         net (fo=2, routed)           0.120     1.153    audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X2Y10         RAMB18E1                                     r  audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.859     1.229    audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y10         RAMB18E1                                     r  audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.947    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.155     1.102    audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 audio_ins/record_shreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.021%)  route 0.120ns (45.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.551     0.891    audio_ins/bus_clk
    SLICE_X35Y26         FDRE                                         r  audio_ins/record_shreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  audio_ins/record_shreg_reg[5]/Q
                         net (fo=2, routed)           0.120     1.153    audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X2Y10         RAMB18E1                                     r  audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.859     1.229    audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y10         RAMB18E1                                     r  audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.947    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     1.102    audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_9/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_9/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.442%)  route 0.246ns (63.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.561     0.902    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X19Y55         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_9/Q
                         net (fo=7, routed)           0.246     1.289    xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data[9]
    SLICE_X22Y53         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.827     1.197    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X22Y53         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_9/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.075     1.238    xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_9
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_start_offset_12/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/max_pagebound_end_offset_12/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.704%)  route 0.254ns (64.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.559     0.900    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X23Y52         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_start_offset_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_start_offset_12/Q
                         net (fo=4, routed)           0.254     1.295    xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_start_offset[12]
    SLICE_X23Y45         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/max_pagebound_end_offset_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.828     1.198    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X23Y45         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/max_pagebound_end_offset_12/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.075     1.244    xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/max_pagebound_end_offset_12
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 audio_ins/record_shreg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.814%)  route 0.121ns (46.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.551     0.891    audio_ins/bus_clk
    SLICE_X35Y26         FDRE                                         r  audio_ins/record_shreg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  audio_ins/record_shreg_reg[21]/Q
                         net (fo=2, routed)           0.121     1.154    audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[21]
    RAMB18_X2Y10         RAMB18E1                                     r  audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.859     1.229    audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y10         RAMB18E1                                     r  audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.947    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.102    audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.732%)  route 0.220ns (51.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.565     0.906    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y51          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/Q
                         net (fo=5, routed)           0.220     1.289    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[5]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.045     1.334 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.334    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_2__0_n_0
    SLICE_X9Y49          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.835     1.205    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y49          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.107     1.283    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_end_offset_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.916%)  route 0.228ns (55.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.559     0.900    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X25Y50         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset_13/Q
                         net (fo=12, routed)          0.228     1.269    xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset[13]
    SLICE_X22Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.314 r  xillybus_ins/xillybus_core_ins/mux3511/O
                         net (fo=1, routed)           0.000     1.314    xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT[8]
    SLICE_X22Y47         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_end_offset_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.829     1.199    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X22Y47         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_end_offset_8/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.092     1.262    xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_end_offset_8
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_end_offset_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.808%)  route 0.229ns (55.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.559     0.900    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X25Y50         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset_13/Q
                         net (fo=12, routed)          0.229     1.270    xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset[13]
    SLICE_X22Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.315 r  xillybus_ins/xillybus_core_ins/mux3411/O
                         net (fo=1, routed)           0.000     1.315    xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_end_offset[14]_max_pagebound_end_offset[14]_mux_20_OUT[7]
    SLICE_X22Y47         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_end_offset_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.829     1.199    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X22Y47         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_end_offset_7/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.091     1.261    xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_end_offset_7
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_22/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_22/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.781%)  route 0.223ns (61.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.554     0.895    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X17Y29         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_22/Q
                         net (fo=2, routed)           0.223     1.258    xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data[22]
    SLICE_X23Y30         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.818     1.188    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X23Y30         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_22/C
                         clock pessimism             -0.034     1.154    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.047     1.201    xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_22
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  audio_ins/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  audio_ins/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10  audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10  audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y28  controllor/TEXT_INPUT/MEMORY/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y40  demoarray_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y40  demoarray_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y40  demoarray_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y40  demoarray_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y39  demoarray_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y39  demoarray_reg_0_31_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y39  demoarray_reg_0_31_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y39  demoarray_reg_0_31_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y56  litearray0_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y56  litearray0_reg_0_31_5_5/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0   audio_ins/plle2_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0   audio_ins/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0   audio_ins/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0   audio_ins/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0   audio_ins/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0   audio_ins/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  audio_mclk_OBUF
  To Clock:  audio_mclk_OBUF

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       76.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         audio_mclk_OBUF
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { audio_ins/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     PLLE2_ADV_X0Y0  audio_ins/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       83.333      76.667     PLLE2_ADV_X0Y0  audio_ins/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { audio_ins/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  audio_ins/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  audio_ins/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  audio_ins/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  audio_ins/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clk_fb
  To Clock:  vga_clk_ins/clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clk_fb
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout0
  To Clock:  vga_clk_ins/clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clkout0
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y74     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/clock_serdes/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y73     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/clock_serdes/slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y92     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/serdes/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y91     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/serdes/slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y98     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/serdes/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y97     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/serdes/slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y96     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/serdes/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y95     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/serdes/slave/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         3.077       1.411      BUFIO_X0Y5       xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/serdes_clk_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.077       1.828      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.077       210.283    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout1
  To Clock:  vga_clk_ins/clkout1

Setup :            0  Failing Endpoints,  Worst Slack        9.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.252ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.200ns (19.946%)  route 4.816ns (80.054%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.821     5.285    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     5.741 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/Q
                         net (fo=6, routed)           0.857     6.598    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2[1]
    SLICE_X40Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.722 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o1/O
                         net (fo=1, routed)           0.706     7.428    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o1
    SLICE_X41Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.337     7.889    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.013 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          1.344     9.357    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.481 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_A21/O
                         net (fo=2, routed)           0.770    10.251    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_A[1]
    SLICE_X39Y93         LUT6 (Prop_lut6_I3_O)        0.124    10.375 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]11/O
                         net (fo=1, routed)           0.802    11.177    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]
    SLICE_X41Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.301 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[4]11/O
                         net (fo=1, routed)           0.000    11.301    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[4]
    SLICE_X41Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_4/C
                         clock pessimism              0.387    20.646    
                         clock uncertainty           -0.121    20.524    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.029    20.553    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_4
  -------------------------------------------------------------------
                         required time                         20.553    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  9.252    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 1.200ns (21.132%)  route 4.479ns (78.868%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.823     5.287    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X37Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     5.743 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/Q
                         net (fo=12, routed)          0.889     6.632    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[1]
    SLICE_X37Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2/O
                         net (fo=1, routed)           0.665     7.421    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.545 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           1.042     8.586    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.710 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.869     9.579    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.703 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]1/O
                         net (fo=2, routed)           0.429    10.133    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I4_O)        0.124    10.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]11/O
                         net (fo=1, routed)           0.585    10.842    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]
    SLICE_X36Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.966 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[4]11/O
                         net (fo=1, routed)           0.000    10.966    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[4]
    SLICE_X36Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_4/C
                         clock pessimism              0.388    20.647    
                         clock uncertainty           -0.121    20.525    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.029    20.554    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_4
  -------------------------------------------------------------------
                         required time                         20.554    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  9.589    

Slack (MET) :             10.150ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.952ns (18.581%)  route 4.171ns (81.419%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 20.257 - 15.385 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.817     5.281    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     5.737 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/Q
                         net (fo=6, routed)           1.299     7.036    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1[3]
    SLICE_X42Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.160 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/GND_7_o_GND_7_o_OR_64_o1/O
                         net (fo=7, routed)           1.024     8.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/GND_7_o_GND_7_o_OR_64_o
    SLICE_X40Y89         LUT4 (Prop_lut4_I3_O)        0.124     8.308 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_B_A11/O
                         net (fo=2, routed)           1.021     9.329    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_B_rs_A[0]
    SLICE_X40Y90         LUT6 (Prop_lut6_I5_O)        0.124     9.453 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_rs1/O
                         net (fo=3, routed)           0.828    10.280    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_rs
    SLICE_X40Y91         LUT4 (Prop_lut4_I3_O)        0.124    10.404 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_rs_xor[0]31/O
                         net (fo=1, routed)           0.000    10.404    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/BUS_0017_BUS_0010_mux_31_OUT[2]
    SLICE_X40Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.761    20.257    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_2/C
                         clock pessimism              0.387    20.645    
                         clock uncertainty           -0.121    20.523    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)        0.031    20.554    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_2
  -------------------------------------------------------------------
                         required time                         20.554    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                 10.150    

Slack (MET) :             10.180ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.200ns (23.353%)  route 3.939ns (76.647%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 20.253 - 15.385 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.818     5.282    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X39Y86         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     5.738 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_2/Q
                         net (fo=8, routed)           0.998     6.736    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[2]
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.860 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o2/O
                         net (fo=1, routed)           0.665     7.525    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o2
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.649 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.312     7.961    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X38Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.085 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.682     8.767    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X39Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.891 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_A11/O
                         net (fo=2, routed)           0.817     9.708    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_A[0]
    SLICE_X39Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.832 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]11/O
                         net (fo=1, routed)           0.464    10.297    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.421 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[4]11/O
                         net (fo=1, routed)           0.000    10.421    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[4]
    SLICE_X38Y86         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.757    20.253    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X38Y86         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4/C
                         clock pessimism              0.391    20.645    
                         clock uncertainty           -0.121    20.523    
    SLICE_X38Y86         FDRE (Setup_fdre_C_D)        0.077    20.600    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4
  -------------------------------------------------------------------
                         required time                         20.600    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 10.180    

Slack (MET) :             10.206ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.076ns (21.146%)  route 4.013ns (78.854%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.823     5.287    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X37Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     5.743 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/Q
                         net (fo=12, routed)          0.889     6.632    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[1]
    SLICE_X37Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2/O
                         net (fo=1, routed)           0.665     7.421    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.545 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           1.042     8.586    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.710 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.538     9.248    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.372 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[1]1/O
                         net (fo=3, routed)           0.879    10.251    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[1]
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.375 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[1]11/O
                         net (fo=1, routed)           0.000    10.375    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[1]
    SLICE_X37Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X37Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/C
                         clock pessimism              0.413    20.672    
                         clock uncertainty           -0.121    20.550    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031    20.581    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1
  -------------------------------------------------------------------
                         required time                         20.581    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                 10.206    

Slack (MET) :             10.294ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 1.076ns (21.678%)  route 3.888ns (78.322%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.821     5.285    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     5.741 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/Q
                         net (fo=6, routed)           0.857     6.598    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2[1]
    SLICE_X40Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.722 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o1/O
                         net (fo=1, routed)           0.706     7.428    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o1
    SLICE_X41Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.337     7.889    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.013 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          1.344     9.357    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.481 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_A21/O
                         net (fo=2, routed)           0.643    10.124    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_A[1]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.248 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[2]11/O
                         net (fo=1, routed)           0.000    10.248    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[2]
    SLICE_X39Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X39Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_2/C
                         clock pessimism              0.376    20.635    
                         clock uncertainty           -0.121    20.513    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)        0.029    20.542    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_2
  -------------------------------------------------------------------
                         required time                         20.542    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                 10.294    

Slack (MET) :             10.305ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.076ns (21.669%)  route 3.890ns (78.331%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.823     5.287    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X37Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     5.743 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/Q
                         net (fo=12, routed)          0.889     6.632    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[1]
    SLICE_X37Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2/O
                         net (fo=1, routed)           0.665     7.421    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.545 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           1.042     8.586    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.710 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.869     9.579    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.703 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]1/O
                         net (fo=2, routed)           0.425    10.129    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.124    10.253 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[2]11/O
                         net (fo=1, routed)           0.000    10.253    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[2]
    SLICE_X36Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
                         clock pessimism              0.391    20.650    
                         clock uncertainty           -0.121    20.528    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.029    20.557    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2
  -------------------------------------------------------------------
                         required time                         20.557    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                 10.305    

Slack (MET) :             10.394ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.087ns (22.273%)  route 3.793ns (77.727%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 20.253 - 15.385 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.810     5.274    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.419     5.693 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/Q
                         net (fo=3, routed)           0.819     6.512    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d[7]
    SLICE_X41Y81         LUT3 (Prop_lut3_I1_O)        0.296     6.808 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd4_lut[0]11_SW0/O
                         net (fo=1, routed)           1.149     7.957    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/N137
    SLICE_X41Y85         LUT6 (Prop_lut6_I4_O)        0.124     8.081 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd4_lut[0]11/O
                         net (fo=2, routed)           1.028     9.108    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd4_lut[0]1
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.232 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd4_cy[0]21/O
                         net (fo=2, routed)           0.798    10.030    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd4_cy[0]1
    SLICE_X41Y85         LUT5 (Prop_lut5_I4_O)        0.124    10.154 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd4_cy[0]31/O
                         net (fo=1, routed)           0.000    10.154    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd4_cy[0]2
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.757    20.253    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/C
                         clock pessimism              0.387    20.641    
                         clock uncertainty           -0.121    20.519    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.029    20.548    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3
  -------------------------------------------------------------------
                         required time                         20.548    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                 10.394    

Slack (MET) :             10.397ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.087ns (22.278%)  route 3.792ns (77.722%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 20.253 - 15.385 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.810     5.274    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.419     5.693 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/Q
                         net (fo=3, routed)           0.819     6.512    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d[7]
    SLICE_X41Y81         LUT3 (Prop_lut3_I1_O)        0.296     6.808 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd4_lut[0]11_SW0/O
                         net (fo=1, routed)           1.149     7.957    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/N137
    SLICE_X41Y85         LUT6 (Prop_lut6_I4_O)        0.124     8.081 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd4_lut[0]11/O
                         net (fo=2, routed)           1.028     9.108    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd4_lut[0]1
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.232 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd4_cy[0]21/O
                         net (fo=2, routed)           0.797    10.029    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd4_cy[0]1
    SLICE_X41Y85         LUT5 (Prop_lut5_I4_O)        0.124    10.153 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd4_xor[0]31/O
                         net (fo=1, routed)           0.000    10.153    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/ADDERTREE_INTERNAL_Madd_24
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.757    20.253    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_2/C
                         clock pessimism              0.387    20.641    
                         clock uncertainty           -0.121    20.519    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.031    20.550    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_2
  -------------------------------------------------------------------
                         required time                         20.550    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                 10.397    

Slack (MET) :             10.540ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.952ns (20.112%)  route 3.781ns (79.888%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 20.257 - 15.385 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.817     5.281    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     5.737 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/Q
                         net (fo=6, routed)           1.299     7.036    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1[3]
    SLICE_X42Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.160 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/GND_7_o_GND_7_o_OR_64_o1/O
                         net (fo=7, routed)           1.024     8.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/GND_7_o_GND_7_o_OR_64_o
    SLICE_X40Y89         LUT4 (Prop_lut4_I3_O)        0.124     8.308 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_B_A11/O
                         net (fo=2, routed)           1.021     9.329    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_B_rs_A[0]
    SLICE_X40Y90         LUT6 (Prop_lut6_I5_O)        0.124     9.453 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_rs1/O
                         net (fo=3, routed)           0.438     9.890    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_rs
    SLICE_X40Y91         LUT4 (Prop_lut4_I3_O)        0.124    10.014 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_rs_lut[0]11/O
                         net (fo=1, routed)           0.000    10.014    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_rs_lut[0]1
    SLICE_X40Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.761    20.257    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/C
                         clock pessimism              0.387    20.645    
                         clock uncertainty           -0.121    20.523    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)        0.031    20.554    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1
  -------------------------------------------------------------------
                         required time                         20.554    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                 10.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_8/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_8/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.260     1.464    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X43Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_8/Q
                         net (fo=1, routed)           0.056     1.661    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten[8]
    SLICE_X42Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.706 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_c1_d[3]_qten[9]_mux_47_OUT91/O
                         net (fo=1, routed)           0.000     1.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/c1_d[3]_qten[9]_mux_47_OUT[8]
    SLICE_X42Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_8/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.296     1.932    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_8/C
                         clock pessimism             -0.455     1.477    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.120     1.597    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_8
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_0/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_0/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.263     1.467    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y96         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_0/Q
                         net (fo=1, routed)           0.100     1.709    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten[0]
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.754 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_c1_d[3]_qten[9]_mux_47_OUT11/O
                         net (fo=1, routed)           0.000     1.754    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/c1_d[3]_qten[9]_mux_47_OUT[0]
    SLICE_X42Y96         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.300     1.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y96         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_0/C
                         clock pessimism             -0.453     1.483    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121     1.604    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_0
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.265     1.469    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X39Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_2/Q
                         net (fo=1, routed)           0.054     1.652    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[2]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.099     1.751 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_qnine[2]_qnine[7]_MUX_96_o11/O
                         net (fo=1, routed)           0.000     1.751    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[2]_qnine[7]
    SLICE_X39Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.300     1.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X39Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_2/C
                         clock pessimism             -0.467     1.469    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.091     1.560    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_2
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_9/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_9/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.260     1.464    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_9/Q
                         net (fo=1, routed)           0.054     1.647    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten[9]
    SLICE_X41Y87         LUT4 (Prop_lut4_I3_O)        0.099     1.746 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_c1_d[3]_qten[9]_mux_47_OUT101/O
                         net (fo=1, routed)           0.000     1.746    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/c1_d[3]_qten[9]_mux_47_OUT[9]
    SLICE_X41Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_9/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.296     1.932    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_9/C
                         clock pessimism             -0.468     1.464    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.091     1.555    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_9
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_9/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_9/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.263     1.467    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_9/Q
                         net (fo=1, routed)           0.054     1.650    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten[9]
    SLICE_X41Y94         LUT2 (Prop_lut2_I0_O)        0.099     1.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_c1_d[3]_qten[9]_mux_47_OUT101/O
                         net (fo=1, routed)           0.000     1.749    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/c1_d[3]_qten[9]_mux_47_OUT[9]
    SLICE_X41Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_9/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.300     1.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_9/C
                         clock pessimism             -0.469     1.467    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.091     1.558    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_9
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.259     1.463    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y84         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine_2/Q
                         net (fo=1, routed)           0.054     1.646    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine[2]
    SLICE_X41Y84         LUT2 (Prop_lut2_I0_O)        0.099     1.745 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_qnine[2]_qnine[7]_MUX_96_o11/O
                         net (fo=1, routed)           0.000     1.745    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine[2]_qnine[7]
    SLICE_X41Y84         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.294     1.930    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y84         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_2/C
                         clock pessimism             -0.467     1.463    
    SLICE_X41Y84         FDRE (Hold_fdre_C_D)         0.091     1.554    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_2
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_8/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_8/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.263     1.467    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X43Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_8/Q
                         net (fo=1, routed)           0.139     1.747    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten[8]
    SLICE_X42Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.792 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_c1_d[3]_qten[9]_mux_47_OUT91/O
                         net (fo=1, routed)           0.000     1.792    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/c1_d[3]_qten[9]_mux_47_OUT[8]
    SLICE_X42Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_8/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.300     1.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_8/C
                         clock pessimism             -0.456     1.480    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.121     1.601    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_8
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine_6/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.260     1.464    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X43Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine_6/Q
                         net (fo=1, routed)           0.139     1.744    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine[6]
    SLICE_X42Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.789 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_qnine[6]_qnine[7]_MUX_92_o11/O
                         net (fo=1, routed)           0.000     1.789    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine[6]_qnine[7]
    SLICE_X42Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.296     1.932    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_6/C
                         clock pessimism             -0.455     1.477    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.121     1.598    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_6
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_6/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.951%)  route 0.114ns (38.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.262     1.466    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y92         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_6/Q
                         net (fo=1, routed)           0.114     1.722    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[6]
    SLICE_X41Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.767 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_qnine[6]_qnine[7]_MUX_92_o11/O
                         net (fo=1, routed)           0.000     1.767    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[6]_qnine[7]
    SLICE_X41Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.300     1.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_6/C
                         clock pessimism             -0.453     1.483    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.092     1.575    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_6
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_9/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_9/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.263     1.467    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_9/Q
                         net (fo=1, routed)           0.062     1.657    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten[9]
    SLICE_X40Y94         LUT2 (Prop_lut2_I0_O)        0.099     1.756 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_c1_d[3]_qten[9]_mux_47_OUT101/O
                         net (fo=1, routed)           0.000     1.756    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/c1_d[3]_qten[9]_mux_47_OUT[9]
    SLICE_X40Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_9/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.300     1.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_9/C
                         clock pessimism             -0.469     1.467    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.091     1.558    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_9
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clkout1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         15.385      12.211     BUFR_X0Y5        xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y74     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/clock_serdes/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y73     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/clock_serdes/slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y92     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/serdes/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y91     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/serdes/slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y98     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/serdes/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y97     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/serdes/slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y96     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/serdes/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y95     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/serdes/slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y66     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y66     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y66     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y66     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y83     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y83     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y66     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/c0_d_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y66     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/c1_d_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y85     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y85     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_1/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y83     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y83     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y66     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y66     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y66     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y66     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y85     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y85     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y86     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y86     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout2
  To Clock:  vga_clk_ins/clkout2

Setup :            0  Failing Endpoints,  Worst Slack        2.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[13]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_red[0]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 4.073ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.756     6.266    xillybus_ins/vga_clk
    OLOGIC_X0Y86         FDCE                                         r  xillybus_ins/vga_iob_ff[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         FDCE (Prop_fdce_C_Q)         0.472     6.738 r  xillybus_ins/vga_iob_ff[13]/Q
                         net (fo=1, routed)           0.001     6.739    vga4_red_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.601    10.340 r  vga4_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.340    vga4_red[0]
    M19                                                               r  vga4_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[1]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 4.063ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.756     6.266    xillybus_ins/vga_clk
    OLOGIC_X0Y85         FDCE                                         r  xillybus_ins/vga_iob_ff[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         FDCE (Prop_fdce_C_Q)         0.472     6.738 r  xillybus_ins/vga_iob_ff[3]/Q
                         net (fo=1, routed)           0.001     6.739    vga4_blue_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.591    10.330 r  vga4_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.330    vga4_blue[1]
    M20                                                               r  vga4_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_vsync
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 4.024ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.290ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.780     6.290    xillybus_ins/vga_clk
    OLOGIC_X0Y49         FDCE                                         r  xillybus_ins/vga_iob_ff[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y49         FDCE (Prop_fdce_C_Q)         0.472     6.762 r  xillybus_ins/vga_iob_ff[0]/Q
                         net (fo=1, routed)           0.001     6.763    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.552    10.315 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.315    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[14]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_red[1]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 4.038ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.752     6.262    xillybus_ins/vga_clk
    OLOGIC_X0Y81         FDCE                                         r  xillybus_ins/vga_iob_ff[14]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         FDCE (Prop_fdce_C_Q)         0.472     6.734 r  xillybus_ins/vga_iob_ff[14]/Q
                         net (fo=1, routed)           0.001     6.735    vga4_red_OBUF[1]
    L20                  OBUF (Prop_obuf_I_O)         3.566    10.301 r  vga4_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.301    vga4_red[1]
    L20                                                               r  vga4_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[2]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 4.036ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.752     6.262    xillybus_ins/vga_clk
    OLOGIC_X0Y82         FDCE                                         r  xillybus_ins/vga_iob_ff[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         FDCE (Prop_fdce_C_Q)         0.472     6.734 r  xillybus_ins/vga_iob_ff[9]/Q
                         net (fo=1, routed)           0.001     6.735    vga4_green_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.564    10.299 r  vga4_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.299    vga4_green[2]
    L19                                                               r  vga4_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[0]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 4.021ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.763     6.273    xillybus_ins/vga_clk
    OLOGIC_X0Y21         FDCE                                         r  xillybus_ins/vga_iob_ff[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y21         FDCE (Prop_fdce_C_Q)         0.472     6.745 r  xillybus_ins/vga_iob_ff[2]/Q
                         net (fo=1, routed)           0.001     6.746    vga4_blue_OBUF[0]
    P20                  OBUF (Prop_obuf_I_O)         3.549    10.295 r  vga4_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.295    vga4_blue[0]
    P20                                                               r  vga4_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[1]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 4.021ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.763     6.273    xillybus_ins/vga_clk
    OLOGIC_X0Y22         FDCE                                         r  xillybus_ins/vga_iob_ff[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         FDCE (Prop_fdce_C_Q)         0.472     6.745 r  xillybus_ins/vga_iob_ff[8]/Q
                         net (fo=1, routed)           0.001     6.746    vga4_green_OBUF[1]
    N20                  OBUF (Prop_obuf_I_O)         3.549    10.295 r  vga4_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.295    vga4_green[1]
    N20                                                               r  vga4_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_hsync
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 4.021ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.271ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.761     6.271    xillybus_ins/vga_clk
    OLOGIC_X0Y23         FDCE                                         r  xillybus_ins/vga_iob_ff[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y23         FDCE (Prop_fdce_C_Q)         0.472     6.743 r  xillybus_ins/vga_iob_ff[1]/Q
                         net (fo=1, routed)           0.001     6.744    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.549    10.293 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.293    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[3]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 4.018ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.748     6.258    xillybus_ins/vga_clk
    OLOGIC_X0Y79         FDCE                                         r  xillybus_ins/vga_iob_ff[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         FDCE (Prop_fdce_C_Q)         0.472     6.730 r  xillybus_ins/vga_iob_ff[10]/Q
                         net (fo=1, routed)           0.001     6.731    vga4_green_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         3.546    10.276 r  vga4_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.276    vga4_green[3]
    J19                                                               r  vga4_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[2]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 4.015ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.748     6.258    xillybus_ins/vga_clk
    OLOGIC_X0Y80         FDCE                                         r  xillybus_ins/vga_iob_ff[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         FDCE (Prop_fdce_C_Q)         0.472     6.730 r  xillybus_ins/vga_iob_ff[4]/Q
                         net (fo=1, routed)           0.001     6.731    vga4_blue_OBUF[2]
    K19                  OBUF (Prop_obuf_I_O)         3.543    10.274 r  vga4_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.274    vga4_blue[2]
    K19                                                               r  vga4_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  2.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.028%)  route 0.227ns (54.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y64         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.141     1.881 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_3/Q
                         net (fo=4, routed)           0.227     2.108    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin[3]
    SLICE_X22Y66         LUT3 (Prop_lut3_I2_O)        0.045     2.153 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT41/O
                         net (fo=1, routed)           0.000     2.153    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT[3]
    SLICE_X22Y66         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.818     2.274    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y66         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_3/C
                         clock pessimism             -0.273     2.001    
    SLICE_X22Y66         FDRE (Hold_fdre_C_D)         0.091     2.092    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_3
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_1/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.679%)  route 0.271ns (59.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y64         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDSE (Prop_fdse_C_Q)         0.141     1.881 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_1/Q
                         net (fo=12, routed)          0.271     2.152    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel[1]
    SLICE_X20Y61         LUT5 (Prop_lut5_I4_O)        0.045     2.197 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[23]_GND_12_o_mux_25_OUT21/O
                         net (fo=1, routed)           0.000     2.197    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_data[23]_GND_12_o_mux_25_OUT[1]
    SLICE_X20Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.825     2.281    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X20Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_1/C
                         clock pessimism             -0.273     2.008    
    SLICE_X20Y61         FDRE (Hold_fdre_C_D)         0.120     2.128    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_1
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.055%)  route 0.278ns (59.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.141     1.881 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_4/Q
                         net (fo=4, routed)           0.278     2.159    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin[4]
    SLICE_X24Y65         LUT3 (Prop_lut3_I2_O)        0.045     2.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT51/O
                         net (fo=1, routed)           0.000     2.204    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT[4]
    SLICE_X24Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.819     2.275    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X24Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_4/C
                         clock pessimism             -0.273     2.002    
    SLICE_X24Y65         FDRE (Hold_fdre_C_D)         0.121     2.123    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_4
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.381%)  route 0.286ns (60.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y64         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.141     1.881 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_3/Q
                         net (fo=4, routed)           0.286     2.167    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin[3]
    SLICE_X23Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.212 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/Mmux_GND_20_o_horigin[8]_mux_25_OUT4/O
                         net (fo=1, routed)           0.000     2.212    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/GND_20_o_horigin[8]_mux_25_OUT[3]
    SLICE_X23Y66         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.818     2.274    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y66         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_3/C
                         clock pessimism             -0.273     2.001    
    SLICE_X23Y66         FDRE (Hold_fdre_C_D)         0.091     2.092    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_3
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre_d_0/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.556     1.744    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X31Y62         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     1.885 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre/Q
                         net (fo=2, routed)           0.067     1.952    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre
    SLICE_X31Y62         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre_d_0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.824     2.280    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X31Y62         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre_d_0/C
                         clock pessimism             -0.536     1.744    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.075     1.819    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre_d_0
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun_d/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.912%)  route 0.330ns (70.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y64         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.141     1.881 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun/Q
                         net (fo=1, routed)           0.330     2.211    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun
    SLICE_X21Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun_d/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.822     2.278    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun_d/C
                         clock pessimism             -0.273     2.005    
    SLICE_X21Y63         FDRE (Hold_fdre_C_D)         0.070     2.075    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun_d
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.404%)  route 0.339ns (64.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y64         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDSE (Prop_fdse_C_Q)         0.141     1.881 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/Q
                         net (fo=12, routed)          0.339     2.220    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel[0]
    SLICE_X20Y63         LUT5 (Prop_lut5_I4_O)        0.045     2.265 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[15]_GND_12_o_mux_26_OUT71/O
                         net (fo=1, routed)           0.000     2.265    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_data[15]_GND_12_o_mux_26_OUT[6]
    SLICE_X20Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.822     2.278    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X20Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_6/C
                         clock pessimism             -0.273     2.005    
    SLICE_X20Y63         FDRE (Hold_fdre_C_D)         0.121     2.126    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_6
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.294%)  route 0.341ns (64.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y64         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.141     1.881 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank/Q
                         net (fo=25, routed)          0.341     2.222    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank
    SLICE_X20Y63         LUT5 (Prop_lut5_I0_O)        0.045     2.267 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[23]_GND_12_o_mux_25_OUT71/O
                         net (fo=1, routed)           0.000     2.267    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_data[23]_GND_12_o_mux_25_OUT[6]
    SLICE_X20Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.822     2.278    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X20Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6/C
                         clock pessimism             -0.273     2.005    
    SLICE_X20Y63         FDRE (Hold_fdre_C_D)         0.121     2.126    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.337%)  route 0.340ns (64.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y64         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDSE (Prop_fdse_C_Q)         0.141     1.881 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel_0/Q
                         net (fo=12, routed)          0.340     2.221    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/pixel[0]
    SLICE_X20Y63         LUT5 (Prop_lut5_I4_O)        0.045     2.266 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[15]_GND_12_o_mux_26_OUT31/O
                         net (fo=1, routed)           0.000     2.266    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_data[15]_GND_12_o_mux_26_OUT[2]
    SLICE_X20Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.822     2.278    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X20Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_2/C
                         clock pessimism             -0.273     2.005    
    SLICE_X20Y63         FDRE (Hold_fdre_C_D)         0.120     2.125    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_2
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/vcursor_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.493%)  route 0.245ns (63.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.554     1.742    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X26Y66         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/vcursor_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.141     1.883 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/vcursor_2/Q
                         net (fo=6, routed)           0.245     2.128    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/vcursor[2]
    RAMB18_X1Y26         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.861     2.317    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    RAMB18_X1Y26         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
                         clock pessimism             -0.521     1.796    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.979    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clkout2
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y8      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y26     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/I
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y49     xillybus_ins/vga_iob_ff[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y79     xillybus_ins/vga_iob_ff[10]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y65     xillybus_ins/vga_iob_ff[11]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y69     xillybus_ins/vga_iob_ff[12]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y86     xillybus_ins/vga_iob_ff[13]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y81     xillybus_ins/vga_iob_ff[14]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y66     xillybus_ins/vga_iob_ff[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y18      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y18      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X6Y18      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y11      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y11      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X8Y11      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y11      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y11      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X8Y11      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X8Y11      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y14      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y14      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y13      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y13      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y14      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y14      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y14      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y14      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y11      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y11      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout2
  To Clock:  vga_clk_ins/clkout1

Setup :            0  Failing Endpoints,  Worst Slack       11.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.042ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_5/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_5/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.518ns (17.643%)  route 2.418ns (82.357%))
  Logic Levels:           0  
  Clock Path Skew:        -1.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 20.247 - 15.385 ) 
    Source Clock Delay      (SCD):    6.164ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.655     6.164    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X20Y62         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_fdre_C_Q)         0.518     6.682 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_5/Q
                         net (fo=2, routed)           2.418     9.100    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[5]
    SLICE_X40Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_5/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.751    20.247    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_5/C
                         clock pessimism              0.199    20.446    
                         clock uncertainty           -0.241    20.205    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)       -0.062    20.143    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_5
  -------------------------------------------------------------------
                         required time                         20.143    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                 11.042    

Slack (MET) :             11.048ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.456ns (15.552%)  route 2.476ns (84.448%))
  Logic Levels:           0  
  Clock Path Skew:        -1.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 20.251 - 15.385 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.657     6.166    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X19Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDRE (Prop_fdre_C_Q)         0.456     6.622 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_4/Q
                         net (fo=2, routed)           2.476     9.098    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[4]
    SLICE_X41Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.755    20.251    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_4/C
                         clock pessimism              0.199    20.450    
                         clock uncertainty           -0.241    20.209    
    SLICE_X41Y83         FDRE (Setup_fdre_C_D)       -0.062    20.147    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_4
  -------------------------------------------------------------------
                         required time                         20.147    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 11.048    

Slack (MET) :             11.099ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_5/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_5/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.518ns (18.027%)  route 2.356ns (81.973%))
  Logic Levels:           0  
  Clock Path Skew:        -1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 20.247 - 15.385 ) 
    Source Clock Delay      (SCD):    6.165ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.656     6.165    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X20Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_fdre_C_Q)         0.518     6.683 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_5/Q
                         net (fo=2, routed)           2.356     9.039    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[5]
    SLICE_X37Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_5/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.751    20.247    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X37Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_5/C
                         clock pessimism              0.199    20.446    
                         clock uncertainty           -0.241    20.205    
    SLICE_X37Y80         FDRE (Setup_fdre_C_D)       -0.067    20.138    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_5
  -------------------------------------------------------------------
                         required time                         20.138    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                 11.099    

Slack (MET) :             11.365ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_7/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.456ns (17.449%)  route 2.157ns (82.551%))
  Logic Levels:           0  
  Clock Path Skew:        -1.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 20.247 - 15.385 ) 
    Source Clock Delay      (SCD):    6.164ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.655     6.164    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y62         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.456     6.620 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_7/Q
                         net (fo=2, routed)           2.157     8.778    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[7]
    SLICE_X41Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.751    20.247    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/C
                         clock pessimism              0.199    20.446    
                         clock uncertainty           -0.241    20.205    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.062    20.143    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7
  -------------------------------------------------------------------
                         required time                         20.143    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                 11.365    

Slack (MET) :             11.522ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.456ns (18.398%)  route 2.023ns (81.602%))
  Logic Levels:           0  
  Clock Path Skew:        -1.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 20.255 - 15.385 ) 
    Source Clock Delay      (SCD):    6.165ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.656     6.165    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.456     6.621 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_4/Q
                         net (fo=2, routed)           2.023     8.644    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[4]
    SLICE_X39Y88         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.759    20.255    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X39Y88         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_4/C
                         clock pessimism              0.199    20.454    
                         clock uncertainty           -0.241    20.213    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)       -0.047    20.166    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_4
  -------------------------------------------------------------------
                         required time                         20.166    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                 11.522    

Slack (MET) :             11.533ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_7/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.518ns (21.384%)  route 1.904ns (78.616%))
  Logic Levels:           0  
  Clock Path Skew:        -1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 20.243 - 15.385 ) 
    Source Clock Delay      (SCD):    6.164ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.655     6.164    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X20Y62         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_fdre_C_Q)         0.518     6.682 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7/Q
                         net (fo=2, routed)           1.904     8.587    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[7]
    SLICE_X41Y73         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_7/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.747    20.243    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y73         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_7/C
                         clock pessimism              0.199    20.442    
                         clock uncertainty           -0.241    20.201    
    SLICE_X41Y73         FDRE (Setup_fdre_C_D)       -0.081    20.120    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_7
  -------------------------------------------------------------------
                         required time                         20.120    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                 11.533    

Slack (MET) :             11.549ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.456ns (18.370%)  route 2.026ns (81.630%))
  Logic Levels:           0  
  Clock Path Skew:        -1.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 20.255 - 15.385 ) 
    Source Clock Delay      (SCD):    6.165ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.656     6.165    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.456     6.621 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_3/Q
                         net (fo=2, routed)           2.026     8.648    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[3]
    SLICE_X38Y88         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.759    20.255    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X38Y88         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_3/C
                         clock pessimism              0.199    20.454    
                         clock uncertainty           -0.241    20.213    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)       -0.016    20.197    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_3
  -------------------------------------------------------------------
                         required time                         20.197    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 11.549    

Slack (MET) :             11.558ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_6/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.518ns (21.261%)  route 1.918ns (78.739%))
  Logic Levels:           0  
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 20.247 - 15.385 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.654     6.163    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X20Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.518     6.681 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_6/Q
                         net (fo=2, routed)           1.918     8.600    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[6]
    SLICE_X41Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.751    20.247    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_6/C
                         clock pessimism              0.199    20.446    
                         clock uncertainty           -0.241    20.205    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.047    20.158    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_6
  -------------------------------------------------------------------
                         required time                         20.158    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                 11.558    

Slack (MET) :             11.597ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.518ns (21.627%)  route 1.877ns (78.373%))
  Logic Levels:           0  
  Clock Path Skew:        -1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 20.247 - 15.385 ) 
    Source Clock Delay      (SCD):    6.165ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.656     6.165    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X20Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_fdre_C_Q)         0.518     6.683 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_4/Q
                         net (fo=2, routed)           1.877     8.560    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[4]
    SLICE_X40Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.751    20.247    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_4/C
                         clock pessimism              0.199    20.446    
                         clock uncertainty           -0.241    20.205    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)       -0.047    20.158    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_4
  -------------------------------------------------------------------
                         required time                         20.158    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 11.597    

Slack (MET) :             11.618ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_6/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.456ns (19.378%)  route 1.897ns (80.622%))
  Logic Levels:           0  
  Clock Path Skew:        -1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 20.246 - 15.385 ) 
    Source Clock Delay      (SCD):    6.165ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.656     6.165    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.456     6.621 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_6/Q
                         net (fo=2, routed)           1.897     8.519    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[6]
    SLICE_X40Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.750    20.246    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_6/C
                         clock pessimism              0.199    20.445    
                         clock uncertainty           -0.241    20.204    
    SLICE_X40Y78         FDRE (Setup_fdre_C_D)       -0.067    20.137    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_6
  -------------------------------------------------------------------
                         required time                         20.137    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                 11.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.811%)  route 0.348ns (71.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.551     1.739    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.141     1.880 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de/Q
                         net (fo=1, routed)           0.348     2.228    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de
    SLICE_X34Y83         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.318     1.954    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X34Y83         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
                         clock pessimism             -0.231     1.724    
                         clock uncertainty            0.241     1.965    
    SLICE_X34Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.067    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_vsync/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.715%)  route 0.454ns (76.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.557     1.745    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X31Y60         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_vsync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141     1.886 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_vsync/Q
                         net (fo=2, routed)           0.454     2.339    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_vsync
    SLICE_X42Y66         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.293     1.929    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y66         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
                         clock pessimism             -0.231     1.699    
                         clock uncertainty            0.241     1.940    
    SLICE_X42Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.055    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_hsync/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.141ns (22.496%)  route 0.486ns (77.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.557     1.745    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X31Y60         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_hsync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141     1.886 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_hsync/Q
                         net (fo=2, routed)           0.486     2.372    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_hsync
    SLICE_X42Y66         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.293     1.929    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y66         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
                         clock pessimism             -0.231     1.699    
                         clock uncertainty            0.241     1.940    
    SLICE_X42Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.057    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.510%)  route 0.636ns (79.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.554     1.742    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X20Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_fdre_C_Q)         0.164     1.906 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_2/Q
                         net (fo=1, routed)           0.636     2.541    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[2]
    SLICE_X33Y79         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.315     1.951    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X33Y79         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_2/C
                         clock pessimism             -0.231     1.721    
                         clock uncertainty            0.241     1.962    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.066     2.028    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_2
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.141ns (17.375%)  route 0.671ns (82.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.554     1.742    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.141     1.883 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3/Q
                         net (fo=2, routed)           0.671     2.553    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[3]
    SLICE_X40Y67         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.292     1.928    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y67         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_3/C
                         clock pessimism             -0.231     1.698    
                         clock uncertainty            0.241     1.939    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.070     2.009    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_3
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.164ns (19.401%)  route 0.681ns (80.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.554     1.742    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X20Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_fdre_C_Q)         0.164     1.906 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_1/Q
                         net (fo=1, routed)           0.681     2.587    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[1]
    SLICE_X33Y79         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.315     1.951    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X33Y79         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_1/C
                         clock pessimism             -0.231     1.721    
                         clock uncertainty            0.241     1.962    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.070     2.032    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_1
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.503%)  route 0.713ns (83.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.557     1.745    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X19Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDRE (Prop_fdre_C_Q)         0.141     1.886 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_3/Q
                         net (fo=2, routed)           0.713     2.599    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[3]
    SLICE_X41Y67         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.292     1.928    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y67         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_3/C
                         clock pessimism             -0.231     1.698    
                         clock uncertainty            0.241     1.939    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.070     2.009    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_3
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_0/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_0/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.757%)  route 0.754ns (84.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.553     1.741    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y62         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141     1.882 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_0/Q
                         net (fo=1, routed)           0.754     2.636    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[0]
    SLICE_X35Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.313     1.949    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X35Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_0/C
                         clock pessimism             -0.231     1.719    
                         clock uncertainty            0.241     1.960    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.061     2.021    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_0
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.769%)  route 0.753ns (84.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.557     1.745    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X19Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDRE (Prop_fdre_C_Q)         0.141     1.886 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_2/Q
                         net (fo=1, routed)           0.753     2.639    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[2]
    SLICE_X35Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.313     1.949    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X35Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_2/C
                         clock pessimism             -0.231     1.719    
                         clock uncertainty            0.241     1.960    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.060     2.020    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_2
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.164ns (18.424%)  route 0.726ns (81.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X20Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.904 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6/Q
                         net (fo=2, routed)           0.726     2.630    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[6]
    SLICE_X41Y73         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.285     1.921    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y73         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_6/C
                         clock pessimism             -0.231     1.691    
                         clock uncertainty            0.241     1.932    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.070     2.002    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_6
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.628    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.642ns (31.866%)  route 1.373ns (68.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.673     2.981    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y16          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     3.499 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     4.160    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.124     4.284 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.712     4.996    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X4Y15          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.545    12.737    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y15          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.230    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X4Y15          FDPE (Recov_fdpe_C_PRE)     -0.361    12.453    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.642ns (31.866%)  route 1.373ns (68.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.673     2.981    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y16          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     3.499 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     4.160    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.124     4.284 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.712     4.996    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X4Y15          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.545    12.737    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y15          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.230    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X4Y15          FDPE (Recov_fdpe_C_PRE)     -0.361    12.453    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             8.088ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.419ns (34.607%)  route 0.792ns (65.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.674     2.982    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y15          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDPE (Prop_fdpe_C_Q)         0.419     3.401 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.792     4.193    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X2Y14          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.546    12.738    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X2Y14          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X2Y14          FDPE (Recov_fdpe_C_PRE)     -0.534    12.281    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  8.088    

Slack (MET) :             8.088ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.419ns (34.607%)  route 0.792ns (65.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.674     2.982    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y15          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDPE (Prop_fdpe_C_Q)         0.419     3.401 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.792     4.193    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X2Y14          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.546    12.738    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X2Y14          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X2Y14          FDPE (Recov_fdpe_C_PRE)     -0.534    12.281    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  8.088    

Slack (MET) :             8.386ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.672     2.980    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y17          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDPE (Prop_fdpe_C_Q)         0.419     3.399 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.484     3.883    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y16          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        1.499    12.691    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X7Y16          FDPE (Recov_fdpe_C_PRE)     -0.534    12.269    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  8.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.560     0.901    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y17          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDPE (Prop_fdpe_C_Q)         0.128     1.029 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.207    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y16          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.827     1.197    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.281     0.916    
    SLICE_X7Y16          FDPE (Remov_fdpe_C_PRE)     -0.149     0.767    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.964%)  route 0.330ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.562     0.903    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y15          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDPE (Prop_fdpe_C_Q)         0.128     1.031 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.330     1.360    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X2Y14          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.848     1.218    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X2Y14          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.262     0.956    
    SLICE_X2Y14          FDPE (Remov_fdpe_C_PRE)     -0.149     0.807    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.964%)  route 0.330ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.562     0.903    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y15          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDPE (Prop_fdpe_C_Q)         0.128     1.031 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.330     1.360    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X2Y14          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.848     1.218    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X2Y14          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.262     0.956    
    SLICE_X2Y14          FDPE (Remov_fdpe_C_PRE)     -0.149     0.807    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.118%)  route 0.412ns (68.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.561     0.901    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.043 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109     1.152    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.045     1.197 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.303     1.499    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X4Y15          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.847     1.217    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y15          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.262     0.955    
    SLICE_X4Y15          FDPE (Remov_fdpe_C_PRE)     -0.071     0.884    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.118%)  route 0.412ns (68.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.561     0.901    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.043 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109     1.152    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.045     1.197 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.303     1.499    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X4Y15          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5725, routed)        0.847     1.217    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y15          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.262     0.955    
    SLICE_X4Y15          FDPE (Remov_fdpe_C_PRE)     -0.071     0.884    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.616    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vga_clk_ins/clkout2
  To Clock:  vga_clk_ins/clkout2

Setup :            0  Failing Endpoints,  Worst Slack       13.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.642ns (38.777%)  route 1.014ns (61.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.660ns = ( 21.045 - 15.385 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.673     6.182    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDPE (Prop_fdpe_C_Q)         0.518     6.700 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     7.241    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.124     7.365 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.473     7.838    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X6Y17          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.402    19.452    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.543 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.501    21.045    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y17          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.500    21.545    
                         clock uncertainty           -0.121    21.424    
    SLICE_X6Y17          FDPE (Recov_fdpe_C_PRE)     -0.361    21.063    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.063    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.642ns (38.777%)  route 1.014ns (61.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.660ns = ( 21.045 - 15.385 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.673     6.182    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDPE (Prop_fdpe_C_Q)         0.518     6.700 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     7.241    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.124     7.365 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.473     7.838    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X6Y17          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.402    19.452    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.543 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.501    21.045    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y17          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.500    21.545    
                         clock uncertainty           -0.121    21.424    
    SLICE_X6Y17          FDPE (Recov_fdpe_C_PRE)     -0.361    21.063    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.063    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.642ns (38.777%)  route 1.014ns (61.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.660ns = ( 21.045 - 15.385 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.673     6.182    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDPE (Prop_fdpe_C_Q)         0.518     6.700 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     7.241    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.124     7.365 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.473     7.838    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X6Y17          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.402    19.452    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.543 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.501    21.045    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y17          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.500    21.545    
                         clock uncertainty           -0.121    21.424    
    SLICE_X6Y17          FDPE (Recov_fdpe_C_PRE)     -0.361    21.063    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.063    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.746ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 21.043 - 15.385 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.672     6.181    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y19          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDPE (Prop_fdpe_C_Q)         0.478     6.659 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.484     7.143    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X6Y18          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.402    19.452    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.543 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.499    21.043    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.500    21.543    
                         clock uncertainty           -0.121    21.422    
    SLICE_X6Y18          FDPE (Recov_fdpe_C_PRE)     -0.532    20.890    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         20.890    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                 13.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.560     1.748    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y19          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDPE (Prop_fdpe_C_Q)         0.148     1.896 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.178     2.074    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X6Y18          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.827     2.283    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.520     1.763    
    SLICE_X6Y18          FDPE (Remov_fdpe_C_PRE)     -0.124     1.639    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.272%)  route 0.288ns (60.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.561     1.749    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y18          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.890 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139     2.029    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.074 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.149     2.222    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X6Y17          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.828     2.284    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y17          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.520     1.764    
    SLICE_X6Y17          FDPE (Remov_fdpe_C_PRE)     -0.071     1.693    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.272%)  route 0.288ns (60.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.561     1.749    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y18          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.890 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139     2.029    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.074 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.149     2.222    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X6Y17          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.828     2.284    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y17          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.520     1.764    
    SLICE_X6Y17          FDPE (Remov_fdpe_C_PRE)     -0.071     1.693    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.272%)  route 0.288ns (60.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.561     1.749    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y18          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.890 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139     2.029    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.074 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.149     2.222    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X6Y17          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.828     2.284    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y17          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.520     1.764    
    SLICE_X6Y17          FDPE (Remov_fdpe_C_PRE)     -0.071     1.693    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.530    





