Active-HDL 9.3.2745.4995  2015-04-02 11:26:35

Elaboration top modules:
Architecture                  TB(d_flip_flop_tb)


------------------------------------------------------------------------------------------------
Entity         | Architecture | Library | Info | Compiler Version         | Compilation Options
------------------------------------------------------------------------------------------------
d_flip_flop_tb | TB           | lab2    |      | 9.3.2745.4995  (Windows) | -O3
d_flip_flop    | beh          | lab2    |      | 9.3.2745.4995  (Windows) | -O3
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
VHDL Package                  | Library | Info | Compiler Version         | Compilation Options
------------------------------------------------------------------------------------------------
standard                      | std     |      |                          | 
TEXTIO                        | std     |      | 9.3.2745.4995  (Windows) |  -2008
std_logic_1164                | ieee    |      | 9.3.2745.4995  (Windows) |  -2008
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
Library                       | Comment
------------------------------------------------------------------------------------------------
ieee                          | Standard IEEE packages library
lab2                          | None
std                           | Standard VHDL library
------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+d_flip_flop_tb d_flip_flop_tb TB


The performance of simulation is reduced. Version Student Edition
