{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2011 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 12:19:22 2015 " "Info: Processing started: Wed Jun 10 12:19:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit top_lab3 --effort=fast --part=EP2C35F672C7 " "Info: Command: quartus_fit top_lab3 --effort=fast --part=EP2C35F672C7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_lab3 EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"top_lab3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 669 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 670 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 671 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 21 " "Critical Warning: No exact pin location assignment(s) for 4 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctsflex " "Info: Pin ctsflex not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { ctsflex } } } { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 2146 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctsflex } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 28 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_sevenseg\[7\] " "Info: Pin o_sevenseg\[7\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_sevenseg[7] } } } { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 2018 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_sevenseg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 15 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_sevenseg\[15\] " "Info: Pin o_sevenseg\[15\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_sevenseg[15] } } } { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 2066 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_sevenseg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 23 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nreset " "Info: Pin nreset not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { nreset } } } { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 2130 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nreset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 24 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_lab3.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'top_lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Info: Assuming a default timing requirement" {  } {  } 0 0 "Assuming a default timing requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "Info:    1.000          clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 2154 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 25 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nreset (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node nreset (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_sevenseg_obuf_7_ " "Info: Destination node o_sevenseg_obuf_7_" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_sevenseg[7] } } } { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 2018 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_sevenseg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 15 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "u_uw_uart_reg_dsend " "Info: Destination node u_uw_uart_reg_dsend" {  } { { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 1990 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { u_uw_uart_dsend } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 652 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix21486z52923 " "Info: Destination node ix21486z52923" {  } { { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 2180 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nx21486z1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 562 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "u_uw_uart_reg_ack " "Info: Destination node u_uw_uart_reg_ack" {  } { { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 1992 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { u_uw_uart_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 648 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix58118z52924 " "Info: Destination node ix58118z52924" {  } { { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 2162 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nx58118z2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 586 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix58118z52923 " "Info: Destination node ix58118z52923" {  } { { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 2183 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nx58118z1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 583 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix24656z52924 " "Info: Destination node ix24656z52924" {  } { { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 2201 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nx24656z2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 571 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix24656z52923 " "Info: Destination node ix24656z52923" {  } { { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 2192 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nx24656z1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 568 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix34741z52924 " "Info: Destination node ix34741z52924" {  } { { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 2207 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { u_uw_uart_rawrx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 577 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTS:u_uw_uart_u_uarts\|ix15541z52926 " "Info: Destination node UARTS:u_uw_uart_u_uarts\|ix15541z52926" {  } { { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 1237 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UARTS:u_uw_uart_u_uarts|nx15541z3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 275 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { nreset } } } { "top_lab3_logic.edf" "" { Text "Z:/ECE327/lab3/uw_tmp/top_lab3_logic.edf" 2130 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nreset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/ECE327/lab3/uw_tmp/" { { 0 { 0 ""} 0 24 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 0 3 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 4 60 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  60 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 45 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 2 63 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_key\[1\] " "Warning: Node \"debug_key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_key\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_key\[2\] " "Warning: Node \"debug_key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_key\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_key\[3\] " "Warning: Node \"debug_key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_key\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_grn\[0\] " "Warning: Node \"debug_led_grn\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_grn\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_grn\[1\] " "Warning: Node \"debug_led_grn\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_grn\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_grn\[2\] " "Warning: Node \"debug_led_grn\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_grn\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_grn\[3\] " "Warning: Node \"debug_led_grn\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_grn\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_grn\[4\] " "Warning: Node \"debug_led_grn\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_grn\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_grn\[5\] " "Warning: Node \"debug_led_grn\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_grn\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[0\] " "Warning: Node \"debug_led_red\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[10\] " "Warning: Node \"debug_led_red\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[11\] " "Warning: Node \"debug_led_red\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[12\] " "Warning: Node \"debug_led_red\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[13\] " "Warning: Node \"debug_led_red\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[14\] " "Warning: Node \"debug_led_red\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[15\] " "Warning: Node \"debug_led_red\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[16\] " "Warning: Node \"debug_led_red\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[1\] " "Warning: Node \"debug_led_red\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[2\] " "Warning: Node \"debug_led_red\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[3\] " "Warning: Node \"debug_led_red\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[4\] " "Warning: Node \"debug_led_red\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[5\] " "Warning: Node \"debug_led_red\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[6\] " "Warning: Node \"debug_led_red\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[7\] " "Warning: Node \"debug_led_red\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[8\] " "Warning: Node \"debug_led_red\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_led_red\[9\] " "Warning: Node \"debug_led_red\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_led_red\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_0\[0\] " "Warning: Node \"debug_sevenseg_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_0\[1\] " "Warning: Node \"debug_sevenseg_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_0\[2\] " "Warning: Node \"debug_sevenseg_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_0\[3\] " "Warning: Node \"debug_sevenseg_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_0\[4\] " "Warning: Node \"debug_sevenseg_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_0\[5\] " "Warning: Node \"debug_sevenseg_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_0\[6\] " "Warning: Node \"debug_sevenseg_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_1\[0\] " "Warning: Node \"debug_sevenseg_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_1\[1\] " "Warning: Node \"debug_sevenseg_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_1\[2\] " "Warning: Node \"debug_sevenseg_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_1\[3\] " "Warning: Node \"debug_sevenseg_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_1\[4\] " "Warning: Node \"debug_sevenseg_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_1\[5\] " "Warning: Node \"debug_sevenseg_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_1\[6\] " "Warning: Node \"debug_sevenseg_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_2\[0\] " "Warning: Node \"debug_sevenseg_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_2\[1\] " "Warning: Node \"debug_sevenseg_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_2\[2\] " "Warning: Node \"debug_sevenseg_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_2\[3\] " "Warning: Node \"debug_sevenseg_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_2\[4\] " "Warning: Node \"debug_sevenseg_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_2\[5\] " "Warning: Node \"debug_sevenseg_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_2\[6\] " "Warning: Node \"debug_sevenseg_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_3\[0\] " "Warning: Node \"debug_sevenseg_3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_3\[1\] " "Warning: Node \"debug_sevenseg_3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_3\[2\] " "Warning: Node \"debug_sevenseg_3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_3\[3\] " "Warning: Node \"debug_sevenseg_3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_3\[4\] " "Warning: Node \"debug_sevenseg_3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_3\[5\] " "Warning: Node \"debug_sevenseg_3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_3\[6\] " "Warning: Node \"debug_sevenseg_3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_4\[0\] " "Warning: Node \"debug_sevenseg_4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_4\[1\] " "Warning: Node \"debug_sevenseg_4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_4\[2\] " "Warning: Node \"debug_sevenseg_4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_4\[3\] " "Warning: Node \"debug_sevenseg_4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_4\[4\] " "Warning: Node \"debug_sevenseg_4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_4\[5\] " "Warning: Node \"debug_sevenseg_4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_4\[6\] " "Warning: Node \"debug_sevenseg_4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_5\[0\] " "Warning: Node \"debug_sevenseg_5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_5\[1\] " "Warning: Node \"debug_sevenseg_5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_5\[2\] " "Warning: Node \"debug_sevenseg_5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_5\[3\] " "Warning: Node \"debug_sevenseg_5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_5\[4\] " "Warning: Node \"debug_sevenseg_5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_5\[5\] " "Warning: Node \"debug_sevenseg_5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_5\[6\] " "Warning: Node \"debug_sevenseg_5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[0\] " "Warning: Node \"debug_switch\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[10\] " "Warning: Node \"debug_switch\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[11\] " "Warning: Node \"debug_switch\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[12\] " "Warning: Node \"debug_switch\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[13\] " "Warning: Node \"debug_switch\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[14\] " "Warning: Node \"debug_switch\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[15\] " "Warning: Node \"debug_switch\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[16\] " "Warning: Node \"debug_switch\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[17\] " "Warning: Node \"debug_switch\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[1\] " "Warning: Node \"debug_switch\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[2\] " "Warning: Node \"debug_switch\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[3\] " "Warning: Node \"debug_switch\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[4\] " "Warning: Node \"debug_switch\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[5\] " "Warning: Node \"debug_switch\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[6\] " "Warning: Node \"debug_switch\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[7\] " "Warning: Node \"debug_switch\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[8\] " "Warning: Node \"debug_switch\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_switch\[9\] " "Warning: Node \"debug_switch\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debug_switch\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nRST " "Warning: Node \"nRST\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nRST" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_mode\[0\] " "Warning: Node \"o_mode\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "o_mode\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_mode\[1\] " "Warning: Node \"o_mode\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "o_mode\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_nrst " "Warning: Node \"o_nrst\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "o_nrst" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y24 X54_Y36 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Warning: Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txflex 0 " "Info: Pin \"txflex\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ctsflex 0 " "Info: Pin \"ctsflex\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[0\] 0 " "Info: Pin \"o_sevenseg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[1\] 0 " "Info: Pin \"o_sevenseg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[2\] 0 " "Info: Pin \"o_sevenseg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[3\] 0 " "Info: Pin \"o_sevenseg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[4\] 0 " "Info: Pin \"o_sevenseg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[5\] 0 " "Info: Pin \"o_sevenseg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[6\] 0 " "Info: Pin \"o_sevenseg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[7\] 0 " "Info: Pin \"o_sevenseg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[8\] 0 " "Info: Pin \"o_sevenseg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[9\] 0 " "Info: Pin \"o_sevenseg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[10\] 0 " "Info: Pin \"o_sevenseg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[11\] 0 " "Info: Pin \"o_sevenseg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[12\] 0 " "Info: Pin \"o_sevenseg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[13\] 0 " "Info: Pin \"o_sevenseg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[14\] 0 " "Info: Pin \"o_sevenseg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[15\] 0 " "Info: Pin \"o_sevenseg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/ECE327/lab3/uw_tmp/top_lab3.fit.smsg " "Info: Generated suppressed messages file Z:/ECE327/lab3/uw_tmp/top_lab3.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 96 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Info: Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 12:19:31 2015 " "Info: Processing ended: Wed Jun 10 12:19:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
