==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 782.918 MB.
INFO: [HLS 200-10] Analyzing design file '../tutorial_example/source/hls.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:11:28)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:11:45)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:11:62)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:16:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:16:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:16:70)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:25:68)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:25:85)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:25:102)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:34:25)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:34:42)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:34:59)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:44:25)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:44:42)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:44:59)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:62:47)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:62:64)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:62:81)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:117:22)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:117:39)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:117:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.99 seconds. CPU system time: 1.33 seconds. Elapsed time: 5.39 seconds; current allocated memory: 782.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/array_xor_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_1> at ../tutorial_example/source/hls.cpp:28:22 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.45 seconds. CPU system time: 0.62 seconds. Elapsed time: 7.85 seconds; current allocated memory: 782.918 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 782.918 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 782.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 782.918 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 804.516 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 804.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_xor' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 804.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 804.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_xor/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_xor/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_xor/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_xor/arr_d1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_xor/arr_s1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_xor/arr_s2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_xor/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_xor' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_xor' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'array_xor/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'array_xor/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'array_xor/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 804.516 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.21 seconds; current allocated memory: 804.516 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.66 seconds; current allocated memory: 804.516 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_xor.
INFO: [VLOG 209-307] Generating Verilog RTL for array_xor.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 604.59 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 21.598 MB.
INFO: [HLS 200-1510] Running: close_solution 
