# 1 "arch/arm/boot/dts/versatile-pb.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/versatile-pb.dts"

# 1 "arch/arm/boot/dts/versatile-ab.dts" 1

/dts-v1/;

/ {
 model = "ARM Versatile AB";
 compatible = "arm,versatile-ab";
 #address-cells = <1>;
 #size-cells = <1>;
 interrupt-parent = <&vic>;

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  i2c0 = &i2c0;
 };

 chosen {
  stdout-path = &uart0;
 };

 memory {
  device_type = "memory";
  reg = <0x0 0x08000000>;
 };

 xtal24mhz: xtal24mhz@24M {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
 };

 bridge {
  compatible = "ti,ths8134b", "ti,ths8134";
  #address-cells = <1>;
  #size-cells = <0>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    vga_bridge_in: endpoint {
     remote-endpoint = <&clcd_pads_vga_dac>;
    };
   };

   port@1 {
    reg = <1>;

    vga_bridge_out: endpoint {
     remote-endpoint = <&vga_con_in>;
    };
   };
  };
 };

 vga {
  compatible = "vga-connector";

  port {
   vga_con_in: endpoint {
    remote-endpoint = <&vga_bridge_out>;
   };
  };
 };

 core-module@10000000 {
  compatible = "arm,core-module-versatile", "syscon", "simple-mfd";
  reg = <0x10000000 0x200>;

  led@08.0 {
   compatible = "register-bit-led";
   offset = <0x08>;
   mask = <0x01>;
   label = "versatile:0";
   linux,default-trigger = "heartbeat";
   default-state = "on";
  };
  led@08.1 {
   compatible = "register-bit-led";
   offset = <0x08>;
   mask = <0x02>;
   label = "versatile:1";
   linux,default-trigger = "mmc0";
   default-state = "off";
  };
  led@08.2 {
   compatible = "register-bit-led";
   offset = <0x08>;
   mask = <0x04>;
   label = "versatile:2";
   linux,default-trigger = "cpu0";
   default-state = "off";
  };
  led@08.3 {
   compatible = "register-bit-led";
   offset = <0x08>;
   mask = <0x08>;
   label = "versatile:3";
   default-state = "off";
  };
  led@08.4 {
   compatible = "register-bit-led";
   offset = <0x08>;
   mask = <0x10>;
   label = "versatile:4";
   default-state = "off";
  };
  led@08.5 {
   compatible = "register-bit-led";
   offset = <0x08>;
   mask = <0x20>;
   label = "versatile:5";
   default-state = "off";
  };
  led@08.6 {
   compatible = "register-bit-led";
   offset = <0x08>;
   mask = <0x40>;
   label = "versatile:6";
   default-state = "off";
  };
  led@08.7 {
   compatible = "register-bit-led";
   offset = <0x08>;
   mask = <0x80>;
   label = "versatile:7";
   default-state = "off";
  };


  osc1: cm_aux_osc@24M {
   #clock-cells = <0>;
   compatible = "arm,versatile-cm-auxosc";
   clocks = <&xtal24mhz>;
  };


  timclk: timclk@1M {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clock-div = <24>;
   clock-mult = <1>;
   clocks = <&xtal24mhz>;
  };

  pclk: pclk@24M {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clock-div = <1>;
   clock-mult = <1>;
   clocks = <&xtal24mhz>;
  };
 };

 flash@34000000 {

  compatible = "arm,versatile-flash", "cfi-flash";
  reg = <0x34000000 0x04000000>;
  bank-width = <4>;
  partitions {
   compatible = "arm,arm-firmware-suite";
  };
 };

 i2c0: i2c@10002000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "arm,versatile-i2c";
  reg = <0x10002000 0x1000>;

  rtc@68 {
   compatible = "dallas,ds1338";
   reg = <0x68>;
  };
 };

 net@10010000 {
  compatible = "smsc,lan91c111";
  reg = <0x10010000 0x10000>;
  interrupts = <25>;
 };

 lcd@10008000 {
  compatible = "arm,versatile-lcd";
  reg = <0x10008000 0x1000>;
 };

 amba {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  vic: intc@10140000 {
   compatible = "arm,versatile-vic";
   interrupt-controller;
   #interrupt-cells = <1>;
   reg = <0x10140000 0x1000>;
   clear-mask = <0xffffffff>;
   valid-mask = <0xffffffff>;
  };

  sic: intc@10003000 {
   compatible = "arm,versatile-sic";
   interrupt-controller;
   #interrupt-cells = <1>;
   reg = <0x10003000 0x1000>;
   interrupt-parent = <&vic>;
   interrupts = <31>;
   clear-mask = <0xffffffff>;




   valid-mask = <0x0760031b>;
  };

  dma@10130000 {
   compatible = "arm,pl081", "arm,primecell";
   reg = <0x10130000 0x1000>;
   interrupts = <17>;
   clocks = <&pclk>;
   clock-names = "apb_pclk";
  };

  uart0: uart@101f1000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x101f1000 0x1000>;
   interrupts = <12>;
   clocks = <&xtal24mhz>, <&pclk>;
   clock-names = "uartclk", "apb_pclk";
  };

  uart1: uart@101f2000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x101f2000 0x1000>;
   interrupts = <13>;
   clocks = <&xtal24mhz>, <&pclk>;
   clock-names = "uartclk", "apb_pclk";
  };

  uart2: uart@101f3000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x101f3000 0x1000>;
   interrupts = <14>;
   clocks = <&xtal24mhz>, <&pclk>;
   clock-names = "uartclk", "apb_pclk";
  };

  smc@10100000 {
   compatible = "arm,primecell";
   reg = <0x10100000 0x1000>;
   clocks = <&pclk>;
   clock-names = "apb_pclk";
  };

  mpmc@10110000 {
   compatible = "arm,primecell";
   reg = <0x10110000 0x1000>;
   clocks = <&pclk>;
   clock-names = "apb_pclk";
  };

  display@10120000 {
   compatible = "arm,pl110", "arm,primecell";
   reg = <0x10120000 0x1000>;
   interrupts = <16>;
   clocks = <&osc1>, <&pclk>;
   clock-names = "clcdclk", "apb_pclk";

   max-memory-bandwidth = <54000000>;
# 291 "arch/arm/boot/dts/versatile-ab.dts"
   port@0 {
    #address-cells = <1>;
    #size-cells = <0>;

    clcd_pads_panel: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&panel_in>;
     arm,pl11x,tft-r0g0b0-pads = <0 8 16>;
    };
    clcd_pads_vga_dac: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vga_bridge_in>;
     arm,pl11x,tft-r0g0b0-pads = <0 8 16>;
    };
   };
  };

  sctl@101e0000 {
   compatible = "arm,primecell";
   reg = <0x101e0000 0x1000>;
   clocks = <&pclk>;
   clock-names = "apb_pclk";
  };

  watchdog@101e1000 {
   compatible = "arm,primecell";
   reg = <0x101e1000 0x1000>;
   interrupts = <0>;
   clocks = <&pclk>;
   clock-names = "apb_pclk";
  };

  timer@101e2000 {
   compatible = "arm,sp804", "arm,primecell";
   reg = <0x101e2000 0x1000>;
   interrupts = <4>;
   clocks = <&timclk>, <&timclk>, <&pclk>;
   clock-names = "timer0", "timer1", "apb_pclk";
  };

  timer@101e3000 {
   compatible = "arm,sp804", "arm,primecell";
   reg = <0x101e3000 0x1000>;
   interrupts = <5>;
   clocks = <&timclk>, <&timclk>, <&pclk>;
   clock-names = "timer0", "timer1", "apb_pclk";
  };

  gpio0: gpio@101e4000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x101e4000 0x1000>;
   gpio-controller;
   interrupts = <6>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   clocks = <&pclk>;
   clock-names = "apb_pclk";
  };

  gpio1: gpio@101e5000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x101e5000 0x1000>;
   interrupts = <7>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   clocks = <&pclk>;
   clock-names = "apb_pclk";
  };

  rtc@101e8000 {
   compatible = "arm,pl030", "arm,primecell";
   reg = <0x101e8000 0x1000>;
   interrupts = <10>;
   clocks = <&pclk>;
   clock-names = "apb_pclk";
  };

  sci@101f0000 {
   compatible = "arm,primecell";
   reg = <0x101f0000 0x1000>;
   interrupts = <15>;
   clocks = <&pclk>;
   clock-names = "apb_pclk";
  };

  spi@101f4000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0x101f4000 0x1000>;
   interrupts = <11>;
   clocks = <&xtal24mhz>, <&pclk>;
   clock-names = "SSPCLK", "apb_pclk";
  };

  fpga {
   compatible = "arm,versatile-fpga", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x10000000 0x10000>;

   sysreg@0 {
    compatible = "arm,versatile-sysreg", "syscon", "simple-mfd";
    reg = <0x00000 0x1000>;

    panel: display@0 {
     compatible = "arm,versatile-tft-panel";

     port {
      panel_in: endpoint {
       remote-endpoint = <&clcd_pads_panel>;
      };
     };
    };
   };

   aaci@4000 {
    compatible = "arm,primecell";
    reg = <0x4000 0x1000>;
    interrupts = <24>;
    clocks = <&pclk>;
    clock-names = "apb_pclk";
   };
   mmc@5000 {
    compatible = "arm,pl180", "arm,primecell";
    reg = <0x5000 0x1000>;
    interrupts-extended = <&vic 22 &sic 1>;
    clocks = <&xtal24mhz>, <&pclk>;
    clock-names = "mclk", "apb_pclk";
   };
   kmi@6000 {
    compatible = "arm,pl050", "arm,primecell";
    reg = <0x6000 0x1000>;
    interrupt-parent = <&sic>;
    interrupts = <3>;
    clocks = <&xtal24mhz>, <&pclk>;
    clock-names = "KMIREFCLK", "apb_pclk";
   };
   kmi@7000 {
    compatible = "arm,pl050", "arm,primecell";
    reg = <0x7000 0x1000>;
    interrupt-parent = <&sic>;
    interrupts = <4>;
    clocks = <&xtal24mhz>, <&pclk>;
    clock-names = "KMIREFCLK", "apb_pclk";
   };
  };
 };
};
# 3 "arch/arm/boot/dts/versatile-pb.dts" 2

/ {
 model = "ARM Versatile PB";
 compatible = "arm,versatile-pb";

 amba {

  sic: intc@10003000 {
   clear-mask = <0xffffffff>;




   valid-mask = <0x7fe003ff>;
  };

  gpio2: gpio@101e6000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x101e6000 0x1000>;
   interrupts = <8>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   clocks = <&pclk>;
   clock-names = "apb_pclk";
  };

  gpio3: gpio@101e7000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x101e7000 0x1000>;
   interrupts = <9>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   clocks = <&pclk>;
   clock-names = "apb_pclk";
  };

  pci@10001000 {
   compatible = "arm,versatile-pci";
   device_type = "pci";
   reg = <0x10001000 0x1000
          0x41000000 0x10000
          0x42000000 0x100000>;
   bus-range = <0 0xff>;
   #address-cells = <3>;
   #size-cells = <2>;
   #interrupt-cells = <1>;

   ranges = <0x01000000 0 0x00000000 0x43000000 0 0x00010000
      0x02000000 0 0x50000000 0x50000000 0 0x10000000
      0x42000000 0 0x60000000 0x60000000 0 0x10000000>;

   interrupt-map-mask = <0x1800 0 0 7>;
   interrupt-map = <0x1800 0 0 1 &sic 28
      0x1800 0 0 2 &sic 29
      0x1800 0 0 3 &sic 30
      0x1800 0 0 4 &sic 27

      0x1000 0 0 1 &sic 27
      0x1000 0 0 2 &sic 28
      0x1000 0 0 3 &sic 29
      0x1000 0 0 4 &sic 30

      0x0800 0 0 1 &sic 30
      0x0800 0 0 2 &sic 27
      0x0800 0 0 3 &sic 28
      0x0800 0 0 4 &sic 29

      0x0000 0 0 1 &sic 29
      0x0000 0 0 2 &sic 30
      0x0000 0 0 3 &sic 27
      0x0000 0 0 4 &sic 28>;
  };

  fpga {
   mmc@5000 {




    interrupts-extended = <&sic 22 &sic 23>;
   };
   uart@9000 {
    compatible = "arm,pl011", "arm,primecell";
    reg = <0x9000 0x1000>;
    interrupt-parent = <&sic>;
    interrupts = <6>;
    clocks = <&xtal24mhz>, <&pclk>;
    clock-names = "uartclk", "apb_pclk";
   };
   sci@a000 {
    compatible = "arm,primecell";
    reg = <0xa000 0x1000>;
    interrupt-parent = <&sic>;
    interrupts = <5>;
    clocks = <&xtal24mhz>;
    clock-names = "apb_pclk";
   };
   mmc@b000 {
    compatible = "arm,pl180", "arm,primecell";
    reg = <0xb000 0x1000>;
    interrupt-parent = <&sic>;
    interrupts = <1>, <2>;
    clocks = <&xtal24mhz>, <&pclk>;
    clock-names = "mclk", "apb_pclk";
   };
  };
 };
};
