// Seed: 4001696052
module module_0 (
    output wire id_0,
    output supply1 id_1
);
  wire id_3;
  assign module_1.id_5 = 0;
  id_4 :
  assert property (@(posedge id_4) id_3)
  else if (1) $signed(42);
  ;
  assign #id_5 id_0 = id_5;
  always @({-1 & id_5,
    id_3
  })
  begin : LABEL_0
    logic id_6;
    id_4[-1'b0] <= id_4;
  end
  assign id_0 = -1;
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd93
) (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 _id_5,
    output supply1 id_6,
    output wand id_7,
    output wand id_8
);
  wire [(  (  id_5  )  ) : 1 'b0] id_10;
  module_0 modCall_1 (
      id_3,
      id_8
  );
endmodule
