[DEFAULT]
max_dma_requests = 16
cycle_time = 1
spad_ports = 1
dma_setup_overhead = 100
memory_type = cache
pipelined_dma = 1
ignore_cache_flush = 0
ready_mode = 0
num_dma_channels = 2
dma_chunk_size = 64
invalidate_on_dma_store = True
cache_queue_size = 32
cache_bandwidth = 8
record_memory_trace = False

[canny_non_max_0]
memory_type = cache
accelerator_id = 0
input_dir = .
bench_name = %(input_dir)s/outputs/canny_non_max_0
trace_file_name = %(input_dir)s/canny_non_max_0_trace.gz
config_file_name = %(input_dir)s/canny_non_max.cfg
cache_size = 4kB
cacti_cache_config = %(input_dir)s/cacti/canny_non_max/cache.cfg
cacti_tlb_config = %(input_dir)s/cacti/canny_non_max/tlb.cfg
cacti_lq_config = %(input_dir)s/cacti/canny_non_max/lq.cfg
cacti_sq_config = %(input_dir)s/cacti/canny_non_max/sq.cfg
tlb_page_size = 4096
tlb_entries = 8
tlb_assoc = 0
tlb_bandwidth = 3
tlb_miss_latency = 0
tlb_hit_latency = 1
cache_line_sz = 32
cache_assoc = 4
cache_queue_size = 32
cache_bandwidth = 4
tlb_max_outstanding_walks = 4
store_queue_size = 32
store_bandwidth = 1
cache_hit_latency = 1
load_bandwidth = 3
load_queue_size = 32
cycle_time = 1
use_db = False
experiment_name = NULL

[edge_tracking_0]
memory_type = cache
accelerator_id = 10
input_dir = .
bench_name = %(input_dir)s/outputs/edge_tracking_0
trace_file_name = %(input_dir)s/edge_tracking_0_trace.gz
config_file_name = %(input_dir)s/edge_tracking.cfg
cache_size = 2kB
cacti_cache_config = %(input_dir)s/cacti/edge_tracking/cache.cfg
cacti_tlb_config = %(input_dir)s/cacti/edge_tracking/tlb.cfg
cacti_lq_config = %(input_dir)s/cacti/edge_tracking/lq.cfg
cacti_sq_config = %(input_dir)s/cacti/edge_tracking/sq.cfg
tlb_page_size = 4096
tlb_entries = 8
tlb_assoc = 0
tlb_bandwidth = 3
tlb_miss_latency = 0
tlb_hit_latency = 1
cache_line_sz = 16
cache_assoc = 4
cache_queue_size = 32
cache_bandwidth = 4
tlb_max_outstanding_walks = 4
store_queue_size = 32
store_bandwidth = 1
cache_hit_latency = 1
load_bandwidth = 3
load_queue_size = 32
cycle_time = 1
use_db = False
experiment_name = NULL

[elem_matrix_0]
memory_type = cache
accelerator_id = 20
input_dir = .
bench_name = %(input_dir)s/outputs/elem_matrix_0
trace_file_name = %(input_dir)s/elem_matrix_0_trace.gz
config_file_name = %(input_dir)s/elem_matrix.cfg
cache_size = 4kB
cacti_cache_config = %(input_dir)s/cacti/elem_matrix/cache.cfg
cacti_tlb_config = %(input_dir)s/cacti/elem_matrix/tlb.cfg
cacti_lq_config = %(input_dir)s/cacti/elem_matrix/lq.cfg
cacti_sq_config = %(input_dir)s/cacti/elem_matrix/sq.cfg
tlb_page_size = 4096
tlb_entries = 8
tlb_assoc = 0
tlb_bandwidth = 3
tlb_miss_latency = 0
tlb_hit_latency = 1
cache_line_sz = 32
cache_assoc = 4
cache_queue_size = 32
cache_bandwidth = 4
tlb_max_outstanding_walks = 4
store_queue_size = 32
store_bandwidth = 1
cache_hit_latency = 1
load_bandwidth = 3
load_queue_size = 32
cycle_time = 1
use_db = False
experiment_name = NULL

[elem_matrix_1]
memory_type = cache
accelerator_id = 21
input_dir = .
bench_name = %(input_dir)s/outputs/elem_matrix_1
trace_file_name = %(input_dir)s/elem_matrix_1_trace.gz
config_file_name = %(input_dir)s/elem_matrix.cfg
cache_size = 4kB
cacti_cache_config = %(input_dir)s/cacti/elem_matrix/cache.cfg
cacti_tlb_config = %(input_dir)s/cacti/elem_matrix/tlb.cfg
cacti_lq_config = %(input_dir)s/cacti/elem_matrix/lq.cfg
cacti_sq_config = %(input_dir)s/cacti/elem_matrix/sq.cfg
tlb_page_size = 4096
tlb_entries = 8
tlb_assoc = 0
tlb_bandwidth = 3
tlb_miss_latency = 0
tlb_hit_latency = 1
cache_line_sz = 32
cache_assoc = 4
cache_queue_size = 32
cache_bandwidth = 4
tlb_max_outstanding_walks = 4
store_queue_size = 32
store_bandwidth = 1
cache_hit_latency = 1
load_bandwidth = 3
load_queue_size = 32
cycle_time = 1
use_db = False
experiment_name = NULL

[elem_matrix_2]
memory_type = cache
accelerator_id = 22
input_dir = .
bench_name = %(input_dir)s/outputs/elem_matrix_2
trace_file_name = %(input_dir)s/elem_matrix_2_trace.gz
config_file_name = %(input_dir)s/elem_matrix.cfg
cache_size = 4kB
cacti_cache_config = %(input_dir)s/cacti/elem_matrix/cache.cfg
cacti_tlb_config = %(input_dir)s/cacti/elem_matrix/tlb.cfg
cacti_lq_config = %(input_dir)s/cacti/elem_matrix/lq.cfg
cacti_sq_config = %(input_dir)s/cacti/elem_matrix/sq.cfg
tlb_page_size = 4096
tlb_entries = 8
tlb_assoc = 0
tlb_bandwidth = 3
tlb_miss_latency = 0
tlb_hit_latency = 1
cache_line_sz = 32
cache_assoc = 4
cache_queue_size = 32
cache_bandwidth = 4
tlb_max_outstanding_walks = 4
store_queue_size = 32
store_bandwidth = 1
cache_hit_latency = 1
load_bandwidth = 3
load_queue_size = 32
cycle_time = 1
use_db = False
experiment_name = NULL

[elem_matrix_3]
memory_type = cache
accelerator_id = 23
input_dir = .
bench_name = %(input_dir)s/outputs/elem_matrix_3
trace_file_name = %(input_dir)s/elem_matrix_3_trace.gz
config_file_name = %(input_dir)s/elem_matrix.cfg
cache_size = 4kB
cacti_cache_config = %(input_dir)s/cacti/elem_matrix/cache.cfg
cacti_tlb_config = %(input_dir)s/cacti/elem_matrix/tlb.cfg
cacti_lq_config = %(input_dir)s/cacti/elem_matrix/lq.cfg
cacti_sq_config = %(input_dir)s/cacti/elem_matrix/sq.cfg
tlb_page_size = 4096
tlb_entries = 8
tlb_assoc = 0
tlb_bandwidth = 3
tlb_miss_latency = 0
tlb_hit_latency = 1
cache_line_sz = 32
cache_assoc = 4
cache_queue_size = 32
cache_bandwidth = 4
tlb_max_outstanding_walks = 4
store_queue_size = 32
store_bandwidth = 1
cache_hit_latency = 1
load_bandwidth = 3
load_queue_size = 32
cycle_time = 1
use_db = False
experiment_name = NULL

[elem_matrix_4]
memory_type = cache
accelerator_id = 24
input_dir = .
bench_name = %(input_dir)s/outputs/elem_matrix_4
trace_file_name = %(input_dir)s/elem_matrix_4_trace.gz
config_file_name = %(input_dir)s/elem_matrix.cfg
cache_size = 4kB
cacti_cache_config = %(input_dir)s/cacti/elem_matrix/cache.cfg
cacti_tlb_config = %(input_dir)s/cacti/elem_matrix/tlb.cfg
cacti_lq_config = %(input_dir)s/cacti/elem_matrix/lq.cfg
cacti_sq_config = %(input_dir)s/cacti/elem_matrix/sq.cfg
tlb_page_size = 4096
tlb_entries = 8
tlb_assoc = 0
tlb_bandwidth = 3
tlb_miss_latency = 0
tlb_hit_latency = 1
cache_line_sz = 32
cache_assoc = 4
cache_queue_size = 32
cache_bandwidth = 4
tlb_max_outstanding_walks = 4
store_queue_size = 32
store_bandwidth = 1
cache_hit_latency = 1
load_bandwidth = 3
load_queue_size = 32
cycle_time = 1
use_db = False
experiment_name = NULL

[grayscale_0]
memory_type = cache
accelerator_id = 30
input_dir = .
bench_name = %(input_dir)s/outputs/grayscale_0
trace_file_name = %(input_dir)s/grayscale_0_trace.gz
config_file_name = %(input_dir)s/grayscale.cfg
cache_size = 2kB
cacti_cache_config = %(input_dir)s/cacti/grayscale/cache.cfg
cacti_tlb_config = %(input_dir)s/cacti/grayscale/tlb.cfg
cacti_lq_config = %(input_dir)s/cacti/grayscale/lq.cfg
cacti_sq_config = %(input_dir)s/cacti/grayscale/sq.cfg
tlb_page_size = 4096
tlb_entries = 8
tlb_assoc = 0
tlb_bandwidth = 3
tlb_miss_latency = 0
tlb_hit_latency = 1
cache_line_sz = 16
cache_assoc = 4
cache_queue_size = 32
cache_bandwidth = 4
tlb_max_outstanding_walks = 4
store_queue_size = 32
store_bandwidth = 1
cache_hit_latency = 1
load_bandwidth = 3
load_queue_size = 32
cycle_time = 1
use_db = False
experiment_name = NULL

[isp_0]
memory_type = spad
accelerator_id = 50
input_dir = .
bench_name = %(input_dir)s/outputs/isp_0
trace_file_name = %(input_dir)s/isp_0_trace.gz
config_file_name = %(input_dir)s/isp.cfg
cache_size = 64kB
cacti_cache_config = %(input_dir)s/cacti/isp/cache.cfg
cacti_tlb_config = %(input_dir)s/cacti/isp/tlb.cfg
cacti_lq_config = %(input_dir)s/cacti/isp/lq.cfg
cacti_sq_config = %(input_dir)s/cacti/isp/sq.cfg
tlb_page_size = 4096
tlb_entries = 8
tlb_assoc = 0
tlb_bandwidth = 3
tlb_miss_latency = 0
tlb_hit_latency = 1
cache_line_sz = 64
cache_assoc = 8
cache_queue_size = 32
cache_bandwidth = 8
tlb_max_outstanding_walks = 4
store_queue_size = 32
store_bandwidth = 3
cache_hit_latency = 1
load_bandwidth = 3
load_queue_size = 32
cycle_time = 1
use_db = False
experiment_name = NULL
