// Seed: 4025330624
module module_0 (
    output tri id_0
    , id_14,
    input wand id_1,
    output wire id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    output wor id_8,
    output supply0 id_9,
    output supply1 id_10,
    output wand id_11,
    input supply1 id_12
);
  logic id_15;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    output wand id_4,
    output wor id_5,
    input tri0 id_6
    , id_10,
    input wire id_7
    , id_11,
    output tri0 id_8
);
  logic [-1 : -1] id_12;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_8,
      id_4,
      id_0,
      id_6,
      id_3,
      id_8,
      id_1,
      id_1,
      id_8,
      id_1,
      id_2
  );
  assign modCall_1.id_7 = 0;
endmodule
