#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb 22 13:13:58 2018
# Process ID: 4748
# Current directory: C:/Progetto_reti_logiche/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4540 C:\Progetto_reti_logiche\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Progetto_reti_logiche/project_reti_logiche/vivado.log
# Journal file: C:/Progetto_reti_logiche/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.xpr
INFO: [Project 1-313] Project file moved from 'C:/Progetto reti logiche/project_reti_logiche' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 512.676 ; gain = 35.410
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Progetto' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 537.297 ; gain = 5.145
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Progetto' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
create_fileset -simset sim_2
export_ip_user_files -of_objects  [get_files {{//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd}}
export_ip_user_files -of_objects  [get_files C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/project_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav/project_tb_behav_4748_1519301787.btree
WARNING: [Vivado 12-3661] Failed to remove file:C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav/xsim.type
WARNING: [Vivado 12-3661] Failed to remove file:C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav/xsim.xdbg
WARNING: [Vivado 12-3661] Failed to remove file:C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav/xsimcrash.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav/xsimk.exe
WARNING: [Vivado 12-3661] Failed to remove file:C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav/xsimkernel.log
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_reti_logiche' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_reti_logiche_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_reti_logiche_behav xil_defaultlib.project_reti_logiche -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche
Built simulation snapshot project_reti_logiche_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/xsim.dir/project_reti_logiche_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/xsim.dir/project_reti_logiche_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 22 13:26:56 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 51.840 ; gain = 1.203
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 22 13:26:56 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 562.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_reti_logiche_behav -key {Behavioral:sim_1:Functional:project_reti_logiche} -tclbatch {project_reti_logiche.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_reti_logiche.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 591.367 ; gain = 15.328
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 591.430 ; gain = 28.500
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:12 . Memory (MB): peak = 591.430 ; gain = 28.500
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 618.086 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_reti_logiche' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_reti_logiche_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_reti_logiche_behav xil_defaultlib.project_reti_logiche -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche
Built simulation snapshot project_reti_logiche_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:41 . Memory (MB): peak = 618.086 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:01:42 . Memory (MB): peak = 618.086 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_reti_logiche' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_reti_logiche_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_reti_logiche_behav xil_defaultlib.project_reti_logiche -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche
Built simulation snapshot project_reti_logiche_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_reti_logiche_behav -key {Behavioral:sim_1:Functional:project_reti_logiche} -tclbatch {project_reti_logiche.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_reti_logiche.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 618.086 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 618.086 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 618.086 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_reti_logiche' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_reti_logiche_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_reti_logiche_behav xil_defaultlib.project_reti_logiche -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche
Built simulation snapshot project_reti_logiche_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_reti_logiche_behav -key {Behavioral:sim_1:Functional:project_reti_logiche} -tclbatch {project_reti_logiche.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_reti_logiche.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_reti_logiche_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 619.914 ; gain = 0.000
delete_fileset sim_2
file delete -force C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sim_2
update_files -from_files C:/Progetto_reti_logiche/test_bench/FSM_testbench1.vhd -to_files C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd' with file 'C:/Progetto_reti_logiche/test_bench/FSM_testbench1.vhd'.
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 771751936 (See C:/Progetto_reti_logiche/project_reti_logiche/vivado_pid4748.debug)
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_files -from_files C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd -to_files C:/Progetto_reti_logiche/test_bench/FSM_testbench1.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Progetto_reti_logiche/test_bench/FSM_testbench1.vhd' with file 'C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd'.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:project_tb' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
close_project
open_project C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 643.496 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 22 13:59:31 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 51.824 ; gain = 1.203
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 22 13:59:31 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 643.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: numero colonne: 
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: FAIL low bits
Time: 217500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd
$finish called at time : 217500 ps : File "C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 643.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_files -from_files C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd -to_files C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd' with file 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd'.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: numero colonne: 
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: FAIL low bits
Time: 217500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd
$finish called at time : 217500 ps : File "C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 643.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: numero colonne: 
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 165 ns  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: FAIL low bits
Time: 217500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd
$finish called at time : 217500 ps : File "C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 663.781 ; gain = 12.117
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1
[Thu Feb 22 14:05:54 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1
[Thu Feb 22 14:06:41 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: numero colonne: 
Time: 187500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 187500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 217500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 217500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 232500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 232500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 262500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 262500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 277500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 277500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 322500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 322500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 382500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 382500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 397500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 397500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 412500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 412500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 472500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 472500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 487500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 487500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 502500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 502500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 562500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 562500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 577500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 577500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 592500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 592500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 652500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 652500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 667500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 667500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 682500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 682500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 742500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 742500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 757500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 757500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 772500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 772500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 832500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 832500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 847500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 847500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 862500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 862500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 922500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 922500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 937500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 937500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 952500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 952500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 676.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: numero colonne: 
Time: 187500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 187500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 217500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 217500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 232500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 232500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 262500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 262500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 277500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 277500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 322500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 322500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 382500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 382500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 397500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 397500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 412500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 412500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 472500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 472500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 487500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 487500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 502500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 502500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 562500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 562500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 577500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 577500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 592500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 592500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 652500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 652500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 667500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 667500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 682500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 682500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 742500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 742500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 757500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 757500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 772500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 772500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 832500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 832500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 847500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 847500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 862500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 862500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 922500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 922500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 937500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 937500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 952500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 952500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 689.980 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1
[Thu Feb 22 14:10:59 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: numero colonne: 
Time: 187500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 187500 ps  Iteration: 1  Process: /project_tb/UUT/line__56  File: C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 705.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 14:13:40 2018...
