# UVM_example
### A testbench using UVM to test TinyALU

TinyALU is a simple ALU that accepts two 8-bits numbers `A` and `B`, and procudes a 16-bits `result`. Signal `start` define the begginig of a operation and signal `done` define the end.

All code is based on UVM primer repository:
https://github.com/raysalemi/uvmprimer
