// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
// Date        : Tue Apr 14 17:47:02 2020
// Host        : DESKTOP-U9MK50B running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ip/design_1_fetch_readalloc_0_1/design_1_fetch_readalloc_0_1_sim_netlist.v
// Design      : design_1_fetch_readalloc_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_fetch_readalloc_0_1,fetch_readalloc,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "fetch_readalloc,Vivado 2016.3" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_fetch_readalloc_0_1
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_A_BUS_AWADDR,
    m_axi_A_BUS_AWLEN,
    m_axi_A_BUS_AWSIZE,
    m_axi_A_BUS_AWBURST,
    m_axi_A_BUS_AWLOCK,
    m_axi_A_BUS_AWREGION,
    m_axi_A_BUS_AWCACHE,
    m_axi_A_BUS_AWPROT,
    m_axi_A_BUS_AWQOS,
    m_axi_A_BUS_AWVALID,
    m_axi_A_BUS_AWREADY,
    m_axi_A_BUS_WDATA,
    m_axi_A_BUS_WSTRB,
    m_axi_A_BUS_WLAST,
    m_axi_A_BUS_WVALID,
    m_axi_A_BUS_WREADY,
    m_axi_A_BUS_BRESP,
    m_axi_A_BUS_BVALID,
    m_axi_A_BUS_BREADY,
    m_axi_A_BUS_ARADDR,
    m_axi_A_BUS_ARLEN,
    m_axi_A_BUS_ARSIZE,
    m_axi_A_BUS_ARBURST,
    m_axi_A_BUS_ARLOCK,
    m_axi_A_BUS_ARREGION,
    m_axi_A_BUS_ARCACHE,
    m_axi_A_BUS_ARPROT,
    m_axi_A_BUS_ARQOS,
    m_axi_A_BUS_ARVALID,
    m_axi_A_BUS_ARREADY,
    m_axi_A_BUS_RDATA,
    m_axi_A_BUS_RRESP,
    m_axi_A_BUS_RLAST,
    m_axi_A_BUS_RVALID,
    m_axi_A_BUS_RREADY,
    m_axi_LOG_BUS_AWADDR,
    m_axi_LOG_BUS_AWLEN,
    m_axi_LOG_BUS_AWSIZE,
    m_axi_LOG_BUS_AWBURST,
    m_axi_LOG_BUS_AWLOCK,
    m_axi_LOG_BUS_AWREGION,
    m_axi_LOG_BUS_AWCACHE,
    m_axi_LOG_BUS_AWPROT,
    m_axi_LOG_BUS_AWQOS,
    m_axi_LOG_BUS_AWVALID,
    m_axi_LOG_BUS_AWREADY,
    m_axi_LOG_BUS_WDATA,
    m_axi_LOG_BUS_WSTRB,
    m_axi_LOG_BUS_WLAST,
    m_axi_LOG_BUS_WVALID,
    m_axi_LOG_BUS_WREADY,
    m_axi_LOG_BUS_BRESP,
    m_axi_LOG_BUS_BVALID,
    m_axi_LOG_BUS_BREADY,
    m_axi_LOG_BUS_ARADDR,
    m_axi_LOG_BUS_ARLEN,
    m_axi_LOG_BUS_ARSIZE,
    m_axi_LOG_BUS_ARBURST,
    m_axi_LOG_BUS_ARLOCK,
    m_axi_LOG_BUS_ARREGION,
    m_axi_LOG_BUS_ARCACHE,
    m_axi_LOG_BUS_ARPROT,
    m_axi_LOG_BUS_ARQOS,
    m_axi_LOG_BUS_ARVALID,
    m_axi_LOG_BUS_ARREADY,
    m_axi_LOG_BUS_RDATA,
    m_axi_LOG_BUS_RRESP,
    m_axi_LOG_BUS_RLAST,
    m_axi_LOG_BUS_RVALID,
    m_axi_LOG_BUS_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [5:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [5:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWADDR" *) output [31:0]m_axi_A_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWLEN" *) output [7:0]m_axi_A_BUS_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWSIZE" *) output [2:0]m_axi_A_BUS_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWBURST" *) output [1:0]m_axi_A_BUS_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWLOCK" *) output [1:0]m_axi_A_BUS_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWREGION" *) output [3:0]m_axi_A_BUS_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWCACHE" *) output [3:0]m_axi_A_BUS_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWPROT" *) output [2:0]m_axi_A_BUS_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWQOS" *) output [3:0]m_axi_A_BUS_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWVALID" *) output m_axi_A_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS AWREADY" *) input m_axi_A_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS WDATA" *) output [31:0]m_axi_A_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS WSTRB" *) output [3:0]m_axi_A_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS WLAST" *) output m_axi_A_BUS_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS WVALID" *) output m_axi_A_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS WREADY" *) input m_axi_A_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS BRESP" *) input [1:0]m_axi_A_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS BVALID" *) input m_axi_A_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS BREADY" *) output m_axi_A_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARADDR" *) output [31:0]m_axi_A_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARLEN" *) output [7:0]m_axi_A_BUS_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARSIZE" *) output [2:0]m_axi_A_BUS_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARBURST" *) output [1:0]m_axi_A_BUS_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARLOCK" *) output [1:0]m_axi_A_BUS_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARREGION" *) output [3:0]m_axi_A_BUS_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARCACHE" *) output [3:0]m_axi_A_BUS_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARPROT" *) output [2:0]m_axi_A_BUS_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARQOS" *) output [3:0]m_axi_A_BUS_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARVALID" *) output m_axi_A_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS ARREADY" *) input m_axi_A_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS RDATA" *) input [31:0]m_axi_A_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS RRESP" *) input [1:0]m_axi_A_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS RLAST" *) input m_axi_A_BUS_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS RVALID" *) input m_axi_A_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A_BUS RREADY" *) output m_axi_A_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS AWADDR" *) output [31:0]m_axi_LOG_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS AWLEN" *) output [7:0]m_axi_LOG_BUS_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS AWSIZE" *) output [2:0]m_axi_LOG_BUS_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS AWBURST" *) output [1:0]m_axi_LOG_BUS_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS AWLOCK" *) output [1:0]m_axi_LOG_BUS_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS AWREGION" *) output [3:0]m_axi_LOG_BUS_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS AWCACHE" *) output [3:0]m_axi_LOG_BUS_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS AWPROT" *) output [2:0]m_axi_LOG_BUS_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS AWQOS" *) output [3:0]m_axi_LOG_BUS_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS AWVALID" *) output m_axi_LOG_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS AWREADY" *) input m_axi_LOG_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS WDATA" *) output [31:0]m_axi_LOG_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS WSTRB" *) output [3:0]m_axi_LOG_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS WLAST" *) output m_axi_LOG_BUS_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS WVALID" *) output m_axi_LOG_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS WREADY" *) input m_axi_LOG_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS BRESP" *) input [1:0]m_axi_LOG_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS BVALID" *) input m_axi_LOG_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS BREADY" *) output m_axi_LOG_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS ARADDR" *) output [31:0]m_axi_LOG_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS ARLEN" *) output [7:0]m_axi_LOG_BUS_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS ARSIZE" *) output [2:0]m_axi_LOG_BUS_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS ARBURST" *) output [1:0]m_axi_LOG_BUS_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS ARLOCK" *) output [1:0]m_axi_LOG_BUS_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS ARREGION" *) output [3:0]m_axi_LOG_BUS_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS ARCACHE" *) output [3:0]m_axi_LOG_BUS_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS ARPROT" *) output [2:0]m_axi_LOG_BUS_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS ARQOS" *) output [3:0]m_axi_LOG_BUS_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS ARVALID" *) output m_axi_LOG_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS ARREADY" *) input m_axi_LOG_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS RDATA" *) input [31:0]m_axi_LOG_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS RRESP" *) input [1:0]m_axi_LOG_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS RLAST" *) input m_axi_LOG_BUS_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS RVALID" *) input m_axi_LOG_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_LOG_BUS RREADY" *) output m_axi_LOG_BUS_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_A_BUS_ARADDR;
  wire [1:0]m_axi_A_BUS_ARBURST;
  wire [3:0]m_axi_A_BUS_ARCACHE;
  wire [7:0]m_axi_A_BUS_ARLEN;
  wire [1:0]m_axi_A_BUS_ARLOCK;
  wire [2:0]m_axi_A_BUS_ARPROT;
  wire [3:0]m_axi_A_BUS_ARQOS;
  wire m_axi_A_BUS_ARREADY;
  wire [3:0]m_axi_A_BUS_ARREGION;
  wire [2:0]m_axi_A_BUS_ARSIZE;
  wire m_axi_A_BUS_ARVALID;
  wire [31:0]m_axi_A_BUS_AWADDR;
  wire [1:0]m_axi_A_BUS_AWBURST;
  wire [3:0]m_axi_A_BUS_AWCACHE;
  wire [7:0]m_axi_A_BUS_AWLEN;
  wire [1:0]m_axi_A_BUS_AWLOCK;
  wire [2:0]m_axi_A_BUS_AWPROT;
  wire [3:0]m_axi_A_BUS_AWQOS;
  wire m_axi_A_BUS_AWREADY;
  wire [3:0]m_axi_A_BUS_AWREGION;
  wire [2:0]m_axi_A_BUS_AWSIZE;
  wire m_axi_A_BUS_AWVALID;
  wire m_axi_A_BUS_BREADY;
  wire [1:0]m_axi_A_BUS_BRESP;
  wire m_axi_A_BUS_BVALID;
  wire [31:0]m_axi_A_BUS_RDATA;
  wire m_axi_A_BUS_RLAST;
  wire m_axi_A_BUS_RREADY;
  wire [1:0]m_axi_A_BUS_RRESP;
  wire m_axi_A_BUS_RVALID;
  wire [31:0]m_axi_A_BUS_WDATA;
  wire m_axi_A_BUS_WLAST;
  wire m_axi_A_BUS_WREADY;
  wire [3:0]m_axi_A_BUS_WSTRB;
  wire m_axi_A_BUS_WVALID;
  wire [31:0]m_axi_LOG_BUS_ARADDR;
  wire [1:0]m_axi_LOG_BUS_ARBURST;
  wire [3:0]m_axi_LOG_BUS_ARCACHE;
  wire [7:0]m_axi_LOG_BUS_ARLEN;
  wire [1:0]m_axi_LOG_BUS_ARLOCK;
  wire [2:0]m_axi_LOG_BUS_ARPROT;
  wire [3:0]m_axi_LOG_BUS_ARQOS;
  wire m_axi_LOG_BUS_ARREADY;
  wire [3:0]m_axi_LOG_BUS_ARREGION;
  wire [2:0]m_axi_LOG_BUS_ARSIZE;
  wire m_axi_LOG_BUS_ARVALID;
  wire [31:0]m_axi_LOG_BUS_AWADDR;
  wire [1:0]m_axi_LOG_BUS_AWBURST;
  wire [3:0]m_axi_LOG_BUS_AWCACHE;
  wire [7:0]m_axi_LOG_BUS_AWLEN;
  wire [1:0]m_axi_LOG_BUS_AWLOCK;
  wire [2:0]m_axi_LOG_BUS_AWPROT;
  wire [3:0]m_axi_LOG_BUS_AWQOS;
  wire m_axi_LOG_BUS_AWREADY;
  wire [3:0]m_axi_LOG_BUS_AWREGION;
  wire [2:0]m_axi_LOG_BUS_AWSIZE;
  wire m_axi_LOG_BUS_AWVALID;
  wire m_axi_LOG_BUS_BREADY;
  wire [1:0]m_axi_LOG_BUS_BRESP;
  wire m_axi_LOG_BUS_BVALID;
  wire [31:0]m_axi_LOG_BUS_RDATA;
  wire m_axi_LOG_BUS_RLAST;
  wire m_axi_LOG_BUS_RREADY;
  wire [1:0]m_axi_LOG_BUS_RRESP;
  wire m_axi_LOG_BUS_RVALID;
  wire [31:0]m_axi_LOG_BUS_WDATA;
  wire m_axi_LOG_BUS_WLAST;
  wire m_axi_LOG_BUS_WREADY;
  wire [3:0]m_axi_LOG_BUS_WSTRB;
  wire m_axi_LOG_BUS_WVALID;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_A_BUS_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_BUS_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_BUS_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_BUS_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_BUS_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_BUS_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_LOG_BUS_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_LOG_BUS_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_LOG_BUS_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_LOG_BUS_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_LOG_BUS_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_LOG_BUS_WUSER_UNCONNECTED;

  (* C_M_AXI_A_BUS_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_A_BUS_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_BUS_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_BUS_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_BUS_CACHE_VALUE = "3" *) 
  (* C_M_AXI_A_BUS_DATA_WIDTH = "32" *) 
  (* C_M_AXI_A_BUS_ID_WIDTH = "1" *) 
  (* C_M_AXI_A_BUS_PROT_VALUE = "0" *) 
  (* C_M_AXI_A_BUS_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_BUS_USER_VALUE = "0" *) 
  (* C_M_AXI_A_BUS_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_A_BUS_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_LOG_BUS_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_LOG_BUS_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_LOG_BUS_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_LOG_BUS_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_LOG_BUS_CACHE_VALUE = "3" *) 
  (* C_M_AXI_LOG_BUS_DATA_WIDTH = "32" *) 
  (* C_M_AXI_LOG_BUS_ID_WIDTH = "1" *) 
  (* C_M_AXI_LOG_BUS_PROT_VALUE = "0" *) 
  (* C_M_AXI_LOG_BUS_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_LOG_BUS_USER_VALUE = "0" *) 
  (* C_M_AXI_LOG_BUS_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_LOG_BUS_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "61'b0000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "61'b0000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "61'b0000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "61'b0000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "61'b0000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "61'b0000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "61'b0000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "61'b0000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "61'b0000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "61'b0000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "61'b0000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "61'b0000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "61'b0000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "61'b0000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "61'b0000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "61'b0000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "61'b0000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "61'b0000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "61'b0000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "61'b0000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "61'b0000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "61'b0000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "61'b0000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "61'b0000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "61'b0000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "61'b0000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "61'b0000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "61'b0000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "61'b0000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "61'b0000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "61'b0000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "61'b0000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "61'b0000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "61'b0000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "61'b0000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "61'b0000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "61'b0000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "61'b0000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "61'b0000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "61'b0000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "61'b0000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "61'b0000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "61'b0000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "61'b0000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "61'b0000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "61'b0000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "61'b0000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "61'b0000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "61'b0000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "61'b0000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "61'b0000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "61'b0000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "61'b0000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "61'b0001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "61'b0010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "61'b0000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "61'b0100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "61'b1000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "61'b0000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "61'b0000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "61'b0000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_const_int64_8 = "8" *) 
  (* ap_const_lv16_0 = "16'b0000000000000000" *) 
  (* ap_const_lv16_1 = "16'b0000000000000001" *) 
  (* ap_const_lv16_10 = "16'b0000000000010000" *) 
  (* ap_const_lv16_11 = "16'b0000000000010001" *) 
  (* ap_const_lv16_12 = "16'b0000000000010010" *) 
  (* ap_const_lv16_13 = "16'b0000000000010011" *) 
  (* ap_const_lv16_14 = "16'b0000000000010100" *) 
  (* ap_const_lv16_15 = "16'b0000000000010101" *) 
  (* ap_const_lv16_16 = "16'b0000000000010110" *) 
  (* ap_const_lv16_17 = "16'b0000000000010111" *) 
  (* ap_const_lv16_18 = "16'b0000000000011000" *) 
  (* ap_const_lv16_19 = "16'b0000000000011001" *) 
  (* ap_const_lv16_1A = "16'b0000000000011010" *) 
  (* ap_const_lv16_1B = "16'b0000000000011011" *) 
  (* ap_const_lv16_1C = "16'b0000000000011100" *) 
  (* ap_const_lv16_1D = "16'b0000000000011101" *) 
  (* ap_const_lv16_1E = "16'b0000000000011110" *) 
  (* ap_const_lv16_1F = "16'b0000000000011111" *) 
  (* ap_const_lv16_2 = "16'b0000000000000010" *) 
  (* ap_const_lv16_20 = "16'b0000000000100000" *) 
  (* ap_const_lv16_21 = "16'b0000000000100001" *) 
  (* ap_const_lv16_22 = "16'b0000000000100010" *) 
  (* ap_const_lv16_23 = "16'b0000000000100011" *) 
  (* ap_const_lv16_24 = "16'b0000000000100100" *) 
  (* ap_const_lv16_25 = "16'b0000000000100101" *) 
  (* ap_const_lv16_26 = "16'b0000000000100110" *) 
  (* ap_const_lv16_27 = "16'b0000000000100111" *) 
  (* ap_const_lv16_28 = "16'b0000000000101000" *) 
  (* ap_const_lv16_29 = "16'b0000000000101001" *) 
  (* ap_const_lv16_2A = "16'b0000000000101010" *) 
  (* ap_const_lv16_2B = "16'b0000000000101011" *) 
  (* ap_const_lv16_2C = "16'b0000000000101100" *) 
  (* ap_const_lv16_2D = "16'b0000000000101101" *) 
  (* ap_const_lv16_2E = "16'b0000000000101110" *) 
  (* ap_const_lv16_2F = "16'b0000000000101111" *) 
  (* ap_const_lv16_3 = "16'b0000000000000011" *) 
  (* ap_const_lv16_30 = "16'b0000000000110000" *) 
  (* ap_const_lv16_31 = "16'b0000000000110001" *) 
  (* ap_const_lv16_32 = "16'b0000000000110010" *) 
  (* ap_const_lv16_4 = "16'b0000000000000100" *) 
  (* ap_const_lv16_5 = "16'b0000000000000101" *) 
  (* ap_const_lv16_6 = "16'b0000000000000110" *) 
  (* ap_const_lv16_7 = "16'b0000000000000111" *) 
  (* ap_const_lv16_8 = "16'b0000000000001000" *) 
  (* ap_const_lv16_9 = "16'b0000000000001001" *) 
  (* ap_const_lv16_A = "16'b0000000000001010" *) 
  (* ap_const_lv16_B = "16'b0000000000001011" *) 
  (* ap_const_lv16_C = "16'b0000000000001100" *) 
  (* ap_const_lv16_D = "16'b0000000000001101" *) 
  (* ap_const_lv16_E = "16'b0000000000001110" *) 
  (* ap_const_lv16_F = "16'b0000000000001111" *) 
  (* ap_const_lv16_FA00 = "16'b1111101000000000" *) 
  (* ap_const_lv2_0 = "2'b00" *) 
  (* ap_const_lv32_0 = "0" *) 
  (* ap_const_lv32_1 = "1" *) 
  (* ap_const_lv32_10 = "16" *) 
  (* ap_const_lv32_11 = "17" *) 
  (* ap_const_lv32_12 = "18" *) 
  (* ap_const_lv32_13 = "19" *) 
  (* ap_const_lv32_14 = "20" *) 
  (* ap_const_lv32_15 = "21" *) 
  (* ap_const_lv32_16 = "22" *) 
  (* ap_const_lv32_17 = "23" *) 
  (* ap_const_lv32_18 = "24" *) 
  (* ap_const_lv32_19 = "25" *) 
  (* ap_const_lv32_1A = "26" *) 
  (* ap_const_lv32_1B = "27" *) 
  (* ap_const_lv32_1C = "28" *) 
  (* ap_const_lv32_1D = "29" *) 
  (* ap_const_lv32_1E = "30" *) 
  (* ap_const_lv32_1F = "31" *) 
  (* ap_const_lv32_2 = "2" *) 
  (* ap_const_lv32_20 = "32" *) 
  (* ap_const_lv32_21 = "33" *) 
  (* ap_const_lv32_22 = "34" *) 
  (* ap_const_lv32_23 = "35" *) 
  (* ap_const_lv32_24 = "36" *) 
  (* ap_const_lv32_25 = "37" *) 
  (* ap_const_lv32_26 = "38" *) 
  (* ap_const_lv32_27 = "39" *) 
  (* ap_const_lv32_28 = "40" *) 
  (* ap_const_lv32_29 = "41" *) 
  (* ap_const_lv32_2A = "42" *) 
  (* ap_const_lv32_2B = "43" *) 
  (* ap_const_lv32_2C = "44" *) 
  (* ap_const_lv32_2D = "45" *) 
  (* ap_const_lv32_2E = "46" *) 
  (* ap_const_lv32_2F = "47" *) 
  (* ap_const_lv32_3 = "3" *) 
  (* ap_const_lv32_30 = "48" *) 
  (* ap_const_lv32_31 = "49" *) 
  (* ap_const_lv32_32 = "50" *) 
  (* ap_const_lv32_33 = "51" *) 
  (* ap_const_lv32_34 = "52" *) 
  (* ap_const_lv32_35 = "53" *) 
  (* ap_const_lv32_36 = "54" *) 
  (* ap_const_lv32_37 = "55" *) 
  (* ap_const_lv32_38 = "56" *) 
  (* ap_const_lv32_39 = "57" *) 
  (* ap_const_lv32_3A = "58" *) 
  (* ap_const_lv32_3B = "59" *) 
  (* ap_const_lv32_3C = "60" *) 
  (* ap_const_lv32_4 = "4" *) 
  (* ap_const_lv32_5 = "5" *) 
  (* ap_const_lv32_6 = "6" *) 
  (* ap_const_lv32_7 = "7" *) 
  (* ap_const_lv32_8 = "8" *) 
  (* ap_const_lv32_9 = "9" *) 
  (* ap_const_lv32_A = "10" *) 
  (* ap_const_lv32_B = "11" *) 
  (* ap_const_lv32_C = "12" *) 
  (* ap_const_lv32_D = "13" *) 
  (* ap_const_lv32_E = "14" *) 
  (* ap_const_lv32_F = "15" *) 
  (* ap_const_lv3_0 = "3'b000" *) 
  (* ap_const_lv4_0 = "4'b0000" *) 
  (* ap_const_lv4_F = "4'b1111" *) 
  design_1_fetch_readalloc_0_1_fetch_readalloc inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_A_BUS_ARADDR(m_axi_A_BUS_ARADDR),
        .m_axi_A_BUS_ARBURST(m_axi_A_BUS_ARBURST),
        .m_axi_A_BUS_ARCACHE(m_axi_A_BUS_ARCACHE),
        .m_axi_A_BUS_ARID(NLW_inst_m_axi_A_BUS_ARID_UNCONNECTED[0]),
        .m_axi_A_BUS_ARLEN(m_axi_A_BUS_ARLEN),
        .m_axi_A_BUS_ARLOCK(m_axi_A_BUS_ARLOCK),
        .m_axi_A_BUS_ARPROT(m_axi_A_BUS_ARPROT),
        .m_axi_A_BUS_ARQOS(m_axi_A_BUS_ARQOS),
        .m_axi_A_BUS_ARREADY(m_axi_A_BUS_ARREADY),
        .m_axi_A_BUS_ARREGION(m_axi_A_BUS_ARREGION),
        .m_axi_A_BUS_ARSIZE(m_axi_A_BUS_ARSIZE),
        .m_axi_A_BUS_ARUSER(NLW_inst_m_axi_A_BUS_ARUSER_UNCONNECTED[0]),
        .m_axi_A_BUS_ARVALID(m_axi_A_BUS_ARVALID),
        .m_axi_A_BUS_AWADDR(m_axi_A_BUS_AWADDR),
        .m_axi_A_BUS_AWBURST(m_axi_A_BUS_AWBURST),
        .m_axi_A_BUS_AWCACHE(m_axi_A_BUS_AWCACHE),
        .m_axi_A_BUS_AWID(NLW_inst_m_axi_A_BUS_AWID_UNCONNECTED[0]),
        .m_axi_A_BUS_AWLEN(m_axi_A_BUS_AWLEN),
        .m_axi_A_BUS_AWLOCK(m_axi_A_BUS_AWLOCK),
        .m_axi_A_BUS_AWPROT(m_axi_A_BUS_AWPROT),
        .m_axi_A_BUS_AWQOS(m_axi_A_BUS_AWQOS),
        .m_axi_A_BUS_AWREADY(m_axi_A_BUS_AWREADY),
        .m_axi_A_BUS_AWREGION(m_axi_A_BUS_AWREGION),
        .m_axi_A_BUS_AWSIZE(m_axi_A_BUS_AWSIZE),
        .m_axi_A_BUS_AWUSER(NLW_inst_m_axi_A_BUS_AWUSER_UNCONNECTED[0]),
        .m_axi_A_BUS_AWVALID(m_axi_A_BUS_AWVALID),
        .m_axi_A_BUS_BID(1'b0),
        .m_axi_A_BUS_BREADY(m_axi_A_BUS_BREADY),
        .m_axi_A_BUS_BRESP(m_axi_A_BUS_BRESP),
        .m_axi_A_BUS_BUSER(1'b0),
        .m_axi_A_BUS_BVALID(m_axi_A_BUS_BVALID),
        .m_axi_A_BUS_RDATA(m_axi_A_BUS_RDATA),
        .m_axi_A_BUS_RID(1'b0),
        .m_axi_A_BUS_RLAST(m_axi_A_BUS_RLAST),
        .m_axi_A_BUS_RREADY(m_axi_A_BUS_RREADY),
        .m_axi_A_BUS_RRESP(m_axi_A_BUS_RRESP),
        .m_axi_A_BUS_RUSER(1'b0),
        .m_axi_A_BUS_RVALID(m_axi_A_BUS_RVALID),
        .m_axi_A_BUS_WDATA(m_axi_A_BUS_WDATA),
        .m_axi_A_BUS_WID(NLW_inst_m_axi_A_BUS_WID_UNCONNECTED[0]),
        .m_axi_A_BUS_WLAST(m_axi_A_BUS_WLAST),
        .m_axi_A_BUS_WREADY(m_axi_A_BUS_WREADY),
        .m_axi_A_BUS_WSTRB(m_axi_A_BUS_WSTRB),
        .m_axi_A_BUS_WUSER(NLW_inst_m_axi_A_BUS_WUSER_UNCONNECTED[0]),
        .m_axi_A_BUS_WVALID(m_axi_A_BUS_WVALID),
        .m_axi_LOG_BUS_ARADDR(m_axi_LOG_BUS_ARADDR),
        .m_axi_LOG_BUS_ARBURST(m_axi_LOG_BUS_ARBURST),
        .m_axi_LOG_BUS_ARCACHE(m_axi_LOG_BUS_ARCACHE),
        .m_axi_LOG_BUS_ARID(NLW_inst_m_axi_LOG_BUS_ARID_UNCONNECTED[0]),
        .m_axi_LOG_BUS_ARLEN(m_axi_LOG_BUS_ARLEN),
        .m_axi_LOG_BUS_ARLOCK(m_axi_LOG_BUS_ARLOCK),
        .m_axi_LOG_BUS_ARPROT(m_axi_LOG_BUS_ARPROT),
        .m_axi_LOG_BUS_ARQOS(m_axi_LOG_BUS_ARQOS),
        .m_axi_LOG_BUS_ARREADY(m_axi_LOG_BUS_ARREADY),
        .m_axi_LOG_BUS_ARREGION(m_axi_LOG_BUS_ARREGION),
        .m_axi_LOG_BUS_ARSIZE(m_axi_LOG_BUS_ARSIZE),
        .m_axi_LOG_BUS_ARUSER(NLW_inst_m_axi_LOG_BUS_ARUSER_UNCONNECTED[0]),
        .m_axi_LOG_BUS_ARVALID(m_axi_LOG_BUS_ARVALID),
        .m_axi_LOG_BUS_AWADDR(m_axi_LOG_BUS_AWADDR),
        .m_axi_LOG_BUS_AWBURST(m_axi_LOG_BUS_AWBURST),
        .m_axi_LOG_BUS_AWCACHE(m_axi_LOG_BUS_AWCACHE),
        .m_axi_LOG_BUS_AWID(NLW_inst_m_axi_LOG_BUS_AWID_UNCONNECTED[0]),
        .m_axi_LOG_BUS_AWLEN(m_axi_LOG_BUS_AWLEN),
        .m_axi_LOG_BUS_AWLOCK(m_axi_LOG_BUS_AWLOCK),
        .m_axi_LOG_BUS_AWPROT(m_axi_LOG_BUS_AWPROT),
        .m_axi_LOG_BUS_AWQOS(m_axi_LOG_BUS_AWQOS),
        .m_axi_LOG_BUS_AWREADY(m_axi_LOG_BUS_AWREADY),
        .m_axi_LOG_BUS_AWREGION(m_axi_LOG_BUS_AWREGION),
        .m_axi_LOG_BUS_AWSIZE(m_axi_LOG_BUS_AWSIZE),
        .m_axi_LOG_BUS_AWUSER(NLW_inst_m_axi_LOG_BUS_AWUSER_UNCONNECTED[0]),
        .m_axi_LOG_BUS_AWVALID(m_axi_LOG_BUS_AWVALID),
        .m_axi_LOG_BUS_BID(1'b0),
        .m_axi_LOG_BUS_BREADY(m_axi_LOG_BUS_BREADY),
        .m_axi_LOG_BUS_BRESP(m_axi_LOG_BUS_BRESP),
        .m_axi_LOG_BUS_BUSER(1'b0),
        .m_axi_LOG_BUS_BVALID(m_axi_LOG_BUS_BVALID),
        .m_axi_LOG_BUS_RDATA(m_axi_LOG_BUS_RDATA),
        .m_axi_LOG_BUS_RID(1'b0),
        .m_axi_LOG_BUS_RLAST(m_axi_LOG_BUS_RLAST),
        .m_axi_LOG_BUS_RREADY(m_axi_LOG_BUS_RREADY),
        .m_axi_LOG_BUS_RRESP(m_axi_LOG_BUS_RRESP),
        .m_axi_LOG_BUS_RUSER(1'b0),
        .m_axi_LOG_BUS_RVALID(m_axi_LOG_BUS_RVALID),
        .m_axi_LOG_BUS_WDATA(m_axi_LOG_BUS_WDATA),
        .m_axi_LOG_BUS_WID(NLW_inst_m_axi_LOG_BUS_WID_UNCONNECTED[0]),
        .m_axi_LOG_BUS_WLAST(m_axi_LOG_BUS_WLAST),
        .m_axi_LOG_BUS_WREADY(m_axi_LOG_BUS_WREADY),
        .m_axi_LOG_BUS_WSTRB(m_axi_LOG_BUS_WSTRB),
        .m_axi_LOG_BUS_WUSER(NLW_inst_m_axi_LOG_BUS_WUSER_UNCONNECTED[0]),
        .m_axi_LOG_BUS_WVALID(m_axi_LOG_BUS_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* C_M_AXI_A_BUS_ADDR_WIDTH = "32" *) (* C_M_AXI_A_BUS_ARUSER_WIDTH = "1" *) (* C_M_AXI_A_BUS_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_A_BUS_BUSER_WIDTH = "1" *) (* C_M_AXI_A_BUS_CACHE_VALUE = "3" *) (* C_M_AXI_A_BUS_DATA_WIDTH = "32" *) 
(* C_M_AXI_A_BUS_ID_WIDTH = "1" *) (* C_M_AXI_A_BUS_PROT_VALUE = "0" *) (* C_M_AXI_A_BUS_RUSER_WIDTH = "1" *) 
(* C_M_AXI_A_BUS_USER_VALUE = "0" *) (* C_M_AXI_A_BUS_WSTRB_WIDTH = "4" *) (* C_M_AXI_A_BUS_WUSER_WIDTH = "1" *) 
(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_LOG_BUS_ADDR_WIDTH = "32" *) (* C_M_AXI_LOG_BUS_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_LOG_BUS_AWUSER_WIDTH = "1" *) (* C_M_AXI_LOG_BUS_BUSER_WIDTH = "1" *) (* C_M_AXI_LOG_BUS_CACHE_VALUE = "3" *) 
(* C_M_AXI_LOG_BUS_DATA_WIDTH = "32" *) (* C_M_AXI_LOG_BUS_ID_WIDTH = "1" *) (* C_M_AXI_LOG_BUS_PROT_VALUE = "0" *) 
(* C_M_AXI_LOG_BUS_RUSER_WIDTH = "1" *) (* C_M_AXI_LOG_BUS_USER_VALUE = "0" *) (* C_M_AXI_LOG_BUS_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_LOG_BUS_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "6" *) 
(* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "fetch_readalloc" *) (* ap_ST_fsm_state1 = "61'b0000000000000000000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "61'b0000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "61'b0000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "61'b0000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "61'b0000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "61'b0000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "61'b0000000000000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "61'b0000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "61'b0000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "61'b0000000000000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "61'b0000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "61'b0000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "61'b0000000000000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "61'b0000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "61'b0000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "61'b0000000000000000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "61'b0000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "61'b0000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "61'b0000000000000000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "61'b0000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "61'b0000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "61'b0000000000000000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "61'b0000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "61'b0000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "61'b0000000000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "61'b0000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "61'b0000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "61'b0000000000000000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "61'b0000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "61'b0000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "61'b0000000000000000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "61'b0000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "61'b0000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "61'b0000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "61'b0000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "61'b0000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "61'b0000000000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "61'b0000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "61'b0000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "61'b0000000000000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "61'b0000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "61'b0000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "61'b0000000000000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state49 = "61'b0000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "61'b0000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "61'b0000000000010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state51 = "61'b0000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "61'b0000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "61'b0000000010000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state54 = "61'b0000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "61'b0000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "61'b0000010000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state57 = "61'b0000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "61'b0001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "61'b0010000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "61'b0000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "61'b0100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "61'b1000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state7 = "61'b0000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "61'b0000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "61'b0000000000000000000000000000000000000000000000000000100000000" *) 
(* ap_const_int64_8 = "8" *) (* ap_const_lv16_0 = "16'b0000000000000000" *) (* ap_const_lv16_1 = "16'b0000000000000001" *) 
(* ap_const_lv16_10 = "16'b0000000000010000" *) (* ap_const_lv16_11 = "16'b0000000000010001" *) (* ap_const_lv16_12 = "16'b0000000000010010" *) 
(* ap_const_lv16_13 = "16'b0000000000010011" *) (* ap_const_lv16_14 = "16'b0000000000010100" *) (* ap_const_lv16_15 = "16'b0000000000010101" *) 
(* ap_const_lv16_16 = "16'b0000000000010110" *) (* ap_const_lv16_17 = "16'b0000000000010111" *) (* ap_const_lv16_18 = "16'b0000000000011000" *) 
(* ap_const_lv16_19 = "16'b0000000000011001" *) (* ap_const_lv16_1A = "16'b0000000000011010" *) (* ap_const_lv16_1B = "16'b0000000000011011" *) 
(* ap_const_lv16_1C = "16'b0000000000011100" *) (* ap_const_lv16_1D = "16'b0000000000011101" *) (* ap_const_lv16_1E = "16'b0000000000011110" *) 
(* ap_const_lv16_1F = "16'b0000000000011111" *) (* ap_const_lv16_2 = "16'b0000000000000010" *) (* ap_const_lv16_20 = "16'b0000000000100000" *) 
(* ap_const_lv16_21 = "16'b0000000000100001" *) (* ap_const_lv16_22 = "16'b0000000000100010" *) (* ap_const_lv16_23 = "16'b0000000000100011" *) 
(* ap_const_lv16_24 = "16'b0000000000100100" *) (* ap_const_lv16_25 = "16'b0000000000100101" *) (* ap_const_lv16_26 = "16'b0000000000100110" *) 
(* ap_const_lv16_27 = "16'b0000000000100111" *) (* ap_const_lv16_28 = "16'b0000000000101000" *) (* ap_const_lv16_29 = "16'b0000000000101001" *) 
(* ap_const_lv16_2A = "16'b0000000000101010" *) (* ap_const_lv16_2B = "16'b0000000000101011" *) (* ap_const_lv16_2C = "16'b0000000000101100" *) 
(* ap_const_lv16_2D = "16'b0000000000101101" *) (* ap_const_lv16_2E = "16'b0000000000101110" *) (* ap_const_lv16_2F = "16'b0000000000101111" *) 
(* ap_const_lv16_3 = "16'b0000000000000011" *) (* ap_const_lv16_30 = "16'b0000000000110000" *) (* ap_const_lv16_31 = "16'b0000000000110001" *) 
(* ap_const_lv16_32 = "16'b0000000000110010" *) (* ap_const_lv16_4 = "16'b0000000000000100" *) (* ap_const_lv16_5 = "16'b0000000000000101" *) 
(* ap_const_lv16_6 = "16'b0000000000000110" *) (* ap_const_lv16_7 = "16'b0000000000000111" *) (* ap_const_lv16_8 = "16'b0000000000001000" *) 
(* ap_const_lv16_9 = "16'b0000000000001001" *) (* ap_const_lv16_A = "16'b0000000000001010" *) (* ap_const_lv16_B = "16'b0000000000001011" *) 
(* ap_const_lv16_C = "16'b0000000000001100" *) (* ap_const_lv16_D = "16'b0000000000001101" *) (* ap_const_lv16_E = "16'b0000000000001110" *) 
(* ap_const_lv16_F = "16'b0000000000001111" *) (* ap_const_lv16_FA00 = "16'b1111101000000000" *) (* ap_const_lv2_0 = "2'b00" *) 
(* ap_const_lv32_0 = "0" *) (* ap_const_lv32_1 = "1" *) (* ap_const_lv32_10 = "16" *) 
(* ap_const_lv32_11 = "17" *) (* ap_const_lv32_12 = "18" *) (* ap_const_lv32_13 = "19" *) 
(* ap_const_lv32_14 = "20" *) (* ap_const_lv32_15 = "21" *) (* ap_const_lv32_16 = "22" *) 
(* ap_const_lv32_17 = "23" *) (* ap_const_lv32_18 = "24" *) (* ap_const_lv32_19 = "25" *) 
(* ap_const_lv32_1A = "26" *) (* ap_const_lv32_1B = "27" *) (* ap_const_lv32_1C = "28" *) 
(* ap_const_lv32_1D = "29" *) (* ap_const_lv32_1E = "30" *) (* ap_const_lv32_1F = "31" *) 
(* ap_const_lv32_2 = "2" *) (* ap_const_lv32_20 = "32" *) (* ap_const_lv32_21 = "33" *) 
(* ap_const_lv32_22 = "34" *) (* ap_const_lv32_23 = "35" *) (* ap_const_lv32_24 = "36" *) 
(* ap_const_lv32_25 = "37" *) (* ap_const_lv32_26 = "38" *) (* ap_const_lv32_27 = "39" *) 
(* ap_const_lv32_28 = "40" *) (* ap_const_lv32_29 = "41" *) (* ap_const_lv32_2A = "42" *) 
(* ap_const_lv32_2B = "43" *) (* ap_const_lv32_2C = "44" *) (* ap_const_lv32_2D = "45" *) 
(* ap_const_lv32_2E = "46" *) (* ap_const_lv32_2F = "47" *) (* ap_const_lv32_3 = "3" *) 
(* ap_const_lv32_30 = "48" *) (* ap_const_lv32_31 = "49" *) (* ap_const_lv32_32 = "50" *) 
(* ap_const_lv32_33 = "51" *) (* ap_const_lv32_34 = "52" *) (* ap_const_lv32_35 = "53" *) 
(* ap_const_lv32_36 = "54" *) (* ap_const_lv32_37 = "55" *) (* ap_const_lv32_38 = "56" *) 
(* ap_const_lv32_39 = "57" *) (* ap_const_lv32_3A = "58" *) (* ap_const_lv32_3B = "59" *) 
(* ap_const_lv32_3C = "60" *) (* ap_const_lv32_4 = "4" *) (* ap_const_lv32_5 = "5" *) 
(* ap_const_lv32_6 = "6" *) (* ap_const_lv32_7 = "7" *) (* ap_const_lv32_8 = "8" *) 
(* ap_const_lv32_9 = "9" *) (* ap_const_lv32_A = "10" *) (* ap_const_lv32_B = "11" *) 
(* ap_const_lv32_C = "12" *) (* ap_const_lv32_D = "13" *) (* ap_const_lv32_E = "14" *) 
(* ap_const_lv32_F = "15" *) (* ap_const_lv3_0 = "3'b000" *) (* ap_const_lv4_0 = "4'b0000" *) 
(* ap_const_lv4_F = "4'b1111" *) (* hls_module = "yes" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc
   (ap_clk,
    ap_rst_n,
    m_axi_A_BUS_AWVALID,
    m_axi_A_BUS_AWREADY,
    m_axi_A_BUS_AWADDR,
    m_axi_A_BUS_AWID,
    m_axi_A_BUS_AWLEN,
    m_axi_A_BUS_AWSIZE,
    m_axi_A_BUS_AWBURST,
    m_axi_A_BUS_AWLOCK,
    m_axi_A_BUS_AWCACHE,
    m_axi_A_BUS_AWPROT,
    m_axi_A_BUS_AWQOS,
    m_axi_A_BUS_AWREGION,
    m_axi_A_BUS_AWUSER,
    m_axi_A_BUS_WVALID,
    m_axi_A_BUS_WREADY,
    m_axi_A_BUS_WDATA,
    m_axi_A_BUS_WSTRB,
    m_axi_A_BUS_WLAST,
    m_axi_A_BUS_WID,
    m_axi_A_BUS_WUSER,
    m_axi_A_BUS_ARVALID,
    m_axi_A_BUS_ARREADY,
    m_axi_A_BUS_ARADDR,
    m_axi_A_BUS_ARID,
    m_axi_A_BUS_ARLEN,
    m_axi_A_BUS_ARSIZE,
    m_axi_A_BUS_ARBURST,
    m_axi_A_BUS_ARLOCK,
    m_axi_A_BUS_ARCACHE,
    m_axi_A_BUS_ARPROT,
    m_axi_A_BUS_ARQOS,
    m_axi_A_BUS_ARREGION,
    m_axi_A_BUS_ARUSER,
    m_axi_A_BUS_RVALID,
    m_axi_A_BUS_RREADY,
    m_axi_A_BUS_RDATA,
    m_axi_A_BUS_RLAST,
    m_axi_A_BUS_RID,
    m_axi_A_BUS_RUSER,
    m_axi_A_BUS_RRESP,
    m_axi_A_BUS_BVALID,
    m_axi_A_BUS_BREADY,
    m_axi_A_BUS_BRESP,
    m_axi_A_BUS_BID,
    m_axi_A_BUS_BUSER,
    m_axi_LOG_BUS_AWVALID,
    m_axi_LOG_BUS_AWREADY,
    m_axi_LOG_BUS_AWADDR,
    m_axi_LOG_BUS_AWID,
    m_axi_LOG_BUS_AWLEN,
    m_axi_LOG_BUS_AWSIZE,
    m_axi_LOG_BUS_AWBURST,
    m_axi_LOG_BUS_AWLOCK,
    m_axi_LOG_BUS_AWCACHE,
    m_axi_LOG_BUS_AWPROT,
    m_axi_LOG_BUS_AWQOS,
    m_axi_LOG_BUS_AWREGION,
    m_axi_LOG_BUS_AWUSER,
    m_axi_LOG_BUS_WVALID,
    m_axi_LOG_BUS_WREADY,
    m_axi_LOG_BUS_WDATA,
    m_axi_LOG_BUS_WSTRB,
    m_axi_LOG_BUS_WLAST,
    m_axi_LOG_BUS_WID,
    m_axi_LOG_BUS_WUSER,
    m_axi_LOG_BUS_ARVALID,
    m_axi_LOG_BUS_ARREADY,
    m_axi_LOG_BUS_ARADDR,
    m_axi_LOG_BUS_ARID,
    m_axi_LOG_BUS_ARLEN,
    m_axi_LOG_BUS_ARSIZE,
    m_axi_LOG_BUS_ARBURST,
    m_axi_LOG_BUS_ARLOCK,
    m_axi_LOG_BUS_ARCACHE,
    m_axi_LOG_BUS_ARPROT,
    m_axi_LOG_BUS_ARQOS,
    m_axi_LOG_BUS_ARREGION,
    m_axi_LOG_BUS_ARUSER,
    m_axi_LOG_BUS_RVALID,
    m_axi_LOG_BUS_RREADY,
    m_axi_LOG_BUS_RDATA,
    m_axi_LOG_BUS_RLAST,
    m_axi_LOG_BUS_RID,
    m_axi_LOG_BUS_RUSER,
    m_axi_LOG_BUS_RRESP,
    m_axi_LOG_BUS_BVALID,
    m_axi_LOG_BUS_BREADY,
    m_axi_LOG_BUS_BRESP,
    m_axi_LOG_BUS_BID,
    m_axi_LOG_BUS_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_A_BUS_AWVALID;
  input m_axi_A_BUS_AWREADY;
  output [31:0]m_axi_A_BUS_AWADDR;
  output [0:0]m_axi_A_BUS_AWID;
  output [7:0]m_axi_A_BUS_AWLEN;
  output [2:0]m_axi_A_BUS_AWSIZE;
  output [1:0]m_axi_A_BUS_AWBURST;
  output [1:0]m_axi_A_BUS_AWLOCK;
  output [3:0]m_axi_A_BUS_AWCACHE;
  output [2:0]m_axi_A_BUS_AWPROT;
  output [3:0]m_axi_A_BUS_AWQOS;
  output [3:0]m_axi_A_BUS_AWREGION;
  output [0:0]m_axi_A_BUS_AWUSER;
  output m_axi_A_BUS_WVALID;
  input m_axi_A_BUS_WREADY;
  output [31:0]m_axi_A_BUS_WDATA;
  output [3:0]m_axi_A_BUS_WSTRB;
  output m_axi_A_BUS_WLAST;
  output [0:0]m_axi_A_BUS_WID;
  output [0:0]m_axi_A_BUS_WUSER;
  output m_axi_A_BUS_ARVALID;
  input m_axi_A_BUS_ARREADY;
  output [31:0]m_axi_A_BUS_ARADDR;
  output [0:0]m_axi_A_BUS_ARID;
  output [7:0]m_axi_A_BUS_ARLEN;
  output [2:0]m_axi_A_BUS_ARSIZE;
  output [1:0]m_axi_A_BUS_ARBURST;
  output [1:0]m_axi_A_BUS_ARLOCK;
  output [3:0]m_axi_A_BUS_ARCACHE;
  output [2:0]m_axi_A_BUS_ARPROT;
  output [3:0]m_axi_A_BUS_ARQOS;
  output [3:0]m_axi_A_BUS_ARREGION;
  output [0:0]m_axi_A_BUS_ARUSER;
  input m_axi_A_BUS_RVALID;
  output m_axi_A_BUS_RREADY;
  input [31:0]m_axi_A_BUS_RDATA;
  input m_axi_A_BUS_RLAST;
  input [0:0]m_axi_A_BUS_RID;
  input [0:0]m_axi_A_BUS_RUSER;
  input [1:0]m_axi_A_BUS_RRESP;
  input m_axi_A_BUS_BVALID;
  output m_axi_A_BUS_BREADY;
  input [1:0]m_axi_A_BUS_BRESP;
  input [0:0]m_axi_A_BUS_BID;
  input [0:0]m_axi_A_BUS_BUSER;
  output m_axi_LOG_BUS_AWVALID;
  input m_axi_LOG_BUS_AWREADY;
  output [31:0]m_axi_LOG_BUS_AWADDR;
  output [0:0]m_axi_LOG_BUS_AWID;
  output [7:0]m_axi_LOG_BUS_AWLEN;
  output [2:0]m_axi_LOG_BUS_AWSIZE;
  output [1:0]m_axi_LOG_BUS_AWBURST;
  output [1:0]m_axi_LOG_BUS_AWLOCK;
  output [3:0]m_axi_LOG_BUS_AWCACHE;
  output [2:0]m_axi_LOG_BUS_AWPROT;
  output [3:0]m_axi_LOG_BUS_AWQOS;
  output [3:0]m_axi_LOG_BUS_AWREGION;
  output [0:0]m_axi_LOG_BUS_AWUSER;
  output m_axi_LOG_BUS_WVALID;
  input m_axi_LOG_BUS_WREADY;
  output [31:0]m_axi_LOG_BUS_WDATA;
  output [3:0]m_axi_LOG_BUS_WSTRB;
  output m_axi_LOG_BUS_WLAST;
  output [0:0]m_axi_LOG_BUS_WID;
  output [0:0]m_axi_LOG_BUS_WUSER;
  output m_axi_LOG_BUS_ARVALID;
  input m_axi_LOG_BUS_ARREADY;
  output [31:0]m_axi_LOG_BUS_ARADDR;
  output [0:0]m_axi_LOG_BUS_ARID;
  output [7:0]m_axi_LOG_BUS_ARLEN;
  output [2:0]m_axi_LOG_BUS_ARSIZE;
  output [1:0]m_axi_LOG_BUS_ARBURST;
  output [1:0]m_axi_LOG_BUS_ARLOCK;
  output [3:0]m_axi_LOG_BUS_ARCACHE;
  output [2:0]m_axi_LOG_BUS_ARPROT;
  output [3:0]m_axi_LOG_BUS_ARQOS;
  output [3:0]m_axi_LOG_BUS_ARREGION;
  output [0:0]m_axi_LOG_BUS_ARUSER;
  input m_axi_LOG_BUS_RVALID;
  output m_axi_LOG_BUS_RREADY;
  input [31:0]m_axi_LOG_BUS_RDATA;
  input m_axi_LOG_BUS_RLAST;
  input [0:0]m_axi_LOG_BUS_RID;
  input [0:0]m_axi_LOG_BUS_RUSER;
  input [1:0]m_axi_LOG_BUS_RRESP;
  input m_axi_LOG_BUS_BVALID;
  output m_axi_LOG_BUS_BREADY;
  input [1:0]m_axi_LOG_BUS_BRESP;
  input [0:0]m_axi_LOG_BUS_BID;
  input [0:0]m_axi_LOG_BUS_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [5:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [5:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire A_BUS_ARADDR1;
  wire A_BUS_ARREADY;
  wire [31:0]A_BUS_RDATA;
  wire LOG_BUS_WREADY;
  wire [29:0]LOG_BUS_addr_reg_1639;
  wire [31:2]a;
  wire [29:0]a2_sum10_fu_639_p2;
  wire [29:0]a2_sum10_reg_1817;
  wire \a2_sum10_reg_1817[11]_i_10_n_2 ;
  wire \a2_sum10_reg_1817[11]_i_3_n_2 ;
  wire \a2_sum10_reg_1817[11]_i_4_n_2 ;
  wire \a2_sum10_reg_1817[11]_i_5_n_2 ;
  wire \a2_sum10_reg_1817[11]_i_6_n_2 ;
  wire \a2_sum10_reg_1817[11]_i_7_n_2 ;
  wire \a2_sum10_reg_1817[11]_i_8_n_2 ;
  wire \a2_sum10_reg_1817[11]_i_9_n_2 ;
  wire \a2_sum10_reg_1817[15]_i_10_n_2 ;
  wire \a2_sum10_reg_1817[15]_i_3_n_2 ;
  wire \a2_sum10_reg_1817[15]_i_4_n_2 ;
  wire \a2_sum10_reg_1817[15]_i_5_n_2 ;
  wire \a2_sum10_reg_1817[15]_i_6_n_2 ;
  wire \a2_sum10_reg_1817[15]_i_7_n_2 ;
  wire \a2_sum10_reg_1817[15]_i_8_n_2 ;
  wire \a2_sum10_reg_1817[15]_i_9_n_2 ;
  wire \a2_sum10_reg_1817[19]_i_2_n_2 ;
  wire \a2_sum10_reg_1817[19]_i_3_n_2 ;
  wire \a2_sum10_reg_1817[19]_i_4_n_2 ;
  wire \a2_sum10_reg_1817[19]_i_5_n_2 ;
  wire \a2_sum10_reg_1817[23]_i_2_n_2 ;
  wire \a2_sum10_reg_1817[23]_i_3_n_2 ;
  wire \a2_sum10_reg_1817[23]_i_4_n_2 ;
  wire \a2_sum10_reg_1817[23]_i_5_n_2 ;
  wire \a2_sum10_reg_1817[27]_i_2_n_2 ;
  wire \a2_sum10_reg_1817[27]_i_3_n_2 ;
  wire \a2_sum10_reg_1817[27]_i_4_n_2 ;
  wire \a2_sum10_reg_1817[27]_i_5_n_2 ;
  wire \a2_sum10_reg_1817[29]_i_3_n_2 ;
  wire \a2_sum10_reg_1817[29]_i_4_n_2 ;
  wire \a2_sum10_reg_1817[3]_i_10_n_2 ;
  wire \a2_sum10_reg_1817[3]_i_3_n_2 ;
  wire \a2_sum10_reg_1817[3]_i_4_n_2 ;
  wire \a2_sum10_reg_1817[3]_i_5_n_2 ;
  wire \a2_sum10_reg_1817[3]_i_6_n_2 ;
  wire \a2_sum10_reg_1817[3]_i_7_n_2 ;
  wire \a2_sum10_reg_1817[3]_i_8_n_2 ;
  wire \a2_sum10_reg_1817[3]_i_9_n_2 ;
  wire \a2_sum10_reg_1817[7]_i_10_n_2 ;
  wire \a2_sum10_reg_1817[7]_i_3_n_2 ;
  wire \a2_sum10_reg_1817[7]_i_4_n_2 ;
  wire \a2_sum10_reg_1817[7]_i_5_n_2 ;
  wire \a2_sum10_reg_1817[7]_i_6_n_2 ;
  wire \a2_sum10_reg_1817[7]_i_7_n_2 ;
  wire \a2_sum10_reg_1817[7]_i_8_n_2 ;
  wire \a2_sum10_reg_1817[7]_i_9_n_2 ;
  wire \a2_sum10_reg_1817_reg[11]_i_1_n_2 ;
  wire \a2_sum10_reg_1817_reg[11]_i_1_n_3 ;
  wire \a2_sum10_reg_1817_reg[11]_i_1_n_4 ;
  wire \a2_sum10_reg_1817_reg[11]_i_1_n_5 ;
  wire \a2_sum10_reg_1817_reg[11]_i_2_n_2 ;
  wire \a2_sum10_reg_1817_reg[11]_i_2_n_3 ;
  wire \a2_sum10_reg_1817_reg[11]_i_2_n_4 ;
  wire \a2_sum10_reg_1817_reg[11]_i_2_n_5 ;
  wire \a2_sum10_reg_1817_reg[15]_i_1_n_2 ;
  wire \a2_sum10_reg_1817_reg[15]_i_1_n_3 ;
  wire \a2_sum10_reg_1817_reg[15]_i_1_n_4 ;
  wire \a2_sum10_reg_1817_reg[15]_i_1_n_5 ;
  wire \a2_sum10_reg_1817_reg[15]_i_2_n_3 ;
  wire \a2_sum10_reg_1817_reg[15]_i_2_n_4 ;
  wire \a2_sum10_reg_1817_reg[15]_i_2_n_5 ;
  wire \a2_sum10_reg_1817_reg[19]_i_1_n_2 ;
  wire \a2_sum10_reg_1817_reg[19]_i_1_n_3 ;
  wire \a2_sum10_reg_1817_reg[19]_i_1_n_4 ;
  wire \a2_sum10_reg_1817_reg[19]_i_1_n_5 ;
  wire \a2_sum10_reg_1817_reg[23]_i_1_n_2 ;
  wire \a2_sum10_reg_1817_reg[23]_i_1_n_3 ;
  wire \a2_sum10_reg_1817_reg[23]_i_1_n_4 ;
  wire \a2_sum10_reg_1817_reg[23]_i_1_n_5 ;
  wire \a2_sum10_reg_1817_reg[27]_i_1_n_2 ;
  wire \a2_sum10_reg_1817_reg[27]_i_1_n_3 ;
  wire \a2_sum10_reg_1817_reg[27]_i_1_n_4 ;
  wire \a2_sum10_reg_1817_reg[27]_i_1_n_5 ;
  wire \a2_sum10_reg_1817_reg[29]_i_2_n_5 ;
  wire \a2_sum10_reg_1817_reg[3]_i_1_n_2 ;
  wire \a2_sum10_reg_1817_reg[3]_i_1_n_3 ;
  wire \a2_sum10_reg_1817_reg[3]_i_1_n_4 ;
  wire \a2_sum10_reg_1817_reg[3]_i_1_n_5 ;
  wire \a2_sum10_reg_1817_reg[3]_i_2_n_2 ;
  wire \a2_sum10_reg_1817_reg[3]_i_2_n_3 ;
  wire \a2_sum10_reg_1817_reg[3]_i_2_n_4 ;
  wire \a2_sum10_reg_1817_reg[3]_i_2_n_5 ;
  wire \a2_sum10_reg_1817_reg[7]_i_1_n_2 ;
  wire \a2_sum10_reg_1817_reg[7]_i_1_n_3 ;
  wire \a2_sum10_reg_1817_reg[7]_i_1_n_4 ;
  wire \a2_sum10_reg_1817_reg[7]_i_1_n_5 ;
  wire \a2_sum10_reg_1817_reg[7]_i_2_n_2 ;
  wire \a2_sum10_reg_1817_reg[7]_i_2_n_3 ;
  wire \a2_sum10_reg_1817_reg[7]_i_2_n_4 ;
  wire \a2_sum10_reg_1817_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum11_fu_664_p2;
  wire [29:0]a2_sum11_reg_1828;
  wire \a2_sum11_reg_1828[11]_i_10_n_2 ;
  wire \a2_sum11_reg_1828[11]_i_3_n_2 ;
  wire \a2_sum11_reg_1828[11]_i_4_n_2 ;
  wire \a2_sum11_reg_1828[11]_i_5_n_2 ;
  wire \a2_sum11_reg_1828[11]_i_6_n_2 ;
  wire \a2_sum11_reg_1828[11]_i_7_n_2 ;
  wire \a2_sum11_reg_1828[11]_i_8_n_2 ;
  wire \a2_sum11_reg_1828[11]_i_9_n_2 ;
  wire \a2_sum11_reg_1828[15]_i_10_n_2 ;
  wire \a2_sum11_reg_1828[15]_i_11_n_2 ;
  wire \a2_sum11_reg_1828[15]_i_12_n_2 ;
  wire \a2_sum11_reg_1828[15]_i_13_n_2 ;
  wire \a2_sum11_reg_1828[15]_i_14_n_2 ;
  wire \a2_sum11_reg_1828[15]_i_4_n_2 ;
  wire \a2_sum11_reg_1828[15]_i_5_n_2 ;
  wire \a2_sum11_reg_1828[15]_i_6_n_2 ;
  wire \a2_sum11_reg_1828[15]_i_7_n_2 ;
  wire \a2_sum11_reg_1828[15]_i_8_n_2 ;
  wire \a2_sum11_reg_1828[15]_i_9_n_2 ;
  wire \a2_sum11_reg_1828[19]_i_2_n_2 ;
  wire \a2_sum11_reg_1828[19]_i_3_n_2 ;
  wire \a2_sum11_reg_1828[19]_i_4_n_2 ;
  wire \a2_sum11_reg_1828[19]_i_5_n_2 ;
  wire \a2_sum11_reg_1828[23]_i_2_n_2 ;
  wire \a2_sum11_reg_1828[23]_i_3_n_2 ;
  wire \a2_sum11_reg_1828[23]_i_4_n_2 ;
  wire \a2_sum11_reg_1828[23]_i_5_n_2 ;
  wire \a2_sum11_reg_1828[27]_i_2_n_2 ;
  wire \a2_sum11_reg_1828[27]_i_3_n_2 ;
  wire \a2_sum11_reg_1828[27]_i_4_n_2 ;
  wire \a2_sum11_reg_1828[27]_i_5_n_2 ;
  wire \a2_sum11_reg_1828[29]_i_3_n_2 ;
  wire \a2_sum11_reg_1828[29]_i_4_n_2 ;
  wire \a2_sum11_reg_1828[3]_i_3_n_2 ;
  wire \a2_sum11_reg_1828[3]_i_4_n_2 ;
  wire \a2_sum11_reg_1828[3]_i_5_n_2 ;
  wire \a2_sum11_reg_1828[3]_i_6_n_2 ;
  wire \a2_sum11_reg_1828[7]_i_10_n_2 ;
  wire \a2_sum11_reg_1828[7]_i_3_n_2 ;
  wire \a2_sum11_reg_1828[7]_i_4_n_2 ;
  wire \a2_sum11_reg_1828[7]_i_5_n_2 ;
  wire \a2_sum11_reg_1828[7]_i_6_n_2 ;
  wire \a2_sum11_reg_1828[7]_i_7_n_2 ;
  wire \a2_sum11_reg_1828[7]_i_8_n_2 ;
  wire \a2_sum11_reg_1828[7]_i_9_n_2 ;
  wire \a2_sum11_reg_1828_reg[11]_i_1_n_2 ;
  wire \a2_sum11_reg_1828_reg[11]_i_1_n_3 ;
  wire \a2_sum11_reg_1828_reg[11]_i_1_n_4 ;
  wire \a2_sum11_reg_1828_reg[11]_i_1_n_5 ;
  wire \a2_sum11_reg_1828_reg[11]_i_2_n_2 ;
  wire \a2_sum11_reg_1828_reg[11]_i_2_n_3 ;
  wire \a2_sum11_reg_1828_reg[11]_i_2_n_4 ;
  wire \a2_sum11_reg_1828_reg[11]_i_2_n_5 ;
  wire \a2_sum11_reg_1828_reg[15]_i_1_n_2 ;
  wire \a2_sum11_reg_1828_reg[15]_i_1_n_3 ;
  wire \a2_sum11_reg_1828_reg[15]_i_1_n_4 ;
  wire \a2_sum11_reg_1828_reg[15]_i_1_n_5 ;
  wire \a2_sum11_reg_1828_reg[15]_i_2_n_4 ;
  wire \a2_sum11_reg_1828_reg[15]_i_2_n_5 ;
  wire \a2_sum11_reg_1828_reg[15]_i_3_n_2 ;
  wire \a2_sum11_reg_1828_reg[15]_i_3_n_3 ;
  wire \a2_sum11_reg_1828_reg[15]_i_3_n_4 ;
  wire \a2_sum11_reg_1828_reg[15]_i_3_n_5 ;
  wire \a2_sum11_reg_1828_reg[19]_i_1_n_2 ;
  wire \a2_sum11_reg_1828_reg[19]_i_1_n_3 ;
  wire \a2_sum11_reg_1828_reg[19]_i_1_n_4 ;
  wire \a2_sum11_reg_1828_reg[19]_i_1_n_5 ;
  wire \a2_sum11_reg_1828_reg[23]_i_1_n_2 ;
  wire \a2_sum11_reg_1828_reg[23]_i_1_n_3 ;
  wire \a2_sum11_reg_1828_reg[23]_i_1_n_4 ;
  wire \a2_sum11_reg_1828_reg[23]_i_1_n_5 ;
  wire \a2_sum11_reg_1828_reg[27]_i_1_n_2 ;
  wire \a2_sum11_reg_1828_reg[27]_i_1_n_3 ;
  wire \a2_sum11_reg_1828_reg[27]_i_1_n_4 ;
  wire \a2_sum11_reg_1828_reg[27]_i_1_n_5 ;
  wire \a2_sum11_reg_1828_reg[29]_i_2_n_5 ;
  wire \a2_sum11_reg_1828_reg[3]_i_1_n_2 ;
  wire \a2_sum11_reg_1828_reg[3]_i_1_n_3 ;
  wire \a2_sum11_reg_1828_reg[3]_i_1_n_4 ;
  wire \a2_sum11_reg_1828_reg[3]_i_1_n_5 ;
  wire \a2_sum11_reg_1828_reg[7]_i_1_n_2 ;
  wire \a2_sum11_reg_1828_reg[7]_i_1_n_3 ;
  wire \a2_sum11_reg_1828_reg[7]_i_1_n_4 ;
  wire \a2_sum11_reg_1828_reg[7]_i_1_n_5 ;
  wire \a2_sum11_reg_1828_reg[7]_i_2_n_2 ;
  wire \a2_sum11_reg_1828_reg[7]_i_2_n_3 ;
  wire \a2_sum11_reg_1828_reg[7]_i_2_n_4 ;
  wire \a2_sum11_reg_1828_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum12_fu_689_p2;
  wire [29:0]a2_sum12_reg_1839;
  wire \a2_sum12_reg_1839[11]_i_10_n_2 ;
  wire \a2_sum12_reg_1839[11]_i_3_n_2 ;
  wire \a2_sum12_reg_1839[11]_i_4_n_2 ;
  wire \a2_sum12_reg_1839[11]_i_5_n_2 ;
  wire \a2_sum12_reg_1839[11]_i_6_n_2 ;
  wire \a2_sum12_reg_1839[11]_i_7_n_2 ;
  wire \a2_sum12_reg_1839[11]_i_8_n_2 ;
  wire \a2_sum12_reg_1839[11]_i_9_n_2 ;
  wire \a2_sum12_reg_1839[15]_i_10_n_2 ;
  wire \a2_sum12_reg_1839[15]_i_11_n_2 ;
  wire \a2_sum12_reg_1839[15]_i_12_n_2 ;
  wire \a2_sum12_reg_1839[15]_i_13_n_2 ;
  wire \a2_sum12_reg_1839[15]_i_14_n_2 ;
  wire \a2_sum12_reg_1839[15]_i_4_n_2 ;
  wire \a2_sum12_reg_1839[15]_i_5_n_2 ;
  wire \a2_sum12_reg_1839[15]_i_6_n_2 ;
  wire \a2_sum12_reg_1839[15]_i_7_n_2 ;
  wire \a2_sum12_reg_1839[15]_i_8_n_2 ;
  wire \a2_sum12_reg_1839[15]_i_9_n_2 ;
  wire \a2_sum12_reg_1839[19]_i_2_n_2 ;
  wire \a2_sum12_reg_1839[19]_i_3_n_2 ;
  wire \a2_sum12_reg_1839[19]_i_4_n_2 ;
  wire \a2_sum12_reg_1839[19]_i_5_n_2 ;
  wire \a2_sum12_reg_1839[23]_i_2_n_2 ;
  wire \a2_sum12_reg_1839[23]_i_3_n_2 ;
  wire \a2_sum12_reg_1839[23]_i_4_n_2 ;
  wire \a2_sum12_reg_1839[23]_i_5_n_2 ;
  wire \a2_sum12_reg_1839[27]_i_2_n_2 ;
  wire \a2_sum12_reg_1839[27]_i_3_n_2 ;
  wire \a2_sum12_reg_1839[27]_i_4_n_2 ;
  wire \a2_sum12_reg_1839[27]_i_5_n_2 ;
  wire \a2_sum12_reg_1839[29]_i_3_n_2 ;
  wire \a2_sum12_reg_1839[29]_i_4_n_2 ;
  wire \a2_sum12_reg_1839[3]_i_2_n_2 ;
  wire \a2_sum12_reg_1839[3]_i_3_n_2 ;
  wire \a2_sum12_reg_1839[3]_i_4_n_2 ;
  wire \a2_sum12_reg_1839[3]_i_5_n_2 ;
  wire \a2_sum12_reg_1839[7]_i_10_n_2 ;
  wire \a2_sum12_reg_1839[7]_i_3_n_2 ;
  wire \a2_sum12_reg_1839[7]_i_4_n_2 ;
  wire \a2_sum12_reg_1839[7]_i_5_n_2 ;
  wire \a2_sum12_reg_1839[7]_i_6_n_2 ;
  wire \a2_sum12_reg_1839[7]_i_7_n_2 ;
  wire \a2_sum12_reg_1839[7]_i_8_n_2 ;
  wire \a2_sum12_reg_1839[7]_i_9_n_2 ;
  wire \a2_sum12_reg_1839_reg[11]_i_1_n_2 ;
  wire \a2_sum12_reg_1839_reg[11]_i_1_n_3 ;
  wire \a2_sum12_reg_1839_reg[11]_i_1_n_4 ;
  wire \a2_sum12_reg_1839_reg[11]_i_1_n_5 ;
  wire \a2_sum12_reg_1839_reg[11]_i_2_n_2 ;
  wire \a2_sum12_reg_1839_reg[11]_i_2_n_3 ;
  wire \a2_sum12_reg_1839_reg[11]_i_2_n_4 ;
  wire \a2_sum12_reg_1839_reg[11]_i_2_n_5 ;
  wire \a2_sum12_reg_1839_reg[15]_i_1_n_2 ;
  wire \a2_sum12_reg_1839_reg[15]_i_1_n_3 ;
  wire \a2_sum12_reg_1839_reg[15]_i_1_n_4 ;
  wire \a2_sum12_reg_1839_reg[15]_i_1_n_5 ;
  wire \a2_sum12_reg_1839_reg[15]_i_2_n_4 ;
  wire \a2_sum12_reg_1839_reg[15]_i_2_n_5 ;
  wire \a2_sum12_reg_1839_reg[15]_i_3_n_2 ;
  wire \a2_sum12_reg_1839_reg[15]_i_3_n_3 ;
  wire \a2_sum12_reg_1839_reg[15]_i_3_n_4 ;
  wire \a2_sum12_reg_1839_reg[15]_i_3_n_5 ;
  wire \a2_sum12_reg_1839_reg[19]_i_1_n_2 ;
  wire \a2_sum12_reg_1839_reg[19]_i_1_n_3 ;
  wire \a2_sum12_reg_1839_reg[19]_i_1_n_4 ;
  wire \a2_sum12_reg_1839_reg[19]_i_1_n_5 ;
  wire \a2_sum12_reg_1839_reg[23]_i_1_n_2 ;
  wire \a2_sum12_reg_1839_reg[23]_i_1_n_3 ;
  wire \a2_sum12_reg_1839_reg[23]_i_1_n_4 ;
  wire \a2_sum12_reg_1839_reg[23]_i_1_n_5 ;
  wire \a2_sum12_reg_1839_reg[27]_i_1_n_2 ;
  wire \a2_sum12_reg_1839_reg[27]_i_1_n_3 ;
  wire \a2_sum12_reg_1839_reg[27]_i_1_n_4 ;
  wire \a2_sum12_reg_1839_reg[27]_i_1_n_5 ;
  wire \a2_sum12_reg_1839_reg[29]_i_2_n_5 ;
  wire \a2_sum12_reg_1839_reg[3]_i_1_n_2 ;
  wire \a2_sum12_reg_1839_reg[3]_i_1_n_3 ;
  wire \a2_sum12_reg_1839_reg[3]_i_1_n_4 ;
  wire \a2_sum12_reg_1839_reg[3]_i_1_n_5 ;
  wire \a2_sum12_reg_1839_reg[7]_i_1_n_2 ;
  wire \a2_sum12_reg_1839_reg[7]_i_1_n_3 ;
  wire \a2_sum12_reg_1839_reg[7]_i_1_n_4 ;
  wire \a2_sum12_reg_1839_reg[7]_i_1_n_5 ;
  wire \a2_sum12_reg_1839_reg[7]_i_2_n_2 ;
  wire \a2_sum12_reg_1839_reg[7]_i_2_n_3 ;
  wire \a2_sum12_reg_1839_reg[7]_i_2_n_4 ;
  wire \a2_sum12_reg_1839_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum13_fu_714_p2;
  wire [29:0]a2_sum13_reg_1850;
  wire \a2_sum13_reg_1850[11]_i_10_n_2 ;
  wire \a2_sum13_reg_1850[11]_i_3_n_2 ;
  wire \a2_sum13_reg_1850[11]_i_4_n_2 ;
  wire \a2_sum13_reg_1850[11]_i_5_n_2 ;
  wire \a2_sum13_reg_1850[11]_i_6_n_2 ;
  wire \a2_sum13_reg_1850[11]_i_7_n_2 ;
  wire \a2_sum13_reg_1850[11]_i_8_n_2 ;
  wire \a2_sum13_reg_1850[11]_i_9_n_2 ;
  wire \a2_sum13_reg_1850[15]_i_10_n_2 ;
  wire \a2_sum13_reg_1850[15]_i_11_n_2 ;
  wire \a2_sum13_reg_1850[15]_i_12_n_2 ;
  wire \a2_sum13_reg_1850[15]_i_13_n_2 ;
  wire \a2_sum13_reg_1850[15]_i_14_n_2 ;
  wire \a2_sum13_reg_1850[15]_i_4_n_2 ;
  wire \a2_sum13_reg_1850[15]_i_5_n_2 ;
  wire \a2_sum13_reg_1850[15]_i_6_n_2 ;
  wire \a2_sum13_reg_1850[15]_i_7_n_2 ;
  wire \a2_sum13_reg_1850[15]_i_8_n_2 ;
  wire \a2_sum13_reg_1850[15]_i_9_n_2 ;
  wire \a2_sum13_reg_1850[19]_i_2_n_2 ;
  wire \a2_sum13_reg_1850[19]_i_3_n_2 ;
  wire \a2_sum13_reg_1850[19]_i_4_n_2 ;
  wire \a2_sum13_reg_1850[19]_i_5_n_2 ;
  wire \a2_sum13_reg_1850[23]_i_2_n_2 ;
  wire \a2_sum13_reg_1850[23]_i_3_n_2 ;
  wire \a2_sum13_reg_1850[23]_i_4_n_2 ;
  wire \a2_sum13_reg_1850[23]_i_5_n_2 ;
  wire \a2_sum13_reg_1850[27]_i_2_n_2 ;
  wire \a2_sum13_reg_1850[27]_i_3_n_2 ;
  wire \a2_sum13_reg_1850[27]_i_4_n_2 ;
  wire \a2_sum13_reg_1850[27]_i_5_n_2 ;
  wire \a2_sum13_reg_1850[29]_i_3_n_2 ;
  wire \a2_sum13_reg_1850[29]_i_4_n_2 ;
  wire \a2_sum13_reg_1850[3]_i_3_n_2 ;
  wire \a2_sum13_reg_1850[3]_i_4_n_2 ;
  wire \a2_sum13_reg_1850[3]_i_5_n_2 ;
  wire \a2_sum13_reg_1850[3]_i_6_n_2 ;
  wire \a2_sum13_reg_1850[7]_i_10_n_2 ;
  wire \a2_sum13_reg_1850[7]_i_3_n_2 ;
  wire \a2_sum13_reg_1850[7]_i_4_n_2 ;
  wire \a2_sum13_reg_1850[7]_i_5_n_2 ;
  wire \a2_sum13_reg_1850[7]_i_6_n_2 ;
  wire \a2_sum13_reg_1850[7]_i_7_n_2 ;
  wire \a2_sum13_reg_1850[7]_i_8_n_2 ;
  wire \a2_sum13_reg_1850[7]_i_9_n_2 ;
  wire \a2_sum13_reg_1850_reg[11]_i_1_n_2 ;
  wire \a2_sum13_reg_1850_reg[11]_i_1_n_3 ;
  wire \a2_sum13_reg_1850_reg[11]_i_1_n_4 ;
  wire \a2_sum13_reg_1850_reg[11]_i_1_n_5 ;
  wire \a2_sum13_reg_1850_reg[11]_i_2_n_2 ;
  wire \a2_sum13_reg_1850_reg[11]_i_2_n_3 ;
  wire \a2_sum13_reg_1850_reg[11]_i_2_n_4 ;
  wire \a2_sum13_reg_1850_reg[11]_i_2_n_5 ;
  wire \a2_sum13_reg_1850_reg[15]_i_1_n_2 ;
  wire \a2_sum13_reg_1850_reg[15]_i_1_n_3 ;
  wire \a2_sum13_reg_1850_reg[15]_i_1_n_4 ;
  wire \a2_sum13_reg_1850_reg[15]_i_1_n_5 ;
  wire \a2_sum13_reg_1850_reg[15]_i_2_n_4 ;
  wire \a2_sum13_reg_1850_reg[15]_i_2_n_5 ;
  wire \a2_sum13_reg_1850_reg[15]_i_3_n_2 ;
  wire \a2_sum13_reg_1850_reg[15]_i_3_n_3 ;
  wire \a2_sum13_reg_1850_reg[15]_i_3_n_4 ;
  wire \a2_sum13_reg_1850_reg[15]_i_3_n_5 ;
  wire \a2_sum13_reg_1850_reg[19]_i_1_n_2 ;
  wire \a2_sum13_reg_1850_reg[19]_i_1_n_3 ;
  wire \a2_sum13_reg_1850_reg[19]_i_1_n_4 ;
  wire \a2_sum13_reg_1850_reg[19]_i_1_n_5 ;
  wire \a2_sum13_reg_1850_reg[23]_i_1_n_2 ;
  wire \a2_sum13_reg_1850_reg[23]_i_1_n_3 ;
  wire \a2_sum13_reg_1850_reg[23]_i_1_n_4 ;
  wire \a2_sum13_reg_1850_reg[23]_i_1_n_5 ;
  wire \a2_sum13_reg_1850_reg[27]_i_1_n_2 ;
  wire \a2_sum13_reg_1850_reg[27]_i_1_n_3 ;
  wire \a2_sum13_reg_1850_reg[27]_i_1_n_4 ;
  wire \a2_sum13_reg_1850_reg[27]_i_1_n_5 ;
  wire \a2_sum13_reg_1850_reg[29]_i_2_n_5 ;
  wire \a2_sum13_reg_1850_reg[3]_i_1_n_2 ;
  wire \a2_sum13_reg_1850_reg[3]_i_1_n_3 ;
  wire \a2_sum13_reg_1850_reg[3]_i_1_n_4 ;
  wire \a2_sum13_reg_1850_reg[3]_i_1_n_5 ;
  wire \a2_sum13_reg_1850_reg[7]_i_1_n_2 ;
  wire \a2_sum13_reg_1850_reg[7]_i_1_n_3 ;
  wire \a2_sum13_reg_1850_reg[7]_i_1_n_4 ;
  wire \a2_sum13_reg_1850_reg[7]_i_1_n_5 ;
  wire \a2_sum13_reg_1850_reg[7]_i_2_n_2 ;
  wire \a2_sum13_reg_1850_reg[7]_i_2_n_3 ;
  wire \a2_sum13_reg_1850_reg[7]_i_2_n_4 ;
  wire \a2_sum13_reg_1850_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum14_fu_739_p2;
  wire [29:0]a2_sum14_reg_1861;
  wire \a2_sum14_reg_1861[11]_i_10_n_2 ;
  wire \a2_sum14_reg_1861[11]_i_3_n_2 ;
  wire \a2_sum14_reg_1861[11]_i_4_n_2 ;
  wire \a2_sum14_reg_1861[11]_i_5_n_2 ;
  wire \a2_sum14_reg_1861[11]_i_6_n_2 ;
  wire \a2_sum14_reg_1861[11]_i_7_n_2 ;
  wire \a2_sum14_reg_1861[11]_i_8_n_2 ;
  wire \a2_sum14_reg_1861[11]_i_9_n_2 ;
  wire \a2_sum14_reg_1861[15]_i_10_n_2 ;
  wire \a2_sum14_reg_1861[15]_i_3_n_2 ;
  wire \a2_sum14_reg_1861[15]_i_4_n_2 ;
  wire \a2_sum14_reg_1861[15]_i_5_n_2 ;
  wire \a2_sum14_reg_1861[15]_i_6_n_2 ;
  wire \a2_sum14_reg_1861[15]_i_7_n_2 ;
  wire \a2_sum14_reg_1861[15]_i_8_n_2 ;
  wire \a2_sum14_reg_1861[15]_i_9_n_2 ;
  wire \a2_sum14_reg_1861[19]_i_2_n_2 ;
  wire \a2_sum14_reg_1861[19]_i_3_n_2 ;
  wire \a2_sum14_reg_1861[19]_i_4_n_2 ;
  wire \a2_sum14_reg_1861[19]_i_5_n_2 ;
  wire \a2_sum14_reg_1861[23]_i_2_n_2 ;
  wire \a2_sum14_reg_1861[23]_i_3_n_2 ;
  wire \a2_sum14_reg_1861[23]_i_4_n_2 ;
  wire \a2_sum14_reg_1861[23]_i_5_n_2 ;
  wire \a2_sum14_reg_1861[27]_i_2_n_2 ;
  wire \a2_sum14_reg_1861[27]_i_3_n_2 ;
  wire \a2_sum14_reg_1861[27]_i_4_n_2 ;
  wire \a2_sum14_reg_1861[27]_i_5_n_2 ;
  wire \a2_sum14_reg_1861[29]_i_3_n_2 ;
  wire \a2_sum14_reg_1861[29]_i_4_n_2 ;
  wire \a2_sum14_reg_1861[3]_i_10_n_2 ;
  wire \a2_sum14_reg_1861[3]_i_3_n_2 ;
  wire \a2_sum14_reg_1861[3]_i_4_n_2 ;
  wire \a2_sum14_reg_1861[3]_i_5_n_2 ;
  wire \a2_sum14_reg_1861[3]_i_6_n_2 ;
  wire \a2_sum14_reg_1861[3]_i_7_n_2 ;
  wire \a2_sum14_reg_1861[3]_i_8_n_2 ;
  wire \a2_sum14_reg_1861[3]_i_9_n_2 ;
  wire \a2_sum14_reg_1861[7]_i_10_n_2 ;
  wire \a2_sum14_reg_1861[7]_i_3_n_2 ;
  wire \a2_sum14_reg_1861[7]_i_4_n_2 ;
  wire \a2_sum14_reg_1861[7]_i_5_n_2 ;
  wire \a2_sum14_reg_1861[7]_i_6_n_2 ;
  wire \a2_sum14_reg_1861[7]_i_7_n_2 ;
  wire \a2_sum14_reg_1861[7]_i_8_n_2 ;
  wire \a2_sum14_reg_1861[7]_i_9_n_2 ;
  wire \a2_sum14_reg_1861_reg[11]_i_1_n_2 ;
  wire \a2_sum14_reg_1861_reg[11]_i_1_n_3 ;
  wire \a2_sum14_reg_1861_reg[11]_i_1_n_4 ;
  wire \a2_sum14_reg_1861_reg[11]_i_1_n_5 ;
  wire \a2_sum14_reg_1861_reg[11]_i_2_n_2 ;
  wire \a2_sum14_reg_1861_reg[11]_i_2_n_3 ;
  wire \a2_sum14_reg_1861_reg[11]_i_2_n_4 ;
  wire \a2_sum14_reg_1861_reg[11]_i_2_n_5 ;
  wire \a2_sum14_reg_1861_reg[15]_i_1_n_2 ;
  wire \a2_sum14_reg_1861_reg[15]_i_1_n_3 ;
  wire \a2_sum14_reg_1861_reg[15]_i_1_n_4 ;
  wire \a2_sum14_reg_1861_reg[15]_i_1_n_5 ;
  wire \a2_sum14_reg_1861_reg[15]_i_2_n_3 ;
  wire \a2_sum14_reg_1861_reg[15]_i_2_n_4 ;
  wire \a2_sum14_reg_1861_reg[15]_i_2_n_5 ;
  wire \a2_sum14_reg_1861_reg[19]_i_1_n_2 ;
  wire \a2_sum14_reg_1861_reg[19]_i_1_n_3 ;
  wire \a2_sum14_reg_1861_reg[19]_i_1_n_4 ;
  wire \a2_sum14_reg_1861_reg[19]_i_1_n_5 ;
  wire \a2_sum14_reg_1861_reg[23]_i_1_n_2 ;
  wire \a2_sum14_reg_1861_reg[23]_i_1_n_3 ;
  wire \a2_sum14_reg_1861_reg[23]_i_1_n_4 ;
  wire \a2_sum14_reg_1861_reg[23]_i_1_n_5 ;
  wire \a2_sum14_reg_1861_reg[27]_i_1_n_2 ;
  wire \a2_sum14_reg_1861_reg[27]_i_1_n_3 ;
  wire \a2_sum14_reg_1861_reg[27]_i_1_n_4 ;
  wire \a2_sum14_reg_1861_reg[27]_i_1_n_5 ;
  wire \a2_sum14_reg_1861_reg[29]_i_2_n_5 ;
  wire \a2_sum14_reg_1861_reg[3]_i_1_n_2 ;
  wire \a2_sum14_reg_1861_reg[3]_i_1_n_3 ;
  wire \a2_sum14_reg_1861_reg[3]_i_1_n_4 ;
  wire \a2_sum14_reg_1861_reg[3]_i_1_n_5 ;
  wire \a2_sum14_reg_1861_reg[3]_i_2_n_2 ;
  wire \a2_sum14_reg_1861_reg[3]_i_2_n_3 ;
  wire \a2_sum14_reg_1861_reg[3]_i_2_n_4 ;
  wire \a2_sum14_reg_1861_reg[3]_i_2_n_5 ;
  wire \a2_sum14_reg_1861_reg[7]_i_1_n_2 ;
  wire \a2_sum14_reg_1861_reg[7]_i_1_n_3 ;
  wire \a2_sum14_reg_1861_reg[7]_i_1_n_4 ;
  wire \a2_sum14_reg_1861_reg[7]_i_1_n_5 ;
  wire \a2_sum14_reg_1861_reg[7]_i_2_n_2 ;
  wire \a2_sum14_reg_1861_reg[7]_i_2_n_3 ;
  wire \a2_sum14_reg_1861_reg[7]_i_2_n_4 ;
  wire \a2_sum14_reg_1861_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum15_fu_764_p2;
  wire [29:0]a2_sum15_reg_1872;
  wire \a2_sum15_reg_1872[11]_i_10_n_2 ;
  wire \a2_sum15_reg_1872[11]_i_3_n_2 ;
  wire \a2_sum15_reg_1872[11]_i_4_n_2 ;
  wire \a2_sum15_reg_1872[11]_i_5_n_2 ;
  wire \a2_sum15_reg_1872[11]_i_6_n_2 ;
  wire \a2_sum15_reg_1872[11]_i_7_n_2 ;
  wire \a2_sum15_reg_1872[11]_i_8_n_2 ;
  wire \a2_sum15_reg_1872[11]_i_9_n_2 ;
  wire \a2_sum15_reg_1872[15]_i_10_n_2 ;
  wire \a2_sum15_reg_1872[15]_i_11_n_2 ;
  wire \a2_sum15_reg_1872[15]_i_12_n_2 ;
  wire \a2_sum15_reg_1872[15]_i_13_n_2 ;
  wire \a2_sum15_reg_1872[15]_i_14_n_2 ;
  wire \a2_sum15_reg_1872[15]_i_4_n_2 ;
  wire \a2_sum15_reg_1872[15]_i_5_n_2 ;
  wire \a2_sum15_reg_1872[15]_i_6_n_2 ;
  wire \a2_sum15_reg_1872[15]_i_7_n_2 ;
  wire \a2_sum15_reg_1872[15]_i_8_n_2 ;
  wire \a2_sum15_reg_1872[15]_i_9_n_2 ;
  wire \a2_sum15_reg_1872[19]_i_2_n_2 ;
  wire \a2_sum15_reg_1872[19]_i_3_n_2 ;
  wire \a2_sum15_reg_1872[19]_i_4_n_2 ;
  wire \a2_sum15_reg_1872[19]_i_5_n_2 ;
  wire \a2_sum15_reg_1872[23]_i_2_n_2 ;
  wire \a2_sum15_reg_1872[23]_i_3_n_2 ;
  wire \a2_sum15_reg_1872[23]_i_4_n_2 ;
  wire \a2_sum15_reg_1872[23]_i_5_n_2 ;
  wire \a2_sum15_reg_1872[27]_i_2_n_2 ;
  wire \a2_sum15_reg_1872[27]_i_3_n_2 ;
  wire \a2_sum15_reg_1872[27]_i_4_n_2 ;
  wire \a2_sum15_reg_1872[27]_i_5_n_2 ;
  wire \a2_sum15_reg_1872[29]_i_3_n_2 ;
  wire \a2_sum15_reg_1872[29]_i_4_n_2 ;
  wire \a2_sum15_reg_1872[3]_i_3_n_2 ;
  wire \a2_sum15_reg_1872[3]_i_4_n_2 ;
  wire \a2_sum15_reg_1872[3]_i_5_n_2 ;
  wire \a2_sum15_reg_1872[3]_i_6_n_2 ;
  wire \a2_sum15_reg_1872[7]_i_10_n_2 ;
  wire \a2_sum15_reg_1872[7]_i_3_n_2 ;
  wire \a2_sum15_reg_1872[7]_i_4_n_2 ;
  wire \a2_sum15_reg_1872[7]_i_5_n_2 ;
  wire \a2_sum15_reg_1872[7]_i_6_n_2 ;
  wire \a2_sum15_reg_1872[7]_i_7_n_2 ;
  wire \a2_sum15_reg_1872[7]_i_8_n_2 ;
  wire \a2_sum15_reg_1872[7]_i_9_n_2 ;
  wire \a2_sum15_reg_1872_reg[11]_i_1_n_2 ;
  wire \a2_sum15_reg_1872_reg[11]_i_1_n_3 ;
  wire \a2_sum15_reg_1872_reg[11]_i_1_n_4 ;
  wire \a2_sum15_reg_1872_reg[11]_i_1_n_5 ;
  wire \a2_sum15_reg_1872_reg[11]_i_2_n_2 ;
  wire \a2_sum15_reg_1872_reg[11]_i_2_n_3 ;
  wire \a2_sum15_reg_1872_reg[11]_i_2_n_4 ;
  wire \a2_sum15_reg_1872_reg[11]_i_2_n_5 ;
  wire \a2_sum15_reg_1872_reg[15]_i_1_n_2 ;
  wire \a2_sum15_reg_1872_reg[15]_i_1_n_3 ;
  wire \a2_sum15_reg_1872_reg[15]_i_1_n_4 ;
  wire \a2_sum15_reg_1872_reg[15]_i_1_n_5 ;
  wire \a2_sum15_reg_1872_reg[15]_i_2_n_4 ;
  wire \a2_sum15_reg_1872_reg[15]_i_2_n_5 ;
  wire \a2_sum15_reg_1872_reg[15]_i_3_n_2 ;
  wire \a2_sum15_reg_1872_reg[15]_i_3_n_3 ;
  wire \a2_sum15_reg_1872_reg[15]_i_3_n_4 ;
  wire \a2_sum15_reg_1872_reg[15]_i_3_n_5 ;
  wire \a2_sum15_reg_1872_reg[19]_i_1_n_2 ;
  wire \a2_sum15_reg_1872_reg[19]_i_1_n_3 ;
  wire \a2_sum15_reg_1872_reg[19]_i_1_n_4 ;
  wire \a2_sum15_reg_1872_reg[19]_i_1_n_5 ;
  wire \a2_sum15_reg_1872_reg[23]_i_1_n_2 ;
  wire \a2_sum15_reg_1872_reg[23]_i_1_n_3 ;
  wire \a2_sum15_reg_1872_reg[23]_i_1_n_4 ;
  wire \a2_sum15_reg_1872_reg[23]_i_1_n_5 ;
  wire \a2_sum15_reg_1872_reg[27]_i_1_n_2 ;
  wire \a2_sum15_reg_1872_reg[27]_i_1_n_3 ;
  wire \a2_sum15_reg_1872_reg[27]_i_1_n_4 ;
  wire \a2_sum15_reg_1872_reg[27]_i_1_n_5 ;
  wire \a2_sum15_reg_1872_reg[29]_i_2_n_5 ;
  wire \a2_sum15_reg_1872_reg[3]_i_1_n_2 ;
  wire \a2_sum15_reg_1872_reg[3]_i_1_n_3 ;
  wire \a2_sum15_reg_1872_reg[3]_i_1_n_4 ;
  wire \a2_sum15_reg_1872_reg[3]_i_1_n_5 ;
  wire \a2_sum15_reg_1872_reg[7]_i_1_n_2 ;
  wire \a2_sum15_reg_1872_reg[7]_i_1_n_3 ;
  wire \a2_sum15_reg_1872_reg[7]_i_1_n_4 ;
  wire \a2_sum15_reg_1872_reg[7]_i_1_n_5 ;
  wire \a2_sum15_reg_1872_reg[7]_i_2_n_2 ;
  wire \a2_sum15_reg_1872_reg[7]_i_2_n_3 ;
  wire \a2_sum15_reg_1872_reg[7]_i_2_n_4 ;
  wire \a2_sum15_reg_1872_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum16_fu_789_p2;
  wire [29:0]a2_sum16_reg_1883;
  wire \a2_sum16_reg_1883[11]_i_10_n_2 ;
  wire \a2_sum16_reg_1883[11]_i_3_n_2 ;
  wire \a2_sum16_reg_1883[11]_i_4_n_2 ;
  wire \a2_sum16_reg_1883[11]_i_5_n_2 ;
  wire \a2_sum16_reg_1883[11]_i_6_n_2 ;
  wire \a2_sum16_reg_1883[11]_i_7_n_2 ;
  wire \a2_sum16_reg_1883[11]_i_8_n_2 ;
  wire \a2_sum16_reg_1883[11]_i_9_n_2 ;
  wire \a2_sum16_reg_1883[15]_i_10_n_2 ;
  wire \a2_sum16_reg_1883[15]_i_11_n_2 ;
  wire \a2_sum16_reg_1883[15]_i_12_n_2 ;
  wire \a2_sum16_reg_1883[15]_i_4_n_2 ;
  wire \a2_sum16_reg_1883[15]_i_5_n_2 ;
  wire \a2_sum16_reg_1883[15]_i_6_n_2 ;
  wire \a2_sum16_reg_1883[15]_i_7_n_2 ;
  wire \a2_sum16_reg_1883[15]_i_8_n_2 ;
  wire \a2_sum16_reg_1883[15]_i_9_n_2 ;
  wire \a2_sum16_reg_1883[19]_i_2_n_2 ;
  wire \a2_sum16_reg_1883[19]_i_3_n_2 ;
  wire \a2_sum16_reg_1883[19]_i_4_n_2 ;
  wire \a2_sum16_reg_1883[19]_i_5_n_2 ;
  wire \a2_sum16_reg_1883[23]_i_2_n_2 ;
  wire \a2_sum16_reg_1883[23]_i_3_n_2 ;
  wire \a2_sum16_reg_1883[23]_i_4_n_2 ;
  wire \a2_sum16_reg_1883[23]_i_5_n_2 ;
  wire \a2_sum16_reg_1883[27]_i_2_n_2 ;
  wire \a2_sum16_reg_1883[27]_i_3_n_2 ;
  wire \a2_sum16_reg_1883[27]_i_4_n_2 ;
  wire \a2_sum16_reg_1883[27]_i_5_n_2 ;
  wire \a2_sum16_reg_1883[29]_i_3_n_2 ;
  wire \a2_sum16_reg_1883[29]_i_4_n_2 ;
  wire \a2_sum16_reg_1883[3]_i_2_n_2 ;
  wire \a2_sum16_reg_1883[3]_i_3_n_2 ;
  wire \a2_sum16_reg_1883[3]_i_4_n_2 ;
  wire \a2_sum16_reg_1883[3]_i_5_n_2 ;
  wire \a2_sum16_reg_1883[7]_i_10_n_2 ;
  wire \a2_sum16_reg_1883[7]_i_3_n_2 ;
  wire \a2_sum16_reg_1883[7]_i_4_n_2 ;
  wire \a2_sum16_reg_1883[7]_i_5_n_2 ;
  wire \a2_sum16_reg_1883[7]_i_6_n_2 ;
  wire \a2_sum16_reg_1883[7]_i_7_n_2 ;
  wire \a2_sum16_reg_1883[7]_i_8_n_2 ;
  wire \a2_sum16_reg_1883[7]_i_9_n_2 ;
  wire \a2_sum16_reg_1883_reg[11]_i_1_n_2 ;
  wire \a2_sum16_reg_1883_reg[11]_i_1_n_3 ;
  wire \a2_sum16_reg_1883_reg[11]_i_1_n_4 ;
  wire \a2_sum16_reg_1883_reg[11]_i_1_n_5 ;
  wire \a2_sum16_reg_1883_reg[11]_i_2_n_2 ;
  wire \a2_sum16_reg_1883_reg[11]_i_2_n_3 ;
  wire \a2_sum16_reg_1883_reg[11]_i_2_n_4 ;
  wire \a2_sum16_reg_1883_reg[11]_i_2_n_5 ;
  wire \a2_sum16_reg_1883_reg[15]_i_1_n_2 ;
  wire \a2_sum16_reg_1883_reg[15]_i_1_n_3 ;
  wire \a2_sum16_reg_1883_reg[15]_i_1_n_4 ;
  wire \a2_sum16_reg_1883_reg[15]_i_1_n_5 ;
  wire \a2_sum16_reg_1883_reg[15]_i_3_n_2 ;
  wire \a2_sum16_reg_1883_reg[15]_i_3_n_3 ;
  wire \a2_sum16_reg_1883_reg[15]_i_3_n_4 ;
  wire \a2_sum16_reg_1883_reg[15]_i_3_n_5 ;
  wire \a2_sum16_reg_1883_reg[19]_i_1_n_2 ;
  wire \a2_sum16_reg_1883_reg[19]_i_1_n_3 ;
  wire \a2_sum16_reg_1883_reg[19]_i_1_n_4 ;
  wire \a2_sum16_reg_1883_reg[19]_i_1_n_5 ;
  wire \a2_sum16_reg_1883_reg[23]_i_1_n_2 ;
  wire \a2_sum16_reg_1883_reg[23]_i_1_n_3 ;
  wire \a2_sum16_reg_1883_reg[23]_i_1_n_4 ;
  wire \a2_sum16_reg_1883_reg[23]_i_1_n_5 ;
  wire \a2_sum16_reg_1883_reg[27]_i_1_n_2 ;
  wire \a2_sum16_reg_1883_reg[27]_i_1_n_3 ;
  wire \a2_sum16_reg_1883_reg[27]_i_1_n_4 ;
  wire \a2_sum16_reg_1883_reg[27]_i_1_n_5 ;
  wire \a2_sum16_reg_1883_reg[29]_i_2_n_5 ;
  wire \a2_sum16_reg_1883_reg[3]_i_1_n_2 ;
  wire \a2_sum16_reg_1883_reg[3]_i_1_n_3 ;
  wire \a2_sum16_reg_1883_reg[3]_i_1_n_4 ;
  wire \a2_sum16_reg_1883_reg[3]_i_1_n_5 ;
  wire \a2_sum16_reg_1883_reg[7]_i_1_n_2 ;
  wire \a2_sum16_reg_1883_reg[7]_i_1_n_3 ;
  wire \a2_sum16_reg_1883_reg[7]_i_1_n_4 ;
  wire \a2_sum16_reg_1883_reg[7]_i_1_n_5 ;
  wire \a2_sum16_reg_1883_reg[7]_i_2_n_2 ;
  wire \a2_sum16_reg_1883_reg[7]_i_2_n_3 ;
  wire \a2_sum16_reg_1883_reg[7]_i_2_n_4 ;
  wire \a2_sum16_reg_1883_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum17_fu_814_p2;
  wire [29:0]a2_sum17_reg_1894;
  wire \a2_sum17_reg_1894[11]_i_10_n_2 ;
  wire \a2_sum17_reg_1894[11]_i_3_n_2 ;
  wire \a2_sum17_reg_1894[11]_i_4_n_2 ;
  wire \a2_sum17_reg_1894[11]_i_5_n_2 ;
  wire \a2_sum17_reg_1894[11]_i_6_n_2 ;
  wire \a2_sum17_reg_1894[11]_i_7_n_2 ;
  wire \a2_sum17_reg_1894[11]_i_8_n_2 ;
  wire \a2_sum17_reg_1894[11]_i_9_n_2 ;
  wire \a2_sum17_reg_1894[15]_i_10_n_2 ;
  wire \a2_sum17_reg_1894[15]_i_11_n_2 ;
  wire \a2_sum17_reg_1894[15]_i_12_n_2 ;
  wire \a2_sum17_reg_1894[15]_i_13_n_2 ;
  wire \a2_sum17_reg_1894[15]_i_14_n_2 ;
  wire \a2_sum17_reg_1894[15]_i_4_n_2 ;
  wire \a2_sum17_reg_1894[15]_i_5_n_2 ;
  wire \a2_sum17_reg_1894[15]_i_6_n_2 ;
  wire \a2_sum17_reg_1894[15]_i_7_n_2 ;
  wire \a2_sum17_reg_1894[15]_i_8_n_2 ;
  wire \a2_sum17_reg_1894[15]_i_9_n_2 ;
  wire \a2_sum17_reg_1894[19]_i_2_n_2 ;
  wire \a2_sum17_reg_1894[19]_i_3_n_2 ;
  wire \a2_sum17_reg_1894[19]_i_4_n_2 ;
  wire \a2_sum17_reg_1894[19]_i_5_n_2 ;
  wire \a2_sum17_reg_1894[23]_i_2_n_2 ;
  wire \a2_sum17_reg_1894[23]_i_3_n_2 ;
  wire \a2_sum17_reg_1894[23]_i_4_n_2 ;
  wire \a2_sum17_reg_1894[23]_i_5_n_2 ;
  wire \a2_sum17_reg_1894[27]_i_2_n_2 ;
  wire \a2_sum17_reg_1894[27]_i_3_n_2 ;
  wire \a2_sum17_reg_1894[27]_i_4_n_2 ;
  wire \a2_sum17_reg_1894[27]_i_5_n_2 ;
  wire \a2_sum17_reg_1894[29]_i_3_n_2 ;
  wire \a2_sum17_reg_1894[29]_i_4_n_2 ;
  wire \a2_sum17_reg_1894[3]_i_3_n_2 ;
  wire \a2_sum17_reg_1894[3]_i_4_n_2 ;
  wire \a2_sum17_reg_1894[3]_i_5_n_2 ;
  wire \a2_sum17_reg_1894[3]_i_6_n_2 ;
  wire \a2_sum17_reg_1894[7]_i_10_n_2 ;
  wire \a2_sum17_reg_1894[7]_i_3_n_2 ;
  wire \a2_sum17_reg_1894[7]_i_4_n_2 ;
  wire \a2_sum17_reg_1894[7]_i_5_n_2 ;
  wire \a2_sum17_reg_1894[7]_i_6_n_2 ;
  wire \a2_sum17_reg_1894[7]_i_7_n_2 ;
  wire \a2_sum17_reg_1894[7]_i_8_n_2 ;
  wire \a2_sum17_reg_1894[7]_i_9_n_2 ;
  wire \a2_sum17_reg_1894_reg[11]_i_1_n_2 ;
  wire \a2_sum17_reg_1894_reg[11]_i_1_n_3 ;
  wire \a2_sum17_reg_1894_reg[11]_i_1_n_4 ;
  wire \a2_sum17_reg_1894_reg[11]_i_1_n_5 ;
  wire \a2_sum17_reg_1894_reg[11]_i_2_n_2 ;
  wire \a2_sum17_reg_1894_reg[11]_i_2_n_3 ;
  wire \a2_sum17_reg_1894_reg[11]_i_2_n_4 ;
  wire \a2_sum17_reg_1894_reg[11]_i_2_n_5 ;
  wire \a2_sum17_reg_1894_reg[15]_i_1_n_2 ;
  wire \a2_sum17_reg_1894_reg[15]_i_1_n_3 ;
  wire \a2_sum17_reg_1894_reg[15]_i_1_n_4 ;
  wire \a2_sum17_reg_1894_reg[15]_i_1_n_5 ;
  wire \a2_sum17_reg_1894_reg[15]_i_2_n_4 ;
  wire \a2_sum17_reg_1894_reg[15]_i_2_n_5 ;
  wire \a2_sum17_reg_1894_reg[15]_i_3_n_2 ;
  wire \a2_sum17_reg_1894_reg[15]_i_3_n_3 ;
  wire \a2_sum17_reg_1894_reg[15]_i_3_n_4 ;
  wire \a2_sum17_reg_1894_reg[15]_i_3_n_5 ;
  wire \a2_sum17_reg_1894_reg[19]_i_1_n_2 ;
  wire \a2_sum17_reg_1894_reg[19]_i_1_n_3 ;
  wire \a2_sum17_reg_1894_reg[19]_i_1_n_4 ;
  wire \a2_sum17_reg_1894_reg[19]_i_1_n_5 ;
  wire \a2_sum17_reg_1894_reg[23]_i_1_n_2 ;
  wire \a2_sum17_reg_1894_reg[23]_i_1_n_3 ;
  wire \a2_sum17_reg_1894_reg[23]_i_1_n_4 ;
  wire \a2_sum17_reg_1894_reg[23]_i_1_n_5 ;
  wire \a2_sum17_reg_1894_reg[27]_i_1_n_2 ;
  wire \a2_sum17_reg_1894_reg[27]_i_1_n_3 ;
  wire \a2_sum17_reg_1894_reg[27]_i_1_n_4 ;
  wire \a2_sum17_reg_1894_reg[27]_i_1_n_5 ;
  wire \a2_sum17_reg_1894_reg[29]_i_2_n_5 ;
  wire \a2_sum17_reg_1894_reg[3]_i_1_n_2 ;
  wire \a2_sum17_reg_1894_reg[3]_i_1_n_3 ;
  wire \a2_sum17_reg_1894_reg[3]_i_1_n_4 ;
  wire \a2_sum17_reg_1894_reg[3]_i_1_n_5 ;
  wire \a2_sum17_reg_1894_reg[7]_i_1_n_2 ;
  wire \a2_sum17_reg_1894_reg[7]_i_1_n_3 ;
  wire \a2_sum17_reg_1894_reg[7]_i_1_n_4 ;
  wire \a2_sum17_reg_1894_reg[7]_i_1_n_5 ;
  wire \a2_sum17_reg_1894_reg[7]_i_2_n_2 ;
  wire \a2_sum17_reg_1894_reg[7]_i_2_n_3 ;
  wire \a2_sum17_reg_1894_reg[7]_i_2_n_4 ;
  wire \a2_sum17_reg_1894_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum18_fu_839_p2;
  wire [29:0]a2_sum18_reg_1905;
  wire \a2_sum18_reg_1905[11]_i_10_n_2 ;
  wire \a2_sum18_reg_1905[11]_i_3_n_2 ;
  wire \a2_sum18_reg_1905[11]_i_4_n_2 ;
  wire \a2_sum18_reg_1905[11]_i_5_n_2 ;
  wire \a2_sum18_reg_1905[11]_i_6_n_2 ;
  wire \a2_sum18_reg_1905[11]_i_7_n_2 ;
  wire \a2_sum18_reg_1905[11]_i_8_n_2 ;
  wire \a2_sum18_reg_1905[11]_i_9_n_2 ;
  wire \a2_sum18_reg_1905[15]_i_10_n_2 ;
  wire \a2_sum18_reg_1905[15]_i_3_n_2 ;
  wire \a2_sum18_reg_1905[15]_i_4_n_2 ;
  wire \a2_sum18_reg_1905[15]_i_5_n_2 ;
  wire \a2_sum18_reg_1905[15]_i_6_n_2 ;
  wire \a2_sum18_reg_1905[15]_i_7_n_2 ;
  wire \a2_sum18_reg_1905[15]_i_8_n_2 ;
  wire \a2_sum18_reg_1905[15]_i_9_n_2 ;
  wire \a2_sum18_reg_1905[19]_i_2_n_2 ;
  wire \a2_sum18_reg_1905[19]_i_3_n_2 ;
  wire \a2_sum18_reg_1905[19]_i_4_n_2 ;
  wire \a2_sum18_reg_1905[19]_i_5_n_2 ;
  wire \a2_sum18_reg_1905[23]_i_2_n_2 ;
  wire \a2_sum18_reg_1905[23]_i_3_n_2 ;
  wire \a2_sum18_reg_1905[23]_i_4_n_2 ;
  wire \a2_sum18_reg_1905[23]_i_5_n_2 ;
  wire \a2_sum18_reg_1905[27]_i_2_n_2 ;
  wire \a2_sum18_reg_1905[27]_i_3_n_2 ;
  wire \a2_sum18_reg_1905[27]_i_4_n_2 ;
  wire \a2_sum18_reg_1905[27]_i_5_n_2 ;
  wire \a2_sum18_reg_1905[29]_i_3_n_2 ;
  wire \a2_sum18_reg_1905[29]_i_4_n_2 ;
  wire \a2_sum18_reg_1905[3]_i_10_n_2 ;
  wire \a2_sum18_reg_1905[3]_i_3_n_2 ;
  wire \a2_sum18_reg_1905[3]_i_4_n_2 ;
  wire \a2_sum18_reg_1905[3]_i_5_n_2 ;
  wire \a2_sum18_reg_1905[3]_i_6_n_2 ;
  wire \a2_sum18_reg_1905[3]_i_7_n_2 ;
  wire \a2_sum18_reg_1905[3]_i_8_n_2 ;
  wire \a2_sum18_reg_1905[3]_i_9_n_2 ;
  wire \a2_sum18_reg_1905[7]_i_10_n_2 ;
  wire \a2_sum18_reg_1905[7]_i_3_n_2 ;
  wire \a2_sum18_reg_1905[7]_i_4_n_2 ;
  wire \a2_sum18_reg_1905[7]_i_5_n_2 ;
  wire \a2_sum18_reg_1905[7]_i_6_n_2 ;
  wire \a2_sum18_reg_1905[7]_i_7_n_2 ;
  wire \a2_sum18_reg_1905[7]_i_8_n_2 ;
  wire \a2_sum18_reg_1905[7]_i_9_n_2 ;
  wire \a2_sum18_reg_1905_reg[11]_i_1_n_2 ;
  wire \a2_sum18_reg_1905_reg[11]_i_1_n_3 ;
  wire \a2_sum18_reg_1905_reg[11]_i_1_n_4 ;
  wire \a2_sum18_reg_1905_reg[11]_i_1_n_5 ;
  wire \a2_sum18_reg_1905_reg[11]_i_2_n_2 ;
  wire \a2_sum18_reg_1905_reg[11]_i_2_n_3 ;
  wire \a2_sum18_reg_1905_reg[11]_i_2_n_4 ;
  wire \a2_sum18_reg_1905_reg[11]_i_2_n_5 ;
  wire \a2_sum18_reg_1905_reg[15]_i_1_n_2 ;
  wire \a2_sum18_reg_1905_reg[15]_i_1_n_3 ;
  wire \a2_sum18_reg_1905_reg[15]_i_1_n_4 ;
  wire \a2_sum18_reg_1905_reg[15]_i_1_n_5 ;
  wire \a2_sum18_reg_1905_reg[15]_i_2_n_3 ;
  wire \a2_sum18_reg_1905_reg[15]_i_2_n_4 ;
  wire \a2_sum18_reg_1905_reg[15]_i_2_n_5 ;
  wire \a2_sum18_reg_1905_reg[19]_i_1_n_2 ;
  wire \a2_sum18_reg_1905_reg[19]_i_1_n_3 ;
  wire \a2_sum18_reg_1905_reg[19]_i_1_n_4 ;
  wire \a2_sum18_reg_1905_reg[19]_i_1_n_5 ;
  wire \a2_sum18_reg_1905_reg[23]_i_1_n_2 ;
  wire \a2_sum18_reg_1905_reg[23]_i_1_n_3 ;
  wire \a2_sum18_reg_1905_reg[23]_i_1_n_4 ;
  wire \a2_sum18_reg_1905_reg[23]_i_1_n_5 ;
  wire \a2_sum18_reg_1905_reg[27]_i_1_n_2 ;
  wire \a2_sum18_reg_1905_reg[27]_i_1_n_3 ;
  wire \a2_sum18_reg_1905_reg[27]_i_1_n_4 ;
  wire \a2_sum18_reg_1905_reg[27]_i_1_n_5 ;
  wire \a2_sum18_reg_1905_reg[29]_i_2_n_5 ;
  wire \a2_sum18_reg_1905_reg[3]_i_1_n_2 ;
  wire \a2_sum18_reg_1905_reg[3]_i_1_n_3 ;
  wire \a2_sum18_reg_1905_reg[3]_i_1_n_4 ;
  wire \a2_sum18_reg_1905_reg[3]_i_1_n_5 ;
  wire \a2_sum18_reg_1905_reg[3]_i_2_n_2 ;
  wire \a2_sum18_reg_1905_reg[3]_i_2_n_3 ;
  wire \a2_sum18_reg_1905_reg[3]_i_2_n_4 ;
  wire \a2_sum18_reg_1905_reg[3]_i_2_n_5 ;
  wire \a2_sum18_reg_1905_reg[7]_i_1_n_2 ;
  wire \a2_sum18_reg_1905_reg[7]_i_1_n_3 ;
  wire \a2_sum18_reg_1905_reg[7]_i_1_n_4 ;
  wire \a2_sum18_reg_1905_reg[7]_i_1_n_5 ;
  wire \a2_sum18_reg_1905_reg[7]_i_2_n_2 ;
  wire \a2_sum18_reg_1905_reg[7]_i_2_n_3 ;
  wire \a2_sum18_reg_1905_reg[7]_i_2_n_4 ;
  wire \a2_sum18_reg_1905_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum19_fu_864_p2;
  wire [29:0]a2_sum19_reg_1916;
  wire \a2_sum19_reg_1916[11]_i_10_n_2 ;
  wire \a2_sum19_reg_1916[11]_i_3_n_2 ;
  wire \a2_sum19_reg_1916[11]_i_4_n_2 ;
  wire \a2_sum19_reg_1916[11]_i_5_n_2 ;
  wire \a2_sum19_reg_1916[11]_i_6_n_2 ;
  wire \a2_sum19_reg_1916[11]_i_7_n_2 ;
  wire \a2_sum19_reg_1916[11]_i_8_n_2 ;
  wire \a2_sum19_reg_1916[11]_i_9_n_2 ;
  wire \a2_sum19_reg_1916[15]_i_10_n_2 ;
  wire \a2_sum19_reg_1916[15]_i_11_n_2 ;
  wire \a2_sum19_reg_1916[15]_i_12_n_2 ;
  wire \a2_sum19_reg_1916[15]_i_13_n_2 ;
  wire \a2_sum19_reg_1916[15]_i_14_n_2 ;
  wire \a2_sum19_reg_1916[15]_i_4_n_2 ;
  wire \a2_sum19_reg_1916[15]_i_5_n_2 ;
  wire \a2_sum19_reg_1916[15]_i_6_n_2 ;
  wire \a2_sum19_reg_1916[15]_i_7_n_2 ;
  wire \a2_sum19_reg_1916[15]_i_8_n_2 ;
  wire \a2_sum19_reg_1916[15]_i_9_n_2 ;
  wire \a2_sum19_reg_1916[19]_i_2_n_2 ;
  wire \a2_sum19_reg_1916[19]_i_3_n_2 ;
  wire \a2_sum19_reg_1916[19]_i_4_n_2 ;
  wire \a2_sum19_reg_1916[19]_i_5_n_2 ;
  wire \a2_sum19_reg_1916[23]_i_2_n_2 ;
  wire \a2_sum19_reg_1916[23]_i_3_n_2 ;
  wire \a2_sum19_reg_1916[23]_i_4_n_2 ;
  wire \a2_sum19_reg_1916[23]_i_5_n_2 ;
  wire \a2_sum19_reg_1916[27]_i_2_n_2 ;
  wire \a2_sum19_reg_1916[27]_i_3_n_2 ;
  wire \a2_sum19_reg_1916[27]_i_4_n_2 ;
  wire \a2_sum19_reg_1916[27]_i_5_n_2 ;
  wire \a2_sum19_reg_1916[29]_i_3_n_2 ;
  wire \a2_sum19_reg_1916[29]_i_4_n_2 ;
  wire \a2_sum19_reg_1916[3]_i_3_n_2 ;
  wire \a2_sum19_reg_1916[3]_i_4_n_2 ;
  wire \a2_sum19_reg_1916[3]_i_5_n_2 ;
  wire \a2_sum19_reg_1916[3]_i_6_n_2 ;
  wire \a2_sum19_reg_1916[7]_i_10_n_2 ;
  wire \a2_sum19_reg_1916[7]_i_3_n_2 ;
  wire \a2_sum19_reg_1916[7]_i_4_n_2 ;
  wire \a2_sum19_reg_1916[7]_i_5_n_2 ;
  wire \a2_sum19_reg_1916[7]_i_6_n_2 ;
  wire \a2_sum19_reg_1916[7]_i_7_n_2 ;
  wire \a2_sum19_reg_1916[7]_i_8_n_2 ;
  wire \a2_sum19_reg_1916[7]_i_9_n_2 ;
  wire \a2_sum19_reg_1916_reg[11]_i_1_n_2 ;
  wire \a2_sum19_reg_1916_reg[11]_i_1_n_3 ;
  wire \a2_sum19_reg_1916_reg[11]_i_1_n_4 ;
  wire \a2_sum19_reg_1916_reg[11]_i_1_n_5 ;
  wire \a2_sum19_reg_1916_reg[11]_i_2_n_2 ;
  wire \a2_sum19_reg_1916_reg[11]_i_2_n_3 ;
  wire \a2_sum19_reg_1916_reg[11]_i_2_n_4 ;
  wire \a2_sum19_reg_1916_reg[11]_i_2_n_5 ;
  wire \a2_sum19_reg_1916_reg[15]_i_1_n_2 ;
  wire \a2_sum19_reg_1916_reg[15]_i_1_n_3 ;
  wire \a2_sum19_reg_1916_reg[15]_i_1_n_4 ;
  wire \a2_sum19_reg_1916_reg[15]_i_1_n_5 ;
  wire \a2_sum19_reg_1916_reg[15]_i_2_n_4 ;
  wire \a2_sum19_reg_1916_reg[15]_i_2_n_5 ;
  wire \a2_sum19_reg_1916_reg[15]_i_3_n_2 ;
  wire \a2_sum19_reg_1916_reg[15]_i_3_n_3 ;
  wire \a2_sum19_reg_1916_reg[15]_i_3_n_4 ;
  wire \a2_sum19_reg_1916_reg[15]_i_3_n_5 ;
  wire \a2_sum19_reg_1916_reg[19]_i_1_n_2 ;
  wire \a2_sum19_reg_1916_reg[19]_i_1_n_3 ;
  wire \a2_sum19_reg_1916_reg[19]_i_1_n_4 ;
  wire \a2_sum19_reg_1916_reg[19]_i_1_n_5 ;
  wire \a2_sum19_reg_1916_reg[23]_i_1_n_2 ;
  wire \a2_sum19_reg_1916_reg[23]_i_1_n_3 ;
  wire \a2_sum19_reg_1916_reg[23]_i_1_n_4 ;
  wire \a2_sum19_reg_1916_reg[23]_i_1_n_5 ;
  wire \a2_sum19_reg_1916_reg[27]_i_1_n_2 ;
  wire \a2_sum19_reg_1916_reg[27]_i_1_n_3 ;
  wire \a2_sum19_reg_1916_reg[27]_i_1_n_4 ;
  wire \a2_sum19_reg_1916_reg[27]_i_1_n_5 ;
  wire \a2_sum19_reg_1916_reg[29]_i_2_n_5 ;
  wire \a2_sum19_reg_1916_reg[3]_i_1_n_2 ;
  wire \a2_sum19_reg_1916_reg[3]_i_1_n_3 ;
  wire \a2_sum19_reg_1916_reg[3]_i_1_n_4 ;
  wire \a2_sum19_reg_1916_reg[3]_i_1_n_5 ;
  wire \a2_sum19_reg_1916_reg[7]_i_1_n_2 ;
  wire \a2_sum19_reg_1916_reg[7]_i_1_n_3 ;
  wire \a2_sum19_reg_1916_reg[7]_i_1_n_4 ;
  wire \a2_sum19_reg_1916_reg[7]_i_1_n_5 ;
  wire \a2_sum19_reg_1916_reg[7]_i_2_n_2 ;
  wire \a2_sum19_reg_1916_reg[7]_i_2_n_3 ;
  wire \a2_sum19_reg_1916_reg[7]_i_2_n_4 ;
  wire \a2_sum19_reg_1916_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum1_fu_539_p2;
  wire [29:0]a2_sum1_reg_1773;
  wire \a2_sum1_reg_1773[11]_i_10_n_2 ;
  wire \a2_sum1_reg_1773[11]_i_3_n_2 ;
  wire \a2_sum1_reg_1773[11]_i_4_n_2 ;
  wire \a2_sum1_reg_1773[11]_i_5_n_2 ;
  wire \a2_sum1_reg_1773[11]_i_6_n_2 ;
  wire \a2_sum1_reg_1773[11]_i_7_n_2 ;
  wire \a2_sum1_reg_1773[11]_i_8_n_2 ;
  wire \a2_sum1_reg_1773[11]_i_9_n_2 ;
  wire \a2_sum1_reg_1773[15]_i_10_n_2 ;
  wire \a2_sum1_reg_1773[15]_i_3_n_2 ;
  wire \a2_sum1_reg_1773[15]_i_4_n_2 ;
  wire \a2_sum1_reg_1773[15]_i_5_n_2 ;
  wire \a2_sum1_reg_1773[15]_i_6_n_2 ;
  wire \a2_sum1_reg_1773[15]_i_7_n_2 ;
  wire \a2_sum1_reg_1773[15]_i_8_n_2 ;
  wire \a2_sum1_reg_1773[15]_i_9_n_2 ;
  wire \a2_sum1_reg_1773[19]_i_2_n_2 ;
  wire \a2_sum1_reg_1773[19]_i_3_n_2 ;
  wire \a2_sum1_reg_1773[19]_i_4_n_2 ;
  wire \a2_sum1_reg_1773[19]_i_5_n_2 ;
  wire \a2_sum1_reg_1773[23]_i_2_n_2 ;
  wire \a2_sum1_reg_1773[23]_i_3_n_2 ;
  wire \a2_sum1_reg_1773[23]_i_4_n_2 ;
  wire \a2_sum1_reg_1773[23]_i_5_n_2 ;
  wire \a2_sum1_reg_1773[27]_i_2_n_2 ;
  wire \a2_sum1_reg_1773[27]_i_3_n_2 ;
  wire \a2_sum1_reg_1773[27]_i_4_n_2 ;
  wire \a2_sum1_reg_1773[27]_i_5_n_2 ;
  wire \a2_sum1_reg_1773[29]_i_3_n_2 ;
  wire \a2_sum1_reg_1773[29]_i_4_n_2 ;
  wire \a2_sum1_reg_1773[3]_i_10_n_2 ;
  wire \a2_sum1_reg_1773[3]_i_3_n_2 ;
  wire \a2_sum1_reg_1773[3]_i_4_n_2 ;
  wire \a2_sum1_reg_1773[3]_i_5_n_2 ;
  wire \a2_sum1_reg_1773[3]_i_6_n_2 ;
  wire \a2_sum1_reg_1773[3]_i_7_n_2 ;
  wire \a2_sum1_reg_1773[3]_i_8_n_2 ;
  wire \a2_sum1_reg_1773[3]_i_9_n_2 ;
  wire \a2_sum1_reg_1773[7]_i_10_n_2 ;
  wire \a2_sum1_reg_1773[7]_i_3_n_2 ;
  wire \a2_sum1_reg_1773[7]_i_4_n_2 ;
  wire \a2_sum1_reg_1773[7]_i_5_n_2 ;
  wire \a2_sum1_reg_1773[7]_i_6_n_2 ;
  wire \a2_sum1_reg_1773[7]_i_7_n_2 ;
  wire \a2_sum1_reg_1773[7]_i_8_n_2 ;
  wire \a2_sum1_reg_1773[7]_i_9_n_2 ;
  wire \a2_sum1_reg_1773_reg[11]_i_1_n_2 ;
  wire \a2_sum1_reg_1773_reg[11]_i_1_n_3 ;
  wire \a2_sum1_reg_1773_reg[11]_i_1_n_4 ;
  wire \a2_sum1_reg_1773_reg[11]_i_1_n_5 ;
  wire \a2_sum1_reg_1773_reg[11]_i_2_n_2 ;
  wire \a2_sum1_reg_1773_reg[11]_i_2_n_3 ;
  wire \a2_sum1_reg_1773_reg[11]_i_2_n_4 ;
  wire \a2_sum1_reg_1773_reg[11]_i_2_n_5 ;
  wire \a2_sum1_reg_1773_reg[15]_i_1_n_2 ;
  wire \a2_sum1_reg_1773_reg[15]_i_1_n_3 ;
  wire \a2_sum1_reg_1773_reg[15]_i_1_n_4 ;
  wire \a2_sum1_reg_1773_reg[15]_i_1_n_5 ;
  wire \a2_sum1_reg_1773_reg[15]_i_2_n_3 ;
  wire \a2_sum1_reg_1773_reg[15]_i_2_n_4 ;
  wire \a2_sum1_reg_1773_reg[15]_i_2_n_5 ;
  wire \a2_sum1_reg_1773_reg[19]_i_1_n_2 ;
  wire \a2_sum1_reg_1773_reg[19]_i_1_n_3 ;
  wire \a2_sum1_reg_1773_reg[19]_i_1_n_4 ;
  wire \a2_sum1_reg_1773_reg[19]_i_1_n_5 ;
  wire \a2_sum1_reg_1773_reg[23]_i_1_n_2 ;
  wire \a2_sum1_reg_1773_reg[23]_i_1_n_3 ;
  wire \a2_sum1_reg_1773_reg[23]_i_1_n_4 ;
  wire \a2_sum1_reg_1773_reg[23]_i_1_n_5 ;
  wire \a2_sum1_reg_1773_reg[27]_i_1_n_2 ;
  wire \a2_sum1_reg_1773_reg[27]_i_1_n_3 ;
  wire \a2_sum1_reg_1773_reg[27]_i_1_n_4 ;
  wire \a2_sum1_reg_1773_reg[27]_i_1_n_5 ;
  wire \a2_sum1_reg_1773_reg[29]_i_2_n_5 ;
  wire \a2_sum1_reg_1773_reg[3]_i_1_n_2 ;
  wire \a2_sum1_reg_1773_reg[3]_i_1_n_3 ;
  wire \a2_sum1_reg_1773_reg[3]_i_1_n_4 ;
  wire \a2_sum1_reg_1773_reg[3]_i_1_n_5 ;
  wire \a2_sum1_reg_1773_reg[3]_i_2_n_2 ;
  wire \a2_sum1_reg_1773_reg[3]_i_2_n_3 ;
  wire \a2_sum1_reg_1773_reg[3]_i_2_n_4 ;
  wire \a2_sum1_reg_1773_reg[3]_i_2_n_5 ;
  wire \a2_sum1_reg_1773_reg[7]_i_1_n_2 ;
  wire \a2_sum1_reg_1773_reg[7]_i_1_n_3 ;
  wire \a2_sum1_reg_1773_reg[7]_i_1_n_4 ;
  wire \a2_sum1_reg_1773_reg[7]_i_1_n_5 ;
  wire \a2_sum1_reg_1773_reg[7]_i_2_n_2 ;
  wire \a2_sum1_reg_1773_reg[7]_i_2_n_3 ;
  wire \a2_sum1_reg_1773_reg[7]_i_2_n_4 ;
  wire \a2_sum1_reg_1773_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum20_fu_889_p2;
  wire [29:0]a2_sum20_reg_1927;
  wire \a2_sum20_reg_1927[11]_i_10_n_2 ;
  wire \a2_sum20_reg_1927[11]_i_3_n_2 ;
  wire \a2_sum20_reg_1927[11]_i_4_n_2 ;
  wire \a2_sum20_reg_1927[11]_i_5_n_2 ;
  wire \a2_sum20_reg_1927[11]_i_6_n_2 ;
  wire \a2_sum20_reg_1927[11]_i_7_n_2 ;
  wire \a2_sum20_reg_1927[11]_i_8_n_2 ;
  wire \a2_sum20_reg_1927[11]_i_9_n_2 ;
  wire \a2_sum20_reg_1927[15]_i_10_n_2 ;
  wire \a2_sum20_reg_1927[15]_i_11_n_2 ;
  wire \a2_sum20_reg_1927[15]_i_12_n_2 ;
  wire \a2_sum20_reg_1927[15]_i_13_n_2 ;
  wire \a2_sum20_reg_1927[15]_i_14_n_2 ;
  wire \a2_sum20_reg_1927[15]_i_4_n_2 ;
  wire \a2_sum20_reg_1927[15]_i_5_n_2 ;
  wire \a2_sum20_reg_1927[15]_i_6_n_2 ;
  wire \a2_sum20_reg_1927[15]_i_7_n_2 ;
  wire \a2_sum20_reg_1927[15]_i_8_n_2 ;
  wire \a2_sum20_reg_1927[15]_i_9_n_2 ;
  wire \a2_sum20_reg_1927[19]_i_2_n_2 ;
  wire \a2_sum20_reg_1927[19]_i_3_n_2 ;
  wire \a2_sum20_reg_1927[19]_i_4_n_2 ;
  wire \a2_sum20_reg_1927[19]_i_5_n_2 ;
  wire \a2_sum20_reg_1927[23]_i_2_n_2 ;
  wire \a2_sum20_reg_1927[23]_i_3_n_2 ;
  wire \a2_sum20_reg_1927[23]_i_4_n_2 ;
  wire \a2_sum20_reg_1927[23]_i_5_n_2 ;
  wire \a2_sum20_reg_1927[27]_i_2_n_2 ;
  wire \a2_sum20_reg_1927[27]_i_3_n_2 ;
  wire \a2_sum20_reg_1927[27]_i_4_n_2 ;
  wire \a2_sum20_reg_1927[27]_i_5_n_2 ;
  wire \a2_sum20_reg_1927[29]_i_3_n_2 ;
  wire \a2_sum20_reg_1927[29]_i_4_n_2 ;
  wire \a2_sum20_reg_1927[3]_i_2_n_2 ;
  wire \a2_sum20_reg_1927[3]_i_3_n_2 ;
  wire \a2_sum20_reg_1927[3]_i_4_n_2 ;
  wire \a2_sum20_reg_1927[3]_i_5_n_2 ;
  wire \a2_sum20_reg_1927[7]_i_10_n_2 ;
  wire \a2_sum20_reg_1927[7]_i_3_n_2 ;
  wire \a2_sum20_reg_1927[7]_i_4_n_2 ;
  wire \a2_sum20_reg_1927[7]_i_5_n_2 ;
  wire \a2_sum20_reg_1927[7]_i_6_n_2 ;
  wire \a2_sum20_reg_1927[7]_i_7_n_2 ;
  wire \a2_sum20_reg_1927[7]_i_8_n_2 ;
  wire \a2_sum20_reg_1927[7]_i_9_n_2 ;
  wire \a2_sum20_reg_1927_reg[11]_i_1_n_2 ;
  wire \a2_sum20_reg_1927_reg[11]_i_1_n_3 ;
  wire \a2_sum20_reg_1927_reg[11]_i_1_n_4 ;
  wire \a2_sum20_reg_1927_reg[11]_i_1_n_5 ;
  wire \a2_sum20_reg_1927_reg[11]_i_2_n_2 ;
  wire \a2_sum20_reg_1927_reg[11]_i_2_n_3 ;
  wire \a2_sum20_reg_1927_reg[11]_i_2_n_4 ;
  wire \a2_sum20_reg_1927_reg[11]_i_2_n_5 ;
  wire \a2_sum20_reg_1927_reg[15]_i_1_n_2 ;
  wire \a2_sum20_reg_1927_reg[15]_i_1_n_3 ;
  wire \a2_sum20_reg_1927_reg[15]_i_1_n_4 ;
  wire \a2_sum20_reg_1927_reg[15]_i_1_n_5 ;
  wire \a2_sum20_reg_1927_reg[15]_i_2_n_4 ;
  wire \a2_sum20_reg_1927_reg[15]_i_2_n_5 ;
  wire \a2_sum20_reg_1927_reg[15]_i_3_n_2 ;
  wire \a2_sum20_reg_1927_reg[15]_i_3_n_3 ;
  wire \a2_sum20_reg_1927_reg[15]_i_3_n_4 ;
  wire \a2_sum20_reg_1927_reg[15]_i_3_n_5 ;
  wire \a2_sum20_reg_1927_reg[19]_i_1_n_2 ;
  wire \a2_sum20_reg_1927_reg[19]_i_1_n_3 ;
  wire \a2_sum20_reg_1927_reg[19]_i_1_n_4 ;
  wire \a2_sum20_reg_1927_reg[19]_i_1_n_5 ;
  wire \a2_sum20_reg_1927_reg[23]_i_1_n_2 ;
  wire \a2_sum20_reg_1927_reg[23]_i_1_n_3 ;
  wire \a2_sum20_reg_1927_reg[23]_i_1_n_4 ;
  wire \a2_sum20_reg_1927_reg[23]_i_1_n_5 ;
  wire \a2_sum20_reg_1927_reg[27]_i_1_n_2 ;
  wire \a2_sum20_reg_1927_reg[27]_i_1_n_3 ;
  wire \a2_sum20_reg_1927_reg[27]_i_1_n_4 ;
  wire \a2_sum20_reg_1927_reg[27]_i_1_n_5 ;
  wire \a2_sum20_reg_1927_reg[29]_i_2_n_5 ;
  wire \a2_sum20_reg_1927_reg[3]_i_1_n_2 ;
  wire \a2_sum20_reg_1927_reg[3]_i_1_n_3 ;
  wire \a2_sum20_reg_1927_reg[3]_i_1_n_4 ;
  wire \a2_sum20_reg_1927_reg[3]_i_1_n_5 ;
  wire \a2_sum20_reg_1927_reg[7]_i_1_n_2 ;
  wire \a2_sum20_reg_1927_reg[7]_i_1_n_3 ;
  wire \a2_sum20_reg_1927_reg[7]_i_1_n_4 ;
  wire \a2_sum20_reg_1927_reg[7]_i_1_n_5 ;
  wire \a2_sum20_reg_1927_reg[7]_i_2_n_2 ;
  wire \a2_sum20_reg_1927_reg[7]_i_2_n_3 ;
  wire \a2_sum20_reg_1927_reg[7]_i_2_n_4 ;
  wire \a2_sum20_reg_1927_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum21_fu_914_p2;
  wire [29:0]a2_sum21_reg_1938;
  wire \a2_sum21_reg_1938[11]_i_10_n_2 ;
  wire \a2_sum21_reg_1938[11]_i_3_n_2 ;
  wire \a2_sum21_reg_1938[11]_i_4_n_2 ;
  wire \a2_sum21_reg_1938[11]_i_5_n_2 ;
  wire \a2_sum21_reg_1938[11]_i_6_n_2 ;
  wire \a2_sum21_reg_1938[11]_i_7_n_2 ;
  wire \a2_sum21_reg_1938[11]_i_8_n_2 ;
  wire \a2_sum21_reg_1938[11]_i_9_n_2 ;
  wire \a2_sum21_reg_1938[15]_i_10_n_2 ;
  wire \a2_sum21_reg_1938[15]_i_11_n_2 ;
  wire \a2_sum21_reg_1938[15]_i_12_n_2 ;
  wire \a2_sum21_reg_1938[15]_i_13_n_2 ;
  wire \a2_sum21_reg_1938[15]_i_14_n_2 ;
  wire \a2_sum21_reg_1938[15]_i_4_n_2 ;
  wire \a2_sum21_reg_1938[15]_i_5_n_2 ;
  wire \a2_sum21_reg_1938[15]_i_6_n_2 ;
  wire \a2_sum21_reg_1938[15]_i_7_n_2 ;
  wire \a2_sum21_reg_1938[15]_i_8_n_2 ;
  wire \a2_sum21_reg_1938[15]_i_9_n_2 ;
  wire \a2_sum21_reg_1938[19]_i_2_n_2 ;
  wire \a2_sum21_reg_1938[19]_i_3_n_2 ;
  wire \a2_sum21_reg_1938[19]_i_4_n_2 ;
  wire \a2_sum21_reg_1938[19]_i_5_n_2 ;
  wire \a2_sum21_reg_1938[23]_i_2_n_2 ;
  wire \a2_sum21_reg_1938[23]_i_3_n_2 ;
  wire \a2_sum21_reg_1938[23]_i_4_n_2 ;
  wire \a2_sum21_reg_1938[23]_i_5_n_2 ;
  wire \a2_sum21_reg_1938[27]_i_2_n_2 ;
  wire \a2_sum21_reg_1938[27]_i_3_n_2 ;
  wire \a2_sum21_reg_1938[27]_i_4_n_2 ;
  wire \a2_sum21_reg_1938[27]_i_5_n_2 ;
  wire \a2_sum21_reg_1938[29]_i_3_n_2 ;
  wire \a2_sum21_reg_1938[29]_i_4_n_2 ;
  wire \a2_sum21_reg_1938[3]_i_3_n_2 ;
  wire \a2_sum21_reg_1938[3]_i_4_n_2 ;
  wire \a2_sum21_reg_1938[3]_i_5_n_2 ;
  wire \a2_sum21_reg_1938[3]_i_6_n_2 ;
  wire \a2_sum21_reg_1938[7]_i_10_n_2 ;
  wire \a2_sum21_reg_1938[7]_i_3_n_2 ;
  wire \a2_sum21_reg_1938[7]_i_4_n_2 ;
  wire \a2_sum21_reg_1938[7]_i_5_n_2 ;
  wire \a2_sum21_reg_1938[7]_i_6_n_2 ;
  wire \a2_sum21_reg_1938[7]_i_7_n_2 ;
  wire \a2_sum21_reg_1938[7]_i_8_n_2 ;
  wire \a2_sum21_reg_1938[7]_i_9_n_2 ;
  wire \a2_sum21_reg_1938_reg[11]_i_1_n_2 ;
  wire \a2_sum21_reg_1938_reg[11]_i_1_n_3 ;
  wire \a2_sum21_reg_1938_reg[11]_i_1_n_4 ;
  wire \a2_sum21_reg_1938_reg[11]_i_1_n_5 ;
  wire \a2_sum21_reg_1938_reg[11]_i_2_n_2 ;
  wire \a2_sum21_reg_1938_reg[11]_i_2_n_3 ;
  wire \a2_sum21_reg_1938_reg[11]_i_2_n_4 ;
  wire \a2_sum21_reg_1938_reg[11]_i_2_n_5 ;
  wire \a2_sum21_reg_1938_reg[15]_i_1_n_2 ;
  wire \a2_sum21_reg_1938_reg[15]_i_1_n_3 ;
  wire \a2_sum21_reg_1938_reg[15]_i_1_n_4 ;
  wire \a2_sum21_reg_1938_reg[15]_i_1_n_5 ;
  wire \a2_sum21_reg_1938_reg[15]_i_2_n_4 ;
  wire \a2_sum21_reg_1938_reg[15]_i_2_n_5 ;
  wire \a2_sum21_reg_1938_reg[15]_i_3_n_2 ;
  wire \a2_sum21_reg_1938_reg[15]_i_3_n_3 ;
  wire \a2_sum21_reg_1938_reg[15]_i_3_n_4 ;
  wire \a2_sum21_reg_1938_reg[15]_i_3_n_5 ;
  wire \a2_sum21_reg_1938_reg[19]_i_1_n_2 ;
  wire \a2_sum21_reg_1938_reg[19]_i_1_n_3 ;
  wire \a2_sum21_reg_1938_reg[19]_i_1_n_4 ;
  wire \a2_sum21_reg_1938_reg[19]_i_1_n_5 ;
  wire \a2_sum21_reg_1938_reg[23]_i_1_n_2 ;
  wire \a2_sum21_reg_1938_reg[23]_i_1_n_3 ;
  wire \a2_sum21_reg_1938_reg[23]_i_1_n_4 ;
  wire \a2_sum21_reg_1938_reg[23]_i_1_n_5 ;
  wire \a2_sum21_reg_1938_reg[27]_i_1_n_2 ;
  wire \a2_sum21_reg_1938_reg[27]_i_1_n_3 ;
  wire \a2_sum21_reg_1938_reg[27]_i_1_n_4 ;
  wire \a2_sum21_reg_1938_reg[27]_i_1_n_5 ;
  wire \a2_sum21_reg_1938_reg[29]_i_2_n_5 ;
  wire \a2_sum21_reg_1938_reg[3]_i_1_n_2 ;
  wire \a2_sum21_reg_1938_reg[3]_i_1_n_3 ;
  wire \a2_sum21_reg_1938_reg[3]_i_1_n_4 ;
  wire \a2_sum21_reg_1938_reg[3]_i_1_n_5 ;
  wire \a2_sum21_reg_1938_reg[7]_i_1_n_2 ;
  wire \a2_sum21_reg_1938_reg[7]_i_1_n_3 ;
  wire \a2_sum21_reg_1938_reg[7]_i_1_n_4 ;
  wire \a2_sum21_reg_1938_reg[7]_i_1_n_5 ;
  wire \a2_sum21_reg_1938_reg[7]_i_2_n_2 ;
  wire \a2_sum21_reg_1938_reg[7]_i_2_n_3 ;
  wire \a2_sum21_reg_1938_reg[7]_i_2_n_4 ;
  wire \a2_sum21_reg_1938_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum22_fu_939_p2;
  wire [29:0]a2_sum22_reg_1949;
  wire \a2_sum22_reg_1949[11]_i_10_n_2 ;
  wire \a2_sum22_reg_1949[11]_i_3_n_2 ;
  wire \a2_sum22_reg_1949[11]_i_4_n_2 ;
  wire \a2_sum22_reg_1949[11]_i_5_n_2 ;
  wire \a2_sum22_reg_1949[11]_i_6_n_2 ;
  wire \a2_sum22_reg_1949[11]_i_7_n_2 ;
  wire \a2_sum22_reg_1949[11]_i_8_n_2 ;
  wire \a2_sum22_reg_1949[11]_i_9_n_2 ;
  wire \a2_sum22_reg_1949[15]_i_10_n_2 ;
  wire \a2_sum22_reg_1949[15]_i_3_n_2 ;
  wire \a2_sum22_reg_1949[15]_i_4_n_2 ;
  wire \a2_sum22_reg_1949[15]_i_5_n_2 ;
  wire \a2_sum22_reg_1949[15]_i_6_n_2 ;
  wire \a2_sum22_reg_1949[15]_i_7_n_2 ;
  wire \a2_sum22_reg_1949[15]_i_8_n_2 ;
  wire \a2_sum22_reg_1949[15]_i_9_n_2 ;
  wire \a2_sum22_reg_1949[19]_i_2_n_2 ;
  wire \a2_sum22_reg_1949[19]_i_3_n_2 ;
  wire \a2_sum22_reg_1949[19]_i_4_n_2 ;
  wire \a2_sum22_reg_1949[19]_i_5_n_2 ;
  wire \a2_sum22_reg_1949[23]_i_2_n_2 ;
  wire \a2_sum22_reg_1949[23]_i_3_n_2 ;
  wire \a2_sum22_reg_1949[23]_i_4_n_2 ;
  wire \a2_sum22_reg_1949[23]_i_5_n_2 ;
  wire \a2_sum22_reg_1949[27]_i_2_n_2 ;
  wire \a2_sum22_reg_1949[27]_i_3_n_2 ;
  wire \a2_sum22_reg_1949[27]_i_4_n_2 ;
  wire \a2_sum22_reg_1949[27]_i_5_n_2 ;
  wire \a2_sum22_reg_1949[29]_i_3_n_2 ;
  wire \a2_sum22_reg_1949[29]_i_4_n_2 ;
  wire \a2_sum22_reg_1949[3]_i_10_n_2 ;
  wire \a2_sum22_reg_1949[3]_i_3_n_2 ;
  wire \a2_sum22_reg_1949[3]_i_4_n_2 ;
  wire \a2_sum22_reg_1949[3]_i_5_n_2 ;
  wire \a2_sum22_reg_1949[3]_i_6_n_2 ;
  wire \a2_sum22_reg_1949[3]_i_7_n_2 ;
  wire \a2_sum22_reg_1949[3]_i_8_n_2 ;
  wire \a2_sum22_reg_1949[3]_i_9_n_2 ;
  wire \a2_sum22_reg_1949[7]_i_10_n_2 ;
  wire \a2_sum22_reg_1949[7]_i_3_n_2 ;
  wire \a2_sum22_reg_1949[7]_i_4_n_2 ;
  wire \a2_sum22_reg_1949[7]_i_5_n_2 ;
  wire \a2_sum22_reg_1949[7]_i_6_n_2 ;
  wire \a2_sum22_reg_1949[7]_i_7_n_2 ;
  wire \a2_sum22_reg_1949[7]_i_8_n_2 ;
  wire \a2_sum22_reg_1949[7]_i_9_n_2 ;
  wire \a2_sum22_reg_1949_reg[11]_i_1_n_2 ;
  wire \a2_sum22_reg_1949_reg[11]_i_1_n_3 ;
  wire \a2_sum22_reg_1949_reg[11]_i_1_n_4 ;
  wire \a2_sum22_reg_1949_reg[11]_i_1_n_5 ;
  wire \a2_sum22_reg_1949_reg[11]_i_2_n_2 ;
  wire \a2_sum22_reg_1949_reg[11]_i_2_n_3 ;
  wire \a2_sum22_reg_1949_reg[11]_i_2_n_4 ;
  wire \a2_sum22_reg_1949_reg[11]_i_2_n_5 ;
  wire \a2_sum22_reg_1949_reg[15]_i_1_n_2 ;
  wire \a2_sum22_reg_1949_reg[15]_i_1_n_3 ;
  wire \a2_sum22_reg_1949_reg[15]_i_1_n_4 ;
  wire \a2_sum22_reg_1949_reg[15]_i_1_n_5 ;
  wire \a2_sum22_reg_1949_reg[15]_i_2_n_3 ;
  wire \a2_sum22_reg_1949_reg[15]_i_2_n_4 ;
  wire \a2_sum22_reg_1949_reg[15]_i_2_n_5 ;
  wire \a2_sum22_reg_1949_reg[19]_i_1_n_2 ;
  wire \a2_sum22_reg_1949_reg[19]_i_1_n_3 ;
  wire \a2_sum22_reg_1949_reg[19]_i_1_n_4 ;
  wire \a2_sum22_reg_1949_reg[19]_i_1_n_5 ;
  wire \a2_sum22_reg_1949_reg[23]_i_1_n_2 ;
  wire \a2_sum22_reg_1949_reg[23]_i_1_n_3 ;
  wire \a2_sum22_reg_1949_reg[23]_i_1_n_4 ;
  wire \a2_sum22_reg_1949_reg[23]_i_1_n_5 ;
  wire \a2_sum22_reg_1949_reg[27]_i_1_n_2 ;
  wire \a2_sum22_reg_1949_reg[27]_i_1_n_3 ;
  wire \a2_sum22_reg_1949_reg[27]_i_1_n_4 ;
  wire \a2_sum22_reg_1949_reg[27]_i_1_n_5 ;
  wire \a2_sum22_reg_1949_reg[29]_i_2_n_5 ;
  wire \a2_sum22_reg_1949_reg[3]_i_1_n_2 ;
  wire \a2_sum22_reg_1949_reg[3]_i_1_n_3 ;
  wire \a2_sum22_reg_1949_reg[3]_i_1_n_4 ;
  wire \a2_sum22_reg_1949_reg[3]_i_1_n_5 ;
  wire \a2_sum22_reg_1949_reg[3]_i_2_n_2 ;
  wire \a2_sum22_reg_1949_reg[3]_i_2_n_3 ;
  wire \a2_sum22_reg_1949_reg[3]_i_2_n_4 ;
  wire \a2_sum22_reg_1949_reg[3]_i_2_n_5 ;
  wire \a2_sum22_reg_1949_reg[7]_i_1_n_2 ;
  wire \a2_sum22_reg_1949_reg[7]_i_1_n_3 ;
  wire \a2_sum22_reg_1949_reg[7]_i_1_n_4 ;
  wire \a2_sum22_reg_1949_reg[7]_i_1_n_5 ;
  wire \a2_sum22_reg_1949_reg[7]_i_2_n_2 ;
  wire \a2_sum22_reg_1949_reg[7]_i_2_n_3 ;
  wire \a2_sum22_reg_1949_reg[7]_i_2_n_4 ;
  wire \a2_sum22_reg_1949_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum23_fu_964_p2;
  wire [29:0]a2_sum23_reg_1960;
  wire \a2_sum23_reg_1960[11]_i_10_n_2 ;
  wire \a2_sum23_reg_1960[11]_i_3_n_2 ;
  wire \a2_sum23_reg_1960[11]_i_4_n_2 ;
  wire \a2_sum23_reg_1960[11]_i_5_n_2 ;
  wire \a2_sum23_reg_1960[11]_i_6_n_2 ;
  wire \a2_sum23_reg_1960[11]_i_7_n_2 ;
  wire \a2_sum23_reg_1960[11]_i_8_n_2 ;
  wire \a2_sum23_reg_1960[11]_i_9_n_2 ;
  wire \a2_sum23_reg_1960[15]_i_10_n_2 ;
  wire \a2_sum23_reg_1960[15]_i_11_n_2 ;
  wire \a2_sum23_reg_1960[15]_i_12_n_2 ;
  wire \a2_sum23_reg_1960[15]_i_13_n_2 ;
  wire \a2_sum23_reg_1960[15]_i_14_n_2 ;
  wire \a2_sum23_reg_1960[15]_i_4_n_2 ;
  wire \a2_sum23_reg_1960[15]_i_5_n_2 ;
  wire \a2_sum23_reg_1960[15]_i_6_n_2 ;
  wire \a2_sum23_reg_1960[15]_i_7_n_2 ;
  wire \a2_sum23_reg_1960[15]_i_8_n_2 ;
  wire \a2_sum23_reg_1960[15]_i_9_n_2 ;
  wire \a2_sum23_reg_1960[19]_i_2_n_2 ;
  wire \a2_sum23_reg_1960[19]_i_3_n_2 ;
  wire \a2_sum23_reg_1960[19]_i_4_n_2 ;
  wire \a2_sum23_reg_1960[19]_i_5_n_2 ;
  wire \a2_sum23_reg_1960[23]_i_2_n_2 ;
  wire \a2_sum23_reg_1960[23]_i_3_n_2 ;
  wire \a2_sum23_reg_1960[23]_i_4_n_2 ;
  wire \a2_sum23_reg_1960[23]_i_5_n_2 ;
  wire \a2_sum23_reg_1960[27]_i_2_n_2 ;
  wire \a2_sum23_reg_1960[27]_i_3_n_2 ;
  wire \a2_sum23_reg_1960[27]_i_4_n_2 ;
  wire \a2_sum23_reg_1960[27]_i_5_n_2 ;
  wire \a2_sum23_reg_1960[29]_i_3_n_2 ;
  wire \a2_sum23_reg_1960[29]_i_4_n_2 ;
  wire \a2_sum23_reg_1960[3]_i_3_n_2 ;
  wire \a2_sum23_reg_1960[3]_i_4_n_2 ;
  wire \a2_sum23_reg_1960[3]_i_5_n_2 ;
  wire \a2_sum23_reg_1960[3]_i_6_n_2 ;
  wire \a2_sum23_reg_1960[7]_i_10_n_2 ;
  wire \a2_sum23_reg_1960[7]_i_3_n_2 ;
  wire \a2_sum23_reg_1960[7]_i_4_n_2 ;
  wire \a2_sum23_reg_1960[7]_i_5_n_2 ;
  wire \a2_sum23_reg_1960[7]_i_6_n_2 ;
  wire \a2_sum23_reg_1960[7]_i_7_n_2 ;
  wire \a2_sum23_reg_1960[7]_i_8_n_2 ;
  wire \a2_sum23_reg_1960[7]_i_9_n_2 ;
  wire \a2_sum23_reg_1960_reg[11]_i_1_n_2 ;
  wire \a2_sum23_reg_1960_reg[11]_i_1_n_3 ;
  wire \a2_sum23_reg_1960_reg[11]_i_1_n_4 ;
  wire \a2_sum23_reg_1960_reg[11]_i_1_n_5 ;
  wire \a2_sum23_reg_1960_reg[11]_i_2_n_2 ;
  wire \a2_sum23_reg_1960_reg[11]_i_2_n_3 ;
  wire \a2_sum23_reg_1960_reg[11]_i_2_n_4 ;
  wire \a2_sum23_reg_1960_reg[11]_i_2_n_5 ;
  wire \a2_sum23_reg_1960_reg[15]_i_1_n_2 ;
  wire \a2_sum23_reg_1960_reg[15]_i_1_n_3 ;
  wire \a2_sum23_reg_1960_reg[15]_i_1_n_4 ;
  wire \a2_sum23_reg_1960_reg[15]_i_1_n_5 ;
  wire \a2_sum23_reg_1960_reg[15]_i_2_n_4 ;
  wire \a2_sum23_reg_1960_reg[15]_i_2_n_5 ;
  wire \a2_sum23_reg_1960_reg[15]_i_3_n_2 ;
  wire \a2_sum23_reg_1960_reg[15]_i_3_n_3 ;
  wire \a2_sum23_reg_1960_reg[15]_i_3_n_4 ;
  wire \a2_sum23_reg_1960_reg[15]_i_3_n_5 ;
  wire \a2_sum23_reg_1960_reg[19]_i_1_n_2 ;
  wire \a2_sum23_reg_1960_reg[19]_i_1_n_3 ;
  wire \a2_sum23_reg_1960_reg[19]_i_1_n_4 ;
  wire \a2_sum23_reg_1960_reg[19]_i_1_n_5 ;
  wire \a2_sum23_reg_1960_reg[23]_i_1_n_2 ;
  wire \a2_sum23_reg_1960_reg[23]_i_1_n_3 ;
  wire \a2_sum23_reg_1960_reg[23]_i_1_n_4 ;
  wire \a2_sum23_reg_1960_reg[23]_i_1_n_5 ;
  wire \a2_sum23_reg_1960_reg[27]_i_1_n_2 ;
  wire \a2_sum23_reg_1960_reg[27]_i_1_n_3 ;
  wire \a2_sum23_reg_1960_reg[27]_i_1_n_4 ;
  wire \a2_sum23_reg_1960_reg[27]_i_1_n_5 ;
  wire \a2_sum23_reg_1960_reg[29]_i_2_n_5 ;
  wire \a2_sum23_reg_1960_reg[3]_i_1_n_2 ;
  wire \a2_sum23_reg_1960_reg[3]_i_1_n_3 ;
  wire \a2_sum23_reg_1960_reg[3]_i_1_n_4 ;
  wire \a2_sum23_reg_1960_reg[3]_i_1_n_5 ;
  wire \a2_sum23_reg_1960_reg[7]_i_1_n_2 ;
  wire \a2_sum23_reg_1960_reg[7]_i_1_n_3 ;
  wire \a2_sum23_reg_1960_reg[7]_i_1_n_4 ;
  wire \a2_sum23_reg_1960_reg[7]_i_1_n_5 ;
  wire \a2_sum23_reg_1960_reg[7]_i_2_n_2 ;
  wire \a2_sum23_reg_1960_reg[7]_i_2_n_3 ;
  wire \a2_sum23_reg_1960_reg[7]_i_2_n_4 ;
  wire \a2_sum23_reg_1960_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum24_fu_989_p2;
  wire [29:0]a2_sum24_reg_1971;
  wire \a2_sum24_reg_1971[11]_i_10_n_2 ;
  wire \a2_sum24_reg_1971[11]_i_3_n_2 ;
  wire \a2_sum24_reg_1971[11]_i_4_n_2 ;
  wire \a2_sum24_reg_1971[11]_i_5_n_2 ;
  wire \a2_sum24_reg_1971[11]_i_6_n_2 ;
  wire \a2_sum24_reg_1971[11]_i_7_n_2 ;
  wire \a2_sum24_reg_1971[11]_i_8_n_2 ;
  wire \a2_sum24_reg_1971[11]_i_9_n_2 ;
  wire \a2_sum24_reg_1971[15]_i_10_n_2 ;
  wire \a2_sum24_reg_1971[15]_i_11_n_2 ;
  wire \a2_sum24_reg_1971[15]_i_12_n_2 ;
  wire \a2_sum24_reg_1971[15]_i_13_n_2 ;
  wire \a2_sum24_reg_1971[15]_i_4_n_2 ;
  wire \a2_sum24_reg_1971[15]_i_5_n_2 ;
  wire \a2_sum24_reg_1971[15]_i_6_n_2 ;
  wire \a2_sum24_reg_1971[15]_i_7_n_2 ;
  wire \a2_sum24_reg_1971[15]_i_8_n_2 ;
  wire \a2_sum24_reg_1971[15]_i_9_n_2 ;
  wire \a2_sum24_reg_1971[19]_i_2_n_2 ;
  wire \a2_sum24_reg_1971[19]_i_3_n_2 ;
  wire \a2_sum24_reg_1971[19]_i_4_n_2 ;
  wire \a2_sum24_reg_1971[19]_i_5_n_2 ;
  wire \a2_sum24_reg_1971[23]_i_2_n_2 ;
  wire \a2_sum24_reg_1971[23]_i_3_n_2 ;
  wire \a2_sum24_reg_1971[23]_i_4_n_2 ;
  wire \a2_sum24_reg_1971[23]_i_5_n_2 ;
  wire \a2_sum24_reg_1971[27]_i_2_n_2 ;
  wire \a2_sum24_reg_1971[27]_i_3_n_2 ;
  wire \a2_sum24_reg_1971[27]_i_4_n_2 ;
  wire \a2_sum24_reg_1971[27]_i_5_n_2 ;
  wire \a2_sum24_reg_1971[29]_i_3_n_2 ;
  wire \a2_sum24_reg_1971[29]_i_4_n_2 ;
  wire \a2_sum24_reg_1971[3]_i_2_n_2 ;
  wire \a2_sum24_reg_1971[3]_i_3_n_2 ;
  wire \a2_sum24_reg_1971[3]_i_4_n_2 ;
  wire \a2_sum24_reg_1971[3]_i_5_n_2 ;
  wire \a2_sum24_reg_1971[7]_i_10_n_2 ;
  wire \a2_sum24_reg_1971[7]_i_3_n_2 ;
  wire \a2_sum24_reg_1971[7]_i_4_n_2 ;
  wire \a2_sum24_reg_1971[7]_i_5_n_2 ;
  wire \a2_sum24_reg_1971[7]_i_6_n_2 ;
  wire \a2_sum24_reg_1971[7]_i_7_n_2 ;
  wire \a2_sum24_reg_1971[7]_i_8_n_2 ;
  wire \a2_sum24_reg_1971[7]_i_9_n_2 ;
  wire \a2_sum24_reg_1971_reg[11]_i_1_n_2 ;
  wire \a2_sum24_reg_1971_reg[11]_i_1_n_3 ;
  wire \a2_sum24_reg_1971_reg[11]_i_1_n_4 ;
  wire \a2_sum24_reg_1971_reg[11]_i_1_n_5 ;
  wire \a2_sum24_reg_1971_reg[11]_i_2_n_2 ;
  wire \a2_sum24_reg_1971_reg[11]_i_2_n_3 ;
  wire \a2_sum24_reg_1971_reg[11]_i_2_n_4 ;
  wire \a2_sum24_reg_1971_reg[11]_i_2_n_5 ;
  wire \a2_sum24_reg_1971_reg[15]_i_1_n_2 ;
  wire \a2_sum24_reg_1971_reg[15]_i_1_n_3 ;
  wire \a2_sum24_reg_1971_reg[15]_i_1_n_4 ;
  wire \a2_sum24_reg_1971_reg[15]_i_1_n_5 ;
  wire \a2_sum24_reg_1971_reg[15]_i_2_n_5 ;
  wire \a2_sum24_reg_1971_reg[15]_i_3_n_2 ;
  wire \a2_sum24_reg_1971_reg[15]_i_3_n_3 ;
  wire \a2_sum24_reg_1971_reg[15]_i_3_n_4 ;
  wire \a2_sum24_reg_1971_reg[15]_i_3_n_5 ;
  wire \a2_sum24_reg_1971_reg[19]_i_1_n_2 ;
  wire \a2_sum24_reg_1971_reg[19]_i_1_n_3 ;
  wire \a2_sum24_reg_1971_reg[19]_i_1_n_4 ;
  wire \a2_sum24_reg_1971_reg[19]_i_1_n_5 ;
  wire \a2_sum24_reg_1971_reg[23]_i_1_n_2 ;
  wire \a2_sum24_reg_1971_reg[23]_i_1_n_3 ;
  wire \a2_sum24_reg_1971_reg[23]_i_1_n_4 ;
  wire \a2_sum24_reg_1971_reg[23]_i_1_n_5 ;
  wire \a2_sum24_reg_1971_reg[27]_i_1_n_2 ;
  wire \a2_sum24_reg_1971_reg[27]_i_1_n_3 ;
  wire \a2_sum24_reg_1971_reg[27]_i_1_n_4 ;
  wire \a2_sum24_reg_1971_reg[27]_i_1_n_5 ;
  wire \a2_sum24_reg_1971_reg[29]_i_2_n_5 ;
  wire \a2_sum24_reg_1971_reg[3]_i_1_n_2 ;
  wire \a2_sum24_reg_1971_reg[3]_i_1_n_3 ;
  wire \a2_sum24_reg_1971_reg[3]_i_1_n_4 ;
  wire \a2_sum24_reg_1971_reg[3]_i_1_n_5 ;
  wire \a2_sum24_reg_1971_reg[7]_i_1_n_2 ;
  wire \a2_sum24_reg_1971_reg[7]_i_1_n_3 ;
  wire \a2_sum24_reg_1971_reg[7]_i_1_n_4 ;
  wire \a2_sum24_reg_1971_reg[7]_i_1_n_5 ;
  wire \a2_sum24_reg_1971_reg[7]_i_2_n_2 ;
  wire \a2_sum24_reg_1971_reg[7]_i_2_n_3 ;
  wire \a2_sum24_reg_1971_reg[7]_i_2_n_4 ;
  wire \a2_sum24_reg_1971_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum25_fu_1014_p2;
  wire [29:0]a2_sum25_reg_1982;
  wire \a2_sum25_reg_1982[11]_i_10_n_2 ;
  wire \a2_sum25_reg_1982[11]_i_3_n_2 ;
  wire \a2_sum25_reg_1982[11]_i_4_n_2 ;
  wire \a2_sum25_reg_1982[11]_i_5_n_2 ;
  wire \a2_sum25_reg_1982[11]_i_6_n_2 ;
  wire \a2_sum25_reg_1982[11]_i_7_n_2 ;
  wire \a2_sum25_reg_1982[11]_i_8_n_2 ;
  wire \a2_sum25_reg_1982[11]_i_9_n_2 ;
  wire \a2_sum25_reg_1982[15]_i_10_n_2 ;
  wire \a2_sum25_reg_1982[15]_i_11_n_2 ;
  wire \a2_sum25_reg_1982[15]_i_12_n_2 ;
  wire \a2_sum25_reg_1982[15]_i_13_n_2 ;
  wire \a2_sum25_reg_1982[15]_i_14_n_2 ;
  wire \a2_sum25_reg_1982[15]_i_4_n_2 ;
  wire \a2_sum25_reg_1982[15]_i_5_n_2 ;
  wire \a2_sum25_reg_1982[15]_i_6_n_2 ;
  wire \a2_sum25_reg_1982[15]_i_7_n_2 ;
  wire \a2_sum25_reg_1982[15]_i_8_n_2 ;
  wire \a2_sum25_reg_1982[15]_i_9_n_2 ;
  wire \a2_sum25_reg_1982[19]_i_2_n_2 ;
  wire \a2_sum25_reg_1982[19]_i_3_n_2 ;
  wire \a2_sum25_reg_1982[19]_i_4_n_2 ;
  wire \a2_sum25_reg_1982[19]_i_5_n_2 ;
  wire \a2_sum25_reg_1982[23]_i_2_n_2 ;
  wire \a2_sum25_reg_1982[23]_i_3_n_2 ;
  wire \a2_sum25_reg_1982[23]_i_4_n_2 ;
  wire \a2_sum25_reg_1982[23]_i_5_n_2 ;
  wire \a2_sum25_reg_1982[27]_i_2_n_2 ;
  wire \a2_sum25_reg_1982[27]_i_3_n_2 ;
  wire \a2_sum25_reg_1982[27]_i_4_n_2 ;
  wire \a2_sum25_reg_1982[27]_i_5_n_2 ;
  wire \a2_sum25_reg_1982[29]_i_3_n_2 ;
  wire \a2_sum25_reg_1982[29]_i_4_n_2 ;
  wire \a2_sum25_reg_1982[3]_i_3_n_2 ;
  wire \a2_sum25_reg_1982[3]_i_4_n_2 ;
  wire \a2_sum25_reg_1982[3]_i_5_n_2 ;
  wire \a2_sum25_reg_1982[3]_i_6_n_2 ;
  wire \a2_sum25_reg_1982[7]_i_10_n_2 ;
  wire \a2_sum25_reg_1982[7]_i_3_n_2 ;
  wire \a2_sum25_reg_1982[7]_i_4_n_2 ;
  wire \a2_sum25_reg_1982[7]_i_5_n_2 ;
  wire \a2_sum25_reg_1982[7]_i_6_n_2 ;
  wire \a2_sum25_reg_1982[7]_i_7_n_2 ;
  wire \a2_sum25_reg_1982[7]_i_8_n_2 ;
  wire \a2_sum25_reg_1982[7]_i_9_n_2 ;
  wire \a2_sum25_reg_1982_reg[11]_i_1_n_2 ;
  wire \a2_sum25_reg_1982_reg[11]_i_1_n_3 ;
  wire \a2_sum25_reg_1982_reg[11]_i_1_n_4 ;
  wire \a2_sum25_reg_1982_reg[11]_i_1_n_5 ;
  wire \a2_sum25_reg_1982_reg[11]_i_2_n_2 ;
  wire \a2_sum25_reg_1982_reg[11]_i_2_n_3 ;
  wire \a2_sum25_reg_1982_reg[11]_i_2_n_4 ;
  wire \a2_sum25_reg_1982_reg[11]_i_2_n_5 ;
  wire \a2_sum25_reg_1982_reg[15]_i_1_n_2 ;
  wire \a2_sum25_reg_1982_reg[15]_i_1_n_3 ;
  wire \a2_sum25_reg_1982_reg[15]_i_1_n_4 ;
  wire \a2_sum25_reg_1982_reg[15]_i_1_n_5 ;
  wire \a2_sum25_reg_1982_reg[15]_i_2_n_4 ;
  wire \a2_sum25_reg_1982_reg[15]_i_2_n_5 ;
  wire \a2_sum25_reg_1982_reg[15]_i_3_n_2 ;
  wire \a2_sum25_reg_1982_reg[15]_i_3_n_3 ;
  wire \a2_sum25_reg_1982_reg[15]_i_3_n_4 ;
  wire \a2_sum25_reg_1982_reg[15]_i_3_n_5 ;
  wire \a2_sum25_reg_1982_reg[19]_i_1_n_2 ;
  wire \a2_sum25_reg_1982_reg[19]_i_1_n_3 ;
  wire \a2_sum25_reg_1982_reg[19]_i_1_n_4 ;
  wire \a2_sum25_reg_1982_reg[19]_i_1_n_5 ;
  wire \a2_sum25_reg_1982_reg[23]_i_1_n_2 ;
  wire \a2_sum25_reg_1982_reg[23]_i_1_n_3 ;
  wire \a2_sum25_reg_1982_reg[23]_i_1_n_4 ;
  wire \a2_sum25_reg_1982_reg[23]_i_1_n_5 ;
  wire \a2_sum25_reg_1982_reg[27]_i_1_n_2 ;
  wire \a2_sum25_reg_1982_reg[27]_i_1_n_3 ;
  wire \a2_sum25_reg_1982_reg[27]_i_1_n_4 ;
  wire \a2_sum25_reg_1982_reg[27]_i_1_n_5 ;
  wire \a2_sum25_reg_1982_reg[29]_i_2_n_5 ;
  wire \a2_sum25_reg_1982_reg[3]_i_1_n_2 ;
  wire \a2_sum25_reg_1982_reg[3]_i_1_n_3 ;
  wire \a2_sum25_reg_1982_reg[3]_i_1_n_4 ;
  wire \a2_sum25_reg_1982_reg[3]_i_1_n_5 ;
  wire \a2_sum25_reg_1982_reg[7]_i_1_n_2 ;
  wire \a2_sum25_reg_1982_reg[7]_i_1_n_3 ;
  wire \a2_sum25_reg_1982_reg[7]_i_1_n_4 ;
  wire \a2_sum25_reg_1982_reg[7]_i_1_n_5 ;
  wire \a2_sum25_reg_1982_reg[7]_i_2_n_2 ;
  wire \a2_sum25_reg_1982_reg[7]_i_2_n_3 ;
  wire \a2_sum25_reg_1982_reg[7]_i_2_n_4 ;
  wire \a2_sum25_reg_1982_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum26_fu_1039_p2;
  wire [29:0]a2_sum26_reg_1993;
  wire \a2_sum26_reg_1993[11]_i_10_n_2 ;
  wire \a2_sum26_reg_1993[11]_i_3_n_2 ;
  wire \a2_sum26_reg_1993[11]_i_4_n_2 ;
  wire \a2_sum26_reg_1993[11]_i_5_n_2 ;
  wire \a2_sum26_reg_1993[11]_i_6_n_2 ;
  wire \a2_sum26_reg_1993[11]_i_7_n_2 ;
  wire \a2_sum26_reg_1993[11]_i_8_n_2 ;
  wire \a2_sum26_reg_1993[11]_i_9_n_2 ;
  wire \a2_sum26_reg_1993[15]_i_10_n_2 ;
  wire \a2_sum26_reg_1993[15]_i_3_n_2 ;
  wire \a2_sum26_reg_1993[15]_i_4_n_2 ;
  wire \a2_sum26_reg_1993[15]_i_5_n_2 ;
  wire \a2_sum26_reg_1993[15]_i_6_n_2 ;
  wire \a2_sum26_reg_1993[15]_i_7_n_2 ;
  wire \a2_sum26_reg_1993[15]_i_8_n_2 ;
  wire \a2_sum26_reg_1993[15]_i_9_n_2 ;
  wire \a2_sum26_reg_1993[19]_i_2_n_2 ;
  wire \a2_sum26_reg_1993[19]_i_3_n_2 ;
  wire \a2_sum26_reg_1993[19]_i_4_n_2 ;
  wire \a2_sum26_reg_1993[19]_i_5_n_2 ;
  wire \a2_sum26_reg_1993[23]_i_2_n_2 ;
  wire \a2_sum26_reg_1993[23]_i_3_n_2 ;
  wire \a2_sum26_reg_1993[23]_i_4_n_2 ;
  wire \a2_sum26_reg_1993[23]_i_5_n_2 ;
  wire \a2_sum26_reg_1993[27]_i_2_n_2 ;
  wire \a2_sum26_reg_1993[27]_i_3_n_2 ;
  wire \a2_sum26_reg_1993[27]_i_4_n_2 ;
  wire \a2_sum26_reg_1993[27]_i_5_n_2 ;
  wire \a2_sum26_reg_1993[29]_i_3_n_2 ;
  wire \a2_sum26_reg_1993[29]_i_4_n_2 ;
  wire \a2_sum26_reg_1993[3]_i_10_n_2 ;
  wire \a2_sum26_reg_1993[3]_i_3_n_2 ;
  wire \a2_sum26_reg_1993[3]_i_4_n_2 ;
  wire \a2_sum26_reg_1993[3]_i_5_n_2 ;
  wire \a2_sum26_reg_1993[3]_i_6_n_2 ;
  wire \a2_sum26_reg_1993[3]_i_7_n_2 ;
  wire \a2_sum26_reg_1993[3]_i_8_n_2 ;
  wire \a2_sum26_reg_1993[3]_i_9_n_2 ;
  wire \a2_sum26_reg_1993[7]_i_10_n_2 ;
  wire \a2_sum26_reg_1993[7]_i_3_n_2 ;
  wire \a2_sum26_reg_1993[7]_i_4_n_2 ;
  wire \a2_sum26_reg_1993[7]_i_5_n_2 ;
  wire \a2_sum26_reg_1993[7]_i_6_n_2 ;
  wire \a2_sum26_reg_1993[7]_i_7_n_2 ;
  wire \a2_sum26_reg_1993[7]_i_8_n_2 ;
  wire \a2_sum26_reg_1993[7]_i_9_n_2 ;
  wire \a2_sum26_reg_1993_reg[11]_i_1_n_2 ;
  wire \a2_sum26_reg_1993_reg[11]_i_1_n_3 ;
  wire \a2_sum26_reg_1993_reg[11]_i_1_n_4 ;
  wire \a2_sum26_reg_1993_reg[11]_i_1_n_5 ;
  wire \a2_sum26_reg_1993_reg[11]_i_2_n_2 ;
  wire \a2_sum26_reg_1993_reg[11]_i_2_n_3 ;
  wire \a2_sum26_reg_1993_reg[11]_i_2_n_4 ;
  wire \a2_sum26_reg_1993_reg[11]_i_2_n_5 ;
  wire \a2_sum26_reg_1993_reg[15]_i_1_n_2 ;
  wire \a2_sum26_reg_1993_reg[15]_i_1_n_3 ;
  wire \a2_sum26_reg_1993_reg[15]_i_1_n_4 ;
  wire \a2_sum26_reg_1993_reg[15]_i_1_n_5 ;
  wire \a2_sum26_reg_1993_reg[15]_i_2_n_3 ;
  wire \a2_sum26_reg_1993_reg[15]_i_2_n_4 ;
  wire \a2_sum26_reg_1993_reg[15]_i_2_n_5 ;
  wire \a2_sum26_reg_1993_reg[19]_i_1_n_2 ;
  wire \a2_sum26_reg_1993_reg[19]_i_1_n_3 ;
  wire \a2_sum26_reg_1993_reg[19]_i_1_n_4 ;
  wire \a2_sum26_reg_1993_reg[19]_i_1_n_5 ;
  wire \a2_sum26_reg_1993_reg[23]_i_1_n_2 ;
  wire \a2_sum26_reg_1993_reg[23]_i_1_n_3 ;
  wire \a2_sum26_reg_1993_reg[23]_i_1_n_4 ;
  wire \a2_sum26_reg_1993_reg[23]_i_1_n_5 ;
  wire \a2_sum26_reg_1993_reg[27]_i_1_n_2 ;
  wire \a2_sum26_reg_1993_reg[27]_i_1_n_3 ;
  wire \a2_sum26_reg_1993_reg[27]_i_1_n_4 ;
  wire \a2_sum26_reg_1993_reg[27]_i_1_n_5 ;
  wire \a2_sum26_reg_1993_reg[29]_i_2_n_5 ;
  wire \a2_sum26_reg_1993_reg[3]_i_1_n_2 ;
  wire \a2_sum26_reg_1993_reg[3]_i_1_n_3 ;
  wire \a2_sum26_reg_1993_reg[3]_i_1_n_4 ;
  wire \a2_sum26_reg_1993_reg[3]_i_1_n_5 ;
  wire \a2_sum26_reg_1993_reg[3]_i_2_n_2 ;
  wire \a2_sum26_reg_1993_reg[3]_i_2_n_3 ;
  wire \a2_sum26_reg_1993_reg[3]_i_2_n_4 ;
  wire \a2_sum26_reg_1993_reg[3]_i_2_n_5 ;
  wire \a2_sum26_reg_1993_reg[7]_i_1_n_2 ;
  wire \a2_sum26_reg_1993_reg[7]_i_1_n_3 ;
  wire \a2_sum26_reg_1993_reg[7]_i_1_n_4 ;
  wire \a2_sum26_reg_1993_reg[7]_i_1_n_5 ;
  wire \a2_sum26_reg_1993_reg[7]_i_2_n_2 ;
  wire \a2_sum26_reg_1993_reg[7]_i_2_n_3 ;
  wire \a2_sum26_reg_1993_reg[7]_i_2_n_4 ;
  wire \a2_sum26_reg_1993_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum27_fu_1064_p2;
  wire [29:0]a2_sum27_reg_2004;
  wire \a2_sum27_reg_2004[11]_i_10_n_2 ;
  wire \a2_sum27_reg_2004[11]_i_3_n_2 ;
  wire \a2_sum27_reg_2004[11]_i_4_n_2 ;
  wire \a2_sum27_reg_2004[11]_i_5_n_2 ;
  wire \a2_sum27_reg_2004[11]_i_6_n_2 ;
  wire \a2_sum27_reg_2004[11]_i_7_n_2 ;
  wire \a2_sum27_reg_2004[11]_i_8_n_2 ;
  wire \a2_sum27_reg_2004[11]_i_9_n_2 ;
  wire \a2_sum27_reg_2004[15]_i_10_n_2 ;
  wire \a2_sum27_reg_2004[15]_i_11_n_2 ;
  wire \a2_sum27_reg_2004[15]_i_12_n_2 ;
  wire \a2_sum27_reg_2004[15]_i_13_n_2 ;
  wire \a2_sum27_reg_2004[15]_i_14_n_2 ;
  wire \a2_sum27_reg_2004[15]_i_4_n_2 ;
  wire \a2_sum27_reg_2004[15]_i_5_n_2 ;
  wire \a2_sum27_reg_2004[15]_i_6_n_2 ;
  wire \a2_sum27_reg_2004[15]_i_7_n_2 ;
  wire \a2_sum27_reg_2004[15]_i_8_n_2 ;
  wire \a2_sum27_reg_2004[15]_i_9_n_2 ;
  wire \a2_sum27_reg_2004[19]_i_2_n_2 ;
  wire \a2_sum27_reg_2004[19]_i_3_n_2 ;
  wire \a2_sum27_reg_2004[19]_i_4_n_2 ;
  wire \a2_sum27_reg_2004[19]_i_5_n_2 ;
  wire \a2_sum27_reg_2004[23]_i_2_n_2 ;
  wire \a2_sum27_reg_2004[23]_i_3_n_2 ;
  wire \a2_sum27_reg_2004[23]_i_4_n_2 ;
  wire \a2_sum27_reg_2004[23]_i_5_n_2 ;
  wire \a2_sum27_reg_2004[27]_i_2_n_2 ;
  wire \a2_sum27_reg_2004[27]_i_3_n_2 ;
  wire \a2_sum27_reg_2004[27]_i_4_n_2 ;
  wire \a2_sum27_reg_2004[27]_i_5_n_2 ;
  wire \a2_sum27_reg_2004[29]_i_3_n_2 ;
  wire \a2_sum27_reg_2004[29]_i_4_n_2 ;
  wire \a2_sum27_reg_2004[3]_i_3_n_2 ;
  wire \a2_sum27_reg_2004[3]_i_4_n_2 ;
  wire \a2_sum27_reg_2004[3]_i_5_n_2 ;
  wire \a2_sum27_reg_2004[3]_i_6_n_2 ;
  wire \a2_sum27_reg_2004[7]_i_10_n_2 ;
  wire \a2_sum27_reg_2004[7]_i_3_n_2 ;
  wire \a2_sum27_reg_2004[7]_i_4_n_2 ;
  wire \a2_sum27_reg_2004[7]_i_5_n_2 ;
  wire \a2_sum27_reg_2004[7]_i_6_n_2 ;
  wire \a2_sum27_reg_2004[7]_i_7_n_2 ;
  wire \a2_sum27_reg_2004[7]_i_8_n_2 ;
  wire \a2_sum27_reg_2004[7]_i_9_n_2 ;
  wire \a2_sum27_reg_2004_reg[11]_i_1_n_2 ;
  wire \a2_sum27_reg_2004_reg[11]_i_1_n_3 ;
  wire \a2_sum27_reg_2004_reg[11]_i_1_n_4 ;
  wire \a2_sum27_reg_2004_reg[11]_i_1_n_5 ;
  wire \a2_sum27_reg_2004_reg[11]_i_2_n_2 ;
  wire \a2_sum27_reg_2004_reg[11]_i_2_n_3 ;
  wire \a2_sum27_reg_2004_reg[11]_i_2_n_4 ;
  wire \a2_sum27_reg_2004_reg[11]_i_2_n_5 ;
  wire \a2_sum27_reg_2004_reg[15]_i_1_n_2 ;
  wire \a2_sum27_reg_2004_reg[15]_i_1_n_3 ;
  wire \a2_sum27_reg_2004_reg[15]_i_1_n_4 ;
  wire \a2_sum27_reg_2004_reg[15]_i_1_n_5 ;
  wire \a2_sum27_reg_2004_reg[15]_i_2_n_4 ;
  wire \a2_sum27_reg_2004_reg[15]_i_2_n_5 ;
  wire \a2_sum27_reg_2004_reg[15]_i_3_n_2 ;
  wire \a2_sum27_reg_2004_reg[15]_i_3_n_3 ;
  wire \a2_sum27_reg_2004_reg[15]_i_3_n_4 ;
  wire \a2_sum27_reg_2004_reg[15]_i_3_n_5 ;
  wire \a2_sum27_reg_2004_reg[19]_i_1_n_2 ;
  wire \a2_sum27_reg_2004_reg[19]_i_1_n_3 ;
  wire \a2_sum27_reg_2004_reg[19]_i_1_n_4 ;
  wire \a2_sum27_reg_2004_reg[19]_i_1_n_5 ;
  wire \a2_sum27_reg_2004_reg[23]_i_1_n_2 ;
  wire \a2_sum27_reg_2004_reg[23]_i_1_n_3 ;
  wire \a2_sum27_reg_2004_reg[23]_i_1_n_4 ;
  wire \a2_sum27_reg_2004_reg[23]_i_1_n_5 ;
  wire \a2_sum27_reg_2004_reg[27]_i_1_n_2 ;
  wire \a2_sum27_reg_2004_reg[27]_i_1_n_3 ;
  wire \a2_sum27_reg_2004_reg[27]_i_1_n_4 ;
  wire \a2_sum27_reg_2004_reg[27]_i_1_n_5 ;
  wire \a2_sum27_reg_2004_reg[29]_i_2_n_5 ;
  wire \a2_sum27_reg_2004_reg[3]_i_1_n_2 ;
  wire \a2_sum27_reg_2004_reg[3]_i_1_n_3 ;
  wire \a2_sum27_reg_2004_reg[3]_i_1_n_4 ;
  wire \a2_sum27_reg_2004_reg[3]_i_1_n_5 ;
  wire \a2_sum27_reg_2004_reg[7]_i_1_n_2 ;
  wire \a2_sum27_reg_2004_reg[7]_i_1_n_3 ;
  wire \a2_sum27_reg_2004_reg[7]_i_1_n_4 ;
  wire \a2_sum27_reg_2004_reg[7]_i_1_n_5 ;
  wire \a2_sum27_reg_2004_reg[7]_i_2_n_2 ;
  wire \a2_sum27_reg_2004_reg[7]_i_2_n_3 ;
  wire \a2_sum27_reg_2004_reg[7]_i_2_n_4 ;
  wire \a2_sum27_reg_2004_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum28_fu_1089_p2;
  wire [29:0]a2_sum28_reg_2015;
  wire \a2_sum28_reg_2015[11]_i_10_n_2 ;
  wire \a2_sum28_reg_2015[11]_i_3_n_2 ;
  wire \a2_sum28_reg_2015[11]_i_4_n_2 ;
  wire \a2_sum28_reg_2015[11]_i_5_n_2 ;
  wire \a2_sum28_reg_2015[11]_i_6_n_2 ;
  wire \a2_sum28_reg_2015[11]_i_7_n_2 ;
  wire \a2_sum28_reg_2015[11]_i_8_n_2 ;
  wire \a2_sum28_reg_2015[11]_i_9_n_2 ;
  wire \a2_sum28_reg_2015[15]_i_10_n_2 ;
  wire \a2_sum28_reg_2015[15]_i_11_n_2 ;
  wire \a2_sum28_reg_2015[15]_i_12_n_2 ;
  wire \a2_sum28_reg_2015[15]_i_13_n_2 ;
  wire \a2_sum28_reg_2015[15]_i_14_n_2 ;
  wire \a2_sum28_reg_2015[15]_i_4_n_2 ;
  wire \a2_sum28_reg_2015[15]_i_5_n_2 ;
  wire \a2_sum28_reg_2015[15]_i_6_n_2 ;
  wire \a2_sum28_reg_2015[15]_i_7_n_2 ;
  wire \a2_sum28_reg_2015[15]_i_8_n_2 ;
  wire \a2_sum28_reg_2015[15]_i_9_n_2 ;
  wire \a2_sum28_reg_2015[19]_i_2_n_2 ;
  wire \a2_sum28_reg_2015[19]_i_3_n_2 ;
  wire \a2_sum28_reg_2015[19]_i_4_n_2 ;
  wire \a2_sum28_reg_2015[19]_i_5_n_2 ;
  wire \a2_sum28_reg_2015[23]_i_2_n_2 ;
  wire \a2_sum28_reg_2015[23]_i_3_n_2 ;
  wire \a2_sum28_reg_2015[23]_i_4_n_2 ;
  wire \a2_sum28_reg_2015[23]_i_5_n_2 ;
  wire \a2_sum28_reg_2015[27]_i_2_n_2 ;
  wire \a2_sum28_reg_2015[27]_i_3_n_2 ;
  wire \a2_sum28_reg_2015[27]_i_4_n_2 ;
  wire \a2_sum28_reg_2015[27]_i_5_n_2 ;
  wire \a2_sum28_reg_2015[29]_i_3_n_2 ;
  wire \a2_sum28_reg_2015[29]_i_4_n_2 ;
  wire \a2_sum28_reg_2015[3]_i_2_n_2 ;
  wire \a2_sum28_reg_2015[3]_i_3_n_2 ;
  wire \a2_sum28_reg_2015[3]_i_4_n_2 ;
  wire \a2_sum28_reg_2015[3]_i_5_n_2 ;
  wire \a2_sum28_reg_2015[7]_i_10_n_2 ;
  wire \a2_sum28_reg_2015[7]_i_3_n_2 ;
  wire \a2_sum28_reg_2015[7]_i_4_n_2 ;
  wire \a2_sum28_reg_2015[7]_i_5_n_2 ;
  wire \a2_sum28_reg_2015[7]_i_6_n_2 ;
  wire \a2_sum28_reg_2015[7]_i_7_n_2 ;
  wire \a2_sum28_reg_2015[7]_i_8_n_2 ;
  wire \a2_sum28_reg_2015[7]_i_9_n_2 ;
  wire \a2_sum28_reg_2015_reg[11]_i_1_n_2 ;
  wire \a2_sum28_reg_2015_reg[11]_i_1_n_3 ;
  wire \a2_sum28_reg_2015_reg[11]_i_1_n_4 ;
  wire \a2_sum28_reg_2015_reg[11]_i_1_n_5 ;
  wire \a2_sum28_reg_2015_reg[11]_i_2_n_2 ;
  wire \a2_sum28_reg_2015_reg[11]_i_2_n_3 ;
  wire \a2_sum28_reg_2015_reg[11]_i_2_n_4 ;
  wire \a2_sum28_reg_2015_reg[11]_i_2_n_5 ;
  wire \a2_sum28_reg_2015_reg[15]_i_1_n_2 ;
  wire \a2_sum28_reg_2015_reg[15]_i_1_n_3 ;
  wire \a2_sum28_reg_2015_reg[15]_i_1_n_4 ;
  wire \a2_sum28_reg_2015_reg[15]_i_1_n_5 ;
  wire \a2_sum28_reg_2015_reg[15]_i_2_n_4 ;
  wire \a2_sum28_reg_2015_reg[15]_i_2_n_5 ;
  wire \a2_sum28_reg_2015_reg[15]_i_3_n_2 ;
  wire \a2_sum28_reg_2015_reg[15]_i_3_n_3 ;
  wire \a2_sum28_reg_2015_reg[15]_i_3_n_4 ;
  wire \a2_sum28_reg_2015_reg[15]_i_3_n_5 ;
  wire \a2_sum28_reg_2015_reg[19]_i_1_n_2 ;
  wire \a2_sum28_reg_2015_reg[19]_i_1_n_3 ;
  wire \a2_sum28_reg_2015_reg[19]_i_1_n_4 ;
  wire \a2_sum28_reg_2015_reg[19]_i_1_n_5 ;
  wire \a2_sum28_reg_2015_reg[23]_i_1_n_2 ;
  wire \a2_sum28_reg_2015_reg[23]_i_1_n_3 ;
  wire \a2_sum28_reg_2015_reg[23]_i_1_n_4 ;
  wire \a2_sum28_reg_2015_reg[23]_i_1_n_5 ;
  wire \a2_sum28_reg_2015_reg[27]_i_1_n_2 ;
  wire \a2_sum28_reg_2015_reg[27]_i_1_n_3 ;
  wire \a2_sum28_reg_2015_reg[27]_i_1_n_4 ;
  wire \a2_sum28_reg_2015_reg[27]_i_1_n_5 ;
  wire \a2_sum28_reg_2015_reg[29]_i_2_n_5 ;
  wire \a2_sum28_reg_2015_reg[3]_i_1_n_2 ;
  wire \a2_sum28_reg_2015_reg[3]_i_1_n_3 ;
  wire \a2_sum28_reg_2015_reg[3]_i_1_n_4 ;
  wire \a2_sum28_reg_2015_reg[3]_i_1_n_5 ;
  wire \a2_sum28_reg_2015_reg[7]_i_1_n_2 ;
  wire \a2_sum28_reg_2015_reg[7]_i_1_n_3 ;
  wire \a2_sum28_reg_2015_reg[7]_i_1_n_4 ;
  wire \a2_sum28_reg_2015_reg[7]_i_1_n_5 ;
  wire \a2_sum28_reg_2015_reg[7]_i_2_n_2 ;
  wire \a2_sum28_reg_2015_reg[7]_i_2_n_3 ;
  wire \a2_sum28_reg_2015_reg[7]_i_2_n_4 ;
  wire \a2_sum28_reg_2015_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum29_fu_1114_p2;
  wire [29:0]a2_sum29_reg_2026;
  wire \a2_sum29_reg_2026[11]_i_10_n_2 ;
  wire \a2_sum29_reg_2026[11]_i_3_n_2 ;
  wire \a2_sum29_reg_2026[11]_i_4_n_2 ;
  wire \a2_sum29_reg_2026[11]_i_5_n_2 ;
  wire \a2_sum29_reg_2026[11]_i_6_n_2 ;
  wire \a2_sum29_reg_2026[11]_i_7_n_2 ;
  wire \a2_sum29_reg_2026[11]_i_8_n_2 ;
  wire \a2_sum29_reg_2026[11]_i_9_n_2 ;
  wire \a2_sum29_reg_2026[15]_i_10_n_2 ;
  wire \a2_sum29_reg_2026[15]_i_11_n_2 ;
  wire \a2_sum29_reg_2026[15]_i_12_n_2 ;
  wire \a2_sum29_reg_2026[15]_i_13_n_2 ;
  wire \a2_sum29_reg_2026[15]_i_14_n_2 ;
  wire \a2_sum29_reg_2026[15]_i_4_n_2 ;
  wire \a2_sum29_reg_2026[15]_i_5_n_2 ;
  wire \a2_sum29_reg_2026[15]_i_6_n_2 ;
  wire \a2_sum29_reg_2026[15]_i_7_n_2 ;
  wire \a2_sum29_reg_2026[15]_i_8_n_2 ;
  wire \a2_sum29_reg_2026[15]_i_9_n_2 ;
  wire \a2_sum29_reg_2026[19]_i_2_n_2 ;
  wire \a2_sum29_reg_2026[19]_i_3_n_2 ;
  wire \a2_sum29_reg_2026[19]_i_4_n_2 ;
  wire \a2_sum29_reg_2026[19]_i_5_n_2 ;
  wire \a2_sum29_reg_2026[23]_i_2_n_2 ;
  wire \a2_sum29_reg_2026[23]_i_3_n_2 ;
  wire \a2_sum29_reg_2026[23]_i_4_n_2 ;
  wire \a2_sum29_reg_2026[23]_i_5_n_2 ;
  wire \a2_sum29_reg_2026[27]_i_2_n_2 ;
  wire \a2_sum29_reg_2026[27]_i_3_n_2 ;
  wire \a2_sum29_reg_2026[27]_i_4_n_2 ;
  wire \a2_sum29_reg_2026[27]_i_5_n_2 ;
  wire \a2_sum29_reg_2026[29]_i_3_n_2 ;
  wire \a2_sum29_reg_2026[29]_i_4_n_2 ;
  wire \a2_sum29_reg_2026[3]_i_3_n_2 ;
  wire \a2_sum29_reg_2026[3]_i_4_n_2 ;
  wire \a2_sum29_reg_2026[3]_i_5_n_2 ;
  wire \a2_sum29_reg_2026[3]_i_6_n_2 ;
  wire \a2_sum29_reg_2026[7]_i_10_n_2 ;
  wire \a2_sum29_reg_2026[7]_i_3_n_2 ;
  wire \a2_sum29_reg_2026[7]_i_4_n_2 ;
  wire \a2_sum29_reg_2026[7]_i_5_n_2 ;
  wire \a2_sum29_reg_2026[7]_i_6_n_2 ;
  wire \a2_sum29_reg_2026[7]_i_7_n_2 ;
  wire \a2_sum29_reg_2026[7]_i_8_n_2 ;
  wire \a2_sum29_reg_2026[7]_i_9_n_2 ;
  wire \a2_sum29_reg_2026_reg[11]_i_1_n_2 ;
  wire \a2_sum29_reg_2026_reg[11]_i_1_n_3 ;
  wire \a2_sum29_reg_2026_reg[11]_i_1_n_4 ;
  wire \a2_sum29_reg_2026_reg[11]_i_1_n_5 ;
  wire \a2_sum29_reg_2026_reg[11]_i_2_n_2 ;
  wire \a2_sum29_reg_2026_reg[11]_i_2_n_3 ;
  wire \a2_sum29_reg_2026_reg[11]_i_2_n_4 ;
  wire \a2_sum29_reg_2026_reg[11]_i_2_n_5 ;
  wire \a2_sum29_reg_2026_reg[15]_i_1_n_2 ;
  wire \a2_sum29_reg_2026_reg[15]_i_1_n_3 ;
  wire \a2_sum29_reg_2026_reg[15]_i_1_n_4 ;
  wire \a2_sum29_reg_2026_reg[15]_i_1_n_5 ;
  wire \a2_sum29_reg_2026_reg[15]_i_2_n_4 ;
  wire \a2_sum29_reg_2026_reg[15]_i_2_n_5 ;
  wire \a2_sum29_reg_2026_reg[15]_i_3_n_2 ;
  wire \a2_sum29_reg_2026_reg[15]_i_3_n_3 ;
  wire \a2_sum29_reg_2026_reg[15]_i_3_n_4 ;
  wire \a2_sum29_reg_2026_reg[15]_i_3_n_5 ;
  wire \a2_sum29_reg_2026_reg[19]_i_1_n_2 ;
  wire \a2_sum29_reg_2026_reg[19]_i_1_n_3 ;
  wire \a2_sum29_reg_2026_reg[19]_i_1_n_4 ;
  wire \a2_sum29_reg_2026_reg[19]_i_1_n_5 ;
  wire \a2_sum29_reg_2026_reg[23]_i_1_n_2 ;
  wire \a2_sum29_reg_2026_reg[23]_i_1_n_3 ;
  wire \a2_sum29_reg_2026_reg[23]_i_1_n_4 ;
  wire \a2_sum29_reg_2026_reg[23]_i_1_n_5 ;
  wire \a2_sum29_reg_2026_reg[27]_i_1_n_2 ;
  wire \a2_sum29_reg_2026_reg[27]_i_1_n_3 ;
  wire \a2_sum29_reg_2026_reg[27]_i_1_n_4 ;
  wire \a2_sum29_reg_2026_reg[27]_i_1_n_5 ;
  wire \a2_sum29_reg_2026_reg[29]_i_2_n_5 ;
  wire \a2_sum29_reg_2026_reg[3]_i_1_n_2 ;
  wire \a2_sum29_reg_2026_reg[3]_i_1_n_3 ;
  wire \a2_sum29_reg_2026_reg[3]_i_1_n_4 ;
  wire \a2_sum29_reg_2026_reg[3]_i_1_n_5 ;
  wire \a2_sum29_reg_2026_reg[7]_i_1_n_2 ;
  wire \a2_sum29_reg_2026_reg[7]_i_1_n_3 ;
  wire \a2_sum29_reg_2026_reg[7]_i_1_n_4 ;
  wire \a2_sum29_reg_2026_reg[7]_i_1_n_5 ;
  wire \a2_sum29_reg_2026_reg[7]_i_2_n_2 ;
  wire \a2_sum29_reg_2026_reg[7]_i_2_n_3 ;
  wire \a2_sum29_reg_2026_reg[7]_i_2_n_4 ;
  wire \a2_sum29_reg_2026_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum2_fu_564_p2;
  wire [29:0]a2_sum2_reg_1784;
  wire \a2_sum2_reg_1784[11]_i_10_n_2 ;
  wire \a2_sum2_reg_1784[11]_i_3_n_2 ;
  wire \a2_sum2_reg_1784[11]_i_4_n_2 ;
  wire \a2_sum2_reg_1784[11]_i_5_n_2 ;
  wire \a2_sum2_reg_1784[11]_i_6_n_2 ;
  wire \a2_sum2_reg_1784[11]_i_7_n_2 ;
  wire \a2_sum2_reg_1784[11]_i_8_n_2 ;
  wire \a2_sum2_reg_1784[11]_i_9_n_2 ;
  wire \a2_sum2_reg_1784[15]_i_10_n_2 ;
  wire \a2_sum2_reg_1784[15]_i_11_n_2 ;
  wire \a2_sum2_reg_1784[15]_i_12_n_2 ;
  wire \a2_sum2_reg_1784[15]_i_13_n_2 ;
  wire \a2_sum2_reg_1784[15]_i_14_n_2 ;
  wire \a2_sum2_reg_1784[15]_i_4_n_2 ;
  wire \a2_sum2_reg_1784[15]_i_5_n_2 ;
  wire \a2_sum2_reg_1784[15]_i_6_n_2 ;
  wire \a2_sum2_reg_1784[15]_i_7_n_2 ;
  wire \a2_sum2_reg_1784[15]_i_8_n_2 ;
  wire \a2_sum2_reg_1784[15]_i_9_n_2 ;
  wire \a2_sum2_reg_1784[19]_i_2_n_2 ;
  wire \a2_sum2_reg_1784[19]_i_3_n_2 ;
  wire \a2_sum2_reg_1784[19]_i_4_n_2 ;
  wire \a2_sum2_reg_1784[19]_i_5_n_2 ;
  wire \a2_sum2_reg_1784[23]_i_2_n_2 ;
  wire \a2_sum2_reg_1784[23]_i_3_n_2 ;
  wire \a2_sum2_reg_1784[23]_i_4_n_2 ;
  wire \a2_sum2_reg_1784[23]_i_5_n_2 ;
  wire \a2_sum2_reg_1784[27]_i_2_n_2 ;
  wire \a2_sum2_reg_1784[27]_i_3_n_2 ;
  wire \a2_sum2_reg_1784[27]_i_4_n_2 ;
  wire \a2_sum2_reg_1784[27]_i_5_n_2 ;
  wire \a2_sum2_reg_1784[29]_i_3_n_2 ;
  wire \a2_sum2_reg_1784[29]_i_4_n_2 ;
  wire \a2_sum2_reg_1784[3]_i_3_n_2 ;
  wire \a2_sum2_reg_1784[3]_i_4_n_2 ;
  wire \a2_sum2_reg_1784[3]_i_5_n_2 ;
  wire \a2_sum2_reg_1784[3]_i_6_n_2 ;
  wire \a2_sum2_reg_1784[7]_i_10_n_2 ;
  wire \a2_sum2_reg_1784[7]_i_3_n_2 ;
  wire \a2_sum2_reg_1784[7]_i_4_n_2 ;
  wire \a2_sum2_reg_1784[7]_i_5_n_2 ;
  wire \a2_sum2_reg_1784[7]_i_6_n_2 ;
  wire \a2_sum2_reg_1784[7]_i_7_n_2 ;
  wire \a2_sum2_reg_1784[7]_i_8_n_2 ;
  wire \a2_sum2_reg_1784[7]_i_9_n_2 ;
  wire \a2_sum2_reg_1784_reg[11]_i_1_n_2 ;
  wire \a2_sum2_reg_1784_reg[11]_i_1_n_3 ;
  wire \a2_sum2_reg_1784_reg[11]_i_1_n_4 ;
  wire \a2_sum2_reg_1784_reg[11]_i_1_n_5 ;
  wire \a2_sum2_reg_1784_reg[11]_i_2_n_2 ;
  wire \a2_sum2_reg_1784_reg[11]_i_2_n_3 ;
  wire \a2_sum2_reg_1784_reg[11]_i_2_n_4 ;
  wire \a2_sum2_reg_1784_reg[11]_i_2_n_5 ;
  wire \a2_sum2_reg_1784_reg[15]_i_1_n_2 ;
  wire \a2_sum2_reg_1784_reg[15]_i_1_n_3 ;
  wire \a2_sum2_reg_1784_reg[15]_i_1_n_4 ;
  wire \a2_sum2_reg_1784_reg[15]_i_1_n_5 ;
  wire \a2_sum2_reg_1784_reg[15]_i_2_n_4 ;
  wire \a2_sum2_reg_1784_reg[15]_i_2_n_5 ;
  wire \a2_sum2_reg_1784_reg[15]_i_3_n_2 ;
  wire \a2_sum2_reg_1784_reg[15]_i_3_n_3 ;
  wire \a2_sum2_reg_1784_reg[15]_i_3_n_4 ;
  wire \a2_sum2_reg_1784_reg[15]_i_3_n_5 ;
  wire \a2_sum2_reg_1784_reg[19]_i_1_n_2 ;
  wire \a2_sum2_reg_1784_reg[19]_i_1_n_3 ;
  wire \a2_sum2_reg_1784_reg[19]_i_1_n_4 ;
  wire \a2_sum2_reg_1784_reg[19]_i_1_n_5 ;
  wire \a2_sum2_reg_1784_reg[23]_i_1_n_2 ;
  wire \a2_sum2_reg_1784_reg[23]_i_1_n_3 ;
  wire \a2_sum2_reg_1784_reg[23]_i_1_n_4 ;
  wire \a2_sum2_reg_1784_reg[23]_i_1_n_5 ;
  wire \a2_sum2_reg_1784_reg[27]_i_1_n_2 ;
  wire \a2_sum2_reg_1784_reg[27]_i_1_n_3 ;
  wire \a2_sum2_reg_1784_reg[27]_i_1_n_4 ;
  wire \a2_sum2_reg_1784_reg[27]_i_1_n_5 ;
  wire \a2_sum2_reg_1784_reg[29]_i_2_n_5 ;
  wire \a2_sum2_reg_1784_reg[3]_i_1_n_2 ;
  wire \a2_sum2_reg_1784_reg[3]_i_1_n_3 ;
  wire \a2_sum2_reg_1784_reg[3]_i_1_n_4 ;
  wire \a2_sum2_reg_1784_reg[3]_i_1_n_5 ;
  wire \a2_sum2_reg_1784_reg[7]_i_1_n_2 ;
  wire \a2_sum2_reg_1784_reg[7]_i_1_n_3 ;
  wire \a2_sum2_reg_1784_reg[7]_i_1_n_4 ;
  wire \a2_sum2_reg_1784_reg[7]_i_1_n_5 ;
  wire \a2_sum2_reg_1784_reg[7]_i_2_n_2 ;
  wire \a2_sum2_reg_1784_reg[7]_i_2_n_3 ;
  wire \a2_sum2_reg_1784_reg[7]_i_2_n_4 ;
  wire \a2_sum2_reg_1784_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum30_fu_1139_p2;
  wire [29:0]a2_sum30_reg_2037;
  wire \a2_sum30_reg_2037[11]_i_10_n_2 ;
  wire \a2_sum30_reg_2037[11]_i_3_n_2 ;
  wire \a2_sum30_reg_2037[11]_i_4_n_2 ;
  wire \a2_sum30_reg_2037[11]_i_5_n_2 ;
  wire \a2_sum30_reg_2037[11]_i_6_n_2 ;
  wire \a2_sum30_reg_2037[11]_i_7_n_2 ;
  wire \a2_sum30_reg_2037[11]_i_8_n_2 ;
  wire \a2_sum30_reg_2037[11]_i_9_n_2 ;
  wire \a2_sum30_reg_2037[15]_i_10_n_2 ;
  wire \a2_sum30_reg_2037[15]_i_3_n_2 ;
  wire \a2_sum30_reg_2037[15]_i_4_n_2 ;
  wire \a2_sum30_reg_2037[15]_i_5_n_2 ;
  wire \a2_sum30_reg_2037[15]_i_6_n_2 ;
  wire \a2_sum30_reg_2037[15]_i_7_n_2 ;
  wire \a2_sum30_reg_2037[15]_i_8_n_2 ;
  wire \a2_sum30_reg_2037[15]_i_9_n_2 ;
  wire \a2_sum30_reg_2037[19]_i_2_n_2 ;
  wire \a2_sum30_reg_2037[19]_i_3_n_2 ;
  wire \a2_sum30_reg_2037[19]_i_4_n_2 ;
  wire \a2_sum30_reg_2037[19]_i_5_n_2 ;
  wire \a2_sum30_reg_2037[23]_i_2_n_2 ;
  wire \a2_sum30_reg_2037[23]_i_3_n_2 ;
  wire \a2_sum30_reg_2037[23]_i_4_n_2 ;
  wire \a2_sum30_reg_2037[23]_i_5_n_2 ;
  wire \a2_sum30_reg_2037[27]_i_2_n_2 ;
  wire \a2_sum30_reg_2037[27]_i_3_n_2 ;
  wire \a2_sum30_reg_2037[27]_i_4_n_2 ;
  wire \a2_sum30_reg_2037[27]_i_5_n_2 ;
  wire \a2_sum30_reg_2037[29]_i_3_n_2 ;
  wire \a2_sum30_reg_2037[29]_i_4_n_2 ;
  wire \a2_sum30_reg_2037[3]_i_10_n_2 ;
  wire \a2_sum30_reg_2037[3]_i_3_n_2 ;
  wire \a2_sum30_reg_2037[3]_i_4_n_2 ;
  wire \a2_sum30_reg_2037[3]_i_5_n_2 ;
  wire \a2_sum30_reg_2037[3]_i_6_n_2 ;
  wire \a2_sum30_reg_2037[3]_i_7_n_2 ;
  wire \a2_sum30_reg_2037[3]_i_8_n_2 ;
  wire \a2_sum30_reg_2037[3]_i_9_n_2 ;
  wire \a2_sum30_reg_2037[7]_i_10_n_2 ;
  wire \a2_sum30_reg_2037[7]_i_3_n_2 ;
  wire \a2_sum30_reg_2037[7]_i_4_n_2 ;
  wire \a2_sum30_reg_2037[7]_i_5_n_2 ;
  wire \a2_sum30_reg_2037[7]_i_6_n_2 ;
  wire \a2_sum30_reg_2037[7]_i_7_n_2 ;
  wire \a2_sum30_reg_2037[7]_i_8_n_2 ;
  wire \a2_sum30_reg_2037[7]_i_9_n_2 ;
  wire \a2_sum30_reg_2037_reg[11]_i_1_n_2 ;
  wire \a2_sum30_reg_2037_reg[11]_i_1_n_3 ;
  wire \a2_sum30_reg_2037_reg[11]_i_1_n_4 ;
  wire \a2_sum30_reg_2037_reg[11]_i_1_n_5 ;
  wire \a2_sum30_reg_2037_reg[11]_i_2_n_2 ;
  wire \a2_sum30_reg_2037_reg[11]_i_2_n_3 ;
  wire \a2_sum30_reg_2037_reg[11]_i_2_n_4 ;
  wire \a2_sum30_reg_2037_reg[11]_i_2_n_5 ;
  wire \a2_sum30_reg_2037_reg[15]_i_1_n_2 ;
  wire \a2_sum30_reg_2037_reg[15]_i_1_n_3 ;
  wire \a2_sum30_reg_2037_reg[15]_i_1_n_4 ;
  wire \a2_sum30_reg_2037_reg[15]_i_1_n_5 ;
  wire \a2_sum30_reg_2037_reg[15]_i_2_n_3 ;
  wire \a2_sum30_reg_2037_reg[15]_i_2_n_4 ;
  wire \a2_sum30_reg_2037_reg[15]_i_2_n_5 ;
  wire \a2_sum30_reg_2037_reg[19]_i_1_n_2 ;
  wire \a2_sum30_reg_2037_reg[19]_i_1_n_3 ;
  wire \a2_sum30_reg_2037_reg[19]_i_1_n_4 ;
  wire \a2_sum30_reg_2037_reg[19]_i_1_n_5 ;
  wire \a2_sum30_reg_2037_reg[23]_i_1_n_2 ;
  wire \a2_sum30_reg_2037_reg[23]_i_1_n_3 ;
  wire \a2_sum30_reg_2037_reg[23]_i_1_n_4 ;
  wire \a2_sum30_reg_2037_reg[23]_i_1_n_5 ;
  wire \a2_sum30_reg_2037_reg[27]_i_1_n_2 ;
  wire \a2_sum30_reg_2037_reg[27]_i_1_n_3 ;
  wire \a2_sum30_reg_2037_reg[27]_i_1_n_4 ;
  wire \a2_sum30_reg_2037_reg[27]_i_1_n_5 ;
  wire \a2_sum30_reg_2037_reg[29]_i_2_n_5 ;
  wire \a2_sum30_reg_2037_reg[3]_i_1_n_2 ;
  wire \a2_sum30_reg_2037_reg[3]_i_1_n_3 ;
  wire \a2_sum30_reg_2037_reg[3]_i_1_n_4 ;
  wire \a2_sum30_reg_2037_reg[3]_i_1_n_5 ;
  wire \a2_sum30_reg_2037_reg[3]_i_2_n_2 ;
  wire \a2_sum30_reg_2037_reg[3]_i_2_n_3 ;
  wire \a2_sum30_reg_2037_reg[3]_i_2_n_4 ;
  wire \a2_sum30_reg_2037_reg[3]_i_2_n_5 ;
  wire \a2_sum30_reg_2037_reg[7]_i_1_n_2 ;
  wire \a2_sum30_reg_2037_reg[7]_i_1_n_3 ;
  wire \a2_sum30_reg_2037_reg[7]_i_1_n_4 ;
  wire \a2_sum30_reg_2037_reg[7]_i_1_n_5 ;
  wire \a2_sum30_reg_2037_reg[7]_i_2_n_2 ;
  wire \a2_sum30_reg_2037_reg[7]_i_2_n_3 ;
  wire \a2_sum30_reg_2037_reg[7]_i_2_n_4 ;
  wire \a2_sum30_reg_2037_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum31_fu_1164_p2;
  wire [29:0]a2_sum31_reg_2048;
  wire \a2_sum31_reg_2048[11]_i_10_n_2 ;
  wire \a2_sum31_reg_2048[11]_i_3_n_2 ;
  wire \a2_sum31_reg_2048[11]_i_4_n_2 ;
  wire \a2_sum31_reg_2048[11]_i_5_n_2 ;
  wire \a2_sum31_reg_2048[11]_i_6_n_2 ;
  wire \a2_sum31_reg_2048[11]_i_7_n_2 ;
  wire \a2_sum31_reg_2048[11]_i_8_n_2 ;
  wire \a2_sum31_reg_2048[11]_i_9_n_2 ;
  wire \a2_sum31_reg_2048[15]_i_10_n_2 ;
  wire \a2_sum31_reg_2048[15]_i_11_n_2 ;
  wire \a2_sum31_reg_2048[15]_i_12_n_2 ;
  wire \a2_sum31_reg_2048[15]_i_13_n_2 ;
  wire \a2_sum31_reg_2048[15]_i_14_n_2 ;
  wire \a2_sum31_reg_2048[15]_i_4_n_2 ;
  wire \a2_sum31_reg_2048[15]_i_5_n_2 ;
  wire \a2_sum31_reg_2048[15]_i_6_n_2 ;
  wire \a2_sum31_reg_2048[15]_i_7_n_2 ;
  wire \a2_sum31_reg_2048[15]_i_8_n_2 ;
  wire \a2_sum31_reg_2048[15]_i_9_n_2 ;
  wire \a2_sum31_reg_2048[19]_i_2_n_2 ;
  wire \a2_sum31_reg_2048[19]_i_3_n_2 ;
  wire \a2_sum31_reg_2048[19]_i_4_n_2 ;
  wire \a2_sum31_reg_2048[19]_i_5_n_2 ;
  wire \a2_sum31_reg_2048[23]_i_2_n_2 ;
  wire \a2_sum31_reg_2048[23]_i_3_n_2 ;
  wire \a2_sum31_reg_2048[23]_i_4_n_2 ;
  wire \a2_sum31_reg_2048[23]_i_5_n_2 ;
  wire \a2_sum31_reg_2048[27]_i_2_n_2 ;
  wire \a2_sum31_reg_2048[27]_i_3_n_2 ;
  wire \a2_sum31_reg_2048[27]_i_4_n_2 ;
  wire \a2_sum31_reg_2048[27]_i_5_n_2 ;
  wire \a2_sum31_reg_2048[29]_i_3_n_2 ;
  wire \a2_sum31_reg_2048[29]_i_4_n_2 ;
  wire \a2_sum31_reg_2048[3]_i_3_n_2 ;
  wire \a2_sum31_reg_2048[3]_i_4_n_2 ;
  wire \a2_sum31_reg_2048[3]_i_5_n_2 ;
  wire \a2_sum31_reg_2048[3]_i_6_n_2 ;
  wire \a2_sum31_reg_2048[7]_i_10_n_2 ;
  wire \a2_sum31_reg_2048[7]_i_3_n_2 ;
  wire \a2_sum31_reg_2048[7]_i_4_n_2 ;
  wire \a2_sum31_reg_2048[7]_i_5_n_2 ;
  wire \a2_sum31_reg_2048[7]_i_6_n_2 ;
  wire \a2_sum31_reg_2048[7]_i_7_n_2 ;
  wire \a2_sum31_reg_2048[7]_i_8_n_2 ;
  wire \a2_sum31_reg_2048[7]_i_9_n_2 ;
  wire \a2_sum31_reg_2048_reg[11]_i_1_n_2 ;
  wire \a2_sum31_reg_2048_reg[11]_i_1_n_3 ;
  wire \a2_sum31_reg_2048_reg[11]_i_1_n_4 ;
  wire \a2_sum31_reg_2048_reg[11]_i_1_n_5 ;
  wire \a2_sum31_reg_2048_reg[11]_i_2_n_2 ;
  wire \a2_sum31_reg_2048_reg[11]_i_2_n_3 ;
  wire \a2_sum31_reg_2048_reg[11]_i_2_n_4 ;
  wire \a2_sum31_reg_2048_reg[11]_i_2_n_5 ;
  wire \a2_sum31_reg_2048_reg[15]_i_1_n_2 ;
  wire \a2_sum31_reg_2048_reg[15]_i_1_n_3 ;
  wire \a2_sum31_reg_2048_reg[15]_i_1_n_4 ;
  wire \a2_sum31_reg_2048_reg[15]_i_1_n_5 ;
  wire \a2_sum31_reg_2048_reg[15]_i_2_n_4 ;
  wire \a2_sum31_reg_2048_reg[15]_i_2_n_5 ;
  wire \a2_sum31_reg_2048_reg[15]_i_3_n_2 ;
  wire \a2_sum31_reg_2048_reg[15]_i_3_n_3 ;
  wire \a2_sum31_reg_2048_reg[15]_i_3_n_4 ;
  wire \a2_sum31_reg_2048_reg[15]_i_3_n_5 ;
  wire \a2_sum31_reg_2048_reg[19]_i_1_n_2 ;
  wire \a2_sum31_reg_2048_reg[19]_i_1_n_3 ;
  wire \a2_sum31_reg_2048_reg[19]_i_1_n_4 ;
  wire \a2_sum31_reg_2048_reg[19]_i_1_n_5 ;
  wire \a2_sum31_reg_2048_reg[23]_i_1_n_2 ;
  wire \a2_sum31_reg_2048_reg[23]_i_1_n_3 ;
  wire \a2_sum31_reg_2048_reg[23]_i_1_n_4 ;
  wire \a2_sum31_reg_2048_reg[23]_i_1_n_5 ;
  wire \a2_sum31_reg_2048_reg[27]_i_1_n_2 ;
  wire \a2_sum31_reg_2048_reg[27]_i_1_n_3 ;
  wire \a2_sum31_reg_2048_reg[27]_i_1_n_4 ;
  wire \a2_sum31_reg_2048_reg[27]_i_1_n_5 ;
  wire \a2_sum31_reg_2048_reg[29]_i_2_n_5 ;
  wire \a2_sum31_reg_2048_reg[3]_i_1_n_2 ;
  wire \a2_sum31_reg_2048_reg[3]_i_1_n_3 ;
  wire \a2_sum31_reg_2048_reg[3]_i_1_n_4 ;
  wire \a2_sum31_reg_2048_reg[3]_i_1_n_5 ;
  wire \a2_sum31_reg_2048_reg[7]_i_1_n_2 ;
  wire \a2_sum31_reg_2048_reg[7]_i_1_n_3 ;
  wire \a2_sum31_reg_2048_reg[7]_i_1_n_4 ;
  wire \a2_sum31_reg_2048_reg[7]_i_1_n_5 ;
  wire \a2_sum31_reg_2048_reg[7]_i_2_n_2 ;
  wire \a2_sum31_reg_2048_reg[7]_i_2_n_3 ;
  wire \a2_sum31_reg_2048_reg[7]_i_2_n_4 ;
  wire \a2_sum31_reg_2048_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum32_fu_1189_p2;
  wire [29:0]a2_sum32_reg_2059;
  wire \a2_sum32_reg_2059[11]_i_10_n_2 ;
  wire \a2_sum32_reg_2059[11]_i_3_n_2 ;
  wire \a2_sum32_reg_2059[11]_i_4_n_2 ;
  wire \a2_sum32_reg_2059[11]_i_5_n_2 ;
  wire \a2_sum32_reg_2059[11]_i_6_n_2 ;
  wire \a2_sum32_reg_2059[11]_i_7_n_2 ;
  wire \a2_sum32_reg_2059[11]_i_8_n_2 ;
  wire \a2_sum32_reg_2059[11]_i_9_n_2 ;
  wire \a2_sum32_reg_2059[15]_i_10_n_2 ;
  wire \a2_sum32_reg_2059[15]_i_3_n_2 ;
  wire \a2_sum32_reg_2059[15]_i_4_n_2 ;
  wire \a2_sum32_reg_2059[15]_i_5_n_2 ;
  wire \a2_sum32_reg_2059[15]_i_6_n_2 ;
  wire \a2_sum32_reg_2059[15]_i_7_n_2 ;
  wire \a2_sum32_reg_2059[15]_i_8_n_2 ;
  wire \a2_sum32_reg_2059[15]_i_9_n_2 ;
  wire \a2_sum32_reg_2059[19]_i_2_n_2 ;
  wire \a2_sum32_reg_2059[19]_i_3_n_2 ;
  wire \a2_sum32_reg_2059[19]_i_4_n_2 ;
  wire \a2_sum32_reg_2059[19]_i_5_n_2 ;
  wire \a2_sum32_reg_2059[23]_i_2_n_2 ;
  wire \a2_sum32_reg_2059[23]_i_3_n_2 ;
  wire \a2_sum32_reg_2059[23]_i_4_n_2 ;
  wire \a2_sum32_reg_2059[23]_i_5_n_2 ;
  wire \a2_sum32_reg_2059[27]_i_2_n_2 ;
  wire \a2_sum32_reg_2059[27]_i_3_n_2 ;
  wire \a2_sum32_reg_2059[27]_i_4_n_2 ;
  wire \a2_sum32_reg_2059[27]_i_5_n_2 ;
  wire \a2_sum32_reg_2059[29]_i_3_n_2 ;
  wire \a2_sum32_reg_2059[29]_i_4_n_2 ;
  wire \a2_sum32_reg_2059[3]_i_2_n_2 ;
  wire \a2_sum32_reg_2059[3]_i_3_n_2 ;
  wire \a2_sum32_reg_2059[3]_i_4_n_2 ;
  wire \a2_sum32_reg_2059[3]_i_5_n_2 ;
  wire \a2_sum32_reg_2059[7]_i_10_n_2 ;
  wire \a2_sum32_reg_2059[7]_i_3_n_2 ;
  wire \a2_sum32_reg_2059[7]_i_4_n_2 ;
  wire \a2_sum32_reg_2059[7]_i_5_n_2 ;
  wire \a2_sum32_reg_2059[7]_i_6_n_2 ;
  wire \a2_sum32_reg_2059[7]_i_7_n_2 ;
  wire \a2_sum32_reg_2059[7]_i_8_n_2 ;
  wire \a2_sum32_reg_2059[7]_i_9_n_2 ;
  wire \a2_sum32_reg_2059_reg[11]_i_1_n_2 ;
  wire \a2_sum32_reg_2059_reg[11]_i_1_n_3 ;
  wire \a2_sum32_reg_2059_reg[11]_i_1_n_4 ;
  wire \a2_sum32_reg_2059_reg[11]_i_1_n_5 ;
  wire \a2_sum32_reg_2059_reg[11]_i_2_n_2 ;
  wire \a2_sum32_reg_2059_reg[11]_i_2_n_3 ;
  wire \a2_sum32_reg_2059_reg[11]_i_2_n_4 ;
  wire \a2_sum32_reg_2059_reg[11]_i_2_n_5 ;
  wire \a2_sum32_reg_2059_reg[15]_i_1_n_2 ;
  wire \a2_sum32_reg_2059_reg[15]_i_1_n_3 ;
  wire \a2_sum32_reg_2059_reg[15]_i_1_n_4 ;
  wire \a2_sum32_reg_2059_reg[15]_i_1_n_5 ;
  wire \a2_sum32_reg_2059_reg[15]_i_2_n_3 ;
  wire \a2_sum32_reg_2059_reg[15]_i_2_n_4 ;
  wire \a2_sum32_reg_2059_reg[15]_i_2_n_5 ;
  wire \a2_sum32_reg_2059_reg[19]_i_1_n_2 ;
  wire \a2_sum32_reg_2059_reg[19]_i_1_n_3 ;
  wire \a2_sum32_reg_2059_reg[19]_i_1_n_4 ;
  wire \a2_sum32_reg_2059_reg[19]_i_1_n_5 ;
  wire \a2_sum32_reg_2059_reg[23]_i_1_n_2 ;
  wire \a2_sum32_reg_2059_reg[23]_i_1_n_3 ;
  wire \a2_sum32_reg_2059_reg[23]_i_1_n_4 ;
  wire \a2_sum32_reg_2059_reg[23]_i_1_n_5 ;
  wire \a2_sum32_reg_2059_reg[27]_i_1_n_2 ;
  wire \a2_sum32_reg_2059_reg[27]_i_1_n_3 ;
  wire \a2_sum32_reg_2059_reg[27]_i_1_n_4 ;
  wire \a2_sum32_reg_2059_reg[27]_i_1_n_5 ;
  wire \a2_sum32_reg_2059_reg[29]_i_2_n_5 ;
  wire \a2_sum32_reg_2059_reg[3]_i_1_n_2 ;
  wire \a2_sum32_reg_2059_reg[3]_i_1_n_3 ;
  wire \a2_sum32_reg_2059_reg[3]_i_1_n_4 ;
  wire \a2_sum32_reg_2059_reg[3]_i_1_n_5 ;
  wire \a2_sum32_reg_2059_reg[7]_i_1_n_2 ;
  wire \a2_sum32_reg_2059_reg[7]_i_1_n_3 ;
  wire \a2_sum32_reg_2059_reg[7]_i_1_n_4 ;
  wire \a2_sum32_reg_2059_reg[7]_i_1_n_5 ;
  wire \a2_sum32_reg_2059_reg[7]_i_2_n_2 ;
  wire \a2_sum32_reg_2059_reg[7]_i_2_n_3 ;
  wire \a2_sum32_reg_2059_reg[7]_i_2_n_4 ;
  wire \a2_sum32_reg_2059_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum33_fu_1214_p2;
  wire [29:0]a2_sum33_reg_2070;
  wire \a2_sum33_reg_2070[11]_i_10_n_2 ;
  wire \a2_sum33_reg_2070[11]_i_3_n_2 ;
  wire \a2_sum33_reg_2070[11]_i_4_n_2 ;
  wire \a2_sum33_reg_2070[11]_i_5_n_2 ;
  wire \a2_sum33_reg_2070[11]_i_6_n_2 ;
  wire \a2_sum33_reg_2070[11]_i_7_n_2 ;
  wire \a2_sum33_reg_2070[11]_i_8_n_2 ;
  wire \a2_sum33_reg_2070[11]_i_9_n_2 ;
  wire \a2_sum33_reg_2070[15]_i_10_n_2 ;
  wire \a2_sum33_reg_2070[15]_i_11_n_2 ;
  wire \a2_sum33_reg_2070[15]_i_12_n_2 ;
  wire \a2_sum33_reg_2070[15]_i_13_n_2 ;
  wire \a2_sum33_reg_2070[15]_i_14_n_2 ;
  wire \a2_sum33_reg_2070[15]_i_4_n_2 ;
  wire \a2_sum33_reg_2070[15]_i_5_n_2 ;
  wire \a2_sum33_reg_2070[15]_i_6_n_2 ;
  wire \a2_sum33_reg_2070[15]_i_7_n_2 ;
  wire \a2_sum33_reg_2070[15]_i_8_n_2 ;
  wire \a2_sum33_reg_2070[15]_i_9_n_2 ;
  wire \a2_sum33_reg_2070[19]_i_2_n_2 ;
  wire \a2_sum33_reg_2070[19]_i_3_n_2 ;
  wire \a2_sum33_reg_2070[19]_i_4_n_2 ;
  wire \a2_sum33_reg_2070[19]_i_5_n_2 ;
  wire \a2_sum33_reg_2070[23]_i_2_n_2 ;
  wire \a2_sum33_reg_2070[23]_i_3_n_2 ;
  wire \a2_sum33_reg_2070[23]_i_4_n_2 ;
  wire \a2_sum33_reg_2070[23]_i_5_n_2 ;
  wire \a2_sum33_reg_2070[27]_i_2_n_2 ;
  wire \a2_sum33_reg_2070[27]_i_3_n_2 ;
  wire \a2_sum33_reg_2070[27]_i_4_n_2 ;
  wire \a2_sum33_reg_2070[27]_i_5_n_2 ;
  wire \a2_sum33_reg_2070[29]_i_3_n_2 ;
  wire \a2_sum33_reg_2070[29]_i_4_n_2 ;
  wire \a2_sum33_reg_2070[3]_i_3_n_2 ;
  wire \a2_sum33_reg_2070[3]_i_4_n_2 ;
  wire \a2_sum33_reg_2070[3]_i_5_n_2 ;
  wire \a2_sum33_reg_2070[3]_i_6_n_2 ;
  wire \a2_sum33_reg_2070[7]_i_10_n_2 ;
  wire \a2_sum33_reg_2070[7]_i_3_n_2 ;
  wire \a2_sum33_reg_2070[7]_i_4_n_2 ;
  wire \a2_sum33_reg_2070[7]_i_5_n_2 ;
  wire \a2_sum33_reg_2070[7]_i_6_n_2 ;
  wire \a2_sum33_reg_2070[7]_i_7_n_2 ;
  wire \a2_sum33_reg_2070[7]_i_8_n_2 ;
  wire \a2_sum33_reg_2070[7]_i_9_n_2 ;
  wire \a2_sum33_reg_2070_reg[11]_i_1_n_2 ;
  wire \a2_sum33_reg_2070_reg[11]_i_1_n_3 ;
  wire \a2_sum33_reg_2070_reg[11]_i_1_n_4 ;
  wire \a2_sum33_reg_2070_reg[11]_i_1_n_5 ;
  wire \a2_sum33_reg_2070_reg[11]_i_2_n_2 ;
  wire \a2_sum33_reg_2070_reg[11]_i_2_n_3 ;
  wire \a2_sum33_reg_2070_reg[11]_i_2_n_4 ;
  wire \a2_sum33_reg_2070_reg[11]_i_2_n_5 ;
  wire \a2_sum33_reg_2070_reg[15]_i_1_n_2 ;
  wire \a2_sum33_reg_2070_reg[15]_i_1_n_3 ;
  wire \a2_sum33_reg_2070_reg[15]_i_1_n_4 ;
  wire \a2_sum33_reg_2070_reg[15]_i_1_n_5 ;
  wire \a2_sum33_reg_2070_reg[15]_i_2_n_4 ;
  wire \a2_sum33_reg_2070_reg[15]_i_2_n_5 ;
  wire \a2_sum33_reg_2070_reg[15]_i_3_n_2 ;
  wire \a2_sum33_reg_2070_reg[15]_i_3_n_3 ;
  wire \a2_sum33_reg_2070_reg[15]_i_3_n_4 ;
  wire \a2_sum33_reg_2070_reg[15]_i_3_n_5 ;
  wire \a2_sum33_reg_2070_reg[19]_i_1_n_2 ;
  wire \a2_sum33_reg_2070_reg[19]_i_1_n_3 ;
  wire \a2_sum33_reg_2070_reg[19]_i_1_n_4 ;
  wire \a2_sum33_reg_2070_reg[19]_i_1_n_5 ;
  wire \a2_sum33_reg_2070_reg[23]_i_1_n_2 ;
  wire \a2_sum33_reg_2070_reg[23]_i_1_n_3 ;
  wire \a2_sum33_reg_2070_reg[23]_i_1_n_4 ;
  wire \a2_sum33_reg_2070_reg[23]_i_1_n_5 ;
  wire \a2_sum33_reg_2070_reg[27]_i_1_n_2 ;
  wire \a2_sum33_reg_2070_reg[27]_i_1_n_3 ;
  wire \a2_sum33_reg_2070_reg[27]_i_1_n_4 ;
  wire \a2_sum33_reg_2070_reg[27]_i_1_n_5 ;
  wire \a2_sum33_reg_2070_reg[29]_i_2_n_5 ;
  wire \a2_sum33_reg_2070_reg[3]_i_1_n_2 ;
  wire \a2_sum33_reg_2070_reg[3]_i_1_n_3 ;
  wire \a2_sum33_reg_2070_reg[3]_i_1_n_4 ;
  wire \a2_sum33_reg_2070_reg[3]_i_1_n_5 ;
  wire \a2_sum33_reg_2070_reg[7]_i_1_n_2 ;
  wire \a2_sum33_reg_2070_reg[7]_i_1_n_3 ;
  wire \a2_sum33_reg_2070_reg[7]_i_1_n_4 ;
  wire \a2_sum33_reg_2070_reg[7]_i_1_n_5 ;
  wire \a2_sum33_reg_2070_reg[7]_i_2_n_2 ;
  wire \a2_sum33_reg_2070_reg[7]_i_2_n_3 ;
  wire \a2_sum33_reg_2070_reg[7]_i_2_n_4 ;
  wire \a2_sum33_reg_2070_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum34_fu_1239_p2;
  wire [29:0]a2_sum34_reg_2081;
  wire \a2_sum34_reg_2081[11]_i_10_n_2 ;
  wire \a2_sum34_reg_2081[11]_i_3_n_2 ;
  wire \a2_sum34_reg_2081[11]_i_4_n_2 ;
  wire \a2_sum34_reg_2081[11]_i_5_n_2 ;
  wire \a2_sum34_reg_2081[11]_i_6_n_2 ;
  wire \a2_sum34_reg_2081[11]_i_7_n_2 ;
  wire \a2_sum34_reg_2081[11]_i_8_n_2 ;
  wire \a2_sum34_reg_2081[11]_i_9_n_2 ;
  wire \a2_sum34_reg_2081[15]_i_10_n_2 ;
  wire \a2_sum34_reg_2081[15]_i_3_n_2 ;
  wire \a2_sum34_reg_2081[15]_i_4_n_2 ;
  wire \a2_sum34_reg_2081[15]_i_5_n_2 ;
  wire \a2_sum34_reg_2081[15]_i_6_n_2 ;
  wire \a2_sum34_reg_2081[15]_i_7_n_2 ;
  wire \a2_sum34_reg_2081[15]_i_8_n_2 ;
  wire \a2_sum34_reg_2081[15]_i_9_n_2 ;
  wire \a2_sum34_reg_2081[19]_i_2_n_2 ;
  wire \a2_sum34_reg_2081[19]_i_3_n_2 ;
  wire \a2_sum34_reg_2081[19]_i_4_n_2 ;
  wire \a2_sum34_reg_2081[19]_i_5_n_2 ;
  wire \a2_sum34_reg_2081[23]_i_2_n_2 ;
  wire \a2_sum34_reg_2081[23]_i_3_n_2 ;
  wire \a2_sum34_reg_2081[23]_i_4_n_2 ;
  wire \a2_sum34_reg_2081[23]_i_5_n_2 ;
  wire \a2_sum34_reg_2081[27]_i_2_n_2 ;
  wire \a2_sum34_reg_2081[27]_i_3_n_2 ;
  wire \a2_sum34_reg_2081[27]_i_4_n_2 ;
  wire \a2_sum34_reg_2081[27]_i_5_n_2 ;
  wire \a2_sum34_reg_2081[29]_i_3_n_2 ;
  wire \a2_sum34_reg_2081[29]_i_4_n_2 ;
  wire \a2_sum34_reg_2081[3]_i_10_n_2 ;
  wire \a2_sum34_reg_2081[3]_i_3_n_2 ;
  wire \a2_sum34_reg_2081[3]_i_4_n_2 ;
  wire \a2_sum34_reg_2081[3]_i_5_n_2 ;
  wire \a2_sum34_reg_2081[3]_i_6_n_2 ;
  wire \a2_sum34_reg_2081[3]_i_7_n_2 ;
  wire \a2_sum34_reg_2081[3]_i_8_n_2 ;
  wire \a2_sum34_reg_2081[3]_i_9_n_2 ;
  wire \a2_sum34_reg_2081[7]_i_10_n_2 ;
  wire \a2_sum34_reg_2081[7]_i_3_n_2 ;
  wire \a2_sum34_reg_2081[7]_i_4_n_2 ;
  wire \a2_sum34_reg_2081[7]_i_5_n_2 ;
  wire \a2_sum34_reg_2081[7]_i_6_n_2 ;
  wire \a2_sum34_reg_2081[7]_i_7_n_2 ;
  wire \a2_sum34_reg_2081[7]_i_8_n_2 ;
  wire \a2_sum34_reg_2081[7]_i_9_n_2 ;
  wire \a2_sum34_reg_2081_reg[11]_i_1_n_2 ;
  wire \a2_sum34_reg_2081_reg[11]_i_1_n_3 ;
  wire \a2_sum34_reg_2081_reg[11]_i_1_n_4 ;
  wire \a2_sum34_reg_2081_reg[11]_i_1_n_5 ;
  wire \a2_sum34_reg_2081_reg[11]_i_2_n_2 ;
  wire \a2_sum34_reg_2081_reg[11]_i_2_n_3 ;
  wire \a2_sum34_reg_2081_reg[11]_i_2_n_4 ;
  wire \a2_sum34_reg_2081_reg[11]_i_2_n_5 ;
  wire \a2_sum34_reg_2081_reg[15]_i_1_n_2 ;
  wire \a2_sum34_reg_2081_reg[15]_i_1_n_3 ;
  wire \a2_sum34_reg_2081_reg[15]_i_1_n_4 ;
  wire \a2_sum34_reg_2081_reg[15]_i_1_n_5 ;
  wire \a2_sum34_reg_2081_reg[15]_i_2_n_3 ;
  wire \a2_sum34_reg_2081_reg[15]_i_2_n_4 ;
  wire \a2_sum34_reg_2081_reg[15]_i_2_n_5 ;
  wire \a2_sum34_reg_2081_reg[19]_i_1_n_2 ;
  wire \a2_sum34_reg_2081_reg[19]_i_1_n_3 ;
  wire \a2_sum34_reg_2081_reg[19]_i_1_n_4 ;
  wire \a2_sum34_reg_2081_reg[19]_i_1_n_5 ;
  wire \a2_sum34_reg_2081_reg[23]_i_1_n_2 ;
  wire \a2_sum34_reg_2081_reg[23]_i_1_n_3 ;
  wire \a2_sum34_reg_2081_reg[23]_i_1_n_4 ;
  wire \a2_sum34_reg_2081_reg[23]_i_1_n_5 ;
  wire \a2_sum34_reg_2081_reg[27]_i_1_n_2 ;
  wire \a2_sum34_reg_2081_reg[27]_i_1_n_3 ;
  wire \a2_sum34_reg_2081_reg[27]_i_1_n_4 ;
  wire \a2_sum34_reg_2081_reg[27]_i_1_n_5 ;
  wire \a2_sum34_reg_2081_reg[29]_i_2_n_5 ;
  wire \a2_sum34_reg_2081_reg[3]_i_1_n_2 ;
  wire \a2_sum34_reg_2081_reg[3]_i_1_n_3 ;
  wire \a2_sum34_reg_2081_reg[3]_i_1_n_4 ;
  wire \a2_sum34_reg_2081_reg[3]_i_1_n_5 ;
  wire \a2_sum34_reg_2081_reg[3]_i_2_n_2 ;
  wire \a2_sum34_reg_2081_reg[3]_i_2_n_3 ;
  wire \a2_sum34_reg_2081_reg[3]_i_2_n_4 ;
  wire \a2_sum34_reg_2081_reg[3]_i_2_n_5 ;
  wire \a2_sum34_reg_2081_reg[7]_i_1_n_2 ;
  wire \a2_sum34_reg_2081_reg[7]_i_1_n_3 ;
  wire \a2_sum34_reg_2081_reg[7]_i_1_n_4 ;
  wire \a2_sum34_reg_2081_reg[7]_i_1_n_5 ;
  wire \a2_sum34_reg_2081_reg[7]_i_2_n_2 ;
  wire \a2_sum34_reg_2081_reg[7]_i_2_n_3 ;
  wire \a2_sum34_reg_2081_reg[7]_i_2_n_4 ;
  wire \a2_sum34_reg_2081_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum35_fu_1264_p2;
  wire [29:0]a2_sum35_reg_2097;
  wire \a2_sum35_reg_2097[11]_i_10_n_2 ;
  wire \a2_sum35_reg_2097[11]_i_3_n_2 ;
  wire \a2_sum35_reg_2097[11]_i_4_n_2 ;
  wire \a2_sum35_reg_2097[11]_i_5_n_2 ;
  wire \a2_sum35_reg_2097[11]_i_6_n_2 ;
  wire \a2_sum35_reg_2097[11]_i_7_n_2 ;
  wire \a2_sum35_reg_2097[11]_i_8_n_2 ;
  wire \a2_sum35_reg_2097[11]_i_9_n_2 ;
  wire \a2_sum35_reg_2097[15]_i_10_n_2 ;
  wire \a2_sum35_reg_2097[15]_i_11_n_2 ;
  wire \a2_sum35_reg_2097[15]_i_12_n_2 ;
  wire \a2_sum35_reg_2097[15]_i_13_n_2 ;
  wire \a2_sum35_reg_2097[15]_i_14_n_2 ;
  wire \a2_sum35_reg_2097[15]_i_4_n_2 ;
  wire \a2_sum35_reg_2097[15]_i_5_n_2 ;
  wire \a2_sum35_reg_2097[15]_i_6_n_2 ;
  wire \a2_sum35_reg_2097[15]_i_7_n_2 ;
  wire \a2_sum35_reg_2097[15]_i_8_n_2 ;
  wire \a2_sum35_reg_2097[15]_i_9_n_2 ;
  wire \a2_sum35_reg_2097[19]_i_2_n_2 ;
  wire \a2_sum35_reg_2097[19]_i_3_n_2 ;
  wire \a2_sum35_reg_2097[19]_i_4_n_2 ;
  wire \a2_sum35_reg_2097[19]_i_5_n_2 ;
  wire \a2_sum35_reg_2097[23]_i_2_n_2 ;
  wire \a2_sum35_reg_2097[23]_i_3_n_2 ;
  wire \a2_sum35_reg_2097[23]_i_4_n_2 ;
  wire \a2_sum35_reg_2097[23]_i_5_n_2 ;
  wire \a2_sum35_reg_2097[27]_i_2_n_2 ;
  wire \a2_sum35_reg_2097[27]_i_3_n_2 ;
  wire \a2_sum35_reg_2097[27]_i_4_n_2 ;
  wire \a2_sum35_reg_2097[27]_i_5_n_2 ;
  wire \a2_sum35_reg_2097[29]_i_3_n_2 ;
  wire \a2_sum35_reg_2097[29]_i_4_n_2 ;
  wire \a2_sum35_reg_2097[3]_i_3_n_2 ;
  wire \a2_sum35_reg_2097[3]_i_4_n_2 ;
  wire \a2_sum35_reg_2097[3]_i_5_n_2 ;
  wire \a2_sum35_reg_2097[3]_i_6_n_2 ;
  wire \a2_sum35_reg_2097[7]_i_10_n_2 ;
  wire \a2_sum35_reg_2097[7]_i_3_n_2 ;
  wire \a2_sum35_reg_2097[7]_i_4_n_2 ;
  wire \a2_sum35_reg_2097[7]_i_5_n_2 ;
  wire \a2_sum35_reg_2097[7]_i_6_n_2 ;
  wire \a2_sum35_reg_2097[7]_i_7_n_2 ;
  wire \a2_sum35_reg_2097[7]_i_8_n_2 ;
  wire \a2_sum35_reg_2097[7]_i_9_n_2 ;
  wire \a2_sum35_reg_2097_reg[11]_i_1_n_2 ;
  wire \a2_sum35_reg_2097_reg[11]_i_1_n_3 ;
  wire \a2_sum35_reg_2097_reg[11]_i_1_n_4 ;
  wire \a2_sum35_reg_2097_reg[11]_i_1_n_5 ;
  wire \a2_sum35_reg_2097_reg[11]_i_2_n_2 ;
  wire \a2_sum35_reg_2097_reg[11]_i_2_n_3 ;
  wire \a2_sum35_reg_2097_reg[11]_i_2_n_4 ;
  wire \a2_sum35_reg_2097_reg[11]_i_2_n_5 ;
  wire \a2_sum35_reg_2097_reg[15]_i_1_n_2 ;
  wire \a2_sum35_reg_2097_reg[15]_i_1_n_3 ;
  wire \a2_sum35_reg_2097_reg[15]_i_1_n_4 ;
  wire \a2_sum35_reg_2097_reg[15]_i_1_n_5 ;
  wire \a2_sum35_reg_2097_reg[15]_i_2_n_4 ;
  wire \a2_sum35_reg_2097_reg[15]_i_2_n_5 ;
  wire \a2_sum35_reg_2097_reg[15]_i_3_n_2 ;
  wire \a2_sum35_reg_2097_reg[15]_i_3_n_3 ;
  wire \a2_sum35_reg_2097_reg[15]_i_3_n_4 ;
  wire \a2_sum35_reg_2097_reg[15]_i_3_n_5 ;
  wire \a2_sum35_reg_2097_reg[19]_i_1_n_2 ;
  wire \a2_sum35_reg_2097_reg[19]_i_1_n_3 ;
  wire \a2_sum35_reg_2097_reg[19]_i_1_n_4 ;
  wire \a2_sum35_reg_2097_reg[19]_i_1_n_5 ;
  wire \a2_sum35_reg_2097_reg[23]_i_1_n_2 ;
  wire \a2_sum35_reg_2097_reg[23]_i_1_n_3 ;
  wire \a2_sum35_reg_2097_reg[23]_i_1_n_4 ;
  wire \a2_sum35_reg_2097_reg[23]_i_1_n_5 ;
  wire \a2_sum35_reg_2097_reg[27]_i_1_n_2 ;
  wire \a2_sum35_reg_2097_reg[27]_i_1_n_3 ;
  wire \a2_sum35_reg_2097_reg[27]_i_1_n_4 ;
  wire \a2_sum35_reg_2097_reg[27]_i_1_n_5 ;
  wire \a2_sum35_reg_2097_reg[29]_i_2_n_5 ;
  wire \a2_sum35_reg_2097_reg[3]_i_1_n_2 ;
  wire \a2_sum35_reg_2097_reg[3]_i_1_n_3 ;
  wire \a2_sum35_reg_2097_reg[3]_i_1_n_4 ;
  wire \a2_sum35_reg_2097_reg[3]_i_1_n_5 ;
  wire \a2_sum35_reg_2097_reg[7]_i_1_n_2 ;
  wire \a2_sum35_reg_2097_reg[7]_i_1_n_3 ;
  wire \a2_sum35_reg_2097_reg[7]_i_1_n_4 ;
  wire \a2_sum35_reg_2097_reg[7]_i_1_n_5 ;
  wire \a2_sum35_reg_2097_reg[7]_i_2_n_2 ;
  wire \a2_sum35_reg_2097_reg[7]_i_2_n_3 ;
  wire \a2_sum35_reg_2097_reg[7]_i_2_n_4 ;
  wire \a2_sum35_reg_2097_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum36_fu_1289_p2;
  wire [29:0]a2_sum36_reg_2108;
  wire \a2_sum36_reg_2108[11]_i_10_n_2 ;
  wire \a2_sum36_reg_2108[11]_i_3_n_2 ;
  wire \a2_sum36_reg_2108[11]_i_4_n_2 ;
  wire \a2_sum36_reg_2108[11]_i_5_n_2 ;
  wire \a2_sum36_reg_2108[11]_i_6_n_2 ;
  wire \a2_sum36_reg_2108[11]_i_7_n_2 ;
  wire \a2_sum36_reg_2108[11]_i_8_n_2 ;
  wire \a2_sum36_reg_2108[11]_i_9_n_2 ;
  wire \a2_sum36_reg_2108[15]_i_10_n_2 ;
  wire \a2_sum36_reg_2108[15]_i_11_n_2 ;
  wire \a2_sum36_reg_2108[15]_i_12_n_2 ;
  wire \a2_sum36_reg_2108[15]_i_13_n_2 ;
  wire \a2_sum36_reg_2108[15]_i_14_n_2 ;
  wire \a2_sum36_reg_2108[15]_i_4_n_2 ;
  wire \a2_sum36_reg_2108[15]_i_5_n_2 ;
  wire \a2_sum36_reg_2108[15]_i_6_n_2 ;
  wire \a2_sum36_reg_2108[15]_i_7_n_2 ;
  wire \a2_sum36_reg_2108[15]_i_8_n_2 ;
  wire \a2_sum36_reg_2108[15]_i_9_n_2 ;
  wire \a2_sum36_reg_2108[19]_i_2_n_2 ;
  wire \a2_sum36_reg_2108[19]_i_3_n_2 ;
  wire \a2_sum36_reg_2108[19]_i_4_n_2 ;
  wire \a2_sum36_reg_2108[19]_i_5_n_2 ;
  wire \a2_sum36_reg_2108[23]_i_2_n_2 ;
  wire \a2_sum36_reg_2108[23]_i_3_n_2 ;
  wire \a2_sum36_reg_2108[23]_i_4_n_2 ;
  wire \a2_sum36_reg_2108[23]_i_5_n_2 ;
  wire \a2_sum36_reg_2108[27]_i_2_n_2 ;
  wire \a2_sum36_reg_2108[27]_i_3_n_2 ;
  wire \a2_sum36_reg_2108[27]_i_4_n_2 ;
  wire \a2_sum36_reg_2108[27]_i_5_n_2 ;
  wire \a2_sum36_reg_2108[29]_i_3_n_2 ;
  wire \a2_sum36_reg_2108[29]_i_4_n_2 ;
  wire \a2_sum36_reg_2108[3]_i_2_n_2 ;
  wire \a2_sum36_reg_2108[3]_i_3_n_2 ;
  wire \a2_sum36_reg_2108[3]_i_4_n_2 ;
  wire \a2_sum36_reg_2108[3]_i_5_n_2 ;
  wire \a2_sum36_reg_2108[7]_i_10_n_2 ;
  wire \a2_sum36_reg_2108[7]_i_3_n_2 ;
  wire \a2_sum36_reg_2108[7]_i_4_n_2 ;
  wire \a2_sum36_reg_2108[7]_i_5_n_2 ;
  wire \a2_sum36_reg_2108[7]_i_6_n_2 ;
  wire \a2_sum36_reg_2108[7]_i_7_n_2 ;
  wire \a2_sum36_reg_2108[7]_i_8_n_2 ;
  wire \a2_sum36_reg_2108[7]_i_9_n_2 ;
  wire \a2_sum36_reg_2108_reg[11]_i_1_n_2 ;
  wire \a2_sum36_reg_2108_reg[11]_i_1_n_3 ;
  wire \a2_sum36_reg_2108_reg[11]_i_1_n_4 ;
  wire \a2_sum36_reg_2108_reg[11]_i_1_n_5 ;
  wire \a2_sum36_reg_2108_reg[11]_i_2_n_2 ;
  wire \a2_sum36_reg_2108_reg[11]_i_2_n_3 ;
  wire \a2_sum36_reg_2108_reg[11]_i_2_n_4 ;
  wire \a2_sum36_reg_2108_reg[11]_i_2_n_5 ;
  wire \a2_sum36_reg_2108_reg[15]_i_1_n_2 ;
  wire \a2_sum36_reg_2108_reg[15]_i_1_n_3 ;
  wire \a2_sum36_reg_2108_reg[15]_i_1_n_4 ;
  wire \a2_sum36_reg_2108_reg[15]_i_1_n_5 ;
  wire \a2_sum36_reg_2108_reg[15]_i_2_n_4 ;
  wire \a2_sum36_reg_2108_reg[15]_i_2_n_5 ;
  wire \a2_sum36_reg_2108_reg[15]_i_3_n_2 ;
  wire \a2_sum36_reg_2108_reg[15]_i_3_n_3 ;
  wire \a2_sum36_reg_2108_reg[15]_i_3_n_4 ;
  wire \a2_sum36_reg_2108_reg[15]_i_3_n_5 ;
  wire \a2_sum36_reg_2108_reg[19]_i_1_n_2 ;
  wire \a2_sum36_reg_2108_reg[19]_i_1_n_3 ;
  wire \a2_sum36_reg_2108_reg[19]_i_1_n_4 ;
  wire \a2_sum36_reg_2108_reg[19]_i_1_n_5 ;
  wire \a2_sum36_reg_2108_reg[23]_i_1_n_2 ;
  wire \a2_sum36_reg_2108_reg[23]_i_1_n_3 ;
  wire \a2_sum36_reg_2108_reg[23]_i_1_n_4 ;
  wire \a2_sum36_reg_2108_reg[23]_i_1_n_5 ;
  wire \a2_sum36_reg_2108_reg[27]_i_1_n_2 ;
  wire \a2_sum36_reg_2108_reg[27]_i_1_n_3 ;
  wire \a2_sum36_reg_2108_reg[27]_i_1_n_4 ;
  wire \a2_sum36_reg_2108_reg[27]_i_1_n_5 ;
  wire \a2_sum36_reg_2108_reg[29]_i_2_n_5 ;
  wire \a2_sum36_reg_2108_reg[3]_i_1_n_2 ;
  wire \a2_sum36_reg_2108_reg[3]_i_1_n_3 ;
  wire \a2_sum36_reg_2108_reg[3]_i_1_n_4 ;
  wire \a2_sum36_reg_2108_reg[3]_i_1_n_5 ;
  wire \a2_sum36_reg_2108_reg[7]_i_1_n_2 ;
  wire \a2_sum36_reg_2108_reg[7]_i_1_n_3 ;
  wire \a2_sum36_reg_2108_reg[7]_i_1_n_4 ;
  wire \a2_sum36_reg_2108_reg[7]_i_1_n_5 ;
  wire \a2_sum36_reg_2108_reg[7]_i_2_n_2 ;
  wire \a2_sum36_reg_2108_reg[7]_i_2_n_3 ;
  wire \a2_sum36_reg_2108_reg[7]_i_2_n_4 ;
  wire \a2_sum36_reg_2108_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum37_fu_1314_p2;
  wire [29:0]a2_sum37_reg_2119;
  wire \a2_sum37_reg_2119[11]_i_10_n_2 ;
  wire \a2_sum37_reg_2119[11]_i_3_n_2 ;
  wire \a2_sum37_reg_2119[11]_i_4_n_2 ;
  wire \a2_sum37_reg_2119[11]_i_5_n_2 ;
  wire \a2_sum37_reg_2119[11]_i_6_n_2 ;
  wire \a2_sum37_reg_2119[11]_i_7_n_2 ;
  wire \a2_sum37_reg_2119[11]_i_8_n_2 ;
  wire \a2_sum37_reg_2119[11]_i_9_n_2 ;
  wire \a2_sum37_reg_2119[15]_i_10_n_2 ;
  wire \a2_sum37_reg_2119[15]_i_11_n_2 ;
  wire \a2_sum37_reg_2119[15]_i_12_n_2 ;
  wire \a2_sum37_reg_2119[15]_i_13_n_2 ;
  wire \a2_sum37_reg_2119[15]_i_14_n_2 ;
  wire \a2_sum37_reg_2119[15]_i_4_n_2 ;
  wire \a2_sum37_reg_2119[15]_i_5_n_2 ;
  wire \a2_sum37_reg_2119[15]_i_6_n_2 ;
  wire \a2_sum37_reg_2119[15]_i_7_n_2 ;
  wire \a2_sum37_reg_2119[15]_i_8_n_2 ;
  wire \a2_sum37_reg_2119[15]_i_9_n_2 ;
  wire \a2_sum37_reg_2119[19]_i_2_n_2 ;
  wire \a2_sum37_reg_2119[19]_i_3_n_2 ;
  wire \a2_sum37_reg_2119[19]_i_4_n_2 ;
  wire \a2_sum37_reg_2119[19]_i_5_n_2 ;
  wire \a2_sum37_reg_2119[23]_i_2_n_2 ;
  wire \a2_sum37_reg_2119[23]_i_3_n_2 ;
  wire \a2_sum37_reg_2119[23]_i_4_n_2 ;
  wire \a2_sum37_reg_2119[23]_i_5_n_2 ;
  wire \a2_sum37_reg_2119[27]_i_2_n_2 ;
  wire \a2_sum37_reg_2119[27]_i_3_n_2 ;
  wire \a2_sum37_reg_2119[27]_i_4_n_2 ;
  wire \a2_sum37_reg_2119[27]_i_5_n_2 ;
  wire \a2_sum37_reg_2119[29]_i_3_n_2 ;
  wire \a2_sum37_reg_2119[29]_i_4_n_2 ;
  wire \a2_sum37_reg_2119[3]_i_3_n_2 ;
  wire \a2_sum37_reg_2119[3]_i_4_n_2 ;
  wire \a2_sum37_reg_2119[3]_i_5_n_2 ;
  wire \a2_sum37_reg_2119[3]_i_6_n_2 ;
  wire \a2_sum37_reg_2119[7]_i_10_n_2 ;
  wire \a2_sum37_reg_2119[7]_i_3_n_2 ;
  wire \a2_sum37_reg_2119[7]_i_4_n_2 ;
  wire \a2_sum37_reg_2119[7]_i_5_n_2 ;
  wire \a2_sum37_reg_2119[7]_i_6_n_2 ;
  wire \a2_sum37_reg_2119[7]_i_7_n_2 ;
  wire \a2_sum37_reg_2119[7]_i_8_n_2 ;
  wire \a2_sum37_reg_2119[7]_i_9_n_2 ;
  wire \a2_sum37_reg_2119_reg[11]_i_1_n_2 ;
  wire \a2_sum37_reg_2119_reg[11]_i_1_n_3 ;
  wire \a2_sum37_reg_2119_reg[11]_i_1_n_4 ;
  wire \a2_sum37_reg_2119_reg[11]_i_1_n_5 ;
  wire \a2_sum37_reg_2119_reg[11]_i_2_n_2 ;
  wire \a2_sum37_reg_2119_reg[11]_i_2_n_3 ;
  wire \a2_sum37_reg_2119_reg[11]_i_2_n_4 ;
  wire \a2_sum37_reg_2119_reg[11]_i_2_n_5 ;
  wire \a2_sum37_reg_2119_reg[15]_i_1_n_2 ;
  wire \a2_sum37_reg_2119_reg[15]_i_1_n_3 ;
  wire \a2_sum37_reg_2119_reg[15]_i_1_n_4 ;
  wire \a2_sum37_reg_2119_reg[15]_i_1_n_5 ;
  wire \a2_sum37_reg_2119_reg[15]_i_2_n_4 ;
  wire \a2_sum37_reg_2119_reg[15]_i_2_n_5 ;
  wire \a2_sum37_reg_2119_reg[15]_i_3_n_2 ;
  wire \a2_sum37_reg_2119_reg[15]_i_3_n_3 ;
  wire \a2_sum37_reg_2119_reg[15]_i_3_n_4 ;
  wire \a2_sum37_reg_2119_reg[15]_i_3_n_5 ;
  wire \a2_sum37_reg_2119_reg[19]_i_1_n_2 ;
  wire \a2_sum37_reg_2119_reg[19]_i_1_n_3 ;
  wire \a2_sum37_reg_2119_reg[19]_i_1_n_4 ;
  wire \a2_sum37_reg_2119_reg[19]_i_1_n_5 ;
  wire \a2_sum37_reg_2119_reg[23]_i_1_n_2 ;
  wire \a2_sum37_reg_2119_reg[23]_i_1_n_3 ;
  wire \a2_sum37_reg_2119_reg[23]_i_1_n_4 ;
  wire \a2_sum37_reg_2119_reg[23]_i_1_n_5 ;
  wire \a2_sum37_reg_2119_reg[27]_i_1_n_2 ;
  wire \a2_sum37_reg_2119_reg[27]_i_1_n_3 ;
  wire \a2_sum37_reg_2119_reg[27]_i_1_n_4 ;
  wire \a2_sum37_reg_2119_reg[27]_i_1_n_5 ;
  wire \a2_sum37_reg_2119_reg[29]_i_2_n_5 ;
  wire \a2_sum37_reg_2119_reg[3]_i_1_n_2 ;
  wire \a2_sum37_reg_2119_reg[3]_i_1_n_3 ;
  wire \a2_sum37_reg_2119_reg[3]_i_1_n_4 ;
  wire \a2_sum37_reg_2119_reg[3]_i_1_n_5 ;
  wire \a2_sum37_reg_2119_reg[7]_i_1_n_2 ;
  wire \a2_sum37_reg_2119_reg[7]_i_1_n_3 ;
  wire \a2_sum37_reg_2119_reg[7]_i_1_n_4 ;
  wire \a2_sum37_reg_2119_reg[7]_i_1_n_5 ;
  wire \a2_sum37_reg_2119_reg[7]_i_2_n_2 ;
  wire \a2_sum37_reg_2119_reg[7]_i_2_n_3 ;
  wire \a2_sum37_reg_2119_reg[7]_i_2_n_4 ;
  wire \a2_sum37_reg_2119_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum38_fu_1339_p2;
  wire [29:0]a2_sum38_reg_2130;
  wire \a2_sum38_reg_2130[11]_i_10_n_2 ;
  wire \a2_sum38_reg_2130[11]_i_3_n_2 ;
  wire \a2_sum38_reg_2130[11]_i_4_n_2 ;
  wire \a2_sum38_reg_2130[11]_i_5_n_2 ;
  wire \a2_sum38_reg_2130[11]_i_6_n_2 ;
  wire \a2_sum38_reg_2130[11]_i_7_n_2 ;
  wire \a2_sum38_reg_2130[11]_i_8_n_2 ;
  wire \a2_sum38_reg_2130[11]_i_9_n_2 ;
  wire \a2_sum38_reg_2130[15]_i_10_n_2 ;
  wire \a2_sum38_reg_2130[15]_i_3_n_2 ;
  wire \a2_sum38_reg_2130[15]_i_4_n_2 ;
  wire \a2_sum38_reg_2130[15]_i_5_n_2 ;
  wire \a2_sum38_reg_2130[15]_i_6_n_2 ;
  wire \a2_sum38_reg_2130[15]_i_7_n_2 ;
  wire \a2_sum38_reg_2130[15]_i_8_n_2 ;
  wire \a2_sum38_reg_2130[15]_i_9_n_2 ;
  wire \a2_sum38_reg_2130[19]_i_2_n_2 ;
  wire \a2_sum38_reg_2130[19]_i_3_n_2 ;
  wire \a2_sum38_reg_2130[19]_i_4_n_2 ;
  wire \a2_sum38_reg_2130[19]_i_5_n_2 ;
  wire \a2_sum38_reg_2130[23]_i_2_n_2 ;
  wire \a2_sum38_reg_2130[23]_i_3_n_2 ;
  wire \a2_sum38_reg_2130[23]_i_4_n_2 ;
  wire \a2_sum38_reg_2130[23]_i_5_n_2 ;
  wire \a2_sum38_reg_2130[27]_i_2_n_2 ;
  wire \a2_sum38_reg_2130[27]_i_3_n_2 ;
  wire \a2_sum38_reg_2130[27]_i_4_n_2 ;
  wire \a2_sum38_reg_2130[27]_i_5_n_2 ;
  wire \a2_sum38_reg_2130[29]_i_3_n_2 ;
  wire \a2_sum38_reg_2130[29]_i_4_n_2 ;
  wire \a2_sum38_reg_2130[3]_i_10_n_2 ;
  wire \a2_sum38_reg_2130[3]_i_3_n_2 ;
  wire \a2_sum38_reg_2130[3]_i_4_n_2 ;
  wire \a2_sum38_reg_2130[3]_i_5_n_2 ;
  wire \a2_sum38_reg_2130[3]_i_6_n_2 ;
  wire \a2_sum38_reg_2130[3]_i_7_n_2 ;
  wire \a2_sum38_reg_2130[3]_i_8_n_2 ;
  wire \a2_sum38_reg_2130[3]_i_9_n_2 ;
  wire \a2_sum38_reg_2130[7]_i_10_n_2 ;
  wire \a2_sum38_reg_2130[7]_i_3_n_2 ;
  wire \a2_sum38_reg_2130[7]_i_4_n_2 ;
  wire \a2_sum38_reg_2130[7]_i_5_n_2 ;
  wire \a2_sum38_reg_2130[7]_i_6_n_2 ;
  wire \a2_sum38_reg_2130[7]_i_7_n_2 ;
  wire \a2_sum38_reg_2130[7]_i_8_n_2 ;
  wire \a2_sum38_reg_2130[7]_i_9_n_2 ;
  wire \a2_sum38_reg_2130_reg[11]_i_1_n_2 ;
  wire \a2_sum38_reg_2130_reg[11]_i_1_n_3 ;
  wire \a2_sum38_reg_2130_reg[11]_i_1_n_4 ;
  wire \a2_sum38_reg_2130_reg[11]_i_1_n_5 ;
  wire \a2_sum38_reg_2130_reg[11]_i_2_n_2 ;
  wire \a2_sum38_reg_2130_reg[11]_i_2_n_3 ;
  wire \a2_sum38_reg_2130_reg[11]_i_2_n_4 ;
  wire \a2_sum38_reg_2130_reg[11]_i_2_n_5 ;
  wire \a2_sum38_reg_2130_reg[15]_i_1_n_2 ;
  wire \a2_sum38_reg_2130_reg[15]_i_1_n_3 ;
  wire \a2_sum38_reg_2130_reg[15]_i_1_n_4 ;
  wire \a2_sum38_reg_2130_reg[15]_i_1_n_5 ;
  wire \a2_sum38_reg_2130_reg[15]_i_2_n_3 ;
  wire \a2_sum38_reg_2130_reg[15]_i_2_n_4 ;
  wire \a2_sum38_reg_2130_reg[15]_i_2_n_5 ;
  wire \a2_sum38_reg_2130_reg[19]_i_1_n_2 ;
  wire \a2_sum38_reg_2130_reg[19]_i_1_n_3 ;
  wire \a2_sum38_reg_2130_reg[19]_i_1_n_4 ;
  wire \a2_sum38_reg_2130_reg[19]_i_1_n_5 ;
  wire \a2_sum38_reg_2130_reg[23]_i_1_n_2 ;
  wire \a2_sum38_reg_2130_reg[23]_i_1_n_3 ;
  wire \a2_sum38_reg_2130_reg[23]_i_1_n_4 ;
  wire \a2_sum38_reg_2130_reg[23]_i_1_n_5 ;
  wire \a2_sum38_reg_2130_reg[27]_i_1_n_2 ;
  wire \a2_sum38_reg_2130_reg[27]_i_1_n_3 ;
  wire \a2_sum38_reg_2130_reg[27]_i_1_n_4 ;
  wire \a2_sum38_reg_2130_reg[27]_i_1_n_5 ;
  wire \a2_sum38_reg_2130_reg[29]_i_2_n_5 ;
  wire \a2_sum38_reg_2130_reg[3]_i_1_n_2 ;
  wire \a2_sum38_reg_2130_reg[3]_i_1_n_3 ;
  wire \a2_sum38_reg_2130_reg[3]_i_1_n_4 ;
  wire \a2_sum38_reg_2130_reg[3]_i_1_n_5 ;
  wire \a2_sum38_reg_2130_reg[3]_i_2_n_2 ;
  wire \a2_sum38_reg_2130_reg[3]_i_2_n_3 ;
  wire \a2_sum38_reg_2130_reg[3]_i_2_n_4 ;
  wire \a2_sum38_reg_2130_reg[3]_i_2_n_5 ;
  wire \a2_sum38_reg_2130_reg[7]_i_1_n_2 ;
  wire \a2_sum38_reg_2130_reg[7]_i_1_n_3 ;
  wire \a2_sum38_reg_2130_reg[7]_i_1_n_4 ;
  wire \a2_sum38_reg_2130_reg[7]_i_1_n_5 ;
  wire \a2_sum38_reg_2130_reg[7]_i_2_n_2 ;
  wire \a2_sum38_reg_2130_reg[7]_i_2_n_3 ;
  wire \a2_sum38_reg_2130_reg[7]_i_2_n_4 ;
  wire \a2_sum38_reg_2130_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum39_fu_1364_p2;
  wire [29:0]a2_sum39_reg_2141;
  wire \a2_sum39_reg_2141[11]_i_10_n_2 ;
  wire \a2_sum39_reg_2141[11]_i_3_n_2 ;
  wire \a2_sum39_reg_2141[11]_i_4_n_2 ;
  wire \a2_sum39_reg_2141[11]_i_5_n_2 ;
  wire \a2_sum39_reg_2141[11]_i_6_n_2 ;
  wire \a2_sum39_reg_2141[11]_i_7_n_2 ;
  wire \a2_sum39_reg_2141[11]_i_8_n_2 ;
  wire \a2_sum39_reg_2141[11]_i_9_n_2 ;
  wire \a2_sum39_reg_2141[15]_i_10_n_2 ;
  wire \a2_sum39_reg_2141[15]_i_11_n_2 ;
  wire \a2_sum39_reg_2141[15]_i_12_n_2 ;
  wire \a2_sum39_reg_2141[15]_i_13_n_2 ;
  wire \a2_sum39_reg_2141[15]_i_14_n_2 ;
  wire \a2_sum39_reg_2141[15]_i_4_n_2 ;
  wire \a2_sum39_reg_2141[15]_i_5_n_2 ;
  wire \a2_sum39_reg_2141[15]_i_6_n_2 ;
  wire \a2_sum39_reg_2141[15]_i_7_n_2 ;
  wire \a2_sum39_reg_2141[15]_i_8_n_2 ;
  wire \a2_sum39_reg_2141[15]_i_9_n_2 ;
  wire \a2_sum39_reg_2141[19]_i_2_n_2 ;
  wire \a2_sum39_reg_2141[19]_i_3_n_2 ;
  wire \a2_sum39_reg_2141[19]_i_4_n_2 ;
  wire \a2_sum39_reg_2141[19]_i_5_n_2 ;
  wire \a2_sum39_reg_2141[23]_i_2_n_2 ;
  wire \a2_sum39_reg_2141[23]_i_3_n_2 ;
  wire \a2_sum39_reg_2141[23]_i_4_n_2 ;
  wire \a2_sum39_reg_2141[23]_i_5_n_2 ;
  wire \a2_sum39_reg_2141[27]_i_2_n_2 ;
  wire \a2_sum39_reg_2141[27]_i_3_n_2 ;
  wire \a2_sum39_reg_2141[27]_i_4_n_2 ;
  wire \a2_sum39_reg_2141[27]_i_5_n_2 ;
  wire \a2_sum39_reg_2141[29]_i_3_n_2 ;
  wire \a2_sum39_reg_2141[29]_i_4_n_2 ;
  wire \a2_sum39_reg_2141[3]_i_3_n_2 ;
  wire \a2_sum39_reg_2141[3]_i_4_n_2 ;
  wire \a2_sum39_reg_2141[3]_i_5_n_2 ;
  wire \a2_sum39_reg_2141[3]_i_6_n_2 ;
  wire \a2_sum39_reg_2141[7]_i_10_n_2 ;
  wire \a2_sum39_reg_2141[7]_i_3_n_2 ;
  wire \a2_sum39_reg_2141[7]_i_4_n_2 ;
  wire \a2_sum39_reg_2141[7]_i_5_n_2 ;
  wire \a2_sum39_reg_2141[7]_i_6_n_2 ;
  wire \a2_sum39_reg_2141[7]_i_7_n_2 ;
  wire \a2_sum39_reg_2141[7]_i_8_n_2 ;
  wire \a2_sum39_reg_2141[7]_i_9_n_2 ;
  wire \a2_sum39_reg_2141_reg[11]_i_1_n_2 ;
  wire \a2_sum39_reg_2141_reg[11]_i_1_n_3 ;
  wire \a2_sum39_reg_2141_reg[11]_i_1_n_4 ;
  wire \a2_sum39_reg_2141_reg[11]_i_1_n_5 ;
  wire \a2_sum39_reg_2141_reg[11]_i_2_n_2 ;
  wire \a2_sum39_reg_2141_reg[11]_i_2_n_3 ;
  wire \a2_sum39_reg_2141_reg[11]_i_2_n_4 ;
  wire \a2_sum39_reg_2141_reg[11]_i_2_n_5 ;
  wire \a2_sum39_reg_2141_reg[15]_i_1_n_2 ;
  wire \a2_sum39_reg_2141_reg[15]_i_1_n_3 ;
  wire \a2_sum39_reg_2141_reg[15]_i_1_n_4 ;
  wire \a2_sum39_reg_2141_reg[15]_i_1_n_5 ;
  wire \a2_sum39_reg_2141_reg[15]_i_2_n_4 ;
  wire \a2_sum39_reg_2141_reg[15]_i_2_n_5 ;
  wire \a2_sum39_reg_2141_reg[15]_i_3_n_2 ;
  wire \a2_sum39_reg_2141_reg[15]_i_3_n_3 ;
  wire \a2_sum39_reg_2141_reg[15]_i_3_n_4 ;
  wire \a2_sum39_reg_2141_reg[15]_i_3_n_5 ;
  wire \a2_sum39_reg_2141_reg[19]_i_1_n_2 ;
  wire \a2_sum39_reg_2141_reg[19]_i_1_n_3 ;
  wire \a2_sum39_reg_2141_reg[19]_i_1_n_4 ;
  wire \a2_sum39_reg_2141_reg[19]_i_1_n_5 ;
  wire \a2_sum39_reg_2141_reg[23]_i_1_n_2 ;
  wire \a2_sum39_reg_2141_reg[23]_i_1_n_3 ;
  wire \a2_sum39_reg_2141_reg[23]_i_1_n_4 ;
  wire \a2_sum39_reg_2141_reg[23]_i_1_n_5 ;
  wire \a2_sum39_reg_2141_reg[27]_i_1_n_2 ;
  wire \a2_sum39_reg_2141_reg[27]_i_1_n_3 ;
  wire \a2_sum39_reg_2141_reg[27]_i_1_n_4 ;
  wire \a2_sum39_reg_2141_reg[27]_i_1_n_5 ;
  wire \a2_sum39_reg_2141_reg[29]_i_2_n_5 ;
  wire \a2_sum39_reg_2141_reg[3]_i_1_n_2 ;
  wire \a2_sum39_reg_2141_reg[3]_i_1_n_3 ;
  wire \a2_sum39_reg_2141_reg[3]_i_1_n_4 ;
  wire \a2_sum39_reg_2141_reg[3]_i_1_n_5 ;
  wire \a2_sum39_reg_2141_reg[7]_i_1_n_2 ;
  wire \a2_sum39_reg_2141_reg[7]_i_1_n_3 ;
  wire \a2_sum39_reg_2141_reg[7]_i_1_n_4 ;
  wire \a2_sum39_reg_2141_reg[7]_i_1_n_5 ;
  wire \a2_sum39_reg_2141_reg[7]_i_2_n_2 ;
  wire \a2_sum39_reg_2141_reg[7]_i_2_n_3 ;
  wire \a2_sum39_reg_2141_reg[7]_i_2_n_4 ;
  wire \a2_sum39_reg_2141_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum3_fu_589_p2;
  wire [29:0]a2_sum3_reg_1795;
  wire \a2_sum3_reg_1795[11]_i_10_n_2 ;
  wire \a2_sum3_reg_1795[11]_i_3_n_2 ;
  wire \a2_sum3_reg_1795[11]_i_4_n_2 ;
  wire \a2_sum3_reg_1795[11]_i_5_n_2 ;
  wire \a2_sum3_reg_1795[11]_i_6_n_2 ;
  wire \a2_sum3_reg_1795[11]_i_7_n_2 ;
  wire \a2_sum3_reg_1795[11]_i_8_n_2 ;
  wire \a2_sum3_reg_1795[11]_i_9_n_2 ;
  wire \a2_sum3_reg_1795[15]_i_10_n_2 ;
  wire \a2_sum3_reg_1795[15]_i_11_n_2 ;
  wire \a2_sum3_reg_1795[15]_i_12_n_2 ;
  wire \a2_sum3_reg_1795[15]_i_13_n_2 ;
  wire \a2_sum3_reg_1795[15]_i_4_n_2 ;
  wire \a2_sum3_reg_1795[15]_i_5_n_2 ;
  wire \a2_sum3_reg_1795[15]_i_6_n_2 ;
  wire \a2_sum3_reg_1795[15]_i_7_n_2 ;
  wire \a2_sum3_reg_1795[15]_i_8_n_2 ;
  wire \a2_sum3_reg_1795[15]_i_9_n_2 ;
  wire \a2_sum3_reg_1795[19]_i_2_n_2 ;
  wire \a2_sum3_reg_1795[19]_i_3_n_2 ;
  wire \a2_sum3_reg_1795[19]_i_4_n_2 ;
  wire \a2_sum3_reg_1795[19]_i_5_n_2 ;
  wire \a2_sum3_reg_1795[23]_i_2_n_2 ;
  wire \a2_sum3_reg_1795[23]_i_3_n_2 ;
  wire \a2_sum3_reg_1795[23]_i_4_n_2 ;
  wire \a2_sum3_reg_1795[23]_i_5_n_2 ;
  wire \a2_sum3_reg_1795[27]_i_2_n_2 ;
  wire \a2_sum3_reg_1795[27]_i_3_n_2 ;
  wire \a2_sum3_reg_1795[27]_i_4_n_2 ;
  wire \a2_sum3_reg_1795[27]_i_5_n_2 ;
  wire \a2_sum3_reg_1795[29]_i_3_n_2 ;
  wire \a2_sum3_reg_1795[29]_i_4_n_2 ;
  wire \a2_sum3_reg_1795[3]_i_2_n_2 ;
  wire \a2_sum3_reg_1795[3]_i_3_n_2 ;
  wire \a2_sum3_reg_1795[3]_i_4_n_2 ;
  wire \a2_sum3_reg_1795[3]_i_5_n_2 ;
  wire \a2_sum3_reg_1795[7]_i_10_n_2 ;
  wire \a2_sum3_reg_1795[7]_i_3_n_2 ;
  wire \a2_sum3_reg_1795[7]_i_4_n_2 ;
  wire \a2_sum3_reg_1795[7]_i_5_n_2 ;
  wire \a2_sum3_reg_1795[7]_i_6_n_2 ;
  wire \a2_sum3_reg_1795[7]_i_7_n_2 ;
  wire \a2_sum3_reg_1795[7]_i_8_n_2 ;
  wire \a2_sum3_reg_1795[7]_i_9_n_2 ;
  wire \a2_sum3_reg_1795_reg[11]_i_1_n_2 ;
  wire \a2_sum3_reg_1795_reg[11]_i_1_n_3 ;
  wire \a2_sum3_reg_1795_reg[11]_i_1_n_4 ;
  wire \a2_sum3_reg_1795_reg[11]_i_1_n_5 ;
  wire \a2_sum3_reg_1795_reg[11]_i_2_n_2 ;
  wire \a2_sum3_reg_1795_reg[11]_i_2_n_3 ;
  wire \a2_sum3_reg_1795_reg[11]_i_2_n_4 ;
  wire \a2_sum3_reg_1795_reg[11]_i_2_n_5 ;
  wire \a2_sum3_reg_1795_reg[15]_i_1_n_2 ;
  wire \a2_sum3_reg_1795_reg[15]_i_1_n_3 ;
  wire \a2_sum3_reg_1795_reg[15]_i_1_n_4 ;
  wire \a2_sum3_reg_1795_reg[15]_i_1_n_5 ;
  wire \a2_sum3_reg_1795_reg[15]_i_2_n_5 ;
  wire \a2_sum3_reg_1795_reg[15]_i_3_n_2 ;
  wire \a2_sum3_reg_1795_reg[15]_i_3_n_3 ;
  wire \a2_sum3_reg_1795_reg[15]_i_3_n_4 ;
  wire \a2_sum3_reg_1795_reg[15]_i_3_n_5 ;
  wire \a2_sum3_reg_1795_reg[19]_i_1_n_2 ;
  wire \a2_sum3_reg_1795_reg[19]_i_1_n_3 ;
  wire \a2_sum3_reg_1795_reg[19]_i_1_n_4 ;
  wire \a2_sum3_reg_1795_reg[19]_i_1_n_5 ;
  wire \a2_sum3_reg_1795_reg[23]_i_1_n_2 ;
  wire \a2_sum3_reg_1795_reg[23]_i_1_n_3 ;
  wire \a2_sum3_reg_1795_reg[23]_i_1_n_4 ;
  wire \a2_sum3_reg_1795_reg[23]_i_1_n_5 ;
  wire \a2_sum3_reg_1795_reg[27]_i_1_n_2 ;
  wire \a2_sum3_reg_1795_reg[27]_i_1_n_3 ;
  wire \a2_sum3_reg_1795_reg[27]_i_1_n_4 ;
  wire \a2_sum3_reg_1795_reg[27]_i_1_n_5 ;
  wire \a2_sum3_reg_1795_reg[29]_i_2_n_5 ;
  wire \a2_sum3_reg_1795_reg[3]_i_1_n_2 ;
  wire \a2_sum3_reg_1795_reg[3]_i_1_n_3 ;
  wire \a2_sum3_reg_1795_reg[3]_i_1_n_4 ;
  wire \a2_sum3_reg_1795_reg[3]_i_1_n_5 ;
  wire \a2_sum3_reg_1795_reg[7]_i_1_n_2 ;
  wire \a2_sum3_reg_1795_reg[7]_i_1_n_3 ;
  wire \a2_sum3_reg_1795_reg[7]_i_1_n_4 ;
  wire \a2_sum3_reg_1795_reg[7]_i_1_n_5 ;
  wire \a2_sum3_reg_1795_reg[7]_i_2_n_2 ;
  wire \a2_sum3_reg_1795_reg[7]_i_2_n_3 ;
  wire \a2_sum3_reg_1795_reg[7]_i_2_n_4 ;
  wire \a2_sum3_reg_1795_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum40_fu_1389_p2;
  wire [29:0]a2_sum40_reg_2152;
  wire \a2_sum40_reg_2152[11]_i_10_n_2 ;
  wire \a2_sum40_reg_2152[11]_i_3_n_2 ;
  wire \a2_sum40_reg_2152[11]_i_4_n_2 ;
  wire \a2_sum40_reg_2152[11]_i_5_n_2 ;
  wire \a2_sum40_reg_2152[11]_i_6_n_2 ;
  wire \a2_sum40_reg_2152[11]_i_7_n_2 ;
  wire \a2_sum40_reg_2152[11]_i_8_n_2 ;
  wire \a2_sum40_reg_2152[11]_i_9_n_2 ;
  wire \a2_sum40_reg_2152[15]_i_10_n_2 ;
  wire \a2_sum40_reg_2152[15]_i_11_n_2 ;
  wire \a2_sum40_reg_2152[15]_i_12_n_2 ;
  wire \a2_sum40_reg_2152[15]_i_13_n_2 ;
  wire \a2_sum40_reg_2152[15]_i_4_n_2 ;
  wire \a2_sum40_reg_2152[15]_i_5_n_2 ;
  wire \a2_sum40_reg_2152[15]_i_6_n_2 ;
  wire \a2_sum40_reg_2152[15]_i_7_n_2 ;
  wire \a2_sum40_reg_2152[15]_i_8_n_2 ;
  wire \a2_sum40_reg_2152[15]_i_9_n_2 ;
  wire \a2_sum40_reg_2152[19]_i_2_n_2 ;
  wire \a2_sum40_reg_2152[19]_i_3_n_2 ;
  wire \a2_sum40_reg_2152[19]_i_4_n_2 ;
  wire \a2_sum40_reg_2152[19]_i_5_n_2 ;
  wire \a2_sum40_reg_2152[23]_i_2_n_2 ;
  wire \a2_sum40_reg_2152[23]_i_3_n_2 ;
  wire \a2_sum40_reg_2152[23]_i_4_n_2 ;
  wire \a2_sum40_reg_2152[23]_i_5_n_2 ;
  wire \a2_sum40_reg_2152[27]_i_2_n_2 ;
  wire \a2_sum40_reg_2152[27]_i_3_n_2 ;
  wire \a2_sum40_reg_2152[27]_i_4_n_2 ;
  wire \a2_sum40_reg_2152[27]_i_5_n_2 ;
  wire \a2_sum40_reg_2152[29]_i_3_n_2 ;
  wire \a2_sum40_reg_2152[29]_i_4_n_2 ;
  wire \a2_sum40_reg_2152[3]_i_2_n_2 ;
  wire \a2_sum40_reg_2152[3]_i_3_n_2 ;
  wire \a2_sum40_reg_2152[3]_i_4_n_2 ;
  wire \a2_sum40_reg_2152[3]_i_5_n_2 ;
  wire \a2_sum40_reg_2152[7]_i_10_n_2 ;
  wire \a2_sum40_reg_2152[7]_i_3_n_2 ;
  wire \a2_sum40_reg_2152[7]_i_4_n_2 ;
  wire \a2_sum40_reg_2152[7]_i_5_n_2 ;
  wire \a2_sum40_reg_2152[7]_i_6_n_2 ;
  wire \a2_sum40_reg_2152[7]_i_7_n_2 ;
  wire \a2_sum40_reg_2152[7]_i_8_n_2 ;
  wire \a2_sum40_reg_2152[7]_i_9_n_2 ;
  wire \a2_sum40_reg_2152_reg[11]_i_1_n_2 ;
  wire \a2_sum40_reg_2152_reg[11]_i_1_n_3 ;
  wire \a2_sum40_reg_2152_reg[11]_i_1_n_4 ;
  wire \a2_sum40_reg_2152_reg[11]_i_1_n_5 ;
  wire \a2_sum40_reg_2152_reg[11]_i_2_n_2 ;
  wire \a2_sum40_reg_2152_reg[11]_i_2_n_3 ;
  wire \a2_sum40_reg_2152_reg[11]_i_2_n_4 ;
  wire \a2_sum40_reg_2152_reg[11]_i_2_n_5 ;
  wire \a2_sum40_reg_2152_reg[15]_i_1_n_2 ;
  wire \a2_sum40_reg_2152_reg[15]_i_1_n_3 ;
  wire \a2_sum40_reg_2152_reg[15]_i_1_n_4 ;
  wire \a2_sum40_reg_2152_reg[15]_i_1_n_5 ;
  wire \a2_sum40_reg_2152_reg[15]_i_2_n_5 ;
  wire \a2_sum40_reg_2152_reg[15]_i_3_n_2 ;
  wire \a2_sum40_reg_2152_reg[15]_i_3_n_3 ;
  wire \a2_sum40_reg_2152_reg[15]_i_3_n_4 ;
  wire \a2_sum40_reg_2152_reg[15]_i_3_n_5 ;
  wire \a2_sum40_reg_2152_reg[19]_i_1_n_2 ;
  wire \a2_sum40_reg_2152_reg[19]_i_1_n_3 ;
  wire \a2_sum40_reg_2152_reg[19]_i_1_n_4 ;
  wire \a2_sum40_reg_2152_reg[19]_i_1_n_5 ;
  wire \a2_sum40_reg_2152_reg[23]_i_1_n_2 ;
  wire \a2_sum40_reg_2152_reg[23]_i_1_n_3 ;
  wire \a2_sum40_reg_2152_reg[23]_i_1_n_4 ;
  wire \a2_sum40_reg_2152_reg[23]_i_1_n_5 ;
  wire \a2_sum40_reg_2152_reg[27]_i_1_n_2 ;
  wire \a2_sum40_reg_2152_reg[27]_i_1_n_3 ;
  wire \a2_sum40_reg_2152_reg[27]_i_1_n_4 ;
  wire \a2_sum40_reg_2152_reg[27]_i_1_n_5 ;
  wire \a2_sum40_reg_2152_reg[29]_i_2_n_5 ;
  wire \a2_sum40_reg_2152_reg[3]_i_1_n_2 ;
  wire \a2_sum40_reg_2152_reg[3]_i_1_n_3 ;
  wire \a2_sum40_reg_2152_reg[3]_i_1_n_4 ;
  wire \a2_sum40_reg_2152_reg[3]_i_1_n_5 ;
  wire \a2_sum40_reg_2152_reg[7]_i_1_n_2 ;
  wire \a2_sum40_reg_2152_reg[7]_i_1_n_3 ;
  wire \a2_sum40_reg_2152_reg[7]_i_1_n_4 ;
  wire \a2_sum40_reg_2152_reg[7]_i_1_n_5 ;
  wire \a2_sum40_reg_2152_reg[7]_i_2_n_2 ;
  wire \a2_sum40_reg_2152_reg[7]_i_2_n_3 ;
  wire \a2_sum40_reg_2152_reg[7]_i_2_n_4 ;
  wire \a2_sum40_reg_2152_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum41_fu_1414_p2;
  wire [29:0]a2_sum41_reg_2163;
  wire \a2_sum41_reg_2163[11]_i_10_n_2 ;
  wire \a2_sum41_reg_2163[11]_i_3_n_2 ;
  wire \a2_sum41_reg_2163[11]_i_4_n_2 ;
  wire \a2_sum41_reg_2163[11]_i_5_n_2 ;
  wire \a2_sum41_reg_2163[11]_i_6_n_2 ;
  wire \a2_sum41_reg_2163[11]_i_7_n_2 ;
  wire \a2_sum41_reg_2163[11]_i_8_n_2 ;
  wire \a2_sum41_reg_2163[11]_i_9_n_2 ;
  wire \a2_sum41_reg_2163[15]_i_10_n_2 ;
  wire \a2_sum41_reg_2163[15]_i_11_n_2 ;
  wire \a2_sum41_reg_2163[15]_i_12_n_2 ;
  wire \a2_sum41_reg_2163[15]_i_13_n_2 ;
  wire \a2_sum41_reg_2163[15]_i_14_n_2 ;
  wire \a2_sum41_reg_2163[15]_i_4_n_2 ;
  wire \a2_sum41_reg_2163[15]_i_5_n_2 ;
  wire \a2_sum41_reg_2163[15]_i_6_n_2 ;
  wire \a2_sum41_reg_2163[15]_i_7_n_2 ;
  wire \a2_sum41_reg_2163[15]_i_8_n_2 ;
  wire \a2_sum41_reg_2163[15]_i_9_n_2 ;
  wire \a2_sum41_reg_2163[19]_i_2_n_2 ;
  wire \a2_sum41_reg_2163[19]_i_3_n_2 ;
  wire \a2_sum41_reg_2163[19]_i_4_n_2 ;
  wire \a2_sum41_reg_2163[19]_i_5_n_2 ;
  wire \a2_sum41_reg_2163[23]_i_2_n_2 ;
  wire \a2_sum41_reg_2163[23]_i_3_n_2 ;
  wire \a2_sum41_reg_2163[23]_i_4_n_2 ;
  wire \a2_sum41_reg_2163[23]_i_5_n_2 ;
  wire \a2_sum41_reg_2163[27]_i_2_n_2 ;
  wire \a2_sum41_reg_2163[27]_i_3_n_2 ;
  wire \a2_sum41_reg_2163[27]_i_4_n_2 ;
  wire \a2_sum41_reg_2163[27]_i_5_n_2 ;
  wire \a2_sum41_reg_2163[29]_i_3_n_2 ;
  wire \a2_sum41_reg_2163[29]_i_4_n_2 ;
  wire \a2_sum41_reg_2163[3]_i_3_n_2 ;
  wire \a2_sum41_reg_2163[3]_i_4_n_2 ;
  wire \a2_sum41_reg_2163[3]_i_5_n_2 ;
  wire \a2_sum41_reg_2163[3]_i_6_n_2 ;
  wire \a2_sum41_reg_2163[7]_i_10_n_2 ;
  wire \a2_sum41_reg_2163[7]_i_3_n_2 ;
  wire \a2_sum41_reg_2163[7]_i_4_n_2 ;
  wire \a2_sum41_reg_2163[7]_i_5_n_2 ;
  wire \a2_sum41_reg_2163[7]_i_6_n_2 ;
  wire \a2_sum41_reg_2163[7]_i_7_n_2 ;
  wire \a2_sum41_reg_2163[7]_i_8_n_2 ;
  wire \a2_sum41_reg_2163[7]_i_9_n_2 ;
  wire \a2_sum41_reg_2163_reg[11]_i_1_n_2 ;
  wire \a2_sum41_reg_2163_reg[11]_i_1_n_3 ;
  wire \a2_sum41_reg_2163_reg[11]_i_1_n_4 ;
  wire \a2_sum41_reg_2163_reg[11]_i_1_n_5 ;
  wire \a2_sum41_reg_2163_reg[11]_i_2_n_2 ;
  wire \a2_sum41_reg_2163_reg[11]_i_2_n_3 ;
  wire \a2_sum41_reg_2163_reg[11]_i_2_n_4 ;
  wire \a2_sum41_reg_2163_reg[11]_i_2_n_5 ;
  wire \a2_sum41_reg_2163_reg[15]_i_1_n_2 ;
  wire \a2_sum41_reg_2163_reg[15]_i_1_n_3 ;
  wire \a2_sum41_reg_2163_reg[15]_i_1_n_4 ;
  wire \a2_sum41_reg_2163_reg[15]_i_1_n_5 ;
  wire \a2_sum41_reg_2163_reg[15]_i_2_n_4 ;
  wire \a2_sum41_reg_2163_reg[15]_i_2_n_5 ;
  wire \a2_sum41_reg_2163_reg[15]_i_3_n_2 ;
  wire \a2_sum41_reg_2163_reg[15]_i_3_n_3 ;
  wire \a2_sum41_reg_2163_reg[15]_i_3_n_4 ;
  wire \a2_sum41_reg_2163_reg[15]_i_3_n_5 ;
  wire \a2_sum41_reg_2163_reg[19]_i_1_n_2 ;
  wire \a2_sum41_reg_2163_reg[19]_i_1_n_3 ;
  wire \a2_sum41_reg_2163_reg[19]_i_1_n_4 ;
  wire \a2_sum41_reg_2163_reg[19]_i_1_n_5 ;
  wire \a2_sum41_reg_2163_reg[23]_i_1_n_2 ;
  wire \a2_sum41_reg_2163_reg[23]_i_1_n_3 ;
  wire \a2_sum41_reg_2163_reg[23]_i_1_n_4 ;
  wire \a2_sum41_reg_2163_reg[23]_i_1_n_5 ;
  wire \a2_sum41_reg_2163_reg[27]_i_1_n_2 ;
  wire \a2_sum41_reg_2163_reg[27]_i_1_n_3 ;
  wire \a2_sum41_reg_2163_reg[27]_i_1_n_4 ;
  wire \a2_sum41_reg_2163_reg[27]_i_1_n_5 ;
  wire \a2_sum41_reg_2163_reg[29]_i_2_n_5 ;
  wire \a2_sum41_reg_2163_reg[3]_i_1_n_2 ;
  wire \a2_sum41_reg_2163_reg[3]_i_1_n_3 ;
  wire \a2_sum41_reg_2163_reg[3]_i_1_n_4 ;
  wire \a2_sum41_reg_2163_reg[3]_i_1_n_5 ;
  wire \a2_sum41_reg_2163_reg[7]_i_1_n_2 ;
  wire \a2_sum41_reg_2163_reg[7]_i_1_n_3 ;
  wire \a2_sum41_reg_2163_reg[7]_i_1_n_4 ;
  wire \a2_sum41_reg_2163_reg[7]_i_1_n_5 ;
  wire \a2_sum41_reg_2163_reg[7]_i_2_n_2 ;
  wire \a2_sum41_reg_2163_reg[7]_i_2_n_3 ;
  wire \a2_sum41_reg_2163_reg[7]_i_2_n_4 ;
  wire \a2_sum41_reg_2163_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum42_fu_1439_p2;
  wire [29:0]a2_sum42_reg_2174;
  wire \a2_sum42_reg_2174[11]_i_10_n_2 ;
  wire \a2_sum42_reg_2174[11]_i_3_n_2 ;
  wire \a2_sum42_reg_2174[11]_i_4_n_2 ;
  wire \a2_sum42_reg_2174[11]_i_5_n_2 ;
  wire \a2_sum42_reg_2174[11]_i_6_n_2 ;
  wire \a2_sum42_reg_2174[11]_i_7_n_2 ;
  wire \a2_sum42_reg_2174[11]_i_8_n_2 ;
  wire \a2_sum42_reg_2174[11]_i_9_n_2 ;
  wire \a2_sum42_reg_2174[15]_i_10_n_2 ;
  wire \a2_sum42_reg_2174[15]_i_3_n_2 ;
  wire \a2_sum42_reg_2174[15]_i_4_n_2 ;
  wire \a2_sum42_reg_2174[15]_i_5_n_2 ;
  wire \a2_sum42_reg_2174[15]_i_6_n_2 ;
  wire \a2_sum42_reg_2174[15]_i_7_n_2 ;
  wire \a2_sum42_reg_2174[15]_i_8_n_2 ;
  wire \a2_sum42_reg_2174[15]_i_9_n_2 ;
  wire \a2_sum42_reg_2174[19]_i_2_n_2 ;
  wire \a2_sum42_reg_2174[19]_i_3_n_2 ;
  wire \a2_sum42_reg_2174[19]_i_4_n_2 ;
  wire \a2_sum42_reg_2174[19]_i_5_n_2 ;
  wire \a2_sum42_reg_2174[23]_i_2_n_2 ;
  wire \a2_sum42_reg_2174[23]_i_3_n_2 ;
  wire \a2_sum42_reg_2174[23]_i_4_n_2 ;
  wire \a2_sum42_reg_2174[23]_i_5_n_2 ;
  wire \a2_sum42_reg_2174[27]_i_2_n_2 ;
  wire \a2_sum42_reg_2174[27]_i_3_n_2 ;
  wire \a2_sum42_reg_2174[27]_i_4_n_2 ;
  wire \a2_sum42_reg_2174[27]_i_5_n_2 ;
  wire \a2_sum42_reg_2174[29]_i_3_n_2 ;
  wire \a2_sum42_reg_2174[29]_i_4_n_2 ;
  wire \a2_sum42_reg_2174[3]_i_10_n_2 ;
  wire \a2_sum42_reg_2174[3]_i_3_n_2 ;
  wire \a2_sum42_reg_2174[3]_i_4_n_2 ;
  wire \a2_sum42_reg_2174[3]_i_5_n_2 ;
  wire \a2_sum42_reg_2174[3]_i_6_n_2 ;
  wire \a2_sum42_reg_2174[3]_i_7_n_2 ;
  wire \a2_sum42_reg_2174[3]_i_8_n_2 ;
  wire \a2_sum42_reg_2174[3]_i_9_n_2 ;
  wire \a2_sum42_reg_2174[7]_i_10_n_2 ;
  wire \a2_sum42_reg_2174[7]_i_3_n_2 ;
  wire \a2_sum42_reg_2174[7]_i_4_n_2 ;
  wire \a2_sum42_reg_2174[7]_i_5_n_2 ;
  wire \a2_sum42_reg_2174[7]_i_6_n_2 ;
  wire \a2_sum42_reg_2174[7]_i_7_n_2 ;
  wire \a2_sum42_reg_2174[7]_i_8_n_2 ;
  wire \a2_sum42_reg_2174[7]_i_9_n_2 ;
  wire \a2_sum42_reg_2174_reg[11]_i_1_n_2 ;
  wire \a2_sum42_reg_2174_reg[11]_i_1_n_3 ;
  wire \a2_sum42_reg_2174_reg[11]_i_1_n_4 ;
  wire \a2_sum42_reg_2174_reg[11]_i_1_n_5 ;
  wire \a2_sum42_reg_2174_reg[11]_i_2_n_2 ;
  wire \a2_sum42_reg_2174_reg[11]_i_2_n_3 ;
  wire \a2_sum42_reg_2174_reg[11]_i_2_n_4 ;
  wire \a2_sum42_reg_2174_reg[11]_i_2_n_5 ;
  wire \a2_sum42_reg_2174_reg[15]_i_1_n_2 ;
  wire \a2_sum42_reg_2174_reg[15]_i_1_n_3 ;
  wire \a2_sum42_reg_2174_reg[15]_i_1_n_4 ;
  wire \a2_sum42_reg_2174_reg[15]_i_1_n_5 ;
  wire \a2_sum42_reg_2174_reg[15]_i_2_n_3 ;
  wire \a2_sum42_reg_2174_reg[15]_i_2_n_4 ;
  wire \a2_sum42_reg_2174_reg[15]_i_2_n_5 ;
  wire \a2_sum42_reg_2174_reg[19]_i_1_n_2 ;
  wire \a2_sum42_reg_2174_reg[19]_i_1_n_3 ;
  wire \a2_sum42_reg_2174_reg[19]_i_1_n_4 ;
  wire \a2_sum42_reg_2174_reg[19]_i_1_n_5 ;
  wire \a2_sum42_reg_2174_reg[23]_i_1_n_2 ;
  wire \a2_sum42_reg_2174_reg[23]_i_1_n_3 ;
  wire \a2_sum42_reg_2174_reg[23]_i_1_n_4 ;
  wire \a2_sum42_reg_2174_reg[23]_i_1_n_5 ;
  wire \a2_sum42_reg_2174_reg[27]_i_1_n_2 ;
  wire \a2_sum42_reg_2174_reg[27]_i_1_n_3 ;
  wire \a2_sum42_reg_2174_reg[27]_i_1_n_4 ;
  wire \a2_sum42_reg_2174_reg[27]_i_1_n_5 ;
  wire \a2_sum42_reg_2174_reg[29]_i_2_n_5 ;
  wire \a2_sum42_reg_2174_reg[3]_i_1_n_2 ;
  wire \a2_sum42_reg_2174_reg[3]_i_1_n_3 ;
  wire \a2_sum42_reg_2174_reg[3]_i_1_n_4 ;
  wire \a2_sum42_reg_2174_reg[3]_i_1_n_5 ;
  wire \a2_sum42_reg_2174_reg[3]_i_2_n_2 ;
  wire \a2_sum42_reg_2174_reg[3]_i_2_n_3 ;
  wire \a2_sum42_reg_2174_reg[3]_i_2_n_4 ;
  wire \a2_sum42_reg_2174_reg[3]_i_2_n_5 ;
  wire \a2_sum42_reg_2174_reg[7]_i_1_n_2 ;
  wire \a2_sum42_reg_2174_reg[7]_i_1_n_3 ;
  wire \a2_sum42_reg_2174_reg[7]_i_1_n_4 ;
  wire \a2_sum42_reg_2174_reg[7]_i_1_n_5 ;
  wire \a2_sum42_reg_2174_reg[7]_i_2_n_2 ;
  wire \a2_sum42_reg_2174_reg[7]_i_2_n_3 ;
  wire \a2_sum42_reg_2174_reg[7]_i_2_n_4 ;
  wire \a2_sum42_reg_2174_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum43_fu_1464_p2;
  wire [29:0]a2_sum43_reg_2185;
  wire \a2_sum43_reg_2185[11]_i_10_n_2 ;
  wire \a2_sum43_reg_2185[11]_i_3_n_2 ;
  wire \a2_sum43_reg_2185[11]_i_4_n_2 ;
  wire \a2_sum43_reg_2185[11]_i_5_n_2 ;
  wire \a2_sum43_reg_2185[11]_i_6_n_2 ;
  wire \a2_sum43_reg_2185[11]_i_7_n_2 ;
  wire \a2_sum43_reg_2185[11]_i_8_n_2 ;
  wire \a2_sum43_reg_2185[11]_i_9_n_2 ;
  wire \a2_sum43_reg_2185[15]_i_10_n_2 ;
  wire \a2_sum43_reg_2185[15]_i_11_n_2 ;
  wire \a2_sum43_reg_2185[15]_i_12_n_2 ;
  wire \a2_sum43_reg_2185[15]_i_13_n_2 ;
  wire \a2_sum43_reg_2185[15]_i_14_n_2 ;
  wire \a2_sum43_reg_2185[15]_i_4_n_2 ;
  wire \a2_sum43_reg_2185[15]_i_5_n_2 ;
  wire \a2_sum43_reg_2185[15]_i_6_n_2 ;
  wire \a2_sum43_reg_2185[15]_i_7_n_2 ;
  wire \a2_sum43_reg_2185[15]_i_8_n_2 ;
  wire \a2_sum43_reg_2185[15]_i_9_n_2 ;
  wire \a2_sum43_reg_2185[19]_i_2_n_2 ;
  wire \a2_sum43_reg_2185[19]_i_3_n_2 ;
  wire \a2_sum43_reg_2185[19]_i_4_n_2 ;
  wire \a2_sum43_reg_2185[19]_i_5_n_2 ;
  wire \a2_sum43_reg_2185[23]_i_2_n_2 ;
  wire \a2_sum43_reg_2185[23]_i_3_n_2 ;
  wire \a2_sum43_reg_2185[23]_i_4_n_2 ;
  wire \a2_sum43_reg_2185[23]_i_5_n_2 ;
  wire \a2_sum43_reg_2185[27]_i_2_n_2 ;
  wire \a2_sum43_reg_2185[27]_i_3_n_2 ;
  wire \a2_sum43_reg_2185[27]_i_4_n_2 ;
  wire \a2_sum43_reg_2185[27]_i_5_n_2 ;
  wire \a2_sum43_reg_2185[29]_i_3_n_2 ;
  wire \a2_sum43_reg_2185[29]_i_4_n_2 ;
  wire \a2_sum43_reg_2185[3]_i_3_n_2 ;
  wire \a2_sum43_reg_2185[3]_i_4_n_2 ;
  wire \a2_sum43_reg_2185[3]_i_5_n_2 ;
  wire \a2_sum43_reg_2185[3]_i_6_n_2 ;
  wire \a2_sum43_reg_2185[3]_i_7_n_2 ;
  wire \a2_sum43_reg_2185[7]_i_10_n_2 ;
  wire \a2_sum43_reg_2185[7]_i_3_n_2 ;
  wire \a2_sum43_reg_2185[7]_i_4_n_2 ;
  wire \a2_sum43_reg_2185[7]_i_5_n_2 ;
  wire \a2_sum43_reg_2185[7]_i_6_n_2 ;
  wire \a2_sum43_reg_2185[7]_i_7_n_2 ;
  wire \a2_sum43_reg_2185[7]_i_8_n_2 ;
  wire \a2_sum43_reg_2185[7]_i_9_n_2 ;
  wire \a2_sum43_reg_2185_reg[11]_i_1_n_2 ;
  wire \a2_sum43_reg_2185_reg[11]_i_1_n_3 ;
  wire \a2_sum43_reg_2185_reg[11]_i_1_n_4 ;
  wire \a2_sum43_reg_2185_reg[11]_i_1_n_5 ;
  wire \a2_sum43_reg_2185_reg[11]_i_2_n_2 ;
  wire \a2_sum43_reg_2185_reg[11]_i_2_n_3 ;
  wire \a2_sum43_reg_2185_reg[11]_i_2_n_4 ;
  wire \a2_sum43_reg_2185_reg[11]_i_2_n_5 ;
  wire \a2_sum43_reg_2185_reg[15]_i_1_n_2 ;
  wire \a2_sum43_reg_2185_reg[15]_i_1_n_3 ;
  wire \a2_sum43_reg_2185_reg[15]_i_1_n_4 ;
  wire \a2_sum43_reg_2185_reg[15]_i_1_n_5 ;
  wire \a2_sum43_reg_2185_reg[15]_i_2_n_4 ;
  wire \a2_sum43_reg_2185_reg[15]_i_2_n_5 ;
  wire \a2_sum43_reg_2185_reg[15]_i_3_n_2 ;
  wire \a2_sum43_reg_2185_reg[15]_i_3_n_3 ;
  wire \a2_sum43_reg_2185_reg[15]_i_3_n_4 ;
  wire \a2_sum43_reg_2185_reg[15]_i_3_n_5 ;
  wire \a2_sum43_reg_2185_reg[19]_i_1_n_2 ;
  wire \a2_sum43_reg_2185_reg[19]_i_1_n_3 ;
  wire \a2_sum43_reg_2185_reg[19]_i_1_n_4 ;
  wire \a2_sum43_reg_2185_reg[19]_i_1_n_5 ;
  wire \a2_sum43_reg_2185_reg[23]_i_1_n_2 ;
  wire \a2_sum43_reg_2185_reg[23]_i_1_n_3 ;
  wire \a2_sum43_reg_2185_reg[23]_i_1_n_4 ;
  wire \a2_sum43_reg_2185_reg[23]_i_1_n_5 ;
  wire \a2_sum43_reg_2185_reg[27]_i_1_n_2 ;
  wire \a2_sum43_reg_2185_reg[27]_i_1_n_3 ;
  wire \a2_sum43_reg_2185_reg[27]_i_1_n_4 ;
  wire \a2_sum43_reg_2185_reg[27]_i_1_n_5 ;
  wire \a2_sum43_reg_2185_reg[29]_i_2_n_5 ;
  wire \a2_sum43_reg_2185_reg[3]_i_1_n_2 ;
  wire \a2_sum43_reg_2185_reg[3]_i_1_n_3 ;
  wire \a2_sum43_reg_2185_reg[3]_i_1_n_4 ;
  wire \a2_sum43_reg_2185_reg[3]_i_1_n_5 ;
  wire \a2_sum43_reg_2185_reg[7]_i_1_n_2 ;
  wire \a2_sum43_reg_2185_reg[7]_i_1_n_3 ;
  wire \a2_sum43_reg_2185_reg[7]_i_1_n_4 ;
  wire \a2_sum43_reg_2185_reg[7]_i_1_n_5 ;
  wire \a2_sum43_reg_2185_reg[7]_i_2_n_2 ;
  wire \a2_sum43_reg_2185_reg[7]_i_2_n_3 ;
  wire \a2_sum43_reg_2185_reg[7]_i_2_n_4 ;
  wire \a2_sum43_reg_2185_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum44_fu_1489_p2;
  wire [29:0]a2_sum44_reg_2196;
  wire \a2_sum44_reg_2196[11]_i_10_n_2 ;
  wire \a2_sum44_reg_2196[11]_i_3_n_2 ;
  wire \a2_sum44_reg_2196[11]_i_4_n_2 ;
  wire \a2_sum44_reg_2196[11]_i_5_n_2 ;
  wire \a2_sum44_reg_2196[11]_i_6_n_2 ;
  wire \a2_sum44_reg_2196[11]_i_7_n_2 ;
  wire \a2_sum44_reg_2196[11]_i_8_n_2 ;
  wire \a2_sum44_reg_2196[11]_i_9_n_2 ;
  wire \a2_sum44_reg_2196[15]_i_10_n_2 ;
  wire \a2_sum44_reg_2196[15]_i_11_n_2 ;
  wire \a2_sum44_reg_2196[15]_i_12_n_2 ;
  wire \a2_sum44_reg_2196[15]_i_13_n_2 ;
  wire \a2_sum44_reg_2196[15]_i_14_n_2 ;
  wire \a2_sum44_reg_2196[15]_i_4_n_2 ;
  wire \a2_sum44_reg_2196[15]_i_5_n_2 ;
  wire \a2_sum44_reg_2196[15]_i_6_n_2 ;
  wire \a2_sum44_reg_2196[15]_i_7_n_2 ;
  wire \a2_sum44_reg_2196[15]_i_8_n_2 ;
  wire \a2_sum44_reg_2196[15]_i_9_n_2 ;
  wire \a2_sum44_reg_2196[19]_i_2_n_2 ;
  wire \a2_sum44_reg_2196[19]_i_3_n_2 ;
  wire \a2_sum44_reg_2196[19]_i_4_n_2 ;
  wire \a2_sum44_reg_2196[19]_i_5_n_2 ;
  wire \a2_sum44_reg_2196[23]_i_2_n_2 ;
  wire \a2_sum44_reg_2196[23]_i_3_n_2 ;
  wire \a2_sum44_reg_2196[23]_i_4_n_2 ;
  wire \a2_sum44_reg_2196[23]_i_5_n_2 ;
  wire \a2_sum44_reg_2196[27]_i_2_n_2 ;
  wire \a2_sum44_reg_2196[27]_i_3_n_2 ;
  wire \a2_sum44_reg_2196[27]_i_4_n_2 ;
  wire \a2_sum44_reg_2196[27]_i_5_n_2 ;
  wire \a2_sum44_reg_2196[29]_i_3_n_2 ;
  wire \a2_sum44_reg_2196[29]_i_4_n_2 ;
  wire \a2_sum44_reg_2196[3]_i_2_n_2 ;
  wire \a2_sum44_reg_2196[3]_i_3_n_2 ;
  wire \a2_sum44_reg_2196[3]_i_4_n_2 ;
  wire \a2_sum44_reg_2196[3]_i_5_n_2 ;
  wire \a2_sum44_reg_2196[7]_i_10_n_2 ;
  wire \a2_sum44_reg_2196[7]_i_3_n_2 ;
  wire \a2_sum44_reg_2196[7]_i_4_n_2 ;
  wire \a2_sum44_reg_2196[7]_i_5_n_2 ;
  wire \a2_sum44_reg_2196[7]_i_6_n_2 ;
  wire \a2_sum44_reg_2196[7]_i_7_n_2 ;
  wire \a2_sum44_reg_2196[7]_i_8_n_2 ;
  wire \a2_sum44_reg_2196[7]_i_9_n_2 ;
  wire \a2_sum44_reg_2196_reg[11]_i_1_n_2 ;
  wire \a2_sum44_reg_2196_reg[11]_i_1_n_3 ;
  wire \a2_sum44_reg_2196_reg[11]_i_1_n_4 ;
  wire \a2_sum44_reg_2196_reg[11]_i_1_n_5 ;
  wire \a2_sum44_reg_2196_reg[11]_i_2_n_2 ;
  wire \a2_sum44_reg_2196_reg[11]_i_2_n_3 ;
  wire \a2_sum44_reg_2196_reg[11]_i_2_n_4 ;
  wire \a2_sum44_reg_2196_reg[11]_i_2_n_5 ;
  wire \a2_sum44_reg_2196_reg[15]_i_1_n_2 ;
  wire \a2_sum44_reg_2196_reg[15]_i_1_n_3 ;
  wire \a2_sum44_reg_2196_reg[15]_i_1_n_4 ;
  wire \a2_sum44_reg_2196_reg[15]_i_1_n_5 ;
  wire \a2_sum44_reg_2196_reg[15]_i_2_n_4 ;
  wire \a2_sum44_reg_2196_reg[15]_i_2_n_5 ;
  wire \a2_sum44_reg_2196_reg[15]_i_3_n_2 ;
  wire \a2_sum44_reg_2196_reg[15]_i_3_n_3 ;
  wire \a2_sum44_reg_2196_reg[15]_i_3_n_4 ;
  wire \a2_sum44_reg_2196_reg[15]_i_3_n_5 ;
  wire \a2_sum44_reg_2196_reg[19]_i_1_n_2 ;
  wire \a2_sum44_reg_2196_reg[19]_i_1_n_3 ;
  wire \a2_sum44_reg_2196_reg[19]_i_1_n_4 ;
  wire \a2_sum44_reg_2196_reg[19]_i_1_n_5 ;
  wire \a2_sum44_reg_2196_reg[23]_i_1_n_2 ;
  wire \a2_sum44_reg_2196_reg[23]_i_1_n_3 ;
  wire \a2_sum44_reg_2196_reg[23]_i_1_n_4 ;
  wire \a2_sum44_reg_2196_reg[23]_i_1_n_5 ;
  wire \a2_sum44_reg_2196_reg[27]_i_1_n_2 ;
  wire \a2_sum44_reg_2196_reg[27]_i_1_n_3 ;
  wire \a2_sum44_reg_2196_reg[27]_i_1_n_4 ;
  wire \a2_sum44_reg_2196_reg[27]_i_1_n_5 ;
  wire \a2_sum44_reg_2196_reg[29]_i_2_n_5 ;
  wire \a2_sum44_reg_2196_reg[3]_i_1_n_2 ;
  wire \a2_sum44_reg_2196_reg[3]_i_1_n_3 ;
  wire \a2_sum44_reg_2196_reg[3]_i_1_n_4 ;
  wire \a2_sum44_reg_2196_reg[3]_i_1_n_5 ;
  wire \a2_sum44_reg_2196_reg[7]_i_1_n_2 ;
  wire \a2_sum44_reg_2196_reg[7]_i_1_n_3 ;
  wire \a2_sum44_reg_2196_reg[7]_i_1_n_4 ;
  wire \a2_sum44_reg_2196_reg[7]_i_1_n_5 ;
  wire \a2_sum44_reg_2196_reg[7]_i_2_n_2 ;
  wire \a2_sum44_reg_2196_reg[7]_i_2_n_3 ;
  wire \a2_sum44_reg_2196_reg[7]_i_2_n_4 ;
  wire \a2_sum44_reg_2196_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum45_fu_1514_p2;
  wire [29:0]a2_sum45_reg_2207;
  wire \a2_sum45_reg_2207[11]_i_10_n_2 ;
  wire \a2_sum45_reg_2207[11]_i_3_n_2 ;
  wire \a2_sum45_reg_2207[11]_i_4_n_2 ;
  wire \a2_sum45_reg_2207[11]_i_5_n_2 ;
  wire \a2_sum45_reg_2207[11]_i_6_n_2 ;
  wire \a2_sum45_reg_2207[11]_i_7_n_2 ;
  wire \a2_sum45_reg_2207[11]_i_8_n_2 ;
  wire \a2_sum45_reg_2207[11]_i_9_n_2 ;
  wire \a2_sum45_reg_2207[15]_i_10_n_2 ;
  wire \a2_sum45_reg_2207[15]_i_11_n_2 ;
  wire \a2_sum45_reg_2207[15]_i_12_n_2 ;
  wire \a2_sum45_reg_2207[15]_i_13_n_2 ;
  wire \a2_sum45_reg_2207[15]_i_14_n_2 ;
  wire \a2_sum45_reg_2207[15]_i_4_n_2 ;
  wire \a2_sum45_reg_2207[15]_i_5_n_2 ;
  wire \a2_sum45_reg_2207[15]_i_6_n_2 ;
  wire \a2_sum45_reg_2207[15]_i_7_n_2 ;
  wire \a2_sum45_reg_2207[15]_i_8_n_2 ;
  wire \a2_sum45_reg_2207[15]_i_9_n_2 ;
  wire \a2_sum45_reg_2207[19]_i_2_n_2 ;
  wire \a2_sum45_reg_2207[19]_i_3_n_2 ;
  wire \a2_sum45_reg_2207[19]_i_4_n_2 ;
  wire \a2_sum45_reg_2207[19]_i_5_n_2 ;
  wire \a2_sum45_reg_2207[23]_i_2_n_2 ;
  wire \a2_sum45_reg_2207[23]_i_3_n_2 ;
  wire \a2_sum45_reg_2207[23]_i_4_n_2 ;
  wire \a2_sum45_reg_2207[23]_i_5_n_2 ;
  wire \a2_sum45_reg_2207[27]_i_2_n_2 ;
  wire \a2_sum45_reg_2207[27]_i_3_n_2 ;
  wire \a2_sum45_reg_2207[27]_i_4_n_2 ;
  wire \a2_sum45_reg_2207[27]_i_5_n_2 ;
  wire \a2_sum45_reg_2207[29]_i_3_n_2 ;
  wire \a2_sum45_reg_2207[29]_i_4_n_2 ;
  wire \a2_sum45_reg_2207[3]_i_3_n_2 ;
  wire \a2_sum45_reg_2207[3]_i_4_n_2 ;
  wire \a2_sum45_reg_2207[3]_i_5_n_2 ;
  wire \a2_sum45_reg_2207[3]_i_6_n_2 ;
  wire \a2_sum45_reg_2207[7]_i_10_n_2 ;
  wire \a2_sum45_reg_2207[7]_i_3_n_2 ;
  wire \a2_sum45_reg_2207[7]_i_4_n_2 ;
  wire \a2_sum45_reg_2207[7]_i_5_n_2 ;
  wire \a2_sum45_reg_2207[7]_i_6_n_2 ;
  wire \a2_sum45_reg_2207[7]_i_7_n_2 ;
  wire \a2_sum45_reg_2207[7]_i_8_n_2 ;
  wire \a2_sum45_reg_2207[7]_i_9_n_2 ;
  wire \a2_sum45_reg_2207_reg[11]_i_1_n_2 ;
  wire \a2_sum45_reg_2207_reg[11]_i_1_n_3 ;
  wire \a2_sum45_reg_2207_reg[11]_i_1_n_4 ;
  wire \a2_sum45_reg_2207_reg[11]_i_1_n_5 ;
  wire \a2_sum45_reg_2207_reg[11]_i_2_n_2 ;
  wire \a2_sum45_reg_2207_reg[11]_i_2_n_3 ;
  wire \a2_sum45_reg_2207_reg[11]_i_2_n_4 ;
  wire \a2_sum45_reg_2207_reg[11]_i_2_n_5 ;
  wire \a2_sum45_reg_2207_reg[15]_i_1_n_2 ;
  wire \a2_sum45_reg_2207_reg[15]_i_1_n_3 ;
  wire \a2_sum45_reg_2207_reg[15]_i_1_n_4 ;
  wire \a2_sum45_reg_2207_reg[15]_i_1_n_5 ;
  wire \a2_sum45_reg_2207_reg[15]_i_2_n_4 ;
  wire \a2_sum45_reg_2207_reg[15]_i_2_n_5 ;
  wire \a2_sum45_reg_2207_reg[15]_i_3_n_2 ;
  wire \a2_sum45_reg_2207_reg[15]_i_3_n_3 ;
  wire \a2_sum45_reg_2207_reg[15]_i_3_n_4 ;
  wire \a2_sum45_reg_2207_reg[15]_i_3_n_5 ;
  wire \a2_sum45_reg_2207_reg[19]_i_1_n_2 ;
  wire \a2_sum45_reg_2207_reg[19]_i_1_n_3 ;
  wire \a2_sum45_reg_2207_reg[19]_i_1_n_4 ;
  wire \a2_sum45_reg_2207_reg[19]_i_1_n_5 ;
  wire \a2_sum45_reg_2207_reg[23]_i_1_n_2 ;
  wire \a2_sum45_reg_2207_reg[23]_i_1_n_3 ;
  wire \a2_sum45_reg_2207_reg[23]_i_1_n_4 ;
  wire \a2_sum45_reg_2207_reg[23]_i_1_n_5 ;
  wire \a2_sum45_reg_2207_reg[27]_i_1_n_2 ;
  wire \a2_sum45_reg_2207_reg[27]_i_1_n_3 ;
  wire \a2_sum45_reg_2207_reg[27]_i_1_n_4 ;
  wire \a2_sum45_reg_2207_reg[27]_i_1_n_5 ;
  wire \a2_sum45_reg_2207_reg[29]_i_2_n_5 ;
  wire \a2_sum45_reg_2207_reg[3]_i_1_n_2 ;
  wire \a2_sum45_reg_2207_reg[3]_i_1_n_3 ;
  wire \a2_sum45_reg_2207_reg[3]_i_1_n_4 ;
  wire \a2_sum45_reg_2207_reg[3]_i_1_n_5 ;
  wire \a2_sum45_reg_2207_reg[7]_i_1_n_2 ;
  wire \a2_sum45_reg_2207_reg[7]_i_1_n_3 ;
  wire \a2_sum45_reg_2207_reg[7]_i_1_n_4 ;
  wire \a2_sum45_reg_2207_reg[7]_i_1_n_5 ;
  wire \a2_sum45_reg_2207_reg[7]_i_2_n_2 ;
  wire \a2_sum45_reg_2207_reg[7]_i_2_n_3 ;
  wire \a2_sum45_reg_2207_reg[7]_i_2_n_4 ;
  wire \a2_sum45_reg_2207_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum46_fu_1539_p2;
  wire [29:0]a2_sum46_reg_2218;
  wire \a2_sum46_reg_2218[11]_i_10_n_2 ;
  wire \a2_sum46_reg_2218[11]_i_3_n_2 ;
  wire \a2_sum46_reg_2218[11]_i_4_n_2 ;
  wire \a2_sum46_reg_2218[11]_i_5_n_2 ;
  wire \a2_sum46_reg_2218[11]_i_6_n_2 ;
  wire \a2_sum46_reg_2218[11]_i_7_n_2 ;
  wire \a2_sum46_reg_2218[11]_i_8_n_2 ;
  wire \a2_sum46_reg_2218[11]_i_9_n_2 ;
  wire \a2_sum46_reg_2218[15]_i_10_n_2 ;
  wire \a2_sum46_reg_2218[15]_i_3_n_2 ;
  wire \a2_sum46_reg_2218[15]_i_4_n_2 ;
  wire \a2_sum46_reg_2218[15]_i_5_n_2 ;
  wire \a2_sum46_reg_2218[15]_i_6_n_2 ;
  wire \a2_sum46_reg_2218[15]_i_7_n_2 ;
  wire \a2_sum46_reg_2218[15]_i_8_n_2 ;
  wire \a2_sum46_reg_2218[15]_i_9_n_2 ;
  wire \a2_sum46_reg_2218[19]_i_2_n_2 ;
  wire \a2_sum46_reg_2218[19]_i_3_n_2 ;
  wire \a2_sum46_reg_2218[19]_i_4_n_2 ;
  wire \a2_sum46_reg_2218[19]_i_5_n_2 ;
  wire \a2_sum46_reg_2218[23]_i_2_n_2 ;
  wire \a2_sum46_reg_2218[23]_i_3_n_2 ;
  wire \a2_sum46_reg_2218[23]_i_4_n_2 ;
  wire \a2_sum46_reg_2218[23]_i_5_n_2 ;
  wire \a2_sum46_reg_2218[27]_i_2_n_2 ;
  wire \a2_sum46_reg_2218[27]_i_3_n_2 ;
  wire \a2_sum46_reg_2218[27]_i_4_n_2 ;
  wire \a2_sum46_reg_2218[27]_i_5_n_2 ;
  wire \a2_sum46_reg_2218[29]_i_3_n_2 ;
  wire \a2_sum46_reg_2218[29]_i_4_n_2 ;
  wire \a2_sum46_reg_2218[3]_i_10_n_2 ;
  wire \a2_sum46_reg_2218[3]_i_3_n_2 ;
  wire \a2_sum46_reg_2218[3]_i_4_n_2 ;
  wire \a2_sum46_reg_2218[3]_i_5_n_2 ;
  wire \a2_sum46_reg_2218[3]_i_6_n_2 ;
  wire \a2_sum46_reg_2218[3]_i_7_n_2 ;
  wire \a2_sum46_reg_2218[3]_i_8_n_2 ;
  wire \a2_sum46_reg_2218[3]_i_9_n_2 ;
  wire \a2_sum46_reg_2218[7]_i_10_n_2 ;
  wire \a2_sum46_reg_2218[7]_i_3_n_2 ;
  wire \a2_sum46_reg_2218[7]_i_4_n_2 ;
  wire \a2_sum46_reg_2218[7]_i_5_n_2 ;
  wire \a2_sum46_reg_2218[7]_i_6_n_2 ;
  wire \a2_sum46_reg_2218[7]_i_7_n_2 ;
  wire \a2_sum46_reg_2218[7]_i_8_n_2 ;
  wire \a2_sum46_reg_2218[7]_i_9_n_2 ;
  wire \a2_sum46_reg_2218_reg[11]_i_1_n_2 ;
  wire \a2_sum46_reg_2218_reg[11]_i_1_n_3 ;
  wire \a2_sum46_reg_2218_reg[11]_i_1_n_4 ;
  wire \a2_sum46_reg_2218_reg[11]_i_1_n_5 ;
  wire \a2_sum46_reg_2218_reg[11]_i_2_n_2 ;
  wire \a2_sum46_reg_2218_reg[11]_i_2_n_3 ;
  wire \a2_sum46_reg_2218_reg[11]_i_2_n_4 ;
  wire \a2_sum46_reg_2218_reg[11]_i_2_n_5 ;
  wire \a2_sum46_reg_2218_reg[15]_i_1_n_2 ;
  wire \a2_sum46_reg_2218_reg[15]_i_1_n_3 ;
  wire \a2_sum46_reg_2218_reg[15]_i_1_n_4 ;
  wire \a2_sum46_reg_2218_reg[15]_i_1_n_5 ;
  wire \a2_sum46_reg_2218_reg[15]_i_2_n_3 ;
  wire \a2_sum46_reg_2218_reg[15]_i_2_n_4 ;
  wire \a2_sum46_reg_2218_reg[15]_i_2_n_5 ;
  wire \a2_sum46_reg_2218_reg[19]_i_1_n_2 ;
  wire \a2_sum46_reg_2218_reg[19]_i_1_n_3 ;
  wire \a2_sum46_reg_2218_reg[19]_i_1_n_4 ;
  wire \a2_sum46_reg_2218_reg[19]_i_1_n_5 ;
  wire \a2_sum46_reg_2218_reg[23]_i_1_n_2 ;
  wire \a2_sum46_reg_2218_reg[23]_i_1_n_3 ;
  wire \a2_sum46_reg_2218_reg[23]_i_1_n_4 ;
  wire \a2_sum46_reg_2218_reg[23]_i_1_n_5 ;
  wire \a2_sum46_reg_2218_reg[27]_i_1_n_2 ;
  wire \a2_sum46_reg_2218_reg[27]_i_1_n_3 ;
  wire \a2_sum46_reg_2218_reg[27]_i_1_n_4 ;
  wire \a2_sum46_reg_2218_reg[27]_i_1_n_5 ;
  wire \a2_sum46_reg_2218_reg[29]_i_2_n_5 ;
  wire \a2_sum46_reg_2218_reg[3]_i_1_n_2 ;
  wire \a2_sum46_reg_2218_reg[3]_i_1_n_3 ;
  wire \a2_sum46_reg_2218_reg[3]_i_1_n_4 ;
  wire \a2_sum46_reg_2218_reg[3]_i_1_n_5 ;
  wire \a2_sum46_reg_2218_reg[3]_i_2_n_2 ;
  wire \a2_sum46_reg_2218_reg[3]_i_2_n_3 ;
  wire \a2_sum46_reg_2218_reg[3]_i_2_n_4 ;
  wire \a2_sum46_reg_2218_reg[3]_i_2_n_5 ;
  wire \a2_sum46_reg_2218_reg[7]_i_1_n_2 ;
  wire \a2_sum46_reg_2218_reg[7]_i_1_n_3 ;
  wire \a2_sum46_reg_2218_reg[7]_i_1_n_4 ;
  wire \a2_sum46_reg_2218_reg[7]_i_1_n_5 ;
  wire \a2_sum46_reg_2218_reg[7]_i_2_n_2 ;
  wire \a2_sum46_reg_2218_reg[7]_i_2_n_3 ;
  wire \a2_sum46_reg_2218_reg[7]_i_2_n_4 ;
  wire \a2_sum46_reg_2218_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum47_fu_1564_p2;
  wire [29:0]a2_sum47_reg_2229;
  wire \a2_sum47_reg_2229[11]_i_10_n_2 ;
  wire \a2_sum47_reg_2229[11]_i_3_n_2 ;
  wire \a2_sum47_reg_2229[11]_i_4_n_2 ;
  wire \a2_sum47_reg_2229[11]_i_5_n_2 ;
  wire \a2_sum47_reg_2229[11]_i_6_n_2 ;
  wire \a2_sum47_reg_2229[11]_i_7_n_2 ;
  wire \a2_sum47_reg_2229[11]_i_8_n_2 ;
  wire \a2_sum47_reg_2229[11]_i_9_n_2 ;
  wire \a2_sum47_reg_2229[15]_i_10_n_2 ;
  wire \a2_sum47_reg_2229[15]_i_11_n_2 ;
  wire \a2_sum47_reg_2229[15]_i_12_n_2 ;
  wire \a2_sum47_reg_2229[15]_i_13_n_2 ;
  wire \a2_sum47_reg_2229[15]_i_14_n_2 ;
  wire \a2_sum47_reg_2229[15]_i_4_n_2 ;
  wire \a2_sum47_reg_2229[15]_i_5_n_2 ;
  wire \a2_sum47_reg_2229[15]_i_6_n_2 ;
  wire \a2_sum47_reg_2229[15]_i_7_n_2 ;
  wire \a2_sum47_reg_2229[15]_i_8_n_2 ;
  wire \a2_sum47_reg_2229[15]_i_9_n_2 ;
  wire \a2_sum47_reg_2229[19]_i_2_n_2 ;
  wire \a2_sum47_reg_2229[19]_i_3_n_2 ;
  wire \a2_sum47_reg_2229[19]_i_4_n_2 ;
  wire \a2_sum47_reg_2229[19]_i_5_n_2 ;
  wire \a2_sum47_reg_2229[23]_i_2_n_2 ;
  wire \a2_sum47_reg_2229[23]_i_3_n_2 ;
  wire \a2_sum47_reg_2229[23]_i_4_n_2 ;
  wire \a2_sum47_reg_2229[23]_i_5_n_2 ;
  wire \a2_sum47_reg_2229[27]_i_2_n_2 ;
  wire \a2_sum47_reg_2229[27]_i_3_n_2 ;
  wire \a2_sum47_reg_2229[27]_i_4_n_2 ;
  wire \a2_sum47_reg_2229[27]_i_5_n_2 ;
  wire \a2_sum47_reg_2229[29]_i_2_n_2 ;
  wire \a2_sum47_reg_2229[29]_i_3_n_2 ;
  wire \a2_sum47_reg_2229[3]_i_2_n_2 ;
  wire \a2_sum47_reg_2229[3]_i_3_n_2 ;
  wire \a2_sum47_reg_2229[3]_i_4_n_2 ;
  wire \a2_sum47_reg_2229[3]_i_5_n_2 ;
  wire \a2_sum47_reg_2229[7]_i_10_n_2 ;
  wire \a2_sum47_reg_2229[7]_i_3_n_2 ;
  wire \a2_sum47_reg_2229[7]_i_4_n_2 ;
  wire \a2_sum47_reg_2229[7]_i_5_n_2 ;
  wire \a2_sum47_reg_2229[7]_i_6_n_2 ;
  wire \a2_sum47_reg_2229[7]_i_7_n_2 ;
  wire \a2_sum47_reg_2229[7]_i_8_n_2 ;
  wire \a2_sum47_reg_2229[7]_i_9_n_2 ;
  wire \a2_sum47_reg_2229_reg[11]_i_1_n_2 ;
  wire \a2_sum47_reg_2229_reg[11]_i_1_n_3 ;
  wire \a2_sum47_reg_2229_reg[11]_i_1_n_4 ;
  wire \a2_sum47_reg_2229_reg[11]_i_1_n_5 ;
  wire \a2_sum47_reg_2229_reg[11]_i_2_n_2 ;
  wire \a2_sum47_reg_2229_reg[11]_i_2_n_3 ;
  wire \a2_sum47_reg_2229_reg[11]_i_2_n_4 ;
  wire \a2_sum47_reg_2229_reg[11]_i_2_n_5 ;
  wire \a2_sum47_reg_2229_reg[15]_i_1_n_2 ;
  wire \a2_sum47_reg_2229_reg[15]_i_1_n_3 ;
  wire \a2_sum47_reg_2229_reg[15]_i_1_n_4 ;
  wire \a2_sum47_reg_2229_reg[15]_i_1_n_5 ;
  wire \a2_sum47_reg_2229_reg[15]_i_2_n_4 ;
  wire \a2_sum47_reg_2229_reg[15]_i_2_n_5 ;
  wire \a2_sum47_reg_2229_reg[15]_i_3_n_2 ;
  wire \a2_sum47_reg_2229_reg[15]_i_3_n_3 ;
  wire \a2_sum47_reg_2229_reg[15]_i_3_n_4 ;
  wire \a2_sum47_reg_2229_reg[15]_i_3_n_5 ;
  wire \a2_sum47_reg_2229_reg[19]_i_1_n_2 ;
  wire \a2_sum47_reg_2229_reg[19]_i_1_n_3 ;
  wire \a2_sum47_reg_2229_reg[19]_i_1_n_4 ;
  wire \a2_sum47_reg_2229_reg[19]_i_1_n_5 ;
  wire \a2_sum47_reg_2229_reg[23]_i_1_n_2 ;
  wire \a2_sum47_reg_2229_reg[23]_i_1_n_3 ;
  wire \a2_sum47_reg_2229_reg[23]_i_1_n_4 ;
  wire \a2_sum47_reg_2229_reg[23]_i_1_n_5 ;
  wire \a2_sum47_reg_2229_reg[27]_i_1_n_2 ;
  wire \a2_sum47_reg_2229_reg[27]_i_1_n_3 ;
  wire \a2_sum47_reg_2229_reg[27]_i_1_n_4 ;
  wire \a2_sum47_reg_2229_reg[27]_i_1_n_5 ;
  wire \a2_sum47_reg_2229_reg[29]_i_1_n_5 ;
  wire \a2_sum47_reg_2229_reg[3]_i_1_n_2 ;
  wire \a2_sum47_reg_2229_reg[3]_i_1_n_3 ;
  wire \a2_sum47_reg_2229_reg[3]_i_1_n_4 ;
  wire \a2_sum47_reg_2229_reg[3]_i_1_n_5 ;
  wire \a2_sum47_reg_2229_reg[7]_i_1_n_2 ;
  wire \a2_sum47_reg_2229_reg[7]_i_1_n_3 ;
  wire \a2_sum47_reg_2229_reg[7]_i_1_n_4 ;
  wire \a2_sum47_reg_2229_reg[7]_i_1_n_5 ;
  wire \a2_sum47_reg_2229_reg[7]_i_2_n_2 ;
  wire \a2_sum47_reg_2229_reg[7]_i_2_n_3 ;
  wire \a2_sum47_reg_2229_reg[7]_i_2_n_4 ;
  wire \a2_sum47_reg_2229_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum48_fu_1579_p2;
  wire [29:0]a2_sum48_reg_2234;
  wire \a2_sum48_reg_2234[11]_i_10_n_2 ;
  wire \a2_sum48_reg_2234[11]_i_3_n_2 ;
  wire \a2_sum48_reg_2234[11]_i_4_n_2 ;
  wire \a2_sum48_reg_2234[11]_i_5_n_2 ;
  wire \a2_sum48_reg_2234[11]_i_6_n_2 ;
  wire \a2_sum48_reg_2234[11]_i_7_n_2 ;
  wire \a2_sum48_reg_2234[11]_i_8_n_2 ;
  wire \a2_sum48_reg_2234[11]_i_9_n_2 ;
  wire \a2_sum48_reg_2234[15]_i_10_n_2 ;
  wire \a2_sum48_reg_2234[15]_i_11_n_2 ;
  wire \a2_sum48_reg_2234[15]_i_12_n_2 ;
  wire \a2_sum48_reg_2234[15]_i_4_n_2 ;
  wire \a2_sum48_reg_2234[15]_i_5_n_2 ;
  wire \a2_sum48_reg_2234[15]_i_6_n_2 ;
  wire \a2_sum48_reg_2234[15]_i_7_n_2 ;
  wire \a2_sum48_reg_2234[15]_i_8_n_2 ;
  wire \a2_sum48_reg_2234[15]_i_9_n_2 ;
  wire \a2_sum48_reg_2234[19]_i_2_n_2 ;
  wire \a2_sum48_reg_2234[19]_i_3_n_2 ;
  wire \a2_sum48_reg_2234[19]_i_4_n_2 ;
  wire \a2_sum48_reg_2234[19]_i_5_n_2 ;
  wire \a2_sum48_reg_2234[23]_i_2_n_2 ;
  wire \a2_sum48_reg_2234[23]_i_3_n_2 ;
  wire \a2_sum48_reg_2234[23]_i_4_n_2 ;
  wire \a2_sum48_reg_2234[23]_i_5_n_2 ;
  wire \a2_sum48_reg_2234[27]_i_2_n_2 ;
  wire \a2_sum48_reg_2234[27]_i_3_n_2 ;
  wire \a2_sum48_reg_2234[27]_i_4_n_2 ;
  wire \a2_sum48_reg_2234[27]_i_5_n_2 ;
  wire \a2_sum48_reg_2234[29]_i_2_n_2 ;
  wire \a2_sum48_reg_2234[29]_i_3_n_2 ;
  wire \a2_sum48_reg_2234[3]_i_2_n_2 ;
  wire \a2_sum48_reg_2234[3]_i_3_n_2 ;
  wire \a2_sum48_reg_2234[3]_i_4_n_2 ;
  wire \a2_sum48_reg_2234[3]_i_5_n_2 ;
  wire \a2_sum48_reg_2234[7]_i_10_n_2 ;
  wire \a2_sum48_reg_2234[7]_i_3_n_2 ;
  wire \a2_sum48_reg_2234[7]_i_4_n_2 ;
  wire \a2_sum48_reg_2234[7]_i_5_n_2 ;
  wire \a2_sum48_reg_2234[7]_i_6_n_2 ;
  wire \a2_sum48_reg_2234[7]_i_7_n_2 ;
  wire \a2_sum48_reg_2234[7]_i_8_n_2 ;
  wire \a2_sum48_reg_2234[7]_i_9_n_2 ;
  wire \a2_sum48_reg_2234_reg[11]_i_1_n_2 ;
  wire \a2_sum48_reg_2234_reg[11]_i_1_n_3 ;
  wire \a2_sum48_reg_2234_reg[11]_i_1_n_4 ;
  wire \a2_sum48_reg_2234_reg[11]_i_1_n_5 ;
  wire \a2_sum48_reg_2234_reg[11]_i_2_n_2 ;
  wire \a2_sum48_reg_2234_reg[11]_i_2_n_3 ;
  wire \a2_sum48_reg_2234_reg[11]_i_2_n_4 ;
  wire \a2_sum48_reg_2234_reg[11]_i_2_n_5 ;
  wire \a2_sum48_reg_2234_reg[15]_i_1_n_2 ;
  wire \a2_sum48_reg_2234_reg[15]_i_1_n_3 ;
  wire \a2_sum48_reg_2234_reg[15]_i_1_n_4 ;
  wire \a2_sum48_reg_2234_reg[15]_i_1_n_5 ;
  wire \a2_sum48_reg_2234_reg[15]_i_3_n_2 ;
  wire \a2_sum48_reg_2234_reg[15]_i_3_n_3 ;
  wire \a2_sum48_reg_2234_reg[15]_i_3_n_4 ;
  wire \a2_sum48_reg_2234_reg[15]_i_3_n_5 ;
  wire \a2_sum48_reg_2234_reg[19]_i_1_n_2 ;
  wire \a2_sum48_reg_2234_reg[19]_i_1_n_3 ;
  wire \a2_sum48_reg_2234_reg[19]_i_1_n_4 ;
  wire \a2_sum48_reg_2234_reg[19]_i_1_n_5 ;
  wire \a2_sum48_reg_2234_reg[23]_i_1_n_2 ;
  wire \a2_sum48_reg_2234_reg[23]_i_1_n_3 ;
  wire \a2_sum48_reg_2234_reg[23]_i_1_n_4 ;
  wire \a2_sum48_reg_2234_reg[23]_i_1_n_5 ;
  wire \a2_sum48_reg_2234_reg[27]_i_1_n_2 ;
  wire \a2_sum48_reg_2234_reg[27]_i_1_n_3 ;
  wire \a2_sum48_reg_2234_reg[27]_i_1_n_4 ;
  wire \a2_sum48_reg_2234_reg[27]_i_1_n_5 ;
  wire \a2_sum48_reg_2234_reg[29]_i_1_n_5 ;
  wire \a2_sum48_reg_2234_reg[3]_i_1_n_2 ;
  wire \a2_sum48_reg_2234_reg[3]_i_1_n_3 ;
  wire \a2_sum48_reg_2234_reg[3]_i_1_n_4 ;
  wire \a2_sum48_reg_2234_reg[3]_i_1_n_5 ;
  wire \a2_sum48_reg_2234_reg[7]_i_1_n_2 ;
  wire \a2_sum48_reg_2234_reg[7]_i_1_n_3 ;
  wire \a2_sum48_reg_2234_reg[7]_i_1_n_4 ;
  wire \a2_sum48_reg_2234_reg[7]_i_1_n_5 ;
  wire \a2_sum48_reg_2234_reg[7]_i_2_n_2 ;
  wire \a2_sum48_reg_2234_reg[7]_i_2_n_3 ;
  wire \a2_sum48_reg_2234_reg[7]_i_2_n_4 ;
  wire \a2_sum48_reg_2234_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum49_fu_1587_p2;
  wire [29:0]a2_sum49_reg_2239;
  wire \a2_sum49_reg_2239[11]_i_2_n_2 ;
  wire \a2_sum49_reg_2239[11]_i_3_n_2 ;
  wire \a2_sum49_reg_2239[11]_i_4_n_2 ;
  wire \a2_sum49_reg_2239[11]_i_5_n_2 ;
  wire \a2_sum49_reg_2239[15]_i_2_n_2 ;
  wire \a2_sum49_reg_2239[15]_i_3_n_2 ;
  wire \a2_sum49_reg_2239[15]_i_4_n_2 ;
  wire \a2_sum49_reg_2239[15]_i_5_n_2 ;
  wire \a2_sum49_reg_2239[19]_i_2_n_2 ;
  wire \a2_sum49_reg_2239[19]_i_3_n_2 ;
  wire \a2_sum49_reg_2239[19]_i_4_n_2 ;
  wire \a2_sum49_reg_2239[19]_i_5_n_2 ;
  wire \a2_sum49_reg_2239[23]_i_2_n_2 ;
  wire \a2_sum49_reg_2239[23]_i_3_n_2 ;
  wire \a2_sum49_reg_2239[23]_i_4_n_2 ;
  wire \a2_sum49_reg_2239[23]_i_5_n_2 ;
  wire \a2_sum49_reg_2239[27]_i_2_n_2 ;
  wire \a2_sum49_reg_2239[27]_i_3_n_2 ;
  wire \a2_sum49_reg_2239[27]_i_4_n_2 ;
  wire \a2_sum49_reg_2239[27]_i_5_n_2 ;
  wire \a2_sum49_reg_2239[29]_i_2_n_2 ;
  wire \a2_sum49_reg_2239[29]_i_3_n_2 ;
  wire \a2_sum49_reg_2239[3]_i_2_n_2 ;
  wire \a2_sum49_reg_2239[3]_i_3_n_2 ;
  wire \a2_sum49_reg_2239[3]_i_4_n_2 ;
  wire \a2_sum49_reg_2239[3]_i_5_n_2 ;
  wire \a2_sum49_reg_2239[7]_i_2_n_2 ;
  wire \a2_sum49_reg_2239[7]_i_3_n_2 ;
  wire \a2_sum49_reg_2239[7]_i_4_n_2 ;
  wire \a2_sum49_reg_2239[7]_i_5_n_2 ;
  wire \a2_sum49_reg_2239_reg[11]_i_1_n_2 ;
  wire \a2_sum49_reg_2239_reg[11]_i_1_n_3 ;
  wire \a2_sum49_reg_2239_reg[11]_i_1_n_4 ;
  wire \a2_sum49_reg_2239_reg[11]_i_1_n_5 ;
  wire \a2_sum49_reg_2239_reg[15]_i_1_n_2 ;
  wire \a2_sum49_reg_2239_reg[15]_i_1_n_3 ;
  wire \a2_sum49_reg_2239_reg[15]_i_1_n_4 ;
  wire \a2_sum49_reg_2239_reg[15]_i_1_n_5 ;
  wire \a2_sum49_reg_2239_reg[19]_i_1_n_2 ;
  wire \a2_sum49_reg_2239_reg[19]_i_1_n_3 ;
  wire \a2_sum49_reg_2239_reg[19]_i_1_n_4 ;
  wire \a2_sum49_reg_2239_reg[19]_i_1_n_5 ;
  wire \a2_sum49_reg_2239_reg[23]_i_1_n_2 ;
  wire \a2_sum49_reg_2239_reg[23]_i_1_n_3 ;
  wire \a2_sum49_reg_2239_reg[23]_i_1_n_4 ;
  wire \a2_sum49_reg_2239_reg[23]_i_1_n_5 ;
  wire \a2_sum49_reg_2239_reg[27]_i_1_n_2 ;
  wire \a2_sum49_reg_2239_reg[27]_i_1_n_3 ;
  wire \a2_sum49_reg_2239_reg[27]_i_1_n_4 ;
  wire \a2_sum49_reg_2239_reg[27]_i_1_n_5 ;
  wire \a2_sum49_reg_2239_reg[29]_i_1_n_5 ;
  wire \a2_sum49_reg_2239_reg[3]_i_1_n_2 ;
  wire \a2_sum49_reg_2239_reg[3]_i_1_n_3 ;
  wire \a2_sum49_reg_2239_reg[3]_i_1_n_4 ;
  wire \a2_sum49_reg_2239_reg[3]_i_1_n_5 ;
  wire \a2_sum49_reg_2239_reg[7]_i_1_n_2 ;
  wire \a2_sum49_reg_2239_reg[7]_i_1_n_3 ;
  wire \a2_sum49_reg_2239_reg[7]_i_1_n_4 ;
  wire \a2_sum49_reg_2239_reg[7]_i_1_n_5 ;
  wire [29:1]a2_sum4_fu_614_p2;
  wire [29:0]a2_sum4_reg_1806;
  wire \a2_sum4_reg_1806[11]_i_10_n_2 ;
  wire \a2_sum4_reg_1806[11]_i_3_n_2 ;
  wire \a2_sum4_reg_1806[11]_i_4_n_2 ;
  wire \a2_sum4_reg_1806[11]_i_5_n_2 ;
  wire \a2_sum4_reg_1806[11]_i_6_n_2 ;
  wire \a2_sum4_reg_1806[11]_i_7_n_2 ;
  wire \a2_sum4_reg_1806[11]_i_8_n_2 ;
  wire \a2_sum4_reg_1806[11]_i_9_n_2 ;
  wire \a2_sum4_reg_1806[15]_i_10_n_2 ;
  wire \a2_sum4_reg_1806[15]_i_11_n_2 ;
  wire \a2_sum4_reg_1806[15]_i_12_n_2 ;
  wire \a2_sum4_reg_1806[15]_i_13_n_2 ;
  wire \a2_sum4_reg_1806[15]_i_14_n_2 ;
  wire \a2_sum4_reg_1806[15]_i_4_n_2 ;
  wire \a2_sum4_reg_1806[15]_i_5_n_2 ;
  wire \a2_sum4_reg_1806[15]_i_6_n_2 ;
  wire \a2_sum4_reg_1806[15]_i_7_n_2 ;
  wire \a2_sum4_reg_1806[15]_i_8_n_2 ;
  wire \a2_sum4_reg_1806[15]_i_9_n_2 ;
  wire \a2_sum4_reg_1806[19]_i_2_n_2 ;
  wire \a2_sum4_reg_1806[19]_i_3_n_2 ;
  wire \a2_sum4_reg_1806[19]_i_4_n_2 ;
  wire \a2_sum4_reg_1806[19]_i_5_n_2 ;
  wire \a2_sum4_reg_1806[23]_i_2_n_2 ;
  wire \a2_sum4_reg_1806[23]_i_3_n_2 ;
  wire \a2_sum4_reg_1806[23]_i_4_n_2 ;
  wire \a2_sum4_reg_1806[23]_i_5_n_2 ;
  wire \a2_sum4_reg_1806[27]_i_2_n_2 ;
  wire \a2_sum4_reg_1806[27]_i_3_n_2 ;
  wire \a2_sum4_reg_1806[27]_i_4_n_2 ;
  wire \a2_sum4_reg_1806[27]_i_5_n_2 ;
  wire \a2_sum4_reg_1806[29]_i_3_n_2 ;
  wire \a2_sum4_reg_1806[29]_i_4_n_2 ;
  wire \a2_sum4_reg_1806[3]_i_3_n_2 ;
  wire \a2_sum4_reg_1806[3]_i_4_n_2 ;
  wire \a2_sum4_reg_1806[3]_i_5_n_2 ;
  wire \a2_sum4_reg_1806[3]_i_6_n_2 ;
  wire \a2_sum4_reg_1806[7]_i_10_n_2 ;
  wire \a2_sum4_reg_1806[7]_i_3_n_2 ;
  wire \a2_sum4_reg_1806[7]_i_4_n_2 ;
  wire \a2_sum4_reg_1806[7]_i_5_n_2 ;
  wire \a2_sum4_reg_1806[7]_i_6_n_2 ;
  wire \a2_sum4_reg_1806[7]_i_7_n_2 ;
  wire \a2_sum4_reg_1806[7]_i_8_n_2 ;
  wire \a2_sum4_reg_1806[7]_i_9_n_2 ;
  wire \a2_sum4_reg_1806_reg[11]_i_1_n_2 ;
  wire \a2_sum4_reg_1806_reg[11]_i_1_n_3 ;
  wire \a2_sum4_reg_1806_reg[11]_i_1_n_4 ;
  wire \a2_sum4_reg_1806_reg[11]_i_1_n_5 ;
  wire \a2_sum4_reg_1806_reg[11]_i_2_n_2 ;
  wire \a2_sum4_reg_1806_reg[11]_i_2_n_3 ;
  wire \a2_sum4_reg_1806_reg[11]_i_2_n_4 ;
  wire \a2_sum4_reg_1806_reg[11]_i_2_n_5 ;
  wire \a2_sum4_reg_1806_reg[15]_i_1_n_2 ;
  wire \a2_sum4_reg_1806_reg[15]_i_1_n_3 ;
  wire \a2_sum4_reg_1806_reg[15]_i_1_n_4 ;
  wire \a2_sum4_reg_1806_reg[15]_i_1_n_5 ;
  wire \a2_sum4_reg_1806_reg[15]_i_2_n_4 ;
  wire \a2_sum4_reg_1806_reg[15]_i_2_n_5 ;
  wire \a2_sum4_reg_1806_reg[15]_i_3_n_2 ;
  wire \a2_sum4_reg_1806_reg[15]_i_3_n_3 ;
  wire \a2_sum4_reg_1806_reg[15]_i_3_n_4 ;
  wire \a2_sum4_reg_1806_reg[15]_i_3_n_5 ;
  wire \a2_sum4_reg_1806_reg[19]_i_1_n_2 ;
  wire \a2_sum4_reg_1806_reg[19]_i_1_n_3 ;
  wire \a2_sum4_reg_1806_reg[19]_i_1_n_4 ;
  wire \a2_sum4_reg_1806_reg[19]_i_1_n_5 ;
  wire \a2_sum4_reg_1806_reg[23]_i_1_n_2 ;
  wire \a2_sum4_reg_1806_reg[23]_i_1_n_3 ;
  wire \a2_sum4_reg_1806_reg[23]_i_1_n_4 ;
  wire \a2_sum4_reg_1806_reg[23]_i_1_n_5 ;
  wire \a2_sum4_reg_1806_reg[27]_i_1_n_2 ;
  wire \a2_sum4_reg_1806_reg[27]_i_1_n_3 ;
  wire \a2_sum4_reg_1806_reg[27]_i_1_n_4 ;
  wire \a2_sum4_reg_1806_reg[27]_i_1_n_5 ;
  wire \a2_sum4_reg_1806_reg[29]_i_2_n_5 ;
  wire \a2_sum4_reg_1806_reg[3]_i_1_n_2 ;
  wire \a2_sum4_reg_1806_reg[3]_i_1_n_3 ;
  wire \a2_sum4_reg_1806_reg[3]_i_1_n_4 ;
  wire \a2_sum4_reg_1806_reg[3]_i_1_n_5 ;
  wire \a2_sum4_reg_1806_reg[7]_i_1_n_2 ;
  wire \a2_sum4_reg_1806_reg[7]_i_1_n_3 ;
  wire \a2_sum4_reg_1806_reg[7]_i_1_n_4 ;
  wire \a2_sum4_reg_1806_reg[7]_i_1_n_5 ;
  wire \a2_sum4_reg_1806_reg[7]_i_2_n_2 ;
  wire \a2_sum4_reg_1806_reg[7]_i_2_n_3 ;
  wire \a2_sum4_reg_1806_reg[7]_i_2_n_4 ;
  wire \a2_sum4_reg_1806_reg[7]_i_2_n_5 ;
  wire [29:0]a2_sum5_fu_410_p2;
  wire [29:0]a2_sum5_reg_1718;
  wire \a2_sum5_reg_1718[12]_i_2_n_2 ;
  wire \a2_sum5_reg_1718[12]_i_3_n_2 ;
  wire \a2_sum5_reg_1718[12]_i_4_n_2 ;
  wire \a2_sum5_reg_1718[12]_i_5_n_2 ;
  wire \a2_sum5_reg_1718[16]_i_2_n_2 ;
  wire \a2_sum5_reg_1718[16]_i_3_n_2 ;
  wire \a2_sum5_reg_1718[16]_i_4_n_2 ;
  wire \a2_sum5_reg_1718[16]_i_5_n_2 ;
  wire \a2_sum5_reg_1718[20]_i_2_n_2 ;
  wire \a2_sum5_reg_1718[20]_i_3_n_2 ;
  wire \a2_sum5_reg_1718[20]_i_4_n_2 ;
  wire \a2_sum5_reg_1718[20]_i_5_n_2 ;
  wire \a2_sum5_reg_1718[24]_i_2_n_2 ;
  wire \a2_sum5_reg_1718[24]_i_3_n_2 ;
  wire \a2_sum5_reg_1718[24]_i_4_n_2 ;
  wire \a2_sum5_reg_1718[24]_i_5_n_2 ;
  wire \a2_sum5_reg_1718[28]_i_2_n_2 ;
  wire \a2_sum5_reg_1718[28]_i_3_n_2 ;
  wire \a2_sum5_reg_1718[28]_i_4_n_2 ;
  wire \a2_sum5_reg_1718[28]_i_5_n_2 ;
  wire \a2_sum5_reg_1718[29]_i_3_n_2 ;
  wire \a2_sum5_reg_1718[4]_i_2_n_2 ;
  wire \a2_sum5_reg_1718[4]_i_3_n_2 ;
  wire \a2_sum5_reg_1718[4]_i_4_n_2 ;
  wire \a2_sum5_reg_1718[4]_i_5_n_2 ;
  wire \a2_sum5_reg_1718[8]_i_2_n_2 ;
  wire \a2_sum5_reg_1718[8]_i_3_n_2 ;
  wire \a2_sum5_reg_1718[8]_i_4_n_2 ;
  wire \a2_sum5_reg_1718[8]_i_5_n_2 ;
  wire \a2_sum5_reg_1718_reg[12]_i_1_n_2 ;
  wire \a2_sum5_reg_1718_reg[12]_i_1_n_3 ;
  wire \a2_sum5_reg_1718_reg[12]_i_1_n_4 ;
  wire \a2_sum5_reg_1718_reg[12]_i_1_n_5 ;
  wire \a2_sum5_reg_1718_reg[16]_i_1_n_2 ;
  wire \a2_sum5_reg_1718_reg[16]_i_1_n_3 ;
  wire \a2_sum5_reg_1718_reg[16]_i_1_n_4 ;
  wire \a2_sum5_reg_1718_reg[16]_i_1_n_5 ;
  wire \a2_sum5_reg_1718_reg[20]_i_1_n_2 ;
  wire \a2_sum5_reg_1718_reg[20]_i_1_n_3 ;
  wire \a2_sum5_reg_1718_reg[20]_i_1_n_4 ;
  wire \a2_sum5_reg_1718_reg[20]_i_1_n_5 ;
  wire \a2_sum5_reg_1718_reg[24]_i_1_n_2 ;
  wire \a2_sum5_reg_1718_reg[24]_i_1_n_3 ;
  wire \a2_sum5_reg_1718_reg[24]_i_1_n_4 ;
  wire \a2_sum5_reg_1718_reg[24]_i_1_n_5 ;
  wire \a2_sum5_reg_1718_reg[28]_i_1_n_2 ;
  wire \a2_sum5_reg_1718_reg[28]_i_1_n_3 ;
  wire \a2_sum5_reg_1718_reg[28]_i_1_n_4 ;
  wire \a2_sum5_reg_1718_reg[28]_i_1_n_5 ;
  wire \a2_sum5_reg_1718_reg[4]_i_1_n_2 ;
  wire \a2_sum5_reg_1718_reg[4]_i_1_n_3 ;
  wire \a2_sum5_reg_1718_reg[4]_i_1_n_4 ;
  wire \a2_sum5_reg_1718_reg[4]_i_1_n_5 ;
  wire \a2_sum5_reg_1718_reg[8]_i_1_n_2 ;
  wire \a2_sum5_reg_1718_reg[8]_i_1_n_3 ;
  wire \a2_sum5_reg_1718_reg[8]_i_1_n_4 ;
  wire \a2_sum5_reg_1718_reg[8]_i_1_n_5 ;
  wire [29:0]a2_sum6_fu_439_p2;
  wire [29:0]a2_sum6_reg_1729;
  wire \a2_sum6_reg_1729[11]_i_10_n_2 ;
  wire \a2_sum6_reg_1729[11]_i_3_n_2 ;
  wire \a2_sum6_reg_1729[11]_i_4_n_2 ;
  wire \a2_sum6_reg_1729[11]_i_5_n_2 ;
  wire \a2_sum6_reg_1729[11]_i_6_n_2 ;
  wire \a2_sum6_reg_1729[11]_i_7_n_2 ;
  wire \a2_sum6_reg_1729[11]_i_8_n_2 ;
  wire \a2_sum6_reg_1729[11]_i_9_n_2 ;
  wire \a2_sum6_reg_1729[15]_i_10_n_2 ;
  wire \a2_sum6_reg_1729[15]_i_3_n_2 ;
  wire \a2_sum6_reg_1729[15]_i_4_n_2 ;
  wire \a2_sum6_reg_1729[15]_i_5_n_2 ;
  wire \a2_sum6_reg_1729[15]_i_6_n_2 ;
  wire \a2_sum6_reg_1729[15]_i_7_n_2 ;
  wire \a2_sum6_reg_1729[15]_i_8_n_2 ;
  wire \a2_sum6_reg_1729[15]_i_9_n_2 ;
  wire \a2_sum6_reg_1729[19]_i_2_n_2 ;
  wire \a2_sum6_reg_1729[19]_i_3_n_2 ;
  wire \a2_sum6_reg_1729[19]_i_4_n_2 ;
  wire \a2_sum6_reg_1729[19]_i_5_n_2 ;
  wire \a2_sum6_reg_1729[23]_i_2_n_2 ;
  wire \a2_sum6_reg_1729[23]_i_3_n_2 ;
  wire \a2_sum6_reg_1729[23]_i_4_n_2 ;
  wire \a2_sum6_reg_1729[23]_i_5_n_2 ;
  wire \a2_sum6_reg_1729[27]_i_2_n_2 ;
  wire \a2_sum6_reg_1729[27]_i_3_n_2 ;
  wire \a2_sum6_reg_1729[27]_i_4_n_2 ;
  wire \a2_sum6_reg_1729[27]_i_5_n_2 ;
  wire \a2_sum6_reg_1729[29]_i_3_n_2 ;
  wire \a2_sum6_reg_1729[29]_i_4_n_2 ;
  wire \a2_sum6_reg_1729[3]_i_10_n_2 ;
  wire \a2_sum6_reg_1729[3]_i_3_n_2 ;
  wire \a2_sum6_reg_1729[3]_i_4_n_2 ;
  wire \a2_sum6_reg_1729[3]_i_5_n_2 ;
  wire \a2_sum6_reg_1729[3]_i_6_n_2 ;
  wire \a2_sum6_reg_1729[3]_i_7_n_2 ;
  wire \a2_sum6_reg_1729[3]_i_8_n_2 ;
  wire \a2_sum6_reg_1729[3]_i_9_n_2 ;
  wire \a2_sum6_reg_1729[7]_i_10_n_2 ;
  wire \a2_sum6_reg_1729[7]_i_3_n_2 ;
  wire \a2_sum6_reg_1729[7]_i_4_n_2 ;
  wire \a2_sum6_reg_1729[7]_i_5_n_2 ;
  wire \a2_sum6_reg_1729[7]_i_6_n_2 ;
  wire \a2_sum6_reg_1729[7]_i_7_n_2 ;
  wire \a2_sum6_reg_1729[7]_i_8_n_2 ;
  wire \a2_sum6_reg_1729[7]_i_9_n_2 ;
  wire \a2_sum6_reg_1729_reg[11]_i_1_n_2 ;
  wire \a2_sum6_reg_1729_reg[11]_i_1_n_3 ;
  wire \a2_sum6_reg_1729_reg[11]_i_1_n_4 ;
  wire \a2_sum6_reg_1729_reg[11]_i_1_n_5 ;
  wire \a2_sum6_reg_1729_reg[11]_i_2_n_2 ;
  wire \a2_sum6_reg_1729_reg[11]_i_2_n_3 ;
  wire \a2_sum6_reg_1729_reg[11]_i_2_n_4 ;
  wire \a2_sum6_reg_1729_reg[11]_i_2_n_5 ;
  wire \a2_sum6_reg_1729_reg[15]_i_1_n_2 ;
  wire \a2_sum6_reg_1729_reg[15]_i_1_n_3 ;
  wire \a2_sum6_reg_1729_reg[15]_i_1_n_4 ;
  wire \a2_sum6_reg_1729_reg[15]_i_1_n_5 ;
  wire \a2_sum6_reg_1729_reg[15]_i_2_n_3 ;
  wire \a2_sum6_reg_1729_reg[15]_i_2_n_4 ;
  wire \a2_sum6_reg_1729_reg[15]_i_2_n_5 ;
  wire \a2_sum6_reg_1729_reg[19]_i_1_n_2 ;
  wire \a2_sum6_reg_1729_reg[19]_i_1_n_3 ;
  wire \a2_sum6_reg_1729_reg[19]_i_1_n_4 ;
  wire \a2_sum6_reg_1729_reg[19]_i_1_n_5 ;
  wire \a2_sum6_reg_1729_reg[23]_i_1_n_2 ;
  wire \a2_sum6_reg_1729_reg[23]_i_1_n_3 ;
  wire \a2_sum6_reg_1729_reg[23]_i_1_n_4 ;
  wire \a2_sum6_reg_1729_reg[23]_i_1_n_5 ;
  wire \a2_sum6_reg_1729_reg[27]_i_1_n_2 ;
  wire \a2_sum6_reg_1729_reg[27]_i_1_n_3 ;
  wire \a2_sum6_reg_1729_reg[27]_i_1_n_4 ;
  wire \a2_sum6_reg_1729_reg[27]_i_1_n_5 ;
  wire \a2_sum6_reg_1729_reg[29]_i_2_n_5 ;
  wire \a2_sum6_reg_1729_reg[3]_i_1_n_2 ;
  wire \a2_sum6_reg_1729_reg[3]_i_1_n_3 ;
  wire \a2_sum6_reg_1729_reg[3]_i_1_n_4 ;
  wire \a2_sum6_reg_1729_reg[3]_i_1_n_5 ;
  wire \a2_sum6_reg_1729_reg[3]_i_2_n_2 ;
  wire \a2_sum6_reg_1729_reg[3]_i_2_n_3 ;
  wire \a2_sum6_reg_1729_reg[3]_i_2_n_4 ;
  wire \a2_sum6_reg_1729_reg[3]_i_2_n_5 ;
  wire \a2_sum6_reg_1729_reg[7]_i_1_n_2 ;
  wire \a2_sum6_reg_1729_reg[7]_i_1_n_3 ;
  wire \a2_sum6_reg_1729_reg[7]_i_1_n_4 ;
  wire \a2_sum6_reg_1729_reg[7]_i_1_n_5 ;
  wire \a2_sum6_reg_1729_reg[7]_i_2_n_2 ;
  wire \a2_sum6_reg_1729_reg[7]_i_2_n_3 ;
  wire \a2_sum6_reg_1729_reg[7]_i_2_n_4 ;
  wire \a2_sum6_reg_1729_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum7_fu_464_p2;
  wire [29:0]a2_sum7_reg_1740;
  wire \a2_sum7_reg_1740[11]_i_10_n_2 ;
  wire \a2_sum7_reg_1740[11]_i_3_n_2 ;
  wire \a2_sum7_reg_1740[11]_i_4_n_2 ;
  wire \a2_sum7_reg_1740[11]_i_5_n_2 ;
  wire \a2_sum7_reg_1740[11]_i_6_n_2 ;
  wire \a2_sum7_reg_1740[11]_i_7_n_2 ;
  wire \a2_sum7_reg_1740[11]_i_8_n_2 ;
  wire \a2_sum7_reg_1740[11]_i_9_n_2 ;
  wire \a2_sum7_reg_1740[15]_i_10_n_2 ;
  wire \a2_sum7_reg_1740[15]_i_11_n_2 ;
  wire \a2_sum7_reg_1740[15]_i_12_n_2 ;
  wire \a2_sum7_reg_1740[15]_i_13_n_2 ;
  wire \a2_sum7_reg_1740[15]_i_14_n_2 ;
  wire \a2_sum7_reg_1740[15]_i_4_n_2 ;
  wire \a2_sum7_reg_1740[15]_i_5_n_2 ;
  wire \a2_sum7_reg_1740[15]_i_6_n_2 ;
  wire \a2_sum7_reg_1740[15]_i_7_n_2 ;
  wire \a2_sum7_reg_1740[15]_i_8_n_2 ;
  wire \a2_sum7_reg_1740[15]_i_9_n_2 ;
  wire \a2_sum7_reg_1740[19]_i_2_n_2 ;
  wire \a2_sum7_reg_1740[19]_i_3_n_2 ;
  wire \a2_sum7_reg_1740[19]_i_4_n_2 ;
  wire \a2_sum7_reg_1740[19]_i_5_n_2 ;
  wire \a2_sum7_reg_1740[23]_i_2_n_2 ;
  wire \a2_sum7_reg_1740[23]_i_3_n_2 ;
  wire \a2_sum7_reg_1740[23]_i_4_n_2 ;
  wire \a2_sum7_reg_1740[23]_i_5_n_2 ;
  wire \a2_sum7_reg_1740[27]_i_2_n_2 ;
  wire \a2_sum7_reg_1740[27]_i_3_n_2 ;
  wire \a2_sum7_reg_1740[27]_i_4_n_2 ;
  wire \a2_sum7_reg_1740[27]_i_5_n_2 ;
  wire \a2_sum7_reg_1740[29]_i_3_n_2 ;
  wire \a2_sum7_reg_1740[29]_i_4_n_2 ;
  wire \a2_sum7_reg_1740[3]_i_3_n_2 ;
  wire \a2_sum7_reg_1740[3]_i_4_n_2 ;
  wire \a2_sum7_reg_1740[3]_i_5_n_2 ;
  wire \a2_sum7_reg_1740[3]_i_6_n_2 ;
  wire \a2_sum7_reg_1740[7]_i_10_n_2 ;
  wire \a2_sum7_reg_1740[7]_i_3_n_2 ;
  wire \a2_sum7_reg_1740[7]_i_4_n_2 ;
  wire \a2_sum7_reg_1740[7]_i_5_n_2 ;
  wire \a2_sum7_reg_1740[7]_i_6_n_2 ;
  wire \a2_sum7_reg_1740[7]_i_7_n_2 ;
  wire \a2_sum7_reg_1740[7]_i_8_n_2 ;
  wire \a2_sum7_reg_1740[7]_i_9_n_2 ;
  wire \a2_sum7_reg_1740_reg[11]_i_1_n_2 ;
  wire \a2_sum7_reg_1740_reg[11]_i_1_n_3 ;
  wire \a2_sum7_reg_1740_reg[11]_i_1_n_4 ;
  wire \a2_sum7_reg_1740_reg[11]_i_1_n_5 ;
  wire \a2_sum7_reg_1740_reg[11]_i_2_n_2 ;
  wire \a2_sum7_reg_1740_reg[11]_i_2_n_3 ;
  wire \a2_sum7_reg_1740_reg[11]_i_2_n_4 ;
  wire \a2_sum7_reg_1740_reg[11]_i_2_n_5 ;
  wire \a2_sum7_reg_1740_reg[15]_i_1_n_2 ;
  wire \a2_sum7_reg_1740_reg[15]_i_1_n_3 ;
  wire \a2_sum7_reg_1740_reg[15]_i_1_n_4 ;
  wire \a2_sum7_reg_1740_reg[15]_i_1_n_5 ;
  wire \a2_sum7_reg_1740_reg[15]_i_2_n_4 ;
  wire \a2_sum7_reg_1740_reg[15]_i_2_n_5 ;
  wire \a2_sum7_reg_1740_reg[15]_i_3_n_2 ;
  wire \a2_sum7_reg_1740_reg[15]_i_3_n_3 ;
  wire \a2_sum7_reg_1740_reg[15]_i_3_n_4 ;
  wire \a2_sum7_reg_1740_reg[15]_i_3_n_5 ;
  wire \a2_sum7_reg_1740_reg[19]_i_1_n_2 ;
  wire \a2_sum7_reg_1740_reg[19]_i_1_n_3 ;
  wire \a2_sum7_reg_1740_reg[19]_i_1_n_4 ;
  wire \a2_sum7_reg_1740_reg[19]_i_1_n_5 ;
  wire \a2_sum7_reg_1740_reg[23]_i_1_n_2 ;
  wire \a2_sum7_reg_1740_reg[23]_i_1_n_3 ;
  wire \a2_sum7_reg_1740_reg[23]_i_1_n_4 ;
  wire \a2_sum7_reg_1740_reg[23]_i_1_n_5 ;
  wire \a2_sum7_reg_1740_reg[27]_i_1_n_2 ;
  wire \a2_sum7_reg_1740_reg[27]_i_1_n_3 ;
  wire \a2_sum7_reg_1740_reg[27]_i_1_n_4 ;
  wire \a2_sum7_reg_1740_reg[27]_i_1_n_5 ;
  wire \a2_sum7_reg_1740_reg[29]_i_2_n_5 ;
  wire \a2_sum7_reg_1740_reg[3]_i_1_n_2 ;
  wire \a2_sum7_reg_1740_reg[3]_i_1_n_3 ;
  wire \a2_sum7_reg_1740_reg[3]_i_1_n_4 ;
  wire \a2_sum7_reg_1740_reg[3]_i_1_n_5 ;
  wire \a2_sum7_reg_1740_reg[7]_i_1_n_2 ;
  wire \a2_sum7_reg_1740_reg[7]_i_1_n_3 ;
  wire \a2_sum7_reg_1740_reg[7]_i_1_n_4 ;
  wire \a2_sum7_reg_1740_reg[7]_i_1_n_5 ;
  wire \a2_sum7_reg_1740_reg[7]_i_2_n_2 ;
  wire \a2_sum7_reg_1740_reg[7]_i_2_n_3 ;
  wire \a2_sum7_reg_1740_reg[7]_i_2_n_4 ;
  wire \a2_sum7_reg_1740_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum8_fu_489_p2;
  wire [29:0]a2_sum8_reg_1751;
  wire \a2_sum8_reg_1751[11]_i_10_n_2 ;
  wire \a2_sum8_reg_1751[11]_i_3_n_2 ;
  wire \a2_sum8_reg_1751[11]_i_4_n_2 ;
  wire \a2_sum8_reg_1751[11]_i_5_n_2 ;
  wire \a2_sum8_reg_1751[11]_i_6_n_2 ;
  wire \a2_sum8_reg_1751[11]_i_7_n_2 ;
  wire \a2_sum8_reg_1751[11]_i_8_n_2 ;
  wire \a2_sum8_reg_1751[11]_i_9_n_2 ;
  wire \a2_sum8_reg_1751[15]_i_10_n_2 ;
  wire \a2_sum8_reg_1751[15]_i_11_n_2 ;
  wire \a2_sum8_reg_1751[15]_i_12_n_2 ;
  wire \a2_sum8_reg_1751[15]_i_13_n_2 ;
  wire \a2_sum8_reg_1751[15]_i_14_n_2 ;
  wire \a2_sum8_reg_1751[15]_i_4_n_2 ;
  wire \a2_sum8_reg_1751[15]_i_5_n_2 ;
  wire \a2_sum8_reg_1751[15]_i_6_n_2 ;
  wire \a2_sum8_reg_1751[15]_i_7_n_2 ;
  wire \a2_sum8_reg_1751[15]_i_8_n_2 ;
  wire \a2_sum8_reg_1751[15]_i_9_n_2 ;
  wire \a2_sum8_reg_1751[19]_i_2_n_2 ;
  wire \a2_sum8_reg_1751[19]_i_3_n_2 ;
  wire \a2_sum8_reg_1751[19]_i_4_n_2 ;
  wire \a2_sum8_reg_1751[19]_i_5_n_2 ;
  wire \a2_sum8_reg_1751[23]_i_2_n_2 ;
  wire \a2_sum8_reg_1751[23]_i_3_n_2 ;
  wire \a2_sum8_reg_1751[23]_i_4_n_2 ;
  wire \a2_sum8_reg_1751[23]_i_5_n_2 ;
  wire \a2_sum8_reg_1751[27]_i_2_n_2 ;
  wire \a2_sum8_reg_1751[27]_i_3_n_2 ;
  wire \a2_sum8_reg_1751[27]_i_4_n_2 ;
  wire \a2_sum8_reg_1751[27]_i_5_n_2 ;
  wire \a2_sum8_reg_1751[29]_i_3_n_2 ;
  wire \a2_sum8_reg_1751[29]_i_4_n_2 ;
  wire \a2_sum8_reg_1751[3]_i_2_n_2 ;
  wire \a2_sum8_reg_1751[3]_i_3_n_2 ;
  wire \a2_sum8_reg_1751[3]_i_4_n_2 ;
  wire \a2_sum8_reg_1751[3]_i_5_n_2 ;
  wire \a2_sum8_reg_1751[7]_i_10_n_2 ;
  wire \a2_sum8_reg_1751[7]_i_3_n_2 ;
  wire \a2_sum8_reg_1751[7]_i_4_n_2 ;
  wire \a2_sum8_reg_1751[7]_i_5_n_2 ;
  wire \a2_sum8_reg_1751[7]_i_6_n_2 ;
  wire \a2_sum8_reg_1751[7]_i_7_n_2 ;
  wire \a2_sum8_reg_1751[7]_i_8_n_2 ;
  wire \a2_sum8_reg_1751[7]_i_9_n_2 ;
  wire \a2_sum8_reg_1751_reg[11]_i_1_n_2 ;
  wire \a2_sum8_reg_1751_reg[11]_i_1_n_3 ;
  wire \a2_sum8_reg_1751_reg[11]_i_1_n_4 ;
  wire \a2_sum8_reg_1751_reg[11]_i_1_n_5 ;
  wire \a2_sum8_reg_1751_reg[11]_i_2_n_2 ;
  wire \a2_sum8_reg_1751_reg[11]_i_2_n_3 ;
  wire \a2_sum8_reg_1751_reg[11]_i_2_n_4 ;
  wire \a2_sum8_reg_1751_reg[11]_i_2_n_5 ;
  wire \a2_sum8_reg_1751_reg[15]_i_1_n_2 ;
  wire \a2_sum8_reg_1751_reg[15]_i_1_n_3 ;
  wire \a2_sum8_reg_1751_reg[15]_i_1_n_4 ;
  wire \a2_sum8_reg_1751_reg[15]_i_1_n_5 ;
  wire \a2_sum8_reg_1751_reg[15]_i_2_n_4 ;
  wire \a2_sum8_reg_1751_reg[15]_i_2_n_5 ;
  wire \a2_sum8_reg_1751_reg[15]_i_3_n_2 ;
  wire \a2_sum8_reg_1751_reg[15]_i_3_n_3 ;
  wire \a2_sum8_reg_1751_reg[15]_i_3_n_4 ;
  wire \a2_sum8_reg_1751_reg[15]_i_3_n_5 ;
  wire \a2_sum8_reg_1751_reg[19]_i_1_n_2 ;
  wire \a2_sum8_reg_1751_reg[19]_i_1_n_3 ;
  wire \a2_sum8_reg_1751_reg[19]_i_1_n_4 ;
  wire \a2_sum8_reg_1751_reg[19]_i_1_n_5 ;
  wire \a2_sum8_reg_1751_reg[23]_i_1_n_2 ;
  wire \a2_sum8_reg_1751_reg[23]_i_1_n_3 ;
  wire \a2_sum8_reg_1751_reg[23]_i_1_n_4 ;
  wire \a2_sum8_reg_1751_reg[23]_i_1_n_5 ;
  wire \a2_sum8_reg_1751_reg[27]_i_1_n_2 ;
  wire \a2_sum8_reg_1751_reg[27]_i_1_n_3 ;
  wire \a2_sum8_reg_1751_reg[27]_i_1_n_4 ;
  wire \a2_sum8_reg_1751_reg[27]_i_1_n_5 ;
  wire \a2_sum8_reg_1751_reg[29]_i_2_n_5 ;
  wire \a2_sum8_reg_1751_reg[3]_i_1_n_2 ;
  wire \a2_sum8_reg_1751_reg[3]_i_1_n_3 ;
  wire \a2_sum8_reg_1751_reg[3]_i_1_n_4 ;
  wire \a2_sum8_reg_1751_reg[3]_i_1_n_5 ;
  wire \a2_sum8_reg_1751_reg[7]_i_1_n_2 ;
  wire \a2_sum8_reg_1751_reg[7]_i_1_n_3 ;
  wire \a2_sum8_reg_1751_reg[7]_i_1_n_4 ;
  wire \a2_sum8_reg_1751_reg[7]_i_1_n_5 ;
  wire \a2_sum8_reg_1751_reg[7]_i_2_n_2 ;
  wire \a2_sum8_reg_1751_reg[7]_i_2_n_3 ;
  wire \a2_sum8_reg_1751_reg[7]_i_2_n_4 ;
  wire \a2_sum8_reg_1751_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum9_fu_514_p2;
  wire [29:0]a2_sum9_reg_1762;
  wire \a2_sum9_reg_1762[11]_i_10_n_2 ;
  wire \a2_sum9_reg_1762[11]_i_3_n_2 ;
  wire \a2_sum9_reg_1762[11]_i_4_n_2 ;
  wire \a2_sum9_reg_1762[11]_i_5_n_2 ;
  wire \a2_sum9_reg_1762[11]_i_6_n_2 ;
  wire \a2_sum9_reg_1762[11]_i_7_n_2 ;
  wire \a2_sum9_reg_1762[11]_i_8_n_2 ;
  wire \a2_sum9_reg_1762[11]_i_9_n_2 ;
  wire \a2_sum9_reg_1762[15]_i_10_n_2 ;
  wire \a2_sum9_reg_1762[15]_i_11_n_2 ;
  wire \a2_sum9_reg_1762[15]_i_12_n_2 ;
  wire \a2_sum9_reg_1762[15]_i_13_n_2 ;
  wire \a2_sum9_reg_1762[15]_i_14_n_2 ;
  wire \a2_sum9_reg_1762[15]_i_4_n_2 ;
  wire \a2_sum9_reg_1762[15]_i_5_n_2 ;
  wire \a2_sum9_reg_1762[15]_i_6_n_2 ;
  wire \a2_sum9_reg_1762[15]_i_7_n_2 ;
  wire \a2_sum9_reg_1762[15]_i_8_n_2 ;
  wire \a2_sum9_reg_1762[15]_i_9_n_2 ;
  wire \a2_sum9_reg_1762[19]_i_2_n_2 ;
  wire \a2_sum9_reg_1762[19]_i_3_n_2 ;
  wire \a2_sum9_reg_1762[19]_i_4_n_2 ;
  wire \a2_sum9_reg_1762[19]_i_5_n_2 ;
  wire \a2_sum9_reg_1762[23]_i_2_n_2 ;
  wire \a2_sum9_reg_1762[23]_i_3_n_2 ;
  wire \a2_sum9_reg_1762[23]_i_4_n_2 ;
  wire \a2_sum9_reg_1762[23]_i_5_n_2 ;
  wire \a2_sum9_reg_1762[27]_i_2_n_2 ;
  wire \a2_sum9_reg_1762[27]_i_3_n_2 ;
  wire \a2_sum9_reg_1762[27]_i_4_n_2 ;
  wire \a2_sum9_reg_1762[27]_i_5_n_2 ;
  wire \a2_sum9_reg_1762[29]_i_3_n_2 ;
  wire \a2_sum9_reg_1762[29]_i_4_n_2 ;
  wire \a2_sum9_reg_1762[3]_i_2_n_2 ;
  wire \a2_sum9_reg_1762[3]_i_3_n_2 ;
  wire \a2_sum9_reg_1762[3]_i_4_n_2 ;
  wire \a2_sum9_reg_1762[3]_i_5_n_2 ;
  wire \a2_sum9_reg_1762[7]_i_10_n_2 ;
  wire \a2_sum9_reg_1762[7]_i_3_n_2 ;
  wire \a2_sum9_reg_1762[7]_i_4_n_2 ;
  wire \a2_sum9_reg_1762[7]_i_5_n_2 ;
  wire \a2_sum9_reg_1762[7]_i_6_n_2 ;
  wire \a2_sum9_reg_1762[7]_i_7_n_2 ;
  wire \a2_sum9_reg_1762[7]_i_8_n_2 ;
  wire \a2_sum9_reg_1762[7]_i_9_n_2 ;
  wire \a2_sum9_reg_1762_reg[11]_i_1_n_2 ;
  wire \a2_sum9_reg_1762_reg[11]_i_1_n_3 ;
  wire \a2_sum9_reg_1762_reg[11]_i_1_n_4 ;
  wire \a2_sum9_reg_1762_reg[11]_i_1_n_5 ;
  wire \a2_sum9_reg_1762_reg[11]_i_2_n_2 ;
  wire \a2_sum9_reg_1762_reg[11]_i_2_n_3 ;
  wire \a2_sum9_reg_1762_reg[11]_i_2_n_4 ;
  wire \a2_sum9_reg_1762_reg[11]_i_2_n_5 ;
  wire \a2_sum9_reg_1762_reg[15]_i_1_n_2 ;
  wire \a2_sum9_reg_1762_reg[15]_i_1_n_3 ;
  wire \a2_sum9_reg_1762_reg[15]_i_1_n_4 ;
  wire \a2_sum9_reg_1762_reg[15]_i_1_n_5 ;
  wire \a2_sum9_reg_1762_reg[15]_i_2_n_4 ;
  wire \a2_sum9_reg_1762_reg[15]_i_2_n_5 ;
  wire \a2_sum9_reg_1762_reg[15]_i_3_n_2 ;
  wire \a2_sum9_reg_1762_reg[15]_i_3_n_3 ;
  wire \a2_sum9_reg_1762_reg[15]_i_3_n_4 ;
  wire \a2_sum9_reg_1762_reg[15]_i_3_n_5 ;
  wire \a2_sum9_reg_1762_reg[19]_i_1_n_2 ;
  wire \a2_sum9_reg_1762_reg[19]_i_1_n_3 ;
  wire \a2_sum9_reg_1762_reg[19]_i_1_n_4 ;
  wire \a2_sum9_reg_1762_reg[19]_i_1_n_5 ;
  wire \a2_sum9_reg_1762_reg[23]_i_1_n_2 ;
  wire \a2_sum9_reg_1762_reg[23]_i_1_n_3 ;
  wire \a2_sum9_reg_1762_reg[23]_i_1_n_4 ;
  wire \a2_sum9_reg_1762_reg[23]_i_1_n_5 ;
  wire \a2_sum9_reg_1762_reg[27]_i_1_n_2 ;
  wire \a2_sum9_reg_1762_reg[27]_i_1_n_3 ;
  wire \a2_sum9_reg_1762_reg[27]_i_1_n_4 ;
  wire \a2_sum9_reg_1762_reg[27]_i_1_n_5 ;
  wire \a2_sum9_reg_1762_reg[29]_i_2_n_5 ;
  wire \a2_sum9_reg_1762_reg[3]_i_1_n_2 ;
  wire \a2_sum9_reg_1762_reg[3]_i_1_n_3 ;
  wire \a2_sum9_reg_1762_reg[3]_i_1_n_4 ;
  wire \a2_sum9_reg_1762_reg[3]_i_1_n_5 ;
  wire \a2_sum9_reg_1762_reg[7]_i_1_n_2 ;
  wire \a2_sum9_reg_1762_reg[7]_i_1_n_3 ;
  wire \a2_sum9_reg_1762_reg[7]_i_1_n_4 ;
  wire \a2_sum9_reg_1762_reg[7]_i_1_n_5 ;
  wire \a2_sum9_reg_1762_reg[7]_i_2_n_2 ;
  wire \a2_sum9_reg_1762_reg[7]_i_2_n_3 ;
  wire \a2_sum9_reg_1762_reg[7]_i_2_n_4 ;
  wire \a2_sum9_reg_1762_reg[7]_i_2_n_5 ;
  wire [29:1]a2_sum_fu_379_p2;
  wire [29:0]a2_sum_reg_1701;
  wire \a2_sum_reg_1701[11]_i_2_n_2 ;
  wire \a2_sum_reg_1701[11]_i_3_n_2 ;
  wire \a2_sum_reg_1701[11]_i_4_n_2 ;
  wire \a2_sum_reg_1701[11]_i_5_n_2 ;
  wire \a2_sum_reg_1701[15]_i_2_n_2 ;
  wire \a2_sum_reg_1701[15]_i_3_n_2 ;
  wire \a2_sum_reg_1701[15]_i_4_n_2 ;
  wire \a2_sum_reg_1701[15]_i_5_n_2 ;
  wire \a2_sum_reg_1701[19]_i_2_n_2 ;
  wire \a2_sum_reg_1701[19]_i_3_n_2 ;
  wire \a2_sum_reg_1701[19]_i_4_n_2 ;
  wire \a2_sum_reg_1701[19]_i_5_n_2 ;
  wire \a2_sum_reg_1701[23]_i_2_n_2 ;
  wire \a2_sum_reg_1701[23]_i_3_n_2 ;
  wire \a2_sum_reg_1701[23]_i_4_n_2 ;
  wire \a2_sum_reg_1701[23]_i_5_n_2 ;
  wire \a2_sum_reg_1701[27]_i_2_n_2 ;
  wire \a2_sum_reg_1701[27]_i_3_n_2 ;
  wire \a2_sum_reg_1701[27]_i_4_n_2 ;
  wire \a2_sum_reg_1701[27]_i_5_n_2 ;
  wire \a2_sum_reg_1701[29]_i_2_n_2 ;
  wire \a2_sum_reg_1701[29]_i_3_n_2 ;
  wire \a2_sum_reg_1701[3]_i_2_n_2 ;
  wire \a2_sum_reg_1701[3]_i_3_n_2 ;
  wire \a2_sum_reg_1701[3]_i_4_n_2 ;
  wire \a2_sum_reg_1701[3]_i_5_n_2 ;
  wire \a2_sum_reg_1701[7]_i_2_n_2 ;
  wire \a2_sum_reg_1701[7]_i_3_n_2 ;
  wire \a2_sum_reg_1701[7]_i_4_n_2 ;
  wire \a2_sum_reg_1701[7]_i_5_n_2 ;
  wire \a2_sum_reg_1701_reg[11]_i_1_n_2 ;
  wire \a2_sum_reg_1701_reg[11]_i_1_n_3 ;
  wire \a2_sum_reg_1701_reg[11]_i_1_n_4 ;
  wire \a2_sum_reg_1701_reg[11]_i_1_n_5 ;
  wire \a2_sum_reg_1701_reg[15]_i_1_n_2 ;
  wire \a2_sum_reg_1701_reg[15]_i_1_n_3 ;
  wire \a2_sum_reg_1701_reg[15]_i_1_n_4 ;
  wire \a2_sum_reg_1701_reg[15]_i_1_n_5 ;
  wire \a2_sum_reg_1701_reg[19]_i_1_n_2 ;
  wire \a2_sum_reg_1701_reg[19]_i_1_n_3 ;
  wire \a2_sum_reg_1701_reg[19]_i_1_n_4 ;
  wire \a2_sum_reg_1701_reg[19]_i_1_n_5 ;
  wire \a2_sum_reg_1701_reg[23]_i_1_n_2 ;
  wire \a2_sum_reg_1701_reg[23]_i_1_n_3 ;
  wire \a2_sum_reg_1701_reg[23]_i_1_n_4 ;
  wire \a2_sum_reg_1701_reg[23]_i_1_n_5 ;
  wire \a2_sum_reg_1701_reg[27]_i_1_n_2 ;
  wire \a2_sum_reg_1701_reg[27]_i_1_n_3 ;
  wire \a2_sum_reg_1701_reg[27]_i_1_n_4 ;
  wire \a2_sum_reg_1701_reg[27]_i_1_n_5 ;
  wire \a2_sum_reg_1701_reg[29]_i_1_n_5 ;
  wire \a2_sum_reg_1701_reg[3]_i_1_n_2 ;
  wire \a2_sum_reg_1701_reg[3]_i_1_n_3 ;
  wire \a2_sum_reg_1701_reg[3]_i_1_n_4 ;
  wire \a2_sum_reg_1701_reg[3]_i_1_n_5 ;
  wire \a2_sum_reg_1701_reg[7]_i_1_n_2 ;
  wire \a2_sum_reg_1701_reg[7]_i_1_n_3 ;
  wire \a2_sum_reg_1701_reg[7]_i_1_n_4 ;
  wire \a2_sum_reg_1701_reg[7]_i_1_n_5 ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire \ap_CS_fsm_reg_n_2_[53] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [59:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_n_2;
  wire ap_reg_ioackin_LOG_BUS_AWREADY;
  wire ap_reg_ioackin_LOG_BUS_AWREADY_i_1_n_2;
  wire ap_reg_ioackin_LOG_BUS_WREADY;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \bus_write/fifo_resp_to_user/pop0 ;
  wire exitcond_fu_373_p2;
  wire fetch_readalloc_AXILiteS_s_axi_U_n_7;
  wire fetch_readalloc_A_BUS_m_axi_U_n_100;
  wire fetch_readalloc_A_BUS_m_axi_U_n_101;
  wire fetch_readalloc_A_BUS_m_axi_U_n_102;
  wire fetch_readalloc_A_BUS_m_axi_U_n_103;
  wire fetch_readalloc_A_BUS_m_axi_U_n_104;
  wire fetch_readalloc_A_BUS_m_axi_U_n_105;
  wire fetch_readalloc_A_BUS_m_axi_U_n_106;
  wire fetch_readalloc_A_BUS_m_axi_U_n_107;
  wire fetch_readalloc_A_BUS_m_axi_U_n_108;
  wire fetch_readalloc_A_BUS_m_axi_U_n_109;
  wire fetch_readalloc_A_BUS_m_axi_U_n_110;
  wire fetch_readalloc_A_BUS_m_axi_U_n_111;
  wire fetch_readalloc_A_BUS_m_axi_U_n_112;
  wire fetch_readalloc_A_BUS_m_axi_U_n_113;
  wire fetch_readalloc_A_BUS_m_axi_U_n_114;
  wire fetch_readalloc_A_BUS_m_axi_U_n_67;
  wire fetch_readalloc_A_BUS_m_axi_U_n_68;
  wire fetch_readalloc_A_BUS_m_axi_U_n_69;
  wire fetch_readalloc_A_BUS_m_axi_U_n_7;
  wire fetch_readalloc_A_BUS_m_axi_U_n_70;
  wire fetch_readalloc_A_BUS_m_axi_U_n_71;
  wire fetch_readalloc_A_BUS_m_axi_U_n_73;
  wire fetch_readalloc_A_BUS_m_axi_U_n_74;
  wire fetch_readalloc_A_BUS_m_axi_U_n_75;
  wire fetch_readalloc_A_BUS_m_axi_U_n_76;
  wire fetch_readalloc_A_BUS_m_axi_U_n_77;
  wire fetch_readalloc_A_BUS_m_axi_U_n_78;
  wire fetch_readalloc_A_BUS_m_axi_U_n_79;
  wire fetch_readalloc_A_BUS_m_axi_U_n_8;
  wire fetch_readalloc_A_BUS_m_axi_U_n_80;
  wire fetch_readalloc_A_BUS_m_axi_U_n_81;
  wire fetch_readalloc_A_BUS_m_axi_U_n_82;
  wire fetch_readalloc_A_BUS_m_axi_U_n_83;
  wire fetch_readalloc_A_BUS_m_axi_U_n_88;
  wire fetch_readalloc_A_BUS_m_axi_U_n_89;
  wire fetch_readalloc_A_BUS_m_axi_U_n_9;
  wire fetch_readalloc_A_BUS_m_axi_U_n_90;
  wire fetch_readalloc_A_BUS_m_axi_U_n_91;
  wire fetch_readalloc_A_BUS_m_axi_U_n_92;
  wire fetch_readalloc_A_BUS_m_axi_U_n_93;
  wire fetch_readalloc_A_BUS_m_axi_U_n_94;
  wire fetch_readalloc_A_BUS_m_axi_U_n_95;
  wire fetch_readalloc_A_BUS_m_axi_U_n_96;
  wire fetch_readalloc_A_BUS_m_axi_U_n_97;
  wire fetch_readalloc_A_BUS_m_axi_U_n_98;
  wire fetch_readalloc_A_BUS_m_axi_U_n_99;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_100;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_101;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_102;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_103;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_104;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_105;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_106;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_107;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_108;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_109;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_110;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_111;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_112;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_4;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_48;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_50;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_51;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_52;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_53;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_54;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_55;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_56;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_57;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_58;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_59;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_60;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_61;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_62;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_63;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_64;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_65;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_66;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_67;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_68;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_69;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_70;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_71;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_72;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_73;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_74;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_75;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_76;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_77;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_78;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_79;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_80;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_81;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_82;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_83;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_84;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_85;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_86;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_87;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_88;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_89;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_90;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_91;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_92;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_93;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_94;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_95;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_96;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_97;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_98;
  wire fetch_readalloc_LOG_BUS_m_axi_U_n_99;
  wire [31:0]grp_fu_249_p2;
  wire [31:0]grp_fu_267_p2;
  wire [31:0]grp_fu_287_p2;
  wire [31:0]grp_fu_299_p2;
  wire [31:0]grp_fu_313_p2;
  wire [15:1]i_1_10_cast_cast_fu_660_p1;
  wire [15:2]i_1_11_cast_cast_fu_685_p1;
  wire [15:1]i_1_12_cast_cast_fu_710_p1;
  wire [15:1]i_1_13_cast_cast_fu_735_p1;
  wire [15:1]i_1_14_cast_cast_fu_760_p1;
  wire [15:4]i_1_15_cast_cast_fu_785_p1;
  wire [15:1]i_1_16_cast_cast_fu_810_p1;
  wire [15:1]i_1_17_cast_cast_fu_835_p1;
  wire [15:1]i_1_18_cast_cast_fu_860_p1;
  wire [15:2]i_1_19_cast_cast_fu_885_p1;
  wire [15:0]i_1_1_cast_cast_fu_435_p1;
  wire [15:1]i_1_20_cast_cast_fu_910_p1;
  wire [15:1]i_1_21_cast_cast_fu_935_p1;
  wire [15:1]i_1_22_cast_cast_fu_960_p1;
  wire [15:3]i_1_23_cast_cast_fu_985_p1;
  wire [15:1]i_1_24_cast_cast_fu_1010_p1;
  wire [15:1]i_1_25_cast_cast_fu_1035_p1;
  wire [15:1]i_1_26_cast_cast_fu_1060_p1;
  wire [15:2]i_1_27_cast_cast_fu_1085_p1;
  wire [15:1]i_1_28_cast_cast_fu_1110_p1;
  wire [15:1]i_1_29_cast_cast_fu_1135_p1;
  wire [15:1]i_1_2_cast_cast_fu_460_p1;
  wire [15:1]i_1_30_cast_cast_fu_1160_p1;
  wire [15:4]i_1_31_cast_cast_fu_1185_p1;
  wire [15:1]i_1_32_cast_cast_fu_1210_p1;
  wire [15:1]i_1_33_cast_cast_fu_1235_p1;
  wire [15:1]i_1_34_cast_cast_fu_1260_p1;
  wire [15:2]i_1_35_cast_cast_fu_1285_p1;
  wire [15:1]i_1_36_cast_cast_fu_1310_p1;
  wire [15:1]i_1_37_cast_cast_fu_1335_p1;
  wire [15:1]i_1_38_cast_cast_fu_1360_p1;
  wire [15:2]i_1_39_cast_cast_fu_1385_p1;
  wire [15:2]i_1_3_cast_cast_fu_485_p1;
  wire [15:1]i_1_40_cast_cast_fu_1410_p1;
  wire [15:1]i_1_41_cast_cast_fu_1435_p1;
  wire [15:1]i_1_42_cast_cast_fu_1460_p1;
  wire [15:1]i_1_43_cast_cast_fu_1485_p1;
  wire [15:1]i_1_44_cast_cast_fu_1510_p1;
  wire [15:1]i_1_45_cast_cast_fu_1535_p1;
  wire [15:1]i_1_46_cast_cast_fu_1560_p1;
  wire [15:3]i_1_47_cast_cast_fu_1575_p1;
  wire [15:0]i_1_48_fu_384_p2;
  wire [15:0]i_1_48_reg_1706;
  wire \i_1_48_reg_1706[12]_i_2_n_2 ;
  wire \i_1_48_reg_1706[12]_i_3_n_2 ;
  wire \i_1_48_reg_1706[12]_i_4_n_2 ;
  wire \i_1_48_reg_1706[12]_i_5_n_2 ;
  wire \i_1_48_reg_1706[15]_i_3_n_2 ;
  wire \i_1_48_reg_1706[15]_i_4_n_2 ;
  wire \i_1_48_reg_1706[15]_i_5_n_2 ;
  wire \i_1_48_reg_1706[4]_i_2_n_2 ;
  wire \i_1_48_reg_1706[4]_i_3_n_2 ;
  wire \i_1_48_reg_1706[4]_i_4_n_2 ;
  wire \i_1_48_reg_1706[4]_i_5_n_2 ;
  wire \i_1_48_reg_1706[8]_i_2_n_2 ;
  wire \i_1_48_reg_1706[8]_i_3_n_2 ;
  wire \i_1_48_reg_1706[8]_i_4_n_2 ;
  wire \i_1_48_reg_1706[8]_i_5_n_2 ;
  wire \i_1_48_reg_1706_reg[12]_i_1_n_2 ;
  wire \i_1_48_reg_1706_reg[12]_i_1_n_3 ;
  wire \i_1_48_reg_1706_reg[12]_i_1_n_4 ;
  wire \i_1_48_reg_1706_reg[12]_i_1_n_5 ;
  wire \i_1_48_reg_1706_reg[15]_i_2_n_4 ;
  wire \i_1_48_reg_1706_reg[15]_i_2_n_5 ;
  wire \i_1_48_reg_1706_reg[4]_i_1_n_2 ;
  wire \i_1_48_reg_1706_reg[4]_i_1_n_3 ;
  wire \i_1_48_reg_1706_reg[4]_i_1_n_4 ;
  wire \i_1_48_reg_1706_reg[4]_i_1_n_5 ;
  wire \i_1_48_reg_1706_reg[8]_i_1_n_2 ;
  wire \i_1_48_reg_1706_reg[8]_i_1_n_3 ;
  wire \i_1_48_reg_1706_reg[8]_i_1_n_4 ;
  wire \i_1_48_reg_1706_reg[8]_i_1_n_5 ;
  wire [15:0]i_1_49_fu_1592_p2;
  wire [15:0]i_1_49_reg_2244;
  wire \i_1_49_reg_2244[11]_i_2_n_2 ;
  wire \i_1_49_reg_2244[11]_i_3_n_2 ;
  wire \i_1_49_reg_2244[11]_i_4_n_2 ;
  wire \i_1_49_reg_2244[11]_i_5_n_2 ;
  wire \i_1_49_reg_2244[15]_i_3_n_2 ;
  wire \i_1_49_reg_2244[15]_i_4_n_2 ;
  wire \i_1_49_reg_2244[15]_i_5_n_2 ;
  wire \i_1_49_reg_2244[15]_i_6_n_2 ;
  wire \i_1_49_reg_2244[3]_i_2_n_2 ;
  wire \i_1_49_reg_2244[3]_i_3_n_2 ;
  wire \i_1_49_reg_2244[3]_i_4_n_2 ;
  wire \i_1_49_reg_2244[3]_i_5_n_2 ;
  wire \i_1_49_reg_2244[7]_i_2_n_2 ;
  wire \i_1_49_reg_2244[7]_i_3_n_2 ;
  wire \i_1_49_reg_2244[7]_i_4_n_2 ;
  wire \i_1_49_reg_2244[7]_i_5_n_2 ;
  wire \i_1_49_reg_2244_reg[11]_i_1_n_2 ;
  wire \i_1_49_reg_2244_reg[11]_i_1_n_3 ;
  wire \i_1_49_reg_2244_reg[11]_i_1_n_4 ;
  wire \i_1_49_reg_2244_reg[11]_i_1_n_5 ;
  wire \i_1_49_reg_2244_reg[15]_i_2_n_3 ;
  wire \i_1_49_reg_2244_reg[15]_i_2_n_4 ;
  wire \i_1_49_reg_2244_reg[15]_i_2_n_5 ;
  wire \i_1_49_reg_2244_reg[3]_i_1_n_2 ;
  wire \i_1_49_reg_2244_reg[3]_i_1_n_3 ;
  wire \i_1_49_reg_2244_reg[3]_i_1_n_4 ;
  wire \i_1_49_reg_2244_reg[3]_i_1_n_5 ;
  wire \i_1_49_reg_2244_reg[7]_i_1_n_2 ;
  wire \i_1_49_reg_2244_reg[7]_i_1_n_3 ;
  wire \i_1_49_reg_2244_reg[7]_i_1_n_4 ;
  wire \i_1_49_reg_2244_reg[7]_i_1_n_5 ;
  wire [15:1]i_1_4_cast_cast_fu_510_p1;
  wire [15:1]i_1_5_cast_cast_fu_535_p1;
  wire [15:1]i_1_6_cast_cast_fu_560_p1;
  wire [15:3]i_1_7_cast_cast_fu_585_p1;
  wire [15:1]i_1_8_cast_cast_fu_610_p1;
  wire [15:1]i_1_9_cast_cast_fu_635_p1;
  wire [15:1]i_1_cast_cast_fu_406_p1;
  wire i_reg_2190;
  wire interrupt;
  wire [31:2]log;
  wire [31:2]\^m_axi_A_BUS_ARADDR ;
  wire [3:0]\^m_axi_A_BUS_ARLEN ;
  wire m_axi_A_BUS_ARREADY;
  wire m_axi_A_BUS_ARVALID;
  wire [31:0]m_axi_A_BUS_RDATA;
  wire m_axi_A_BUS_RLAST;
  wire m_axi_A_BUS_RREADY;
  wire [1:0]m_axi_A_BUS_RRESP;
  wire m_axi_A_BUS_RVALID;
  wire [31:2]\^m_axi_LOG_BUS_AWADDR ;
  wire [3:0]\^m_axi_LOG_BUS_AWLEN ;
  wire m_axi_LOG_BUS_AWREADY;
  wire m_axi_LOG_BUS_AWVALID;
  wire m_axi_LOG_BUS_BREADY;
  wire m_axi_LOG_BUS_BVALID;
  wire m_axi_LOG_BUS_RREADY;
  wire m_axi_LOG_BUS_RVALID;
  wire [31:0]m_axi_LOG_BUS_WDATA;
  wire m_axi_LOG_BUS_WLAST;
  wire m_axi_LOG_BUS_WREADY;
  wire [3:0]m_axi_LOG_BUS_WSTRB;
  wire m_axi_LOG_BUS_WVALID;
  wire [31:0]p_3_in;
  wire p_5_in;
  wire [31:0]reg_231;
  wire [31:0]reg_235;
  wire reg_2350;
  wire [31:0]reg_239;
  wire reg_2390;
  wire [31:0]reg_273;
  wire reg_2730;
  wire \reg_273[11]_i_2_n_2 ;
  wire \reg_273[11]_i_3_n_2 ;
  wire \reg_273[11]_i_4_n_2 ;
  wire \reg_273[11]_i_5_n_2 ;
  wire \reg_273[11]_i_6_n_2 ;
  wire \reg_273[11]_i_7_n_2 ;
  wire \reg_273[11]_i_8_n_2 ;
  wire \reg_273[11]_i_9_n_2 ;
  wire \reg_273[15]_i_2_n_2 ;
  wire \reg_273[15]_i_3_n_2 ;
  wire \reg_273[15]_i_4_n_2 ;
  wire \reg_273[15]_i_5_n_2 ;
  wire \reg_273[15]_i_6_n_2 ;
  wire \reg_273[15]_i_7_n_2 ;
  wire \reg_273[15]_i_8_n_2 ;
  wire \reg_273[15]_i_9_n_2 ;
  wire \reg_273[19]_i_2_n_2 ;
  wire \reg_273[19]_i_3_n_2 ;
  wire \reg_273[19]_i_4_n_2 ;
  wire \reg_273[19]_i_5_n_2 ;
  wire \reg_273[19]_i_6_n_2 ;
  wire \reg_273[19]_i_7_n_2 ;
  wire \reg_273[19]_i_8_n_2 ;
  wire \reg_273[19]_i_9_n_2 ;
  wire \reg_273[23]_i_2_n_2 ;
  wire \reg_273[23]_i_3_n_2 ;
  wire \reg_273[23]_i_4_n_2 ;
  wire \reg_273[23]_i_5_n_2 ;
  wire \reg_273[23]_i_6_n_2 ;
  wire \reg_273[23]_i_7_n_2 ;
  wire \reg_273[23]_i_8_n_2 ;
  wire \reg_273[23]_i_9_n_2 ;
  wire \reg_273[27]_i_2_n_2 ;
  wire \reg_273[27]_i_3_n_2 ;
  wire \reg_273[27]_i_4_n_2 ;
  wire \reg_273[27]_i_5_n_2 ;
  wire \reg_273[27]_i_6_n_2 ;
  wire \reg_273[27]_i_7_n_2 ;
  wire \reg_273[27]_i_8_n_2 ;
  wire \reg_273[27]_i_9_n_2 ;
  wire \reg_273[31]_i_10_n_2 ;
  wire \reg_273[31]_i_4_n_2 ;
  wire \reg_273[31]_i_5_n_2 ;
  wire \reg_273[31]_i_6_n_2 ;
  wire \reg_273[31]_i_7_n_2 ;
  wire \reg_273[31]_i_8_n_2 ;
  wire \reg_273[31]_i_9_n_2 ;
  wire \reg_273[3]_i_2_n_2 ;
  wire \reg_273[3]_i_3_n_2 ;
  wire \reg_273[3]_i_4_n_2 ;
  wire \reg_273[3]_i_5_n_2 ;
  wire \reg_273[3]_i_6_n_2 ;
  wire \reg_273[3]_i_7_n_2 ;
  wire \reg_273[3]_i_8_n_2 ;
  wire \reg_273[7]_i_2_n_2 ;
  wire \reg_273[7]_i_3_n_2 ;
  wire \reg_273[7]_i_4_n_2 ;
  wire \reg_273[7]_i_5_n_2 ;
  wire \reg_273[7]_i_6_n_2 ;
  wire \reg_273[7]_i_7_n_2 ;
  wire \reg_273[7]_i_8_n_2 ;
  wire \reg_273[7]_i_9_n_2 ;
  wire \reg_273_reg[11]_i_1_n_2 ;
  wire \reg_273_reg[11]_i_1_n_3 ;
  wire \reg_273_reg[11]_i_1_n_4 ;
  wire \reg_273_reg[11]_i_1_n_5 ;
  wire \reg_273_reg[15]_i_1_n_2 ;
  wire \reg_273_reg[15]_i_1_n_3 ;
  wire \reg_273_reg[15]_i_1_n_4 ;
  wire \reg_273_reg[15]_i_1_n_5 ;
  wire \reg_273_reg[19]_i_1_n_2 ;
  wire \reg_273_reg[19]_i_1_n_3 ;
  wire \reg_273_reg[19]_i_1_n_4 ;
  wire \reg_273_reg[19]_i_1_n_5 ;
  wire \reg_273_reg[23]_i_1_n_2 ;
  wire \reg_273_reg[23]_i_1_n_3 ;
  wire \reg_273_reg[23]_i_1_n_4 ;
  wire \reg_273_reg[23]_i_1_n_5 ;
  wire \reg_273_reg[27]_i_1_n_2 ;
  wire \reg_273_reg[27]_i_1_n_3 ;
  wire \reg_273_reg[27]_i_1_n_4 ;
  wire \reg_273_reg[27]_i_1_n_5 ;
  wire \reg_273_reg[31]_i_2_n_3 ;
  wire \reg_273_reg[31]_i_2_n_4 ;
  wire \reg_273_reg[31]_i_2_n_5 ;
  wire \reg_273_reg[3]_i_1_n_2 ;
  wire \reg_273_reg[3]_i_1_n_3 ;
  wire \reg_273_reg[3]_i_1_n_4 ;
  wire \reg_273_reg[3]_i_1_n_5 ;
  wire \reg_273_reg[7]_i_1_n_2 ;
  wire \reg_273_reg[7]_i_1_n_3 ;
  wire \reg_273_reg[7]_i_1_n_4 ;
  wire \reg_273_reg[7]_i_1_n_5 ;
  wire [31:0]reg_277;
  wire reg_2770;
  wire \reg_277[11]_i_2_n_2 ;
  wire \reg_277[11]_i_3_n_2 ;
  wire \reg_277[11]_i_4_n_2 ;
  wire \reg_277[11]_i_5_n_2 ;
  wire \reg_277[15]_i_2_n_2 ;
  wire \reg_277[15]_i_3_n_2 ;
  wire \reg_277[15]_i_4_n_2 ;
  wire \reg_277[15]_i_5_n_2 ;
  wire \reg_277[19]_i_2_n_2 ;
  wire \reg_277[19]_i_3_n_2 ;
  wire \reg_277[19]_i_4_n_2 ;
  wire \reg_277[19]_i_5_n_2 ;
  wire \reg_277[23]_i_2_n_2 ;
  wire \reg_277[23]_i_3_n_2 ;
  wire \reg_277[23]_i_4_n_2 ;
  wire \reg_277[23]_i_5_n_2 ;
  wire \reg_277[27]_i_2_n_2 ;
  wire \reg_277[27]_i_3_n_2 ;
  wire \reg_277[27]_i_4_n_2 ;
  wire \reg_277[27]_i_5_n_2 ;
  wire \reg_277[31]_i_3_n_2 ;
  wire \reg_277[31]_i_4_n_2 ;
  wire \reg_277[31]_i_5_n_2 ;
  wire \reg_277[31]_i_6_n_2 ;
  wire \reg_277[3]_i_2_n_2 ;
  wire \reg_277[3]_i_3_n_2 ;
  wire \reg_277[3]_i_4_n_2 ;
  wire \reg_277[3]_i_5_n_2 ;
  wire \reg_277[7]_i_2_n_2 ;
  wire \reg_277[7]_i_3_n_2 ;
  wire \reg_277[7]_i_4_n_2 ;
  wire \reg_277[7]_i_5_n_2 ;
  wire \reg_277_reg[11]_i_1_n_2 ;
  wire \reg_277_reg[11]_i_1_n_3 ;
  wire \reg_277_reg[11]_i_1_n_4 ;
  wire \reg_277_reg[11]_i_1_n_5 ;
  wire \reg_277_reg[15]_i_1_n_2 ;
  wire \reg_277_reg[15]_i_1_n_3 ;
  wire \reg_277_reg[15]_i_1_n_4 ;
  wire \reg_277_reg[15]_i_1_n_5 ;
  wire \reg_277_reg[19]_i_1_n_2 ;
  wire \reg_277_reg[19]_i_1_n_3 ;
  wire \reg_277_reg[19]_i_1_n_4 ;
  wire \reg_277_reg[19]_i_1_n_5 ;
  wire \reg_277_reg[23]_i_1_n_2 ;
  wire \reg_277_reg[23]_i_1_n_3 ;
  wire \reg_277_reg[23]_i_1_n_4 ;
  wire \reg_277_reg[23]_i_1_n_5 ;
  wire \reg_277_reg[27]_i_1_n_2 ;
  wire \reg_277_reg[27]_i_1_n_3 ;
  wire \reg_277_reg[27]_i_1_n_4 ;
  wire \reg_277_reg[27]_i_1_n_5 ;
  wire \reg_277_reg[31]_i_2_n_3 ;
  wire \reg_277_reg[31]_i_2_n_4 ;
  wire \reg_277_reg[31]_i_2_n_5 ;
  wire \reg_277_reg[3]_i_1_n_2 ;
  wire \reg_277_reg[3]_i_1_n_3 ;
  wire \reg_277_reg[3]_i_1_n_4 ;
  wire \reg_277_reg[3]_i_1_n_5 ;
  wire \reg_277_reg[7]_i_1_n_2 ;
  wire \reg_277_reg[7]_i_1_n_3 ;
  wire \reg_277_reg[7]_i_1_n_4 ;
  wire \reg_277_reg[7]_i_1_n_5 ;
  wire [31:0]reg_305;
  wire reg_3050;
  wire \reg_305[11]_i_2_n_2 ;
  wire \reg_305[11]_i_3_n_2 ;
  wire \reg_305[11]_i_4_n_2 ;
  wire \reg_305[11]_i_5_n_2 ;
  wire \reg_305[15]_i_2_n_2 ;
  wire \reg_305[15]_i_3_n_2 ;
  wire \reg_305[15]_i_4_n_2 ;
  wire \reg_305[15]_i_5_n_2 ;
  wire \reg_305[19]_i_2_n_2 ;
  wire \reg_305[19]_i_3_n_2 ;
  wire \reg_305[19]_i_4_n_2 ;
  wire \reg_305[19]_i_5_n_2 ;
  wire \reg_305[23]_i_2_n_2 ;
  wire \reg_305[23]_i_3_n_2 ;
  wire \reg_305[23]_i_4_n_2 ;
  wire \reg_305[23]_i_5_n_2 ;
  wire \reg_305[27]_i_2_n_2 ;
  wire \reg_305[27]_i_3_n_2 ;
  wire \reg_305[27]_i_4_n_2 ;
  wire \reg_305[27]_i_5_n_2 ;
  wire \reg_305[31]_i_4_n_2 ;
  wire \reg_305[31]_i_5_n_2 ;
  wire \reg_305[31]_i_6_n_2 ;
  wire \reg_305[31]_i_7_n_2 ;
  wire \reg_305[3]_i_2_n_2 ;
  wire \reg_305[3]_i_3_n_2 ;
  wire \reg_305[3]_i_4_n_2 ;
  wire \reg_305[3]_i_5_n_2 ;
  wire \reg_305[7]_i_2_n_2 ;
  wire \reg_305[7]_i_3_n_2 ;
  wire \reg_305[7]_i_4_n_2 ;
  wire \reg_305[7]_i_5_n_2 ;
  wire \reg_305_reg[11]_i_1_n_2 ;
  wire \reg_305_reg[11]_i_1_n_3 ;
  wire \reg_305_reg[11]_i_1_n_4 ;
  wire \reg_305_reg[11]_i_1_n_5 ;
  wire \reg_305_reg[15]_i_1_n_2 ;
  wire \reg_305_reg[15]_i_1_n_3 ;
  wire \reg_305_reg[15]_i_1_n_4 ;
  wire \reg_305_reg[15]_i_1_n_5 ;
  wire \reg_305_reg[19]_i_1_n_2 ;
  wire \reg_305_reg[19]_i_1_n_3 ;
  wire \reg_305_reg[19]_i_1_n_4 ;
  wire \reg_305_reg[19]_i_1_n_5 ;
  wire \reg_305_reg[23]_i_1_n_2 ;
  wire \reg_305_reg[23]_i_1_n_3 ;
  wire \reg_305_reg[23]_i_1_n_4 ;
  wire \reg_305_reg[23]_i_1_n_5 ;
  wire \reg_305_reg[27]_i_1_n_2 ;
  wire \reg_305_reg[27]_i_1_n_3 ;
  wire \reg_305_reg[27]_i_1_n_4 ;
  wire \reg_305_reg[27]_i_1_n_5 ;
  wire \reg_305_reg[31]_i_2_n_3 ;
  wire \reg_305_reg[31]_i_2_n_4 ;
  wire \reg_305_reg[31]_i_2_n_5 ;
  wire \reg_305_reg[3]_i_1_n_2 ;
  wire \reg_305_reg[3]_i_1_n_3 ;
  wire \reg_305_reg[3]_i_1_n_4 ;
  wire \reg_305_reg[3]_i_1_n_5 ;
  wire \reg_305_reg[7]_i_1_n_2 ;
  wire \reg_305_reg[7]_i_1_n_3 ;
  wire \reg_305_reg[7]_i_1_n_4 ;
  wire \reg_305_reg[7]_i_1_n_5 ;
  wire [31:0]reg_309;
  wire reg_3090;
  wire \reg_309[11]_i_2_n_2 ;
  wire \reg_309[11]_i_3_n_2 ;
  wire \reg_309[11]_i_4_n_2 ;
  wire \reg_309[11]_i_5_n_2 ;
  wire \reg_309[11]_i_6_n_2 ;
  wire \reg_309[11]_i_7_n_2 ;
  wire \reg_309[11]_i_8_n_2 ;
  wire \reg_309[11]_i_9_n_2 ;
  wire \reg_309[15]_i_2_n_2 ;
  wire \reg_309[15]_i_3_n_2 ;
  wire \reg_309[15]_i_4_n_2 ;
  wire \reg_309[15]_i_5_n_2 ;
  wire \reg_309[15]_i_6_n_2 ;
  wire \reg_309[15]_i_7_n_2 ;
  wire \reg_309[15]_i_8_n_2 ;
  wire \reg_309[15]_i_9_n_2 ;
  wire \reg_309[19]_i_2_n_2 ;
  wire \reg_309[19]_i_3_n_2 ;
  wire \reg_309[19]_i_4_n_2 ;
  wire \reg_309[19]_i_5_n_2 ;
  wire \reg_309[19]_i_6_n_2 ;
  wire \reg_309[19]_i_7_n_2 ;
  wire \reg_309[19]_i_8_n_2 ;
  wire \reg_309[19]_i_9_n_2 ;
  wire \reg_309[23]_i_2_n_2 ;
  wire \reg_309[23]_i_3_n_2 ;
  wire \reg_309[23]_i_4_n_2 ;
  wire \reg_309[23]_i_5_n_2 ;
  wire \reg_309[23]_i_6_n_2 ;
  wire \reg_309[23]_i_7_n_2 ;
  wire \reg_309[23]_i_8_n_2 ;
  wire \reg_309[23]_i_9_n_2 ;
  wire \reg_309[27]_i_2_n_2 ;
  wire \reg_309[27]_i_3_n_2 ;
  wire \reg_309[27]_i_4_n_2 ;
  wire \reg_309[27]_i_5_n_2 ;
  wire \reg_309[27]_i_6_n_2 ;
  wire \reg_309[27]_i_7_n_2 ;
  wire \reg_309[27]_i_8_n_2 ;
  wire \reg_309[27]_i_9_n_2 ;
  wire \reg_309[31]_i_3_n_2 ;
  wire \reg_309[31]_i_4_n_2 ;
  wire \reg_309[31]_i_5_n_2 ;
  wire \reg_309[31]_i_6_n_2 ;
  wire \reg_309[31]_i_7_n_2 ;
  wire \reg_309[31]_i_8_n_2 ;
  wire \reg_309[31]_i_9_n_2 ;
  wire \reg_309[3]_i_2_n_2 ;
  wire \reg_309[3]_i_3_n_2 ;
  wire \reg_309[3]_i_4_n_2 ;
  wire \reg_309[3]_i_5_n_2 ;
  wire \reg_309[3]_i_6_n_2 ;
  wire \reg_309[3]_i_7_n_2 ;
  wire \reg_309[3]_i_8_n_2 ;
  wire \reg_309[7]_i_2_n_2 ;
  wire \reg_309[7]_i_3_n_2 ;
  wire \reg_309[7]_i_4_n_2 ;
  wire \reg_309[7]_i_5_n_2 ;
  wire \reg_309[7]_i_6_n_2 ;
  wire \reg_309[7]_i_7_n_2 ;
  wire \reg_309[7]_i_8_n_2 ;
  wire \reg_309[7]_i_9_n_2 ;
  wire \reg_309_reg[11]_i_1_n_2 ;
  wire \reg_309_reg[11]_i_1_n_3 ;
  wire \reg_309_reg[11]_i_1_n_4 ;
  wire \reg_309_reg[11]_i_1_n_5 ;
  wire \reg_309_reg[15]_i_1_n_2 ;
  wire \reg_309_reg[15]_i_1_n_3 ;
  wire \reg_309_reg[15]_i_1_n_4 ;
  wire \reg_309_reg[15]_i_1_n_5 ;
  wire \reg_309_reg[19]_i_1_n_2 ;
  wire \reg_309_reg[19]_i_1_n_3 ;
  wire \reg_309_reg[19]_i_1_n_4 ;
  wire \reg_309_reg[19]_i_1_n_5 ;
  wire \reg_309_reg[23]_i_1_n_2 ;
  wire \reg_309_reg[23]_i_1_n_3 ;
  wire \reg_309_reg[23]_i_1_n_4 ;
  wire \reg_309_reg[23]_i_1_n_5 ;
  wire \reg_309_reg[27]_i_1_n_2 ;
  wire \reg_309_reg[27]_i_1_n_3 ;
  wire \reg_309_reg[27]_i_1_n_4 ;
  wire \reg_309_reg[27]_i_1_n_5 ;
  wire \reg_309_reg[31]_i_2_n_3 ;
  wire \reg_309_reg[31]_i_2_n_4 ;
  wire \reg_309_reg[31]_i_2_n_5 ;
  wire \reg_309_reg[3]_i_1_n_2 ;
  wire \reg_309_reg[3]_i_1_n_3 ;
  wire \reg_309_reg[3]_i_1_n_4 ;
  wire \reg_309_reg[3]_i_1_n_5 ;
  wire \reg_309_reg[7]_i_1_n_2 ;
  wire \reg_309_reg[7]_i_1_n_3 ;
  wire \reg_309_reg[7]_i_1_n_4 ;
  wire \reg_309_reg[7]_i_1_n_5 ;
  wire [31:0]reg_325;
  wire reg_3250;
  wire \reg_325[11]_i_2_n_2 ;
  wire \reg_325[11]_i_3_n_2 ;
  wire \reg_325[11]_i_4_n_2 ;
  wire \reg_325[11]_i_5_n_2 ;
  wire \reg_325[15]_i_2_n_2 ;
  wire \reg_325[15]_i_3_n_2 ;
  wire \reg_325[15]_i_4_n_2 ;
  wire \reg_325[15]_i_5_n_2 ;
  wire \reg_325[19]_i_2_n_2 ;
  wire \reg_325[19]_i_3_n_2 ;
  wire \reg_325[19]_i_4_n_2 ;
  wire \reg_325[19]_i_5_n_2 ;
  wire \reg_325[23]_i_2_n_2 ;
  wire \reg_325[23]_i_3_n_2 ;
  wire \reg_325[23]_i_4_n_2 ;
  wire \reg_325[23]_i_5_n_2 ;
  wire \reg_325[27]_i_2_n_2 ;
  wire \reg_325[27]_i_3_n_2 ;
  wire \reg_325[27]_i_4_n_2 ;
  wire \reg_325[27]_i_5_n_2 ;
  wire \reg_325[31]_i_3_n_2 ;
  wire \reg_325[31]_i_4_n_2 ;
  wire \reg_325[31]_i_5_n_2 ;
  wire \reg_325[31]_i_6_n_2 ;
  wire \reg_325[3]_i_2_n_2 ;
  wire \reg_325[3]_i_3_n_2 ;
  wire \reg_325[3]_i_4_n_2 ;
  wire \reg_325[3]_i_5_n_2 ;
  wire \reg_325[7]_i_2_n_2 ;
  wire \reg_325[7]_i_3_n_2 ;
  wire \reg_325[7]_i_4_n_2 ;
  wire \reg_325[7]_i_5_n_2 ;
  wire \reg_325_reg[11]_i_1_n_2 ;
  wire \reg_325_reg[11]_i_1_n_3 ;
  wire \reg_325_reg[11]_i_1_n_4 ;
  wire \reg_325_reg[11]_i_1_n_5 ;
  wire \reg_325_reg[15]_i_1_n_2 ;
  wire \reg_325_reg[15]_i_1_n_3 ;
  wire \reg_325_reg[15]_i_1_n_4 ;
  wire \reg_325_reg[15]_i_1_n_5 ;
  wire \reg_325_reg[19]_i_1_n_2 ;
  wire \reg_325_reg[19]_i_1_n_3 ;
  wire \reg_325_reg[19]_i_1_n_4 ;
  wire \reg_325_reg[19]_i_1_n_5 ;
  wire \reg_325_reg[23]_i_1_n_2 ;
  wire \reg_325_reg[23]_i_1_n_3 ;
  wire \reg_325_reg[23]_i_1_n_4 ;
  wire \reg_325_reg[23]_i_1_n_5 ;
  wire \reg_325_reg[27]_i_1_n_2 ;
  wire \reg_325_reg[27]_i_1_n_3 ;
  wire \reg_325_reg[27]_i_1_n_4 ;
  wire \reg_325_reg[27]_i_1_n_5 ;
  wire \reg_325_reg[31]_i_2_n_3 ;
  wire \reg_325_reg[31]_i_2_n_4 ;
  wire \reg_325_reg[31]_i_2_n_5 ;
  wire \reg_325_reg[3]_i_1_n_2 ;
  wire \reg_325_reg[3]_i_1_n_3 ;
  wire \reg_325_reg[3]_i_1_n_4 ;
  wire \reg_325_reg[3]_i_1_n_5 ;
  wire \reg_325_reg[7]_i_1_n_2 ;
  wire \reg_325_reg[7]_i_1_n_3 ;
  wire \reg_325_reg[7]_i_1_n_4 ;
  wire \reg_325_reg[7]_i_1_n_5 ;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [31:0]sum_reg_207;
  wire \sum_reg_207[11]_i_2_n_2 ;
  wire \sum_reg_207[11]_i_3_n_2 ;
  wire \sum_reg_207[11]_i_4_n_2 ;
  wire \sum_reg_207[11]_i_5_n_2 ;
  wire \sum_reg_207[11]_i_6_n_2 ;
  wire \sum_reg_207[11]_i_7_n_2 ;
  wire \sum_reg_207[11]_i_8_n_2 ;
  wire \sum_reg_207[11]_i_9_n_2 ;
  wire \sum_reg_207[15]_i_2_n_2 ;
  wire \sum_reg_207[15]_i_3_n_2 ;
  wire \sum_reg_207[15]_i_4_n_2 ;
  wire \sum_reg_207[15]_i_5_n_2 ;
  wire \sum_reg_207[15]_i_6_n_2 ;
  wire \sum_reg_207[15]_i_7_n_2 ;
  wire \sum_reg_207[15]_i_8_n_2 ;
  wire \sum_reg_207[15]_i_9_n_2 ;
  wire \sum_reg_207[19]_i_2_n_2 ;
  wire \sum_reg_207[19]_i_3_n_2 ;
  wire \sum_reg_207[19]_i_4_n_2 ;
  wire \sum_reg_207[19]_i_5_n_2 ;
  wire \sum_reg_207[19]_i_6_n_2 ;
  wire \sum_reg_207[19]_i_7_n_2 ;
  wire \sum_reg_207[19]_i_8_n_2 ;
  wire \sum_reg_207[19]_i_9_n_2 ;
  wire \sum_reg_207[23]_i_2_n_2 ;
  wire \sum_reg_207[23]_i_3_n_2 ;
  wire \sum_reg_207[23]_i_4_n_2 ;
  wire \sum_reg_207[23]_i_5_n_2 ;
  wire \sum_reg_207[23]_i_6_n_2 ;
  wire \sum_reg_207[23]_i_7_n_2 ;
  wire \sum_reg_207[23]_i_8_n_2 ;
  wire \sum_reg_207[23]_i_9_n_2 ;
  wire \sum_reg_207[27]_i_2_n_2 ;
  wire \sum_reg_207[27]_i_3_n_2 ;
  wire \sum_reg_207[27]_i_4_n_2 ;
  wire \sum_reg_207[27]_i_5_n_2 ;
  wire \sum_reg_207[27]_i_6_n_2 ;
  wire \sum_reg_207[27]_i_7_n_2 ;
  wire \sum_reg_207[27]_i_8_n_2 ;
  wire \sum_reg_207[27]_i_9_n_2 ;
  wire \sum_reg_207[31]_i_2_n_2 ;
  wire \sum_reg_207[31]_i_3_n_2 ;
  wire \sum_reg_207[31]_i_4_n_2 ;
  wire \sum_reg_207[31]_i_5_n_2 ;
  wire \sum_reg_207[31]_i_6_n_2 ;
  wire \sum_reg_207[31]_i_7_n_2 ;
  wire \sum_reg_207[31]_i_8_n_2 ;
  wire \sum_reg_207[3]_i_2_n_2 ;
  wire \sum_reg_207[3]_i_3_n_2 ;
  wire \sum_reg_207[3]_i_4_n_2 ;
  wire \sum_reg_207[3]_i_5_n_2 ;
  wire \sum_reg_207[3]_i_6_n_2 ;
  wire \sum_reg_207[3]_i_7_n_2 ;
  wire \sum_reg_207[3]_i_8_n_2 ;
  wire \sum_reg_207[7]_i_2_n_2 ;
  wire \sum_reg_207[7]_i_3_n_2 ;
  wire \sum_reg_207[7]_i_4_n_2 ;
  wire \sum_reg_207[7]_i_5_n_2 ;
  wire \sum_reg_207[7]_i_6_n_2 ;
  wire \sum_reg_207[7]_i_7_n_2 ;
  wire \sum_reg_207[7]_i_8_n_2 ;
  wire \sum_reg_207[7]_i_9_n_2 ;
  wire \sum_reg_207_reg[11]_i_1_n_2 ;
  wire \sum_reg_207_reg[11]_i_1_n_3 ;
  wire \sum_reg_207_reg[11]_i_1_n_4 ;
  wire \sum_reg_207_reg[11]_i_1_n_5 ;
  wire \sum_reg_207_reg[11]_i_1_n_6 ;
  wire \sum_reg_207_reg[11]_i_1_n_7 ;
  wire \sum_reg_207_reg[11]_i_1_n_8 ;
  wire \sum_reg_207_reg[11]_i_1_n_9 ;
  wire \sum_reg_207_reg[15]_i_1_n_2 ;
  wire \sum_reg_207_reg[15]_i_1_n_3 ;
  wire \sum_reg_207_reg[15]_i_1_n_4 ;
  wire \sum_reg_207_reg[15]_i_1_n_5 ;
  wire \sum_reg_207_reg[15]_i_1_n_6 ;
  wire \sum_reg_207_reg[15]_i_1_n_7 ;
  wire \sum_reg_207_reg[15]_i_1_n_8 ;
  wire \sum_reg_207_reg[15]_i_1_n_9 ;
  wire \sum_reg_207_reg[19]_i_1_n_2 ;
  wire \sum_reg_207_reg[19]_i_1_n_3 ;
  wire \sum_reg_207_reg[19]_i_1_n_4 ;
  wire \sum_reg_207_reg[19]_i_1_n_5 ;
  wire \sum_reg_207_reg[19]_i_1_n_6 ;
  wire \sum_reg_207_reg[19]_i_1_n_7 ;
  wire \sum_reg_207_reg[19]_i_1_n_8 ;
  wire \sum_reg_207_reg[19]_i_1_n_9 ;
  wire \sum_reg_207_reg[23]_i_1_n_2 ;
  wire \sum_reg_207_reg[23]_i_1_n_3 ;
  wire \sum_reg_207_reg[23]_i_1_n_4 ;
  wire \sum_reg_207_reg[23]_i_1_n_5 ;
  wire \sum_reg_207_reg[23]_i_1_n_6 ;
  wire \sum_reg_207_reg[23]_i_1_n_7 ;
  wire \sum_reg_207_reg[23]_i_1_n_8 ;
  wire \sum_reg_207_reg[23]_i_1_n_9 ;
  wire \sum_reg_207_reg[27]_i_1_n_2 ;
  wire \sum_reg_207_reg[27]_i_1_n_3 ;
  wire \sum_reg_207_reg[27]_i_1_n_4 ;
  wire \sum_reg_207_reg[27]_i_1_n_5 ;
  wire \sum_reg_207_reg[27]_i_1_n_6 ;
  wire \sum_reg_207_reg[27]_i_1_n_7 ;
  wire \sum_reg_207_reg[27]_i_1_n_8 ;
  wire \sum_reg_207_reg[27]_i_1_n_9 ;
  wire \sum_reg_207_reg[31]_i_1_n_3 ;
  wire \sum_reg_207_reg[31]_i_1_n_4 ;
  wire \sum_reg_207_reg[31]_i_1_n_5 ;
  wire \sum_reg_207_reg[31]_i_1_n_6 ;
  wire \sum_reg_207_reg[31]_i_1_n_7 ;
  wire \sum_reg_207_reg[31]_i_1_n_8 ;
  wire \sum_reg_207_reg[31]_i_1_n_9 ;
  wire \sum_reg_207_reg[3]_i_1_n_2 ;
  wire \sum_reg_207_reg[3]_i_1_n_3 ;
  wire \sum_reg_207_reg[3]_i_1_n_4 ;
  wire \sum_reg_207_reg[3]_i_1_n_5 ;
  wire \sum_reg_207_reg[3]_i_1_n_6 ;
  wire \sum_reg_207_reg[3]_i_1_n_7 ;
  wire \sum_reg_207_reg[3]_i_1_n_8 ;
  wire \sum_reg_207_reg[3]_i_1_n_9 ;
  wire \sum_reg_207_reg[7]_i_1_n_2 ;
  wire \sum_reg_207_reg[7]_i_1_n_3 ;
  wire \sum_reg_207_reg[7]_i_1_n_4 ;
  wire \sum_reg_207_reg[7]_i_1_n_5 ;
  wire \sum_reg_207_reg[7]_i_1_n_6 ;
  wire \sum_reg_207_reg[7]_i_1_n_7 ;
  wire \sum_reg_207_reg[7]_i_1_n_8 ;
  wire \sum_reg_207_reg[7]_i_1_n_9 ;
  wire [29:0]tmp_2_cast_reg_1644;
  wire [31:0]tmp_reg_2086;
  wire \tmp_reg_2086[11]_i_2_n_2 ;
  wire \tmp_reg_2086[11]_i_3_n_2 ;
  wire \tmp_reg_2086[11]_i_4_n_2 ;
  wire \tmp_reg_2086[11]_i_5_n_2 ;
  wire \tmp_reg_2086[11]_i_6_n_2 ;
  wire \tmp_reg_2086[11]_i_7_n_2 ;
  wire \tmp_reg_2086[11]_i_8_n_2 ;
  wire \tmp_reg_2086[11]_i_9_n_2 ;
  wire \tmp_reg_2086[15]_i_2_n_2 ;
  wire \tmp_reg_2086[15]_i_3_n_2 ;
  wire \tmp_reg_2086[15]_i_4_n_2 ;
  wire \tmp_reg_2086[15]_i_5_n_2 ;
  wire \tmp_reg_2086[15]_i_6_n_2 ;
  wire \tmp_reg_2086[15]_i_7_n_2 ;
  wire \tmp_reg_2086[15]_i_8_n_2 ;
  wire \tmp_reg_2086[15]_i_9_n_2 ;
  wire \tmp_reg_2086[19]_i_2_n_2 ;
  wire \tmp_reg_2086[19]_i_3_n_2 ;
  wire \tmp_reg_2086[19]_i_4_n_2 ;
  wire \tmp_reg_2086[19]_i_5_n_2 ;
  wire \tmp_reg_2086[19]_i_6_n_2 ;
  wire \tmp_reg_2086[19]_i_7_n_2 ;
  wire \tmp_reg_2086[19]_i_8_n_2 ;
  wire \tmp_reg_2086[19]_i_9_n_2 ;
  wire \tmp_reg_2086[23]_i_2_n_2 ;
  wire \tmp_reg_2086[23]_i_3_n_2 ;
  wire \tmp_reg_2086[23]_i_4_n_2 ;
  wire \tmp_reg_2086[23]_i_5_n_2 ;
  wire \tmp_reg_2086[23]_i_6_n_2 ;
  wire \tmp_reg_2086[23]_i_7_n_2 ;
  wire \tmp_reg_2086[23]_i_8_n_2 ;
  wire \tmp_reg_2086[23]_i_9_n_2 ;
  wire \tmp_reg_2086[27]_i_2_n_2 ;
  wire \tmp_reg_2086[27]_i_3_n_2 ;
  wire \tmp_reg_2086[27]_i_4_n_2 ;
  wire \tmp_reg_2086[27]_i_5_n_2 ;
  wire \tmp_reg_2086[27]_i_6_n_2 ;
  wire \tmp_reg_2086[27]_i_7_n_2 ;
  wire \tmp_reg_2086[27]_i_8_n_2 ;
  wire \tmp_reg_2086[27]_i_9_n_2 ;
  wire \tmp_reg_2086[31]_i_2_n_2 ;
  wire \tmp_reg_2086[31]_i_3_n_2 ;
  wire \tmp_reg_2086[31]_i_4_n_2 ;
  wire \tmp_reg_2086[31]_i_5_n_2 ;
  wire \tmp_reg_2086[31]_i_6_n_2 ;
  wire \tmp_reg_2086[31]_i_7_n_2 ;
  wire \tmp_reg_2086[31]_i_8_n_2 ;
  wire \tmp_reg_2086[3]_i_2_n_2 ;
  wire \tmp_reg_2086[3]_i_3_n_2 ;
  wire \tmp_reg_2086[3]_i_4_n_2 ;
  wire \tmp_reg_2086[3]_i_5_n_2 ;
  wire \tmp_reg_2086[3]_i_6_n_2 ;
  wire \tmp_reg_2086[3]_i_7_n_2 ;
  wire \tmp_reg_2086[3]_i_8_n_2 ;
  wire \tmp_reg_2086[7]_i_2_n_2 ;
  wire \tmp_reg_2086[7]_i_3_n_2 ;
  wire \tmp_reg_2086[7]_i_4_n_2 ;
  wire \tmp_reg_2086[7]_i_5_n_2 ;
  wire \tmp_reg_2086[7]_i_6_n_2 ;
  wire \tmp_reg_2086[7]_i_7_n_2 ;
  wire \tmp_reg_2086[7]_i_8_n_2 ;
  wire \tmp_reg_2086[7]_i_9_n_2 ;
  wire \tmp_reg_2086_reg[11]_i_1_n_2 ;
  wire \tmp_reg_2086_reg[11]_i_1_n_3 ;
  wire \tmp_reg_2086_reg[11]_i_1_n_4 ;
  wire \tmp_reg_2086_reg[11]_i_1_n_5 ;
  wire \tmp_reg_2086_reg[15]_i_1_n_2 ;
  wire \tmp_reg_2086_reg[15]_i_1_n_3 ;
  wire \tmp_reg_2086_reg[15]_i_1_n_4 ;
  wire \tmp_reg_2086_reg[15]_i_1_n_5 ;
  wire \tmp_reg_2086_reg[19]_i_1_n_2 ;
  wire \tmp_reg_2086_reg[19]_i_1_n_3 ;
  wire \tmp_reg_2086_reg[19]_i_1_n_4 ;
  wire \tmp_reg_2086_reg[19]_i_1_n_5 ;
  wire \tmp_reg_2086_reg[23]_i_1_n_2 ;
  wire \tmp_reg_2086_reg[23]_i_1_n_3 ;
  wire \tmp_reg_2086_reg[23]_i_1_n_4 ;
  wire \tmp_reg_2086_reg[23]_i_1_n_5 ;
  wire \tmp_reg_2086_reg[27]_i_1_n_2 ;
  wire \tmp_reg_2086_reg[27]_i_1_n_3 ;
  wire \tmp_reg_2086_reg[27]_i_1_n_4 ;
  wire \tmp_reg_2086_reg[27]_i_1_n_5 ;
  wire \tmp_reg_2086_reg[31]_i_1_n_3 ;
  wire \tmp_reg_2086_reg[31]_i_1_n_4 ;
  wire \tmp_reg_2086_reg[31]_i_1_n_5 ;
  wire \tmp_reg_2086_reg[3]_i_1_n_2 ;
  wire \tmp_reg_2086_reg[3]_i_1_n_3 ;
  wire \tmp_reg_2086_reg[3]_i_1_n_4 ;
  wire \tmp_reg_2086_reg[3]_i_1_n_5 ;
  wire \tmp_reg_2086_reg[7]_i_1_n_2 ;
  wire \tmp_reg_2086_reg[7]_i_1_n_3 ;
  wire \tmp_reg_2086_reg[7]_i_1_n_4 ;
  wire \tmp_reg_2086_reg[7]_i_1_n_5 ;
  wire [3:3]\NLW_a2_sum10_reg_1817_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum10_reg_1817_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum10_reg_1817_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum10_reg_1817_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum11_reg_1828_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum11_reg_1828_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum11_reg_1828_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum11_reg_1828_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum11_reg_1828_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum11_reg_1828_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum11_reg_1828_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum11_reg_1828_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum11_reg_1828_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum11_reg_1828_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum12_reg_1839_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum12_reg_1839_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum12_reg_1839_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum12_reg_1839_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum12_reg_1839_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum12_reg_1839_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum13_reg_1850_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum13_reg_1850_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum13_reg_1850_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum13_reg_1850_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum13_reg_1850_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum13_reg_1850_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum13_reg_1850_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum13_reg_1850_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum13_reg_1850_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum13_reg_1850_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum14_reg_1861_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum14_reg_1861_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum14_reg_1861_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum14_reg_1861_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum15_reg_1872_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum15_reg_1872_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum15_reg_1872_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum15_reg_1872_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum15_reg_1872_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum15_reg_1872_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum15_reg_1872_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum15_reg_1872_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum15_reg_1872_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum15_reg_1872_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum16_reg_1883_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum16_reg_1883_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum16_reg_1883_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum16_reg_1883_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum16_reg_1883_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum16_reg_1883_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum17_reg_1894_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum17_reg_1894_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum17_reg_1894_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum17_reg_1894_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum17_reg_1894_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum17_reg_1894_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum17_reg_1894_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum17_reg_1894_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum17_reg_1894_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum17_reg_1894_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum18_reg_1905_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum18_reg_1905_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum18_reg_1905_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum18_reg_1905_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum19_reg_1916_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum19_reg_1916_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum19_reg_1916_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum19_reg_1916_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum19_reg_1916_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum19_reg_1916_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum19_reg_1916_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum19_reg_1916_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum19_reg_1916_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum19_reg_1916_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum1_reg_1773_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum1_reg_1773_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum1_reg_1773_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum1_reg_1773_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum20_reg_1927_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum20_reg_1927_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum20_reg_1927_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum20_reg_1927_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum20_reg_1927_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum20_reg_1927_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum21_reg_1938_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum21_reg_1938_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum21_reg_1938_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum21_reg_1938_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum21_reg_1938_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum21_reg_1938_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum21_reg_1938_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum21_reg_1938_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum21_reg_1938_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum21_reg_1938_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum22_reg_1949_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum22_reg_1949_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum22_reg_1949_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum22_reg_1949_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum23_reg_1960_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum23_reg_1960_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum23_reg_1960_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum23_reg_1960_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum23_reg_1960_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum23_reg_1960_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum23_reg_1960_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum23_reg_1960_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum23_reg_1960_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum23_reg_1960_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum24_reg_1971_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum24_reg_1971_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum24_reg_1971_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum24_reg_1971_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum24_reg_1971_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum24_reg_1971_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum25_reg_1982_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum25_reg_1982_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum25_reg_1982_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum25_reg_1982_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum25_reg_1982_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum25_reg_1982_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum25_reg_1982_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum25_reg_1982_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum25_reg_1982_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum25_reg_1982_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum26_reg_1993_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum26_reg_1993_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum26_reg_1993_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum26_reg_1993_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum27_reg_2004_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum27_reg_2004_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum27_reg_2004_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum27_reg_2004_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum27_reg_2004_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum27_reg_2004_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum27_reg_2004_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum27_reg_2004_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum27_reg_2004_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum27_reg_2004_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum28_reg_2015_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum28_reg_2015_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum28_reg_2015_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum28_reg_2015_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum28_reg_2015_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum28_reg_2015_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum29_reg_2026_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum29_reg_2026_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum29_reg_2026_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum29_reg_2026_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum29_reg_2026_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum29_reg_2026_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum29_reg_2026_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum29_reg_2026_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum29_reg_2026_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum29_reg_2026_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum2_reg_1784_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum2_reg_1784_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum2_reg_1784_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum2_reg_1784_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum2_reg_1784_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum2_reg_1784_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum2_reg_1784_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum2_reg_1784_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum2_reg_1784_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum2_reg_1784_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum30_reg_2037_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum30_reg_2037_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum30_reg_2037_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum30_reg_2037_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum31_reg_2048_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum31_reg_2048_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum31_reg_2048_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum31_reg_2048_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum31_reg_2048_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum31_reg_2048_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum31_reg_2048_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum31_reg_2048_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum31_reg_2048_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum31_reg_2048_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum32_reg_2059_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum32_reg_2059_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum32_reg_2059_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum32_reg_2059_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum33_reg_2070_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum33_reg_2070_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum33_reg_2070_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum33_reg_2070_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum33_reg_2070_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum33_reg_2070_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum33_reg_2070_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum33_reg_2070_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum33_reg_2070_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum33_reg_2070_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum34_reg_2081_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum34_reg_2081_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum34_reg_2081_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum34_reg_2081_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum35_reg_2097_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum35_reg_2097_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum35_reg_2097_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum35_reg_2097_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum35_reg_2097_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum35_reg_2097_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum35_reg_2097_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum35_reg_2097_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum35_reg_2097_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum35_reg_2097_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum36_reg_2108_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum36_reg_2108_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum36_reg_2108_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum36_reg_2108_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum36_reg_2108_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum36_reg_2108_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum37_reg_2119_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum37_reg_2119_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum37_reg_2119_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum37_reg_2119_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum37_reg_2119_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum37_reg_2119_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum37_reg_2119_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum37_reg_2119_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum37_reg_2119_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum37_reg_2119_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum38_reg_2130_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum38_reg_2130_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum38_reg_2130_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum38_reg_2130_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum39_reg_2141_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum39_reg_2141_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum39_reg_2141_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum39_reg_2141_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum39_reg_2141_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum39_reg_2141_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum39_reg_2141_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum39_reg_2141_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum39_reg_2141_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum39_reg_2141_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum3_reg_1795_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum3_reg_1795_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum3_reg_1795_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum3_reg_1795_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum3_reg_1795_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum3_reg_1795_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum40_reg_2152_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum40_reg_2152_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum40_reg_2152_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum40_reg_2152_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum40_reg_2152_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum41_reg_2163_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum41_reg_2163_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum41_reg_2163_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum41_reg_2163_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum41_reg_2163_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum41_reg_2163_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum41_reg_2163_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum41_reg_2163_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum41_reg_2163_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum41_reg_2163_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum42_reg_2174_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum42_reg_2174_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum42_reg_2174_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum42_reg_2174_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum43_reg_2185_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum43_reg_2185_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum43_reg_2185_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum43_reg_2185_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum43_reg_2185_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum43_reg_2185_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum43_reg_2185_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum43_reg_2185_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum43_reg_2185_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum43_reg_2185_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum44_reg_2196_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum44_reg_2196_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum44_reg_2196_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum44_reg_2196_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum44_reg_2196_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum45_reg_2207_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum45_reg_2207_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum45_reg_2207_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum45_reg_2207_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum45_reg_2207_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum45_reg_2207_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum45_reg_2207_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum45_reg_2207_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum45_reg_2207_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum45_reg_2207_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum46_reg_2218_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum46_reg_2218_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum46_reg_2218_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum46_reg_2218_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum47_reg_2229_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum47_reg_2229_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum47_reg_2229_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum47_reg_2229_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum48_reg_2234_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum48_reg_2234_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum48_reg_2234_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum48_reg_2234_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum49_reg_2239_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum49_reg_2239_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum4_reg_1806_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum4_reg_1806_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum4_reg_1806_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum4_reg_1806_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum4_reg_1806_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum4_reg_1806_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum4_reg_1806_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum4_reg_1806_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum4_reg_1806_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum4_reg_1806_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum5_reg_1718_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum5_reg_1718_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum6_reg_1729_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum6_reg_1729_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum6_reg_1729_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum6_reg_1729_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum7_reg_1740_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum7_reg_1740_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum7_reg_1740_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum7_reg_1740_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum7_reg_1740_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum7_reg_1740_reg[3]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a2_sum7_reg_1740_reg[3]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum7_reg_1740_reg[3]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum7_reg_1740_reg[3]_i_2_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum7_reg_1740_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum8_reg_1751_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum8_reg_1751_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum8_reg_1751_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum8_reg_1751_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum8_reg_1751_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum8_reg_1751_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum9_reg_1762_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a2_sum9_reg_1762_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum9_reg_1762_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum9_reg_1762_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum9_reg_1762_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum9_reg_1762_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_a2_sum_reg_1701_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_a2_sum_reg_1701_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_a2_sum_reg_1701_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_1_48_reg_1706_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_1_48_reg_1706_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_i_1_48_reg_1706_reg[1]_i_1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_i_1_48_reg_1706_reg[1]_i_1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_i_1_48_reg_1706_reg[1]_i_1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_i_1_48_reg_1706_reg[1]_i_1_CARRY4_S_UNCONNECTED ;
  wire [3:3]\NLW_i_1_49_reg_2244_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_273_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_277_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_305_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_309_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_325_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_reg_207_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_reg_2086_reg[31]_i_1_CO_UNCONNECTED ;

  assign m_axi_A_BUS_ARADDR[31:2] = \^m_axi_A_BUS_ARADDR [31:2];
  assign m_axi_A_BUS_ARADDR[1] = \<const0> ;
  assign m_axi_A_BUS_ARADDR[0] = \<const0> ;
  assign m_axi_A_BUS_ARBURST[1] = \<const0> ;
  assign m_axi_A_BUS_ARBURST[0] = \<const1> ;
  assign m_axi_A_BUS_ARCACHE[3] = \<const0> ;
  assign m_axi_A_BUS_ARCACHE[2] = \<const0> ;
  assign m_axi_A_BUS_ARCACHE[1] = \<const1> ;
  assign m_axi_A_BUS_ARCACHE[0] = \<const1> ;
  assign m_axi_A_BUS_ARID[0] = \<const0> ;
  assign m_axi_A_BUS_ARLEN[7] = \<const0> ;
  assign m_axi_A_BUS_ARLEN[6] = \<const0> ;
  assign m_axi_A_BUS_ARLEN[5] = \<const0> ;
  assign m_axi_A_BUS_ARLEN[4] = \<const0> ;
  assign m_axi_A_BUS_ARLEN[3:0] = \^m_axi_A_BUS_ARLEN [3:0];
  assign m_axi_A_BUS_ARLOCK[1] = \<const0> ;
  assign m_axi_A_BUS_ARLOCK[0] = \<const0> ;
  assign m_axi_A_BUS_ARPROT[2] = \<const0> ;
  assign m_axi_A_BUS_ARPROT[1] = \<const0> ;
  assign m_axi_A_BUS_ARPROT[0] = \<const0> ;
  assign m_axi_A_BUS_ARQOS[3] = \<const0> ;
  assign m_axi_A_BUS_ARQOS[2] = \<const0> ;
  assign m_axi_A_BUS_ARQOS[1] = \<const0> ;
  assign m_axi_A_BUS_ARQOS[0] = \<const0> ;
  assign m_axi_A_BUS_ARREGION[3] = \<const0> ;
  assign m_axi_A_BUS_ARREGION[2] = \<const0> ;
  assign m_axi_A_BUS_ARREGION[1] = \<const0> ;
  assign m_axi_A_BUS_ARREGION[0] = \<const0> ;
  assign m_axi_A_BUS_ARSIZE[2] = \<const0> ;
  assign m_axi_A_BUS_ARSIZE[1] = \<const1> ;
  assign m_axi_A_BUS_ARSIZE[0] = \<const0> ;
  assign m_axi_A_BUS_ARUSER[0] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[31] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[30] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[29] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[28] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[27] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[26] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[25] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[24] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[23] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[22] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[21] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[20] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[19] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[18] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[17] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[16] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[15] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[14] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[13] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[12] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[11] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[10] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[9] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[8] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[7] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[6] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[5] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[4] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[3] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[2] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[1] = \<const0> ;
  assign m_axi_A_BUS_AWADDR[0] = \<const0> ;
  assign m_axi_A_BUS_AWBURST[1] = \<const0> ;
  assign m_axi_A_BUS_AWBURST[0] = \<const1> ;
  assign m_axi_A_BUS_AWCACHE[3] = \<const0> ;
  assign m_axi_A_BUS_AWCACHE[2] = \<const0> ;
  assign m_axi_A_BUS_AWCACHE[1] = \<const1> ;
  assign m_axi_A_BUS_AWCACHE[0] = \<const1> ;
  assign m_axi_A_BUS_AWID[0] = \<const0> ;
  assign m_axi_A_BUS_AWLEN[7] = \<const0> ;
  assign m_axi_A_BUS_AWLEN[6] = \<const0> ;
  assign m_axi_A_BUS_AWLEN[5] = \<const0> ;
  assign m_axi_A_BUS_AWLEN[4] = \<const0> ;
  assign m_axi_A_BUS_AWLEN[3] = \<const0> ;
  assign m_axi_A_BUS_AWLEN[2] = \<const0> ;
  assign m_axi_A_BUS_AWLEN[1] = \<const0> ;
  assign m_axi_A_BUS_AWLEN[0] = \<const0> ;
  assign m_axi_A_BUS_AWLOCK[1] = \<const0> ;
  assign m_axi_A_BUS_AWLOCK[0] = \<const0> ;
  assign m_axi_A_BUS_AWPROT[2] = \<const0> ;
  assign m_axi_A_BUS_AWPROT[1] = \<const0> ;
  assign m_axi_A_BUS_AWPROT[0] = \<const0> ;
  assign m_axi_A_BUS_AWQOS[3] = \<const0> ;
  assign m_axi_A_BUS_AWQOS[2] = \<const0> ;
  assign m_axi_A_BUS_AWQOS[1] = \<const0> ;
  assign m_axi_A_BUS_AWQOS[0] = \<const0> ;
  assign m_axi_A_BUS_AWREGION[3] = \<const0> ;
  assign m_axi_A_BUS_AWREGION[2] = \<const0> ;
  assign m_axi_A_BUS_AWREGION[1] = \<const0> ;
  assign m_axi_A_BUS_AWREGION[0] = \<const0> ;
  assign m_axi_A_BUS_AWSIZE[2] = \<const0> ;
  assign m_axi_A_BUS_AWSIZE[1] = \<const1> ;
  assign m_axi_A_BUS_AWSIZE[0] = \<const0> ;
  assign m_axi_A_BUS_AWUSER[0] = \<const0> ;
  assign m_axi_A_BUS_AWVALID = \<const0> ;
  assign m_axi_A_BUS_BREADY = \<const1> ;
  assign m_axi_A_BUS_WDATA[31] = \<const0> ;
  assign m_axi_A_BUS_WDATA[30] = \<const0> ;
  assign m_axi_A_BUS_WDATA[29] = \<const0> ;
  assign m_axi_A_BUS_WDATA[28] = \<const0> ;
  assign m_axi_A_BUS_WDATA[27] = \<const0> ;
  assign m_axi_A_BUS_WDATA[26] = \<const0> ;
  assign m_axi_A_BUS_WDATA[25] = \<const0> ;
  assign m_axi_A_BUS_WDATA[24] = \<const0> ;
  assign m_axi_A_BUS_WDATA[23] = \<const0> ;
  assign m_axi_A_BUS_WDATA[22] = \<const0> ;
  assign m_axi_A_BUS_WDATA[21] = \<const0> ;
  assign m_axi_A_BUS_WDATA[20] = \<const0> ;
  assign m_axi_A_BUS_WDATA[19] = \<const0> ;
  assign m_axi_A_BUS_WDATA[18] = \<const0> ;
  assign m_axi_A_BUS_WDATA[17] = \<const0> ;
  assign m_axi_A_BUS_WDATA[16] = \<const0> ;
  assign m_axi_A_BUS_WDATA[15] = \<const0> ;
  assign m_axi_A_BUS_WDATA[14] = \<const0> ;
  assign m_axi_A_BUS_WDATA[13] = \<const0> ;
  assign m_axi_A_BUS_WDATA[12] = \<const0> ;
  assign m_axi_A_BUS_WDATA[11] = \<const0> ;
  assign m_axi_A_BUS_WDATA[10] = \<const0> ;
  assign m_axi_A_BUS_WDATA[9] = \<const0> ;
  assign m_axi_A_BUS_WDATA[8] = \<const0> ;
  assign m_axi_A_BUS_WDATA[7] = \<const0> ;
  assign m_axi_A_BUS_WDATA[6] = \<const0> ;
  assign m_axi_A_BUS_WDATA[5] = \<const0> ;
  assign m_axi_A_BUS_WDATA[4] = \<const0> ;
  assign m_axi_A_BUS_WDATA[3] = \<const0> ;
  assign m_axi_A_BUS_WDATA[2] = \<const0> ;
  assign m_axi_A_BUS_WDATA[1] = \<const0> ;
  assign m_axi_A_BUS_WDATA[0] = \<const0> ;
  assign m_axi_A_BUS_WID[0] = \<const0> ;
  assign m_axi_A_BUS_WLAST = \<const0> ;
  assign m_axi_A_BUS_WSTRB[3] = \<const0> ;
  assign m_axi_A_BUS_WSTRB[2] = \<const0> ;
  assign m_axi_A_BUS_WSTRB[1] = \<const0> ;
  assign m_axi_A_BUS_WSTRB[0] = \<const0> ;
  assign m_axi_A_BUS_WUSER[0] = \<const0> ;
  assign m_axi_A_BUS_WVALID = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[31] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[30] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[29] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[28] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[27] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[26] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[25] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[24] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[23] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[22] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[21] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[20] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[19] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[18] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[17] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[16] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[15] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[14] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[13] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[12] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[11] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[10] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[9] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[8] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[7] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[6] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[5] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[4] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[3] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[2] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[1] = \<const0> ;
  assign m_axi_LOG_BUS_ARADDR[0] = \<const0> ;
  assign m_axi_LOG_BUS_ARBURST[1] = \<const0> ;
  assign m_axi_LOG_BUS_ARBURST[0] = \<const1> ;
  assign m_axi_LOG_BUS_ARCACHE[3] = \<const0> ;
  assign m_axi_LOG_BUS_ARCACHE[2] = \<const0> ;
  assign m_axi_LOG_BUS_ARCACHE[1] = \<const1> ;
  assign m_axi_LOG_BUS_ARCACHE[0] = \<const1> ;
  assign m_axi_LOG_BUS_ARID[0] = \<const0> ;
  assign m_axi_LOG_BUS_ARLEN[7] = \<const0> ;
  assign m_axi_LOG_BUS_ARLEN[6] = \<const0> ;
  assign m_axi_LOG_BUS_ARLEN[5] = \<const0> ;
  assign m_axi_LOG_BUS_ARLEN[4] = \<const0> ;
  assign m_axi_LOG_BUS_ARLEN[3] = \<const0> ;
  assign m_axi_LOG_BUS_ARLEN[2] = \<const0> ;
  assign m_axi_LOG_BUS_ARLEN[1] = \<const0> ;
  assign m_axi_LOG_BUS_ARLEN[0] = \<const0> ;
  assign m_axi_LOG_BUS_ARLOCK[1] = \<const0> ;
  assign m_axi_LOG_BUS_ARLOCK[0] = \<const0> ;
  assign m_axi_LOG_BUS_ARPROT[2] = \<const0> ;
  assign m_axi_LOG_BUS_ARPROT[1] = \<const0> ;
  assign m_axi_LOG_BUS_ARPROT[0] = \<const0> ;
  assign m_axi_LOG_BUS_ARQOS[3] = \<const0> ;
  assign m_axi_LOG_BUS_ARQOS[2] = \<const0> ;
  assign m_axi_LOG_BUS_ARQOS[1] = \<const0> ;
  assign m_axi_LOG_BUS_ARQOS[0] = \<const0> ;
  assign m_axi_LOG_BUS_ARREGION[3] = \<const0> ;
  assign m_axi_LOG_BUS_ARREGION[2] = \<const0> ;
  assign m_axi_LOG_BUS_ARREGION[1] = \<const0> ;
  assign m_axi_LOG_BUS_ARREGION[0] = \<const0> ;
  assign m_axi_LOG_BUS_ARSIZE[2] = \<const0> ;
  assign m_axi_LOG_BUS_ARSIZE[1] = \<const1> ;
  assign m_axi_LOG_BUS_ARSIZE[0] = \<const0> ;
  assign m_axi_LOG_BUS_ARUSER[0] = \<const0> ;
  assign m_axi_LOG_BUS_ARVALID = \<const0> ;
  assign m_axi_LOG_BUS_AWADDR[31:2] = \^m_axi_LOG_BUS_AWADDR [31:2];
  assign m_axi_LOG_BUS_AWADDR[1] = \<const0> ;
  assign m_axi_LOG_BUS_AWADDR[0] = \<const0> ;
  assign m_axi_LOG_BUS_AWBURST[1] = \<const0> ;
  assign m_axi_LOG_BUS_AWBURST[0] = \<const1> ;
  assign m_axi_LOG_BUS_AWCACHE[3] = \<const0> ;
  assign m_axi_LOG_BUS_AWCACHE[2] = \<const0> ;
  assign m_axi_LOG_BUS_AWCACHE[1] = \<const1> ;
  assign m_axi_LOG_BUS_AWCACHE[0] = \<const1> ;
  assign m_axi_LOG_BUS_AWID[0] = \<const0> ;
  assign m_axi_LOG_BUS_AWLEN[7] = \<const0> ;
  assign m_axi_LOG_BUS_AWLEN[6] = \<const0> ;
  assign m_axi_LOG_BUS_AWLEN[5] = \<const0> ;
  assign m_axi_LOG_BUS_AWLEN[4] = \<const0> ;
  assign m_axi_LOG_BUS_AWLEN[3:0] = \^m_axi_LOG_BUS_AWLEN [3:0];
  assign m_axi_LOG_BUS_AWLOCK[1] = \<const0> ;
  assign m_axi_LOG_BUS_AWLOCK[0] = \<const0> ;
  assign m_axi_LOG_BUS_AWPROT[2] = \<const0> ;
  assign m_axi_LOG_BUS_AWPROT[1] = \<const0> ;
  assign m_axi_LOG_BUS_AWPROT[0] = \<const0> ;
  assign m_axi_LOG_BUS_AWQOS[3] = \<const0> ;
  assign m_axi_LOG_BUS_AWQOS[2] = \<const0> ;
  assign m_axi_LOG_BUS_AWQOS[1] = \<const0> ;
  assign m_axi_LOG_BUS_AWQOS[0] = \<const0> ;
  assign m_axi_LOG_BUS_AWREGION[3] = \<const0> ;
  assign m_axi_LOG_BUS_AWREGION[2] = \<const0> ;
  assign m_axi_LOG_BUS_AWREGION[1] = \<const0> ;
  assign m_axi_LOG_BUS_AWREGION[0] = \<const0> ;
  assign m_axi_LOG_BUS_AWSIZE[2] = \<const0> ;
  assign m_axi_LOG_BUS_AWSIZE[1] = \<const1> ;
  assign m_axi_LOG_BUS_AWSIZE[0] = \<const0> ;
  assign m_axi_LOG_BUS_AWUSER[0] = \<const0> ;
  assign m_axi_LOG_BUS_WID[0] = \<const0> ;
  assign m_axi_LOG_BUS_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \LOG_BUS_addr_reg_1639_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[2]),
        .Q(LOG_BUS_addr_reg_1639[0]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[12]),
        .Q(LOG_BUS_addr_reg_1639[10]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[13]),
        .Q(LOG_BUS_addr_reg_1639[11]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[14]),
        .Q(LOG_BUS_addr_reg_1639[12]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[15]),
        .Q(LOG_BUS_addr_reg_1639[13]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[16]),
        .Q(LOG_BUS_addr_reg_1639[14]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[17]),
        .Q(LOG_BUS_addr_reg_1639[15]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[18]),
        .Q(LOG_BUS_addr_reg_1639[16]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[19]),
        .Q(LOG_BUS_addr_reg_1639[17]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[20]),
        .Q(LOG_BUS_addr_reg_1639[18]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[21]),
        .Q(LOG_BUS_addr_reg_1639[19]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[3]),
        .Q(LOG_BUS_addr_reg_1639[1]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[22]),
        .Q(LOG_BUS_addr_reg_1639[20]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[23]),
        .Q(LOG_BUS_addr_reg_1639[21]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[24]),
        .Q(LOG_BUS_addr_reg_1639[22]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[25]),
        .Q(LOG_BUS_addr_reg_1639[23]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[26]),
        .Q(LOG_BUS_addr_reg_1639[24]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[27]),
        .Q(LOG_BUS_addr_reg_1639[25]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[28]),
        .Q(LOG_BUS_addr_reg_1639[26]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[29]),
        .Q(LOG_BUS_addr_reg_1639[27]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[30]),
        .Q(LOG_BUS_addr_reg_1639[28]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[31]),
        .Q(LOG_BUS_addr_reg_1639[29]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[4]),
        .Q(LOG_BUS_addr_reg_1639[2]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[5]),
        .Q(LOG_BUS_addr_reg_1639[3]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[6]),
        .Q(LOG_BUS_addr_reg_1639[4]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[7]),
        .Q(LOG_BUS_addr_reg_1639[5]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[8]),
        .Q(LOG_BUS_addr_reg_1639[6]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[9]),
        .Q(LOG_BUS_addr_reg_1639[7]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[10]),
        .Q(LOG_BUS_addr_reg_1639[8]),
        .R(1'b0));
  FDRE \LOG_BUS_addr_reg_1639_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(log[11]),
        .Q(LOG_BUS_addr_reg_1639[9]),
        .R(1'b0));
  VCC VCC
       (.P(\<const1> ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum10_reg_1817[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[11]_i_3 
       (.I0(i_1_9_cast_cast_fu_635_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum10_reg_1817[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[11]_i_4 
       (.I0(i_1_9_cast_cast_fu_635_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum10_reg_1817[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[11]_i_5 
       (.I0(i_1_9_cast_cast_fu_635_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum10_reg_1817[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[11]_i_6 
       (.I0(i_1_9_cast_cast_fu_635_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum10_reg_1817[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum10_reg_1817[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum10_reg_1817[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum10_reg_1817[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum10_reg_1817[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[15]_i_3 
       (.I0(i_1_9_cast_cast_fu_635_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum10_reg_1817[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[15]_i_4 
       (.I0(i_1_9_cast_cast_fu_635_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum10_reg_1817[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[15]_i_5 
       (.I0(i_1_9_cast_cast_fu_635_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum10_reg_1817[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[15]_i_6 
       (.I0(i_1_9_cast_cast_fu_635_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum10_reg_1817[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[15]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum10_reg_1817[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum10_reg_1817[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum10_reg_1817[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum10_reg_1817[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum10_reg_1817[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum10_reg_1817[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum10_reg_1817[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum10_reg_1817[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum10_reg_1817[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum10_reg_1817[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum10_reg_1817[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum10_reg_1817[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum10_reg_1817[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum10_reg_1817[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum10_reg_1817[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum10_reg_1817[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum10_reg_1817[29]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[3]_i_10 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum10_reg_1817[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[3]_i_3 
       (.I0(i_1_9_cast_cast_fu_635_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum10_reg_1817[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[3]_i_4 
       (.I0(i_1_9_cast_cast_fu_635_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum10_reg_1817[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[3]_i_5 
       (.I0(i_1_9_cast_cast_fu_635_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum10_reg_1817[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[3]_i_6 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum10_reg_1817[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum10_reg_1817[3]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum10_reg_1817[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[3]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum10_reg_1817[3]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum10_reg_1817[3]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum10_reg_1817[3]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum10_reg_1817[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[7]_i_3 
       (.I0(i_1_9_cast_cast_fu_635_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum10_reg_1817[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[7]_i_4 
       (.I0(i_1_9_cast_cast_fu_635_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum10_reg_1817[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[7]_i_5 
       (.I0(i_1_9_cast_cast_fu_635_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum10_reg_1817[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum10_reg_1817[7]_i_6 
       (.I0(i_1_9_cast_cast_fu_635_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum10_reg_1817[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum10_reg_1817[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum10_reg_1817[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum10_reg_1817[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum10_reg_1817[7]_i_9_n_2 ));
  FDRE \a2_sum10_reg_1817_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[0]),
        .Q(a2_sum10_reg_1817[0]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[10]),
        .Q(a2_sum10_reg_1817[10]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[11]),
        .Q(a2_sum10_reg_1817[11]),
        .R(1'b0));
  CARRY4 \a2_sum10_reg_1817_reg[11]_i_1 
       (.CI(\a2_sum10_reg_1817_reg[7]_i_1_n_2 ),
        .CO({\a2_sum10_reg_1817_reg[11]_i_1_n_2 ,\a2_sum10_reg_1817_reg[11]_i_1_n_3 ,\a2_sum10_reg_1817_reg[11]_i_1_n_4 ,\a2_sum10_reg_1817_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_9_cast_cast_fu_635_p1[11:8]),
        .O(a2_sum10_fu_639_p2[11:8]),
        .S({\a2_sum10_reg_1817[11]_i_3_n_2 ,\a2_sum10_reg_1817[11]_i_4_n_2 ,\a2_sum10_reg_1817[11]_i_5_n_2 ,\a2_sum10_reg_1817[11]_i_6_n_2 }));
  CARRY4 \a2_sum10_reg_1817_reg[11]_i_2 
       (.CI(\a2_sum10_reg_1817_reg[7]_i_2_n_2 ),
        .CO({\a2_sum10_reg_1817_reg[11]_i_2_n_2 ,\a2_sum10_reg_1817_reg[11]_i_2_n_3 ,\a2_sum10_reg_1817_reg[11]_i_2_n_4 ,\a2_sum10_reg_1817_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_9_cast_cast_fu_635_p1[11:8]),
        .S({\a2_sum10_reg_1817[11]_i_7_n_2 ,\a2_sum10_reg_1817[11]_i_8_n_2 ,\a2_sum10_reg_1817[11]_i_9_n_2 ,\a2_sum10_reg_1817[11]_i_10_n_2 }));
  FDRE \a2_sum10_reg_1817_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[12]),
        .Q(a2_sum10_reg_1817[12]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[13]),
        .Q(a2_sum10_reg_1817[13]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[14]),
        .Q(a2_sum10_reg_1817[14]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[15]),
        .Q(a2_sum10_reg_1817[15]),
        .R(1'b0));
  CARRY4 \a2_sum10_reg_1817_reg[15]_i_1 
       (.CI(\a2_sum10_reg_1817_reg[11]_i_1_n_2 ),
        .CO({\a2_sum10_reg_1817_reg[15]_i_1_n_2 ,\a2_sum10_reg_1817_reg[15]_i_1_n_3 ,\a2_sum10_reg_1817_reg[15]_i_1_n_4 ,\a2_sum10_reg_1817_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_9_cast_cast_fu_635_p1[15:12]),
        .O(a2_sum10_fu_639_p2[15:12]),
        .S({\a2_sum10_reg_1817[15]_i_3_n_2 ,\a2_sum10_reg_1817[15]_i_4_n_2 ,\a2_sum10_reg_1817[15]_i_5_n_2 ,\a2_sum10_reg_1817[15]_i_6_n_2 }));
  CARRY4 \a2_sum10_reg_1817_reg[15]_i_2 
       (.CI(\a2_sum10_reg_1817_reg[11]_i_2_n_2 ),
        .CO({\NLW_a2_sum10_reg_1817_reg[15]_i_2_CO_UNCONNECTED [3],\a2_sum10_reg_1817_reg[15]_i_2_n_3 ,\a2_sum10_reg_1817_reg[15]_i_2_n_4 ,\a2_sum10_reg_1817_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_9_cast_cast_fu_635_p1[15:12]),
        .S({\a2_sum10_reg_1817[15]_i_7_n_2 ,\a2_sum10_reg_1817[15]_i_8_n_2 ,\a2_sum10_reg_1817[15]_i_9_n_2 ,\a2_sum10_reg_1817[15]_i_10_n_2 }));
  FDRE \a2_sum10_reg_1817_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[16]),
        .Q(a2_sum10_reg_1817[16]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[17]),
        .Q(a2_sum10_reg_1817[17]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[18]),
        .Q(a2_sum10_reg_1817[18]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[19]),
        .Q(a2_sum10_reg_1817[19]),
        .R(1'b0));
  CARRY4 \a2_sum10_reg_1817_reg[19]_i_1 
       (.CI(\a2_sum10_reg_1817_reg[15]_i_1_n_2 ),
        .CO({\a2_sum10_reg_1817_reg[19]_i_1_n_2 ,\a2_sum10_reg_1817_reg[19]_i_1_n_3 ,\a2_sum10_reg_1817_reg[19]_i_1_n_4 ,\a2_sum10_reg_1817_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum10_fu_639_p2[19:16]),
        .S({\a2_sum10_reg_1817[19]_i_2_n_2 ,\a2_sum10_reg_1817[19]_i_3_n_2 ,\a2_sum10_reg_1817[19]_i_4_n_2 ,\a2_sum10_reg_1817[19]_i_5_n_2 }));
  FDRE \a2_sum10_reg_1817_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[1]),
        .Q(a2_sum10_reg_1817[1]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[20]),
        .Q(a2_sum10_reg_1817[20]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[21]),
        .Q(a2_sum10_reg_1817[21]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[22]),
        .Q(a2_sum10_reg_1817[22]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[23]),
        .Q(a2_sum10_reg_1817[23]),
        .R(1'b0));
  CARRY4 \a2_sum10_reg_1817_reg[23]_i_1 
       (.CI(\a2_sum10_reg_1817_reg[19]_i_1_n_2 ),
        .CO({\a2_sum10_reg_1817_reg[23]_i_1_n_2 ,\a2_sum10_reg_1817_reg[23]_i_1_n_3 ,\a2_sum10_reg_1817_reg[23]_i_1_n_4 ,\a2_sum10_reg_1817_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum10_fu_639_p2[23:20]),
        .S({\a2_sum10_reg_1817[23]_i_2_n_2 ,\a2_sum10_reg_1817[23]_i_3_n_2 ,\a2_sum10_reg_1817[23]_i_4_n_2 ,\a2_sum10_reg_1817[23]_i_5_n_2 }));
  FDRE \a2_sum10_reg_1817_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[24]),
        .Q(a2_sum10_reg_1817[24]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[25]),
        .Q(a2_sum10_reg_1817[25]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[26]),
        .Q(a2_sum10_reg_1817[26]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[27]),
        .Q(a2_sum10_reg_1817[27]),
        .R(1'b0));
  CARRY4 \a2_sum10_reg_1817_reg[27]_i_1 
       (.CI(\a2_sum10_reg_1817_reg[23]_i_1_n_2 ),
        .CO({\a2_sum10_reg_1817_reg[27]_i_1_n_2 ,\a2_sum10_reg_1817_reg[27]_i_1_n_3 ,\a2_sum10_reg_1817_reg[27]_i_1_n_4 ,\a2_sum10_reg_1817_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum10_fu_639_p2[27:24]),
        .S({\a2_sum10_reg_1817[27]_i_2_n_2 ,\a2_sum10_reg_1817[27]_i_3_n_2 ,\a2_sum10_reg_1817[27]_i_4_n_2 ,\a2_sum10_reg_1817[27]_i_5_n_2 }));
  FDRE \a2_sum10_reg_1817_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[28]),
        .Q(a2_sum10_reg_1817[28]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[29]),
        .Q(a2_sum10_reg_1817[29]),
        .R(1'b0));
  CARRY4 \a2_sum10_reg_1817_reg[29]_i_2 
       (.CI(\a2_sum10_reg_1817_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum10_reg_1817_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum10_reg_1817_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum10_reg_1817_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum10_fu_639_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum10_reg_1817[29]_i_3_n_2 ,\a2_sum10_reg_1817[29]_i_4_n_2 }));
  FDRE \a2_sum10_reg_1817_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[2]),
        .Q(a2_sum10_reg_1817[2]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[3]),
        .Q(a2_sum10_reg_1817[3]),
        .R(1'b0));
  CARRY4 \a2_sum10_reg_1817_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum10_reg_1817_reg[3]_i_1_n_2 ,\a2_sum10_reg_1817_reg[3]_i_1_n_3 ,\a2_sum10_reg_1817_reg[3]_i_1_n_4 ,\a2_sum10_reg_1817_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_9_cast_cast_fu_635_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O(a2_sum10_fu_639_p2[3:0]),
        .S({\a2_sum10_reg_1817[3]_i_3_n_2 ,\a2_sum10_reg_1817[3]_i_4_n_2 ,\a2_sum10_reg_1817[3]_i_5_n_2 ,\a2_sum10_reg_1817[3]_i_6_n_2 }));
  CARRY4 \a2_sum10_reg_1817_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum10_reg_1817_reg[3]_i_2_n_2 ,\a2_sum10_reg_1817_reg[3]_i_2_n_3 ,\a2_sum10_reg_1817_reg[3]_i_2_n_4 ,\a2_sum10_reg_1817_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_cast_cast_fu_406_p1[3],1'b0,i_1_cast_cast_fu_406_p1[1],1'b0}),
        .O({i_1_9_cast_cast_fu_635_p1[3:1],\NLW_a2_sum10_reg_1817_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum10_reg_1817[3]_i_7_n_2 ,\a2_sum10_reg_1817[3]_i_8_n_2 ,\a2_sum10_reg_1817[3]_i_9_n_2 ,\a2_sum10_reg_1817[3]_i_10_n_2 }));
  FDRE \a2_sum10_reg_1817_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[4]),
        .Q(a2_sum10_reg_1817[4]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[5]),
        .Q(a2_sum10_reg_1817[5]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[6]),
        .Q(a2_sum10_reg_1817[6]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[7]),
        .Q(a2_sum10_reg_1817[7]),
        .R(1'b0));
  CARRY4 \a2_sum10_reg_1817_reg[7]_i_1 
       (.CI(\a2_sum10_reg_1817_reg[3]_i_1_n_2 ),
        .CO({\a2_sum10_reg_1817_reg[7]_i_1_n_2 ,\a2_sum10_reg_1817_reg[7]_i_1_n_3 ,\a2_sum10_reg_1817_reg[7]_i_1_n_4 ,\a2_sum10_reg_1817_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_9_cast_cast_fu_635_p1[7:4]),
        .O(a2_sum10_fu_639_p2[7:4]),
        .S({\a2_sum10_reg_1817[7]_i_3_n_2 ,\a2_sum10_reg_1817[7]_i_4_n_2 ,\a2_sum10_reg_1817[7]_i_5_n_2 ,\a2_sum10_reg_1817[7]_i_6_n_2 }));
  CARRY4 \a2_sum10_reg_1817_reg[7]_i_2 
       (.CI(\a2_sum10_reg_1817_reg[3]_i_2_n_2 ),
        .CO({\a2_sum10_reg_1817_reg[7]_i_2_n_2 ,\a2_sum10_reg_1817_reg[7]_i_2_n_3 ,\a2_sum10_reg_1817_reg[7]_i_2_n_4 ,\a2_sum10_reg_1817_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_9_cast_cast_fu_635_p1[7:4]),
        .S({\a2_sum10_reg_1817[7]_i_7_n_2 ,\a2_sum10_reg_1817[7]_i_8_n_2 ,\a2_sum10_reg_1817[7]_i_9_n_2 ,\a2_sum10_reg_1817[7]_i_10_n_2 }));
  FDRE \a2_sum10_reg_1817_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[8]),
        .Q(a2_sum10_reg_1817[8]),
        .R(1'b0));
  FDRE \a2_sum10_reg_1817_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_71),
        .D(a2_sum10_fu_639_p2[9]),
        .Q(a2_sum10_reg_1817[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum11_reg_1828[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[11]_i_3 
       (.I0(i_1_10_cast_cast_fu_660_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum11_reg_1828[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[11]_i_4 
       (.I0(i_1_10_cast_cast_fu_660_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum11_reg_1828[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[11]_i_5 
       (.I0(i_1_10_cast_cast_fu_660_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum11_reg_1828[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[11]_i_6 
       (.I0(i_1_10_cast_cast_fu_660_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum11_reg_1828[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum11_reg_1828[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum11_reg_1828[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum11_reg_1828[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum11_reg_1828[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum11_reg_1828[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum11_reg_1828[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum11_reg_1828[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum11_reg_1828[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[15]_i_4 
       (.I0(i_1_10_cast_cast_fu_660_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum11_reg_1828[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[15]_i_5 
       (.I0(i_1_10_cast_cast_fu_660_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum11_reg_1828[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[15]_i_6 
       (.I0(i_1_10_cast_cast_fu_660_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum11_reg_1828[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[15]_i_7 
       (.I0(i_1_10_cast_cast_fu_660_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum11_reg_1828[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum11_reg_1828[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum11_reg_1828[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum11_reg_1828[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum11_reg_1828[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum11_reg_1828[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum11_reg_1828[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum11_reg_1828[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum11_reg_1828[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum11_reg_1828[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum11_reg_1828[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum11_reg_1828[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum11_reg_1828[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum11_reg_1828[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum11_reg_1828[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum11_reg_1828[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum11_reg_1828[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[3]_i_3 
       (.I0(i_1_10_cast_cast_fu_660_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum11_reg_1828[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[3]_i_4 
       (.I0(i_1_10_cast_cast_fu_660_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum11_reg_1828[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[3]_i_5 
       (.I0(i_1_10_cast_cast_fu_660_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum11_reg_1828[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum11_reg_1828[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum11_reg_1828[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum11_reg_1828[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum11_reg_1828[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[7]_i_3 
       (.I0(i_1_10_cast_cast_fu_660_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum11_reg_1828[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[7]_i_4 
       (.I0(i_1_10_cast_cast_fu_660_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum11_reg_1828[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[7]_i_5 
       (.I0(i_1_10_cast_cast_fu_660_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum11_reg_1828[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum11_reg_1828[7]_i_6 
       (.I0(i_1_10_cast_cast_fu_660_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum11_reg_1828[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum11_reg_1828[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum11_reg_1828[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum11_reg_1828[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum11_reg_1828[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum11_reg_1828[7]_i_9_n_2 ));
  FDRE \a2_sum11_reg_1828_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum11_reg_1828[0]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[10]),
        .Q(a2_sum11_reg_1828[10]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[11]),
        .Q(a2_sum11_reg_1828[11]),
        .R(1'b0));
  CARRY4 \a2_sum11_reg_1828_reg[11]_i_1 
       (.CI(\a2_sum11_reg_1828_reg[7]_i_1_n_2 ),
        .CO({\a2_sum11_reg_1828_reg[11]_i_1_n_2 ,\a2_sum11_reg_1828_reg[11]_i_1_n_3 ,\a2_sum11_reg_1828_reg[11]_i_1_n_4 ,\a2_sum11_reg_1828_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_10_cast_cast_fu_660_p1[11:8]),
        .O(a2_sum11_fu_664_p2[11:8]),
        .S({\a2_sum11_reg_1828[11]_i_3_n_2 ,\a2_sum11_reg_1828[11]_i_4_n_2 ,\a2_sum11_reg_1828[11]_i_5_n_2 ,\a2_sum11_reg_1828[11]_i_6_n_2 }));
  CARRY4 \a2_sum11_reg_1828_reg[11]_i_2 
       (.CI(\a2_sum11_reg_1828_reg[7]_i_2_n_2 ),
        .CO({\a2_sum11_reg_1828_reg[11]_i_2_n_2 ,\a2_sum11_reg_1828_reg[11]_i_2_n_3 ,\a2_sum11_reg_1828_reg[11]_i_2_n_4 ,\a2_sum11_reg_1828_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_10_cast_cast_fu_660_p1[8:5]),
        .S({\a2_sum11_reg_1828[11]_i_7_n_2 ,\a2_sum11_reg_1828[11]_i_8_n_2 ,\a2_sum11_reg_1828[11]_i_9_n_2 ,\a2_sum11_reg_1828[11]_i_10_n_2 }));
  FDRE \a2_sum11_reg_1828_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[12]),
        .Q(a2_sum11_reg_1828[12]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[13]),
        .Q(a2_sum11_reg_1828[13]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[14]),
        .Q(a2_sum11_reg_1828[14]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[15]),
        .Q(a2_sum11_reg_1828[15]),
        .R(1'b0));
  CARRY4 \a2_sum11_reg_1828_reg[15]_i_1 
       (.CI(\a2_sum11_reg_1828_reg[11]_i_1_n_2 ),
        .CO({\a2_sum11_reg_1828_reg[15]_i_1_n_2 ,\a2_sum11_reg_1828_reg[15]_i_1_n_3 ,\a2_sum11_reg_1828_reg[15]_i_1_n_4 ,\a2_sum11_reg_1828_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_10_cast_cast_fu_660_p1[15:12]),
        .O(a2_sum11_fu_664_p2[15:12]),
        .S({\a2_sum11_reg_1828[15]_i_4_n_2 ,\a2_sum11_reg_1828[15]_i_5_n_2 ,\a2_sum11_reg_1828[15]_i_6_n_2 ,\a2_sum11_reg_1828[15]_i_7_n_2 }));
  CARRY4 \a2_sum11_reg_1828_reg[15]_i_2 
       (.CI(\a2_sum11_reg_1828_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum11_reg_1828_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum11_reg_1828_reg[15]_i_2_n_4 ,\a2_sum11_reg_1828_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum11_reg_1828_reg[15]_i_2_O_UNCONNECTED [3],i_1_10_cast_cast_fu_660_p1[15:13]}),
        .S({1'b0,\a2_sum11_reg_1828[15]_i_8_n_2 ,\a2_sum11_reg_1828[15]_i_9_n_2 ,\a2_sum11_reg_1828[15]_i_10_n_2 }));
  CARRY4 \a2_sum11_reg_1828_reg[15]_i_3 
       (.CI(\a2_sum11_reg_1828_reg[11]_i_2_n_2 ),
        .CO({\a2_sum11_reg_1828_reg[15]_i_3_n_2 ,\a2_sum11_reg_1828_reg[15]_i_3_n_3 ,\a2_sum11_reg_1828_reg[15]_i_3_n_4 ,\a2_sum11_reg_1828_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_10_cast_cast_fu_660_p1[12:9]),
        .S({\a2_sum11_reg_1828[15]_i_11_n_2 ,\a2_sum11_reg_1828[15]_i_12_n_2 ,\a2_sum11_reg_1828[15]_i_13_n_2 ,\a2_sum11_reg_1828[15]_i_14_n_2 }));
  FDRE \a2_sum11_reg_1828_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[16]),
        .Q(a2_sum11_reg_1828[16]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[17]),
        .Q(a2_sum11_reg_1828[17]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[18]),
        .Q(a2_sum11_reg_1828[18]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[19]),
        .Q(a2_sum11_reg_1828[19]),
        .R(1'b0));
  CARRY4 \a2_sum11_reg_1828_reg[19]_i_1 
       (.CI(\a2_sum11_reg_1828_reg[15]_i_1_n_2 ),
        .CO({\a2_sum11_reg_1828_reg[19]_i_1_n_2 ,\a2_sum11_reg_1828_reg[19]_i_1_n_3 ,\a2_sum11_reg_1828_reg[19]_i_1_n_4 ,\a2_sum11_reg_1828_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum11_fu_664_p2[19:16]),
        .S({\a2_sum11_reg_1828[19]_i_2_n_2 ,\a2_sum11_reg_1828[19]_i_3_n_2 ,\a2_sum11_reg_1828[19]_i_4_n_2 ,\a2_sum11_reg_1828[19]_i_5_n_2 }));
  FDRE \a2_sum11_reg_1828_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[1]),
        .Q(a2_sum11_reg_1828[1]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[20]),
        .Q(a2_sum11_reg_1828[20]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[21]),
        .Q(a2_sum11_reg_1828[21]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[22]),
        .Q(a2_sum11_reg_1828[22]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[23]),
        .Q(a2_sum11_reg_1828[23]),
        .R(1'b0));
  CARRY4 \a2_sum11_reg_1828_reg[23]_i_1 
       (.CI(\a2_sum11_reg_1828_reg[19]_i_1_n_2 ),
        .CO({\a2_sum11_reg_1828_reg[23]_i_1_n_2 ,\a2_sum11_reg_1828_reg[23]_i_1_n_3 ,\a2_sum11_reg_1828_reg[23]_i_1_n_4 ,\a2_sum11_reg_1828_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum11_fu_664_p2[23:20]),
        .S({\a2_sum11_reg_1828[23]_i_2_n_2 ,\a2_sum11_reg_1828[23]_i_3_n_2 ,\a2_sum11_reg_1828[23]_i_4_n_2 ,\a2_sum11_reg_1828[23]_i_5_n_2 }));
  FDRE \a2_sum11_reg_1828_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[24]),
        .Q(a2_sum11_reg_1828[24]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[25]),
        .Q(a2_sum11_reg_1828[25]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[26]),
        .Q(a2_sum11_reg_1828[26]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[27]),
        .Q(a2_sum11_reg_1828[27]),
        .R(1'b0));
  CARRY4 \a2_sum11_reg_1828_reg[27]_i_1 
       (.CI(\a2_sum11_reg_1828_reg[23]_i_1_n_2 ),
        .CO({\a2_sum11_reg_1828_reg[27]_i_1_n_2 ,\a2_sum11_reg_1828_reg[27]_i_1_n_3 ,\a2_sum11_reg_1828_reg[27]_i_1_n_4 ,\a2_sum11_reg_1828_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum11_fu_664_p2[27:24]),
        .S({\a2_sum11_reg_1828[27]_i_2_n_2 ,\a2_sum11_reg_1828[27]_i_3_n_2 ,\a2_sum11_reg_1828[27]_i_4_n_2 ,\a2_sum11_reg_1828[27]_i_5_n_2 }));
  FDRE \a2_sum11_reg_1828_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[28]),
        .Q(a2_sum11_reg_1828[28]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[29]),
        .Q(a2_sum11_reg_1828[29]),
        .R(1'b0));
  CARRY4 \a2_sum11_reg_1828_reg[29]_i_2 
       (.CI(\a2_sum11_reg_1828_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum11_reg_1828_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum11_reg_1828_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum11_reg_1828_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum11_fu_664_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum11_reg_1828[29]_i_3_n_2 ,\a2_sum11_reg_1828[29]_i_4_n_2 }));
  FDRE \a2_sum11_reg_1828_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[2]),
        .Q(a2_sum11_reg_1828[2]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[3]),
        .Q(a2_sum11_reg_1828[3]),
        .R(1'b0));
  CARRY4 \a2_sum11_reg_1828_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum11_reg_1828_reg[3]_i_1_n_2 ,\a2_sum11_reg_1828_reg[3]_i_1_n_3 ,\a2_sum11_reg_1828_reg[3]_i_1_n_4 ,\a2_sum11_reg_1828_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_10_cast_cast_fu_660_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum11_fu_664_p2[3:1],\NLW_a2_sum11_reg_1828_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum11_reg_1828[3]_i_3_n_2 ,\a2_sum11_reg_1828[3]_i_4_n_2 ,\a2_sum11_reg_1828[3]_i_5_n_2 ,\a2_sum11_reg_1828[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum11_reg_1828_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum11_reg_1828_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum11_reg_1828_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum11_reg_1828_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_10_cast_cast_fu_660_p1[1]}),
        .S({\NLW_a2_sum11_reg_1828_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],\a2_sum43_reg_2185[3]_i_7_n_2 }));
  FDRE \a2_sum11_reg_1828_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[4]),
        .Q(a2_sum11_reg_1828[4]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[5]),
        .Q(a2_sum11_reg_1828[5]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[6]),
        .Q(a2_sum11_reg_1828[6]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[7]),
        .Q(a2_sum11_reg_1828[7]),
        .R(1'b0));
  CARRY4 \a2_sum11_reg_1828_reg[7]_i_1 
       (.CI(\a2_sum11_reg_1828_reg[3]_i_1_n_2 ),
        .CO({\a2_sum11_reg_1828_reg[7]_i_1_n_2 ,\a2_sum11_reg_1828_reg[7]_i_1_n_3 ,\a2_sum11_reg_1828_reg[7]_i_1_n_4 ,\a2_sum11_reg_1828_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_10_cast_cast_fu_660_p1[7:4]),
        .O(a2_sum11_fu_664_p2[7:4]),
        .S({\a2_sum11_reg_1828[7]_i_3_n_2 ,\a2_sum11_reg_1828[7]_i_4_n_2 ,\a2_sum11_reg_1828[7]_i_5_n_2 ,\a2_sum11_reg_1828[7]_i_6_n_2 }));
  CARRY4 \a2_sum11_reg_1828_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum11_reg_1828_reg[7]_i_2_n_2 ,\a2_sum11_reg_1828_reg[7]_i_2_n_3 ,\a2_sum11_reg_1828_reg[7]_i_2_n_4 ,\a2_sum11_reg_1828_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[3],1'b0,i_1_cast_cast_fu_406_p1[1]}),
        .O({i_1_10_cast_cast_fu_660_p1[4:2],\NLW_a2_sum11_reg_1828_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum11_reg_1828[7]_i_7_n_2 ,\a2_sum11_reg_1828[7]_i_8_n_2 ,\a2_sum11_reg_1828[7]_i_9_n_2 ,\a2_sum11_reg_1828[7]_i_10_n_2 }));
  FDRE \a2_sum11_reg_1828_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[8]),
        .Q(a2_sum11_reg_1828[8]),
        .R(1'b0));
  FDRE \a2_sum11_reg_1828_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_105),
        .D(a2_sum11_fu_664_p2[9]),
        .Q(a2_sum11_reg_1828[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum12_reg_1839[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[11]_i_3 
       (.I0(i_1_11_cast_cast_fu_685_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum12_reg_1839[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[11]_i_4 
       (.I0(i_1_11_cast_cast_fu_685_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum12_reg_1839[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[11]_i_5 
       (.I0(i_1_11_cast_cast_fu_685_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum12_reg_1839[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[11]_i_6 
       (.I0(i_1_11_cast_cast_fu_685_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum12_reg_1839[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum12_reg_1839[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum12_reg_1839[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum12_reg_1839[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum12_reg_1839[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum12_reg_1839[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum12_reg_1839[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum12_reg_1839[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum12_reg_1839[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[15]_i_4 
       (.I0(i_1_11_cast_cast_fu_685_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum12_reg_1839[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[15]_i_5 
       (.I0(i_1_11_cast_cast_fu_685_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum12_reg_1839[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[15]_i_6 
       (.I0(i_1_11_cast_cast_fu_685_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum12_reg_1839[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[15]_i_7 
       (.I0(i_1_11_cast_cast_fu_685_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum12_reg_1839[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum12_reg_1839[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum12_reg_1839[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum12_reg_1839[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum12_reg_1839[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum12_reg_1839[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum12_reg_1839[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum12_reg_1839[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum12_reg_1839[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum12_reg_1839[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum12_reg_1839[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum12_reg_1839[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum12_reg_1839[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum12_reg_1839[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum12_reg_1839[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum12_reg_1839[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum12_reg_1839[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[3]_i_2 
       (.I0(i_1_11_cast_cast_fu_685_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum12_reg_1839[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[3]_i_3 
       (.I0(i_1_11_cast_cast_fu_685_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum12_reg_1839[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[3]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum12_reg_1839[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum12_reg_1839[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum12_reg_1839[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[7]_i_3 
       (.I0(i_1_11_cast_cast_fu_685_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum12_reg_1839[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[7]_i_4 
       (.I0(i_1_11_cast_cast_fu_685_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum12_reg_1839[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[7]_i_5 
       (.I0(i_1_11_cast_cast_fu_685_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum12_reg_1839[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum12_reg_1839[7]_i_6 
       (.I0(i_1_11_cast_cast_fu_685_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum12_reg_1839[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum12_reg_1839[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum12_reg_1839[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum12_reg_1839[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum12_reg_1839[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum12_reg_1839[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum12_reg_1839[7]_i_9_n_2 ));
  FDRE \a2_sum12_reg_1839_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum44_fu_1489_p2[0]),
        .Q(a2_sum12_reg_1839[0]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[10]),
        .Q(a2_sum12_reg_1839[10]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[11]),
        .Q(a2_sum12_reg_1839[11]),
        .R(1'b0));
  CARRY4 \a2_sum12_reg_1839_reg[11]_i_1 
       (.CI(\a2_sum12_reg_1839_reg[7]_i_1_n_2 ),
        .CO({\a2_sum12_reg_1839_reg[11]_i_1_n_2 ,\a2_sum12_reg_1839_reg[11]_i_1_n_3 ,\a2_sum12_reg_1839_reg[11]_i_1_n_4 ,\a2_sum12_reg_1839_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_11_cast_cast_fu_685_p1[11:8]),
        .O(a2_sum12_fu_689_p2[11:8]),
        .S({\a2_sum12_reg_1839[11]_i_3_n_2 ,\a2_sum12_reg_1839[11]_i_4_n_2 ,\a2_sum12_reg_1839[11]_i_5_n_2 ,\a2_sum12_reg_1839[11]_i_6_n_2 }));
  CARRY4 \a2_sum12_reg_1839_reg[11]_i_2 
       (.CI(\a2_sum12_reg_1839_reg[7]_i_2_n_2 ),
        .CO({\a2_sum12_reg_1839_reg[11]_i_2_n_2 ,\a2_sum12_reg_1839_reg[11]_i_2_n_3 ,\a2_sum12_reg_1839_reg[11]_i_2_n_4 ,\a2_sum12_reg_1839_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_11_cast_cast_fu_685_p1[8:5]),
        .S({\a2_sum12_reg_1839[11]_i_7_n_2 ,\a2_sum12_reg_1839[11]_i_8_n_2 ,\a2_sum12_reg_1839[11]_i_9_n_2 ,\a2_sum12_reg_1839[11]_i_10_n_2 }));
  FDRE \a2_sum12_reg_1839_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[12]),
        .Q(a2_sum12_reg_1839[12]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[13]),
        .Q(a2_sum12_reg_1839[13]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[14]),
        .Q(a2_sum12_reg_1839[14]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[15]),
        .Q(a2_sum12_reg_1839[15]),
        .R(1'b0));
  CARRY4 \a2_sum12_reg_1839_reg[15]_i_1 
       (.CI(\a2_sum12_reg_1839_reg[11]_i_1_n_2 ),
        .CO({\a2_sum12_reg_1839_reg[15]_i_1_n_2 ,\a2_sum12_reg_1839_reg[15]_i_1_n_3 ,\a2_sum12_reg_1839_reg[15]_i_1_n_4 ,\a2_sum12_reg_1839_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_11_cast_cast_fu_685_p1[15:12]),
        .O(a2_sum12_fu_689_p2[15:12]),
        .S({\a2_sum12_reg_1839[15]_i_4_n_2 ,\a2_sum12_reg_1839[15]_i_5_n_2 ,\a2_sum12_reg_1839[15]_i_6_n_2 ,\a2_sum12_reg_1839[15]_i_7_n_2 }));
  CARRY4 \a2_sum12_reg_1839_reg[15]_i_2 
       (.CI(\a2_sum12_reg_1839_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum12_reg_1839_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum12_reg_1839_reg[15]_i_2_n_4 ,\a2_sum12_reg_1839_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum12_reg_1839_reg[15]_i_2_O_UNCONNECTED [3],i_1_11_cast_cast_fu_685_p1[15:13]}),
        .S({1'b0,\a2_sum12_reg_1839[15]_i_8_n_2 ,\a2_sum12_reg_1839[15]_i_9_n_2 ,\a2_sum12_reg_1839[15]_i_10_n_2 }));
  CARRY4 \a2_sum12_reg_1839_reg[15]_i_3 
       (.CI(\a2_sum12_reg_1839_reg[11]_i_2_n_2 ),
        .CO({\a2_sum12_reg_1839_reg[15]_i_3_n_2 ,\a2_sum12_reg_1839_reg[15]_i_3_n_3 ,\a2_sum12_reg_1839_reg[15]_i_3_n_4 ,\a2_sum12_reg_1839_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_11_cast_cast_fu_685_p1[12:9]),
        .S({\a2_sum12_reg_1839[15]_i_11_n_2 ,\a2_sum12_reg_1839[15]_i_12_n_2 ,\a2_sum12_reg_1839[15]_i_13_n_2 ,\a2_sum12_reg_1839[15]_i_14_n_2 }));
  FDRE \a2_sum12_reg_1839_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[16]),
        .Q(a2_sum12_reg_1839[16]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[17]),
        .Q(a2_sum12_reg_1839[17]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[18]),
        .Q(a2_sum12_reg_1839[18]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[19]),
        .Q(a2_sum12_reg_1839[19]),
        .R(1'b0));
  CARRY4 \a2_sum12_reg_1839_reg[19]_i_1 
       (.CI(\a2_sum12_reg_1839_reg[15]_i_1_n_2 ),
        .CO({\a2_sum12_reg_1839_reg[19]_i_1_n_2 ,\a2_sum12_reg_1839_reg[19]_i_1_n_3 ,\a2_sum12_reg_1839_reg[19]_i_1_n_4 ,\a2_sum12_reg_1839_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum12_fu_689_p2[19:16]),
        .S({\a2_sum12_reg_1839[19]_i_2_n_2 ,\a2_sum12_reg_1839[19]_i_3_n_2 ,\a2_sum12_reg_1839[19]_i_4_n_2 ,\a2_sum12_reg_1839[19]_i_5_n_2 }));
  FDRE \a2_sum12_reg_1839_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[1]),
        .Q(a2_sum12_reg_1839[1]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[20]),
        .Q(a2_sum12_reg_1839[20]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[21]),
        .Q(a2_sum12_reg_1839[21]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[22]),
        .Q(a2_sum12_reg_1839[22]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[23]),
        .Q(a2_sum12_reg_1839[23]),
        .R(1'b0));
  CARRY4 \a2_sum12_reg_1839_reg[23]_i_1 
       (.CI(\a2_sum12_reg_1839_reg[19]_i_1_n_2 ),
        .CO({\a2_sum12_reg_1839_reg[23]_i_1_n_2 ,\a2_sum12_reg_1839_reg[23]_i_1_n_3 ,\a2_sum12_reg_1839_reg[23]_i_1_n_4 ,\a2_sum12_reg_1839_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum12_fu_689_p2[23:20]),
        .S({\a2_sum12_reg_1839[23]_i_2_n_2 ,\a2_sum12_reg_1839[23]_i_3_n_2 ,\a2_sum12_reg_1839[23]_i_4_n_2 ,\a2_sum12_reg_1839[23]_i_5_n_2 }));
  FDRE \a2_sum12_reg_1839_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[24]),
        .Q(a2_sum12_reg_1839[24]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[25]),
        .Q(a2_sum12_reg_1839[25]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[26]),
        .Q(a2_sum12_reg_1839[26]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[27]),
        .Q(a2_sum12_reg_1839[27]),
        .R(1'b0));
  CARRY4 \a2_sum12_reg_1839_reg[27]_i_1 
       (.CI(\a2_sum12_reg_1839_reg[23]_i_1_n_2 ),
        .CO({\a2_sum12_reg_1839_reg[27]_i_1_n_2 ,\a2_sum12_reg_1839_reg[27]_i_1_n_3 ,\a2_sum12_reg_1839_reg[27]_i_1_n_4 ,\a2_sum12_reg_1839_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum12_fu_689_p2[27:24]),
        .S({\a2_sum12_reg_1839[27]_i_2_n_2 ,\a2_sum12_reg_1839[27]_i_3_n_2 ,\a2_sum12_reg_1839[27]_i_4_n_2 ,\a2_sum12_reg_1839[27]_i_5_n_2 }));
  FDRE \a2_sum12_reg_1839_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[28]),
        .Q(a2_sum12_reg_1839[28]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[29]),
        .Q(a2_sum12_reg_1839[29]),
        .R(1'b0));
  CARRY4 \a2_sum12_reg_1839_reg[29]_i_2 
       (.CI(\a2_sum12_reg_1839_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum12_reg_1839_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum12_reg_1839_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum12_reg_1839_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum12_fu_689_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum12_reg_1839[29]_i_3_n_2 ,\a2_sum12_reg_1839[29]_i_4_n_2 }));
  FDRE \a2_sum12_reg_1839_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[2]),
        .Q(a2_sum12_reg_1839[2]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[3]),
        .Q(a2_sum12_reg_1839[3]),
        .R(1'b0));
  CARRY4 \a2_sum12_reg_1839_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum12_reg_1839_reg[3]_i_1_n_2 ,\a2_sum12_reg_1839_reg[3]_i_1_n_3 ,\a2_sum12_reg_1839_reg[3]_i_1_n_4 ,\a2_sum12_reg_1839_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_11_cast_cast_fu_685_p1[3:2],i_1_cast_cast_fu_406_p1[1],i_1_49_fu_1592_p2[0]}),
        .O({a2_sum12_fu_689_p2[3:1],\NLW_a2_sum12_reg_1839_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum12_reg_1839[3]_i_2_n_2 ,\a2_sum12_reg_1839[3]_i_3_n_2 ,\a2_sum12_reg_1839[3]_i_4_n_2 ,\a2_sum12_reg_1839[3]_i_5_n_2 }));
  FDRE \a2_sum12_reg_1839_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[4]),
        .Q(a2_sum12_reg_1839[4]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[5]),
        .Q(a2_sum12_reg_1839[5]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[6]),
        .Q(a2_sum12_reg_1839[6]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[7]),
        .Q(a2_sum12_reg_1839[7]),
        .R(1'b0));
  CARRY4 \a2_sum12_reg_1839_reg[7]_i_1 
       (.CI(\a2_sum12_reg_1839_reg[3]_i_1_n_2 ),
        .CO({\a2_sum12_reg_1839_reg[7]_i_1_n_2 ,\a2_sum12_reg_1839_reg[7]_i_1_n_3 ,\a2_sum12_reg_1839_reg[7]_i_1_n_4 ,\a2_sum12_reg_1839_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_11_cast_cast_fu_685_p1[7:4]),
        .O(a2_sum12_fu_689_p2[7:4]),
        .S({\a2_sum12_reg_1839[7]_i_3_n_2 ,\a2_sum12_reg_1839[7]_i_4_n_2 ,\a2_sum12_reg_1839[7]_i_5_n_2 ,\a2_sum12_reg_1839[7]_i_6_n_2 }));
  CARRY4 \a2_sum12_reg_1839_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum12_reg_1839_reg[7]_i_2_n_2 ,\a2_sum12_reg_1839_reg[7]_i_2_n_3 ,\a2_sum12_reg_1839_reg[7]_i_2_n_4 ,\a2_sum12_reg_1839_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[3:2],1'b0}),
        .O({i_1_11_cast_cast_fu_685_p1[4:2],\NLW_a2_sum12_reg_1839_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum12_reg_1839[7]_i_7_n_2 ,\a2_sum12_reg_1839[7]_i_8_n_2 ,\a2_sum12_reg_1839[7]_i_9_n_2 ,\a2_sum12_reg_1839[7]_i_10_n_2 }));
  FDRE \a2_sum12_reg_1839_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[8]),
        .Q(a2_sum12_reg_1839[8]),
        .R(1'b0));
  FDRE \a2_sum12_reg_1839_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_111),
        .D(a2_sum12_fu_689_p2[9]),
        .Q(a2_sum12_reg_1839[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum13_reg_1850[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[11]_i_3 
       (.I0(i_1_12_cast_cast_fu_710_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum13_reg_1850[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[11]_i_4 
       (.I0(i_1_12_cast_cast_fu_710_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum13_reg_1850[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[11]_i_5 
       (.I0(i_1_12_cast_cast_fu_710_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum13_reg_1850[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[11]_i_6 
       (.I0(i_1_12_cast_cast_fu_710_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum13_reg_1850[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum13_reg_1850[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum13_reg_1850[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum13_reg_1850[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum13_reg_1850[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum13_reg_1850[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum13_reg_1850[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum13_reg_1850[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum13_reg_1850[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[15]_i_4 
       (.I0(i_1_12_cast_cast_fu_710_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum13_reg_1850[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[15]_i_5 
       (.I0(i_1_12_cast_cast_fu_710_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum13_reg_1850[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[15]_i_6 
       (.I0(i_1_12_cast_cast_fu_710_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum13_reg_1850[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[15]_i_7 
       (.I0(i_1_12_cast_cast_fu_710_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum13_reg_1850[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum13_reg_1850[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum13_reg_1850[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum13_reg_1850[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum13_reg_1850[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum13_reg_1850[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum13_reg_1850[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum13_reg_1850[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum13_reg_1850[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum13_reg_1850[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum13_reg_1850[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum13_reg_1850[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum13_reg_1850[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum13_reg_1850[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum13_reg_1850[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum13_reg_1850[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum13_reg_1850[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[3]_i_3 
       (.I0(i_1_12_cast_cast_fu_710_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum13_reg_1850[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[3]_i_4 
       (.I0(i_1_12_cast_cast_fu_710_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum13_reg_1850[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[3]_i_5 
       (.I0(i_1_12_cast_cast_fu_710_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum13_reg_1850[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum13_reg_1850[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum13_reg_1850[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum13_reg_1850[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[7]_i_3 
       (.I0(i_1_12_cast_cast_fu_710_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum13_reg_1850[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[7]_i_4 
       (.I0(i_1_12_cast_cast_fu_710_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum13_reg_1850[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[7]_i_5 
       (.I0(i_1_12_cast_cast_fu_710_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum13_reg_1850[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum13_reg_1850[7]_i_6 
       (.I0(i_1_12_cast_cast_fu_710_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum13_reg_1850[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum13_reg_1850[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum13_reg_1850[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum13_reg_1850[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum13_reg_1850[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum13_reg_1850[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum13_reg_1850[7]_i_9_n_2 ));
  FDRE \a2_sum13_reg_1850_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum13_reg_1850[0]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[10]),
        .Q(a2_sum13_reg_1850[10]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[11]),
        .Q(a2_sum13_reg_1850[11]),
        .R(1'b0));
  CARRY4 \a2_sum13_reg_1850_reg[11]_i_1 
       (.CI(\a2_sum13_reg_1850_reg[7]_i_1_n_2 ),
        .CO({\a2_sum13_reg_1850_reg[11]_i_1_n_2 ,\a2_sum13_reg_1850_reg[11]_i_1_n_3 ,\a2_sum13_reg_1850_reg[11]_i_1_n_4 ,\a2_sum13_reg_1850_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_12_cast_cast_fu_710_p1[11:8]),
        .O(a2_sum13_fu_714_p2[11:8]),
        .S({\a2_sum13_reg_1850[11]_i_3_n_2 ,\a2_sum13_reg_1850[11]_i_4_n_2 ,\a2_sum13_reg_1850[11]_i_5_n_2 ,\a2_sum13_reg_1850[11]_i_6_n_2 }));
  CARRY4 \a2_sum13_reg_1850_reg[11]_i_2 
       (.CI(\a2_sum13_reg_1850_reg[7]_i_2_n_2 ),
        .CO({\a2_sum13_reg_1850_reg[11]_i_2_n_2 ,\a2_sum13_reg_1850_reg[11]_i_2_n_3 ,\a2_sum13_reg_1850_reg[11]_i_2_n_4 ,\a2_sum13_reg_1850_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_12_cast_cast_fu_710_p1[8:5]),
        .S({\a2_sum13_reg_1850[11]_i_7_n_2 ,\a2_sum13_reg_1850[11]_i_8_n_2 ,\a2_sum13_reg_1850[11]_i_9_n_2 ,\a2_sum13_reg_1850[11]_i_10_n_2 }));
  FDRE \a2_sum13_reg_1850_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[12]),
        .Q(a2_sum13_reg_1850[12]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[13]),
        .Q(a2_sum13_reg_1850[13]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[14]),
        .Q(a2_sum13_reg_1850[14]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[15]),
        .Q(a2_sum13_reg_1850[15]),
        .R(1'b0));
  CARRY4 \a2_sum13_reg_1850_reg[15]_i_1 
       (.CI(\a2_sum13_reg_1850_reg[11]_i_1_n_2 ),
        .CO({\a2_sum13_reg_1850_reg[15]_i_1_n_2 ,\a2_sum13_reg_1850_reg[15]_i_1_n_3 ,\a2_sum13_reg_1850_reg[15]_i_1_n_4 ,\a2_sum13_reg_1850_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_12_cast_cast_fu_710_p1[15:12]),
        .O(a2_sum13_fu_714_p2[15:12]),
        .S({\a2_sum13_reg_1850[15]_i_4_n_2 ,\a2_sum13_reg_1850[15]_i_5_n_2 ,\a2_sum13_reg_1850[15]_i_6_n_2 ,\a2_sum13_reg_1850[15]_i_7_n_2 }));
  CARRY4 \a2_sum13_reg_1850_reg[15]_i_2 
       (.CI(\a2_sum13_reg_1850_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum13_reg_1850_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum13_reg_1850_reg[15]_i_2_n_4 ,\a2_sum13_reg_1850_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum13_reg_1850_reg[15]_i_2_O_UNCONNECTED [3],i_1_12_cast_cast_fu_710_p1[15:13]}),
        .S({1'b0,\a2_sum13_reg_1850[15]_i_8_n_2 ,\a2_sum13_reg_1850[15]_i_9_n_2 ,\a2_sum13_reg_1850[15]_i_10_n_2 }));
  CARRY4 \a2_sum13_reg_1850_reg[15]_i_3 
       (.CI(\a2_sum13_reg_1850_reg[11]_i_2_n_2 ),
        .CO({\a2_sum13_reg_1850_reg[15]_i_3_n_2 ,\a2_sum13_reg_1850_reg[15]_i_3_n_3 ,\a2_sum13_reg_1850_reg[15]_i_3_n_4 ,\a2_sum13_reg_1850_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_12_cast_cast_fu_710_p1[12:9]),
        .S({\a2_sum13_reg_1850[15]_i_11_n_2 ,\a2_sum13_reg_1850[15]_i_12_n_2 ,\a2_sum13_reg_1850[15]_i_13_n_2 ,\a2_sum13_reg_1850[15]_i_14_n_2 }));
  FDRE \a2_sum13_reg_1850_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[16]),
        .Q(a2_sum13_reg_1850[16]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[17]),
        .Q(a2_sum13_reg_1850[17]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[18]),
        .Q(a2_sum13_reg_1850[18]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[19]),
        .Q(a2_sum13_reg_1850[19]),
        .R(1'b0));
  CARRY4 \a2_sum13_reg_1850_reg[19]_i_1 
       (.CI(\a2_sum13_reg_1850_reg[15]_i_1_n_2 ),
        .CO({\a2_sum13_reg_1850_reg[19]_i_1_n_2 ,\a2_sum13_reg_1850_reg[19]_i_1_n_3 ,\a2_sum13_reg_1850_reg[19]_i_1_n_4 ,\a2_sum13_reg_1850_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum13_fu_714_p2[19:16]),
        .S({\a2_sum13_reg_1850[19]_i_2_n_2 ,\a2_sum13_reg_1850[19]_i_3_n_2 ,\a2_sum13_reg_1850[19]_i_4_n_2 ,\a2_sum13_reg_1850[19]_i_5_n_2 }));
  FDRE \a2_sum13_reg_1850_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[1]),
        .Q(a2_sum13_reg_1850[1]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[20]),
        .Q(a2_sum13_reg_1850[20]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[21]),
        .Q(a2_sum13_reg_1850[21]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[22]),
        .Q(a2_sum13_reg_1850[22]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[23]),
        .Q(a2_sum13_reg_1850[23]),
        .R(1'b0));
  CARRY4 \a2_sum13_reg_1850_reg[23]_i_1 
       (.CI(\a2_sum13_reg_1850_reg[19]_i_1_n_2 ),
        .CO({\a2_sum13_reg_1850_reg[23]_i_1_n_2 ,\a2_sum13_reg_1850_reg[23]_i_1_n_3 ,\a2_sum13_reg_1850_reg[23]_i_1_n_4 ,\a2_sum13_reg_1850_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum13_fu_714_p2[23:20]),
        .S({\a2_sum13_reg_1850[23]_i_2_n_2 ,\a2_sum13_reg_1850[23]_i_3_n_2 ,\a2_sum13_reg_1850[23]_i_4_n_2 ,\a2_sum13_reg_1850[23]_i_5_n_2 }));
  FDRE \a2_sum13_reg_1850_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[24]),
        .Q(a2_sum13_reg_1850[24]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[25]),
        .Q(a2_sum13_reg_1850[25]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[26]),
        .Q(a2_sum13_reg_1850[26]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[27]),
        .Q(a2_sum13_reg_1850[27]),
        .R(1'b0));
  CARRY4 \a2_sum13_reg_1850_reg[27]_i_1 
       (.CI(\a2_sum13_reg_1850_reg[23]_i_1_n_2 ),
        .CO({\a2_sum13_reg_1850_reg[27]_i_1_n_2 ,\a2_sum13_reg_1850_reg[27]_i_1_n_3 ,\a2_sum13_reg_1850_reg[27]_i_1_n_4 ,\a2_sum13_reg_1850_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum13_fu_714_p2[27:24]),
        .S({\a2_sum13_reg_1850[27]_i_2_n_2 ,\a2_sum13_reg_1850[27]_i_3_n_2 ,\a2_sum13_reg_1850[27]_i_4_n_2 ,\a2_sum13_reg_1850[27]_i_5_n_2 }));
  FDRE \a2_sum13_reg_1850_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[28]),
        .Q(a2_sum13_reg_1850[28]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[29]),
        .Q(a2_sum13_reg_1850[29]),
        .R(1'b0));
  CARRY4 \a2_sum13_reg_1850_reg[29]_i_2 
       (.CI(\a2_sum13_reg_1850_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum13_reg_1850_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum13_reg_1850_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum13_reg_1850_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum13_fu_714_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum13_reg_1850[29]_i_3_n_2 ,\a2_sum13_reg_1850[29]_i_4_n_2 }));
  FDRE \a2_sum13_reg_1850_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[2]),
        .Q(a2_sum13_reg_1850[2]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[3]),
        .Q(a2_sum13_reg_1850[3]),
        .R(1'b0));
  CARRY4 \a2_sum13_reg_1850_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum13_reg_1850_reg[3]_i_1_n_2 ,\a2_sum13_reg_1850_reg[3]_i_1_n_3 ,\a2_sum13_reg_1850_reg[3]_i_1_n_4 ,\a2_sum13_reg_1850_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_12_cast_cast_fu_710_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum13_fu_714_p2[3:1],\NLW_a2_sum13_reg_1850_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum13_reg_1850[3]_i_3_n_2 ,\a2_sum13_reg_1850[3]_i_4_n_2 ,\a2_sum13_reg_1850[3]_i_5_n_2 ,\a2_sum13_reg_1850[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum13_reg_1850_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum13_reg_1850_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum13_reg_1850_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum13_reg_1850_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_12_cast_cast_fu_710_p1[1]}),
        .S({\NLW_a2_sum13_reg_1850_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],i_1_cast_cast_fu_406_p1[1]}));
  FDRE \a2_sum13_reg_1850_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[4]),
        .Q(a2_sum13_reg_1850[4]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[5]),
        .Q(a2_sum13_reg_1850[5]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[6]),
        .Q(a2_sum13_reg_1850[6]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[7]),
        .Q(a2_sum13_reg_1850[7]),
        .R(1'b0));
  CARRY4 \a2_sum13_reg_1850_reg[7]_i_1 
       (.CI(\a2_sum13_reg_1850_reg[3]_i_1_n_2 ),
        .CO({\a2_sum13_reg_1850_reg[7]_i_1_n_2 ,\a2_sum13_reg_1850_reg[7]_i_1_n_3 ,\a2_sum13_reg_1850_reg[7]_i_1_n_4 ,\a2_sum13_reg_1850_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_12_cast_cast_fu_710_p1[7:4]),
        .O(a2_sum13_fu_714_p2[7:4]),
        .S({\a2_sum13_reg_1850[7]_i_3_n_2 ,\a2_sum13_reg_1850[7]_i_4_n_2 ,\a2_sum13_reg_1850[7]_i_5_n_2 ,\a2_sum13_reg_1850[7]_i_6_n_2 }));
  CARRY4 \a2_sum13_reg_1850_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum13_reg_1850_reg[7]_i_2_n_2 ,\a2_sum13_reg_1850_reg[7]_i_2_n_3 ,\a2_sum13_reg_1850_reg[7]_i_2_n_4 ,\a2_sum13_reg_1850_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[3:2],1'b0}),
        .O({i_1_12_cast_cast_fu_710_p1[4:2],\NLW_a2_sum13_reg_1850_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum13_reg_1850[7]_i_7_n_2 ,\a2_sum13_reg_1850[7]_i_8_n_2 ,\a2_sum13_reg_1850[7]_i_9_n_2 ,\a2_sum13_reg_1850[7]_i_10_n_2 }));
  FDRE \a2_sum13_reg_1850_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[8]),
        .Q(a2_sum13_reg_1850[8]),
        .R(1'b0));
  FDRE \a2_sum13_reg_1850_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_78),
        .D(a2_sum13_fu_714_p2[9]),
        .Q(a2_sum13_reg_1850[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum14_reg_1861[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[11]_i_3 
       (.I0(i_1_13_cast_cast_fu_735_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum14_reg_1861[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[11]_i_4 
       (.I0(i_1_13_cast_cast_fu_735_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum14_reg_1861[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[11]_i_5 
       (.I0(i_1_13_cast_cast_fu_735_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum14_reg_1861[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[11]_i_6 
       (.I0(i_1_13_cast_cast_fu_735_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum14_reg_1861[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum14_reg_1861[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum14_reg_1861[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum14_reg_1861[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum14_reg_1861[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[15]_i_3 
       (.I0(i_1_13_cast_cast_fu_735_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum14_reg_1861[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[15]_i_4 
       (.I0(i_1_13_cast_cast_fu_735_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum14_reg_1861[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[15]_i_5 
       (.I0(i_1_13_cast_cast_fu_735_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum14_reg_1861[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[15]_i_6 
       (.I0(i_1_13_cast_cast_fu_735_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum14_reg_1861[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[15]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum14_reg_1861[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum14_reg_1861[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum14_reg_1861[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum14_reg_1861[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum14_reg_1861[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum14_reg_1861[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum14_reg_1861[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum14_reg_1861[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum14_reg_1861[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum14_reg_1861[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum14_reg_1861[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum14_reg_1861[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum14_reg_1861[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum14_reg_1861[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum14_reg_1861[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum14_reg_1861[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum14_reg_1861[29]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[3]_i_10 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum14_reg_1861[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[3]_i_3 
       (.I0(i_1_13_cast_cast_fu_735_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum14_reg_1861[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[3]_i_4 
       (.I0(i_1_13_cast_cast_fu_735_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum14_reg_1861[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[3]_i_5 
       (.I0(i_1_13_cast_cast_fu_735_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum14_reg_1861[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[3]_i_6 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum14_reg_1861[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum14_reg_1861[3]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum14_reg_1861[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum14_reg_1861[3]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum14_reg_1861[3]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum14_reg_1861[3]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum14_reg_1861[3]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum14_reg_1861[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[7]_i_3 
       (.I0(i_1_13_cast_cast_fu_735_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum14_reg_1861[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[7]_i_4 
       (.I0(i_1_13_cast_cast_fu_735_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum14_reg_1861[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[7]_i_5 
       (.I0(i_1_13_cast_cast_fu_735_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum14_reg_1861[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum14_reg_1861[7]_i_6 
       (.I0(i_1_13_cast_cast_fu_735_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum14_reg_1861[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum14_reg_1861[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum14_reg_1861[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum14_reg_1861[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum14_reg_1861[7]_i_9_n_2 ));
  FDRE \a2_sum14_reg_1861_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[0]),
        .Q(a2_sum14_reg_1861[0]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[10]),
        .Q(a2_sum14_reg_1861[10]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[11]),
        .Q(a2_sum14_reg_1861[11]),
        .R(1'b0));
  CARRY4 \a2_sum14_reg_1861_reg[11]_i_1 
       (.CI(\a2_sum14_reg_1861_reg[7]_i_1_n_2 ),
        .CO({\a2_sum14_reg_1861_reg[11]_i_1_n_2 ,\a2_sum14_reg_1861_reg[11]_i_1_n_3 ,\a2_sum14_reg_1861_reg[11]_i_1_n_4 ,\a2_sum14_reg_1861_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_13_cast_cast_fu_735_p1[11:8]),
        .O(a2_sum14_fu_739_p2[11:8]),
        .S({\a2_sum14_reg_1861[11]_i_3_n_2 ,\a2_sum14_reg_1861[11]_i_4_n_2 ,\a2_sum14_reg_1861[11]_i_5_n_2 ,\a2_sum14_reg_1861[11]_i_6_n_2 }));
  CARRY4 \a2_sum14_reg_1861_reg[11]_i_2 
       (.CI(\a2_sum14_reg_1861_reg[7]_i_2_n_2 ),
        .CO({\a2_sum14_reg_1861_reg[11]_i_2_n_2 ,\a2_sum14_reg_1861_reg[11]_i_2_n_3 ,\a2_sum14_reg_1861_reg[11]_i_2_n_4 ,\a2_sum14_reg_1861_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_13_cast_cast_fu_735_p1[11:8]),
        .S({\a2_sum14_reg_1861[11]_i_7_n_2 ,\a2_sum14_reg_1861[11]_i_8_n_2 ,\a2_sum14_reg_1861[11]_i_9_n_2 ,\a2_sum14_reg_1861[11]_i_10_n_2 }));
  FDRE \a2_sum14_reg_1861_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[12]),
        .Q(a2_sum14_reg_1861[12]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[13]),
        .Q(a2_sum14_reg_1861[13]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[14]),
        .Q(a2_sum14_reg_1861[14]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[15]),
        .Q(a2_sum14_reg_1861[15]),
        .R(1'b0));
  CARRY4 \a2_sum14_reg_1861_reg[15]_i_1 
       (.CI(\a2_sum14_reg_1861_reg[11]_i_1_n_2 ),
        .CO({\a2_sum14_reg_1861_reg[15]_i_1_n_2 ,\a2_sum14_reg_1861_reg[15]_i_1_n_3 ,\a2_sum14_reg_1861_reg[15]_i_1_n_4 ,\a2_sum14_reg_1861_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_13_cast_cast_fu_735_p1[15:12]),
        .O(a2_sum14_fu_739_p2[15:12]),
        .S({\a2_sum14_reg_1861[15]_i_3_n_2 ,\a2_sum14_reg_1861[15]_i_4_n_2 ,\a2_sum14_reg_1861[15]_i_5_n_2 ,\a2_sum14_reg_1861[15]_i_6_n_2 }));
  CARRY4 \a2_sum14_reg_1861_reg[15]_i_2 
       (.CI(\a2_sum14_reg_1861_reg[11]_i_2_n_2 ),
        .CO({\NLW_a2_sum14_reg_1861_reg[15]_i_2_CO_UNCONNECTED [3],\a2_sum14_reg_1861_reg[15]_i_2_n_3 ,\a2_sum14_reg_1861_reg[15]_i_2_n_4 ,\a2_sum14_reg_1861_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_13_cast_cast_fu_735_p1[15:12]),
        .S({\a2_sum14_reg_1861[15]_i_7_n_2 ,\a2_sum14_reg_1861[15]_i_8_n_2 ,\a2_sum14_reg_1861[15]_i_9_n_2 ,\a2_sum14_reg_1861[15]_i_10_n_2 }));
  FDRE \a2_sum14_reg_1861_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[16]),
        .Q(a2_sum14_reg_1861[16]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[17]),
        .Q(a2_sum14_reg_1861[17]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[18]),
        .Q(a2_sum14_reg_1861[18]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[19]),
        .Q(a2_sum14_reg_1861[19]),
        .R(1'b0));
  CARRY4 \a2_sum14_reg_1861_reg[19]_i_1 
       (.CI(\a2_sum14_reg_1861_reg[15]_i_1_n_2 ),
        .CO({\a2_sum14_reg_1861_reg[19]_i_1_n_2 ,\a2_sum14_reg_1861_reg[19]_i_1_n_3 ,\a2_sum14_reg_1861_reg[19]_i_1_n_4 ,\a2_sum14_reg_1861_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum14_fu_739_p2[19:16]),
        .S({\a2_sum14_reg_1861[19]_i_2_n_2 ,\a2_sum14_reg_1861[19]_i_3_n_2 ,\a2_sum14_reg_1861[19]_i_4_n_2 ,\a2_sum14_reg_1861[19]_i_5_n_2 }));
  FDRE \a2_sum14_reg_1861_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[1]),
        .Q(a2_sum14_reg_1861[1]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[20]),
        .Q(a2_sum14_reg_1861[20]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[21]),
        .Q(a2_sum14_reg_1861[21]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[22]),
        .Q(a2_sum14_reg_1861[22]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[23]),
        .Q(a2_sum14_reg_1861[23]),
        .R(1'b0));
  CARRY4 \a2_sum14_reg_1861_reg[23]_i_1 
       (.CI(\a2_sum14_reg_1861_reg[19]_i_1_n_2 ),
        .CO({\a2_sum14_reg_1861_reg[23]_i_1_n_2 ,\a2_sum14_reg_1861_reg[23]_i_1_n_3 ,\a2_sum14_reg_1861_reg[23]_i_1_n_4 ,\a2_sum14_reg_1861_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum14_fu_739_p2[23:20]),
        .S({\a2_sum14_reg_1861[23]_i_2_n_2 ,\a2_sum14_reg_1861[23]_i_3_n_2 ,\a2_sum14_reg_1861[23]_i_4_n_2 ,\a2_sum14_reg_1861[23]_i_5_n_2 }));
  FDRE \a2_sum14_reg_1861_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[24]),
        .Q(a2_sum14_reg_1861[24]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[25]),
        .Q(a2_sum14_reg_1861[25]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[26]),
        .Q(a2_sum14_reg_1861[26]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[27]),
        .Q(a2_sum14_reg_1861[27]),
        .R(1'b0));
  CARRY4 \a2_sum14_reg_1861_reg[27]_i_1 
       (.CI(\a2_sum14_reg_1861_reg[23]_i_1_n_2 ),
        .CO({\a2_sum14_reg_1861_reg[27]_i_1_n_2 ,\a2_sum14_reg_1861_reg[27]_i_1_n_3 ,\a2_sum14_reg_1861_reg[27]_i_1_n_4 ,\a2_sum14_reg_1861_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum14_fu_739_p2[27:24]),
        .S({\a2_sum14_reg_1861[27]_i_2_n_2 ,\a2_sum14_reg_1861[27]_i_3_n_2 ,\a2_sum14_reg_1861[27]_i_4_n_2 ,\a2_sum14_reg_1861[27]_i_5_n_2 }));
  FDRE \a2_sum14_reg_1861_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[28]),
        .Q(a2_sum14_reg_1861[28]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[29]),
        .Q(a2_sum14_reg_1861[29]),
        .R(1'b0));
  CARRY4 \a2_sum14_reg_1861_reg[29]_i_2 
       (.CI(\a2_sum14_reg_1861_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum14_reg_1861_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum14_reg_1861_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum14_reg_1861_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum14_fu_739_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum14_reg_1861[29]_i_3_n_2 ,\a2_sum14_reg_1861[29]_i_4_n_2 }));
  FDRE \a2_sum14_reg_1861_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[2]),
        .Q(a2_sum14_reg_1861[2]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[3]),
        .Q(a2_sum14_reg_1861[3]),
        .R(1'b0));
  CARRY4 \a2_sum14_reg_1861_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum14_reg_1861_reg[3]_i_1_n_2 ,\a2_sum14_reg_1861_reg[3]_i_1_n_3 ,\a2_sum14_reg_1861_reg[3]_i_1_n_4 ,\a2_sum14_reg_1861_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_13_cast_cast_fu_735_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O(a2_sum14_fu_739_p2[3:0]),
        .S({\a2_sum14_reg_1861[3]_i_3_n_2 ,\a2_sum14_reg_1861[3]_i_4_n_2 ,\a2_sum14_reg_1861[3]_i_5_n_2 ,\a2_sum14_reg_1861[3]_i_6_n_2 }));
  CARRY4 \a2_sum14_reg_1861_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum14_reg_1861_reg[3]_i_2_n_2 ,\a2_sum14_reg_1861_reg[3]_i_2_n_3 ,\a2_sum14_reg_1861_reg[3]_i_2_n_4 ,\a2_sum14_reg_1861_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_cast_cast_fu_406_p1[3:1],1'b0}),
        .O({i_1_13_cast_cast_fu_735_p1[3:1],\NLW_a2_sum14_reg_1861_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum14_reg_1861[3]_i_7_n_2 ,\a2_sum14_reg_1861[3]_i_8_n_2 ,\a2_sum14_reg_1861[3]_i_9_n_2 ,\a2_sum14_reg_1861[3]_i_10_n_2 }));
  FDRE \a2_sum14_reg_1861_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[4]),
        .Q(a2_sum14_reg_1861[4]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[5]),
        .Q(a2_sum14_reg_1861[5]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[6]),
        .Q(a2_sum14_reg_1861[6]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[7]),
        .Q(a2_sum14_reg_1861[7]),
        .R(1'b0));
  CARRY4 \a2_sum14_reg_1861_reg[7]_i_1 
       (.CI(\a2_sum14_reg_1861_reg[3]_i_1_n_2 ),
        .CO({\a2_sum14_reg_1861_reg[7]_i_1_n_2 ,\a2_sum14_reg_1861_reg[7]_i_1_n_3 ,\a2_sum14_reg_1861_reg[7]_i_1_n_4 ,\a2_sum14_reg_1861_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_13_cast_cast_fu_735_p1[7:4]),
        .O(a2_sum14_fu_739_p2[7:4]),
        .S({\a2_sum14_reg_1861[7]_i_3_n_2 ,\a2_sum14_reg_1861[7]_i_4_n_2 ,\a2_sum14_reg_1861[7]_i_5_n_2 ,\a2_sum14_reg_1861[7]_i_6_n_2 }));
  CARRY4 \a2_sum14_reg_1861_reg[7]_i_2 
       (.CI(\a2_sum14_reg_1861_reg[3]_i_2_n_2 ),
        .CO({\a2_sum14_reg_1861_reg[7]_i_2_n_2 ,\a2_sum14_reg_1861_reg[7]_i_2_n_3 ,\a2_sum14_reg_1861_reg[7]_i_2_n_4 ,\a2_sum14_reg_1861_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_13_cast_cast_fu_735_p1[7:4]),
        .S({\a2_sum14_reg_1861[7]_i_7_n_2 ,\a2_sum14_reg_1861[7]_i_8_n_2 ,\a2_sum14_reg_1861[7]_i_9_n_2 ,\a2_sum14_reg_1861[7]_i_10_n_2 }));
  FDRE \a2_sum14_reg_1861_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[8]),
        .Q(a2_sum14_reg_1861[8]),
        .R(1'b0));
  FDRE \a2_sum14_reg_1861_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_98),
        .D(a2_sum14_fu_739_p2[9]),
        .Q(a2_sum14_reg_1861[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum15_reg_1872[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[11]_i_3 
       (.I0(i_1_14_cast_cast_fu_760_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum15_reg_1872[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[11]_i_4 
       (.I0(i_1_14_cast_cast_fu_760_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum15_reg_1872[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[11]_i_5 
       (.I0(i_1_14_cast_cast_fu_760_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum15_reg_1872[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[11]_i_6 
       (.I0(i_1_14_cast_cast_fu_760_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum15_reg_1872[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum15_reg_1872[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum15_reg_1872[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum15_reg_1872[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum15_reg_1872[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum15_reg_1872[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum15_reg_1872[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum15_reg_1872[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum15_reg_1872[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[15]_i_4 
       (.I0(i_1_14_cast_cast_fu_760_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum15_reg_1872[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[15]_i_5 
       (.I0(i_1_14_cast_cast_fu_760_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum15_reg_1872[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[15]_i_6 
       (.I0(i_1_14_cast_cast_fu_760_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum15_reg_1872[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[15]_i_7 
       (.I0(i_1_14_cast_cast_fu_760_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum15_reg_1872[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum15_reg_1872[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum15_reg_1872[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum15_reg_1872[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum15_reg_1872[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum15_reg_1872[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum15_reg_1872[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum15_reg_1872[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum15_reg_1872[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum15_reg_1872[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum15_reg_1872[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum15_reg_1872[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum15_reg_1872[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum15_reg_1872[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum15_reg_1872[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum15_reg_1872[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum15_reg_1872[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[3]_i_3 
       (.I0(i_1_14_cast_cast_fu_760_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum15_reg_1872[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[3]_i_4 
       (.I0(i_1_14_cast_cast_fu_760_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum15_reg_1872[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[3]_i_5 
       (.I0(i_1_14_cast_cast_fu_760_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum15_reg_1872[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum15_reg_1872[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum15_reg_1872[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum15_reg_1872[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum15_reg_1872[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[7]_i_3 
       (.I0(i_1_14_cast_cast_fu_760_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum15_reg_1872[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[7]_i_4 
       (.I0(i_1_14_cast_cast_fu_760_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum15_reg_1872[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[7]_i_5 
       (.I0(i_1_14_cast_cast_fu_760_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum15_reg_1872[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum15_reg_1872[7]_i_6 
       (.I0(i_1_14_cast_cast_fu_760_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum15_reg_1872[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum15_reg_1872[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum15_reg_1872[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum15_reg_1872[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum15_reg_1872[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum15_reg_1872[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum15_reg_1872[7]_i_9_n_2 ));
  FDRE \a2_sum15_reg_1872_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum15_reg_1872[0]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[10]),
        .Q(a2_sum15_reg_1872[10]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[11]),
        .Q(a2_sum15_reg_1872[11]),
        .R(1'b0));
  CARRY4 \a2_sum15_reg_1872_reg[11]_i_1 
       (.CI(\a2_sum15_reg_1872_reg[7]_i_1_n_2 ),
        .CO({\a2_sum15_reg_1872_reg[11]_i_1_n_2 ,\a2_sum15_reg_1872_reg[11]_i_1_n_3 ,\a2_sum15_reg_1872_reg[11]_i_1_n_4 ,\a2_sum15_reg_1872_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_14_cast_cast_fu_760_p1[11:8]),
        .O(a2_sum15_fu_764_p2[11:8]),
        .S({\a2_sum15_reg_1872[11]_i_3_n_2 ,\a2_sum15_reg_1872[11]_i_4_n_2 ,\a2_sum15_reg_1872[11]_i_5_n_2 ,\a2_sum15_reg_1872[11]_i_6_n_2 }));
  CARRY4 \a2_sum15_reg_1872_reg[11]_i_2 
       (.CI(\a2_sum15_reg_1872_reg[7]_i_2_n_2 ),
        .CO({\a2_sum15_reg_1872_reg[11]_i_2_n_2 ,\a2_sum15_reg_1872_reg[11]_i_2_n_3 ,\a2_sum15_reg_1872_reg[11]_i_2_n_4 ,\a2_sum15_reg_1872_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_14_cast_cast_fu_760_p1[8:5]),
        .S({\a2_sum15_reg_1872[11]_i_7_n_2 ,\a2_sum15_reg_1872[11]_i_8_n_2 ,\a2_sum15_reg_1872[11]_i_9_n_2 ,\a2_sum15_reg_1872[11]_i_10_n_2 }));
  FDRE \a2_sum15_reg_1872_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[12]),
        .Q(a2_sum15_reg_1872[12]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[13]),
        .Q(a2_sum15_reg_1872[13]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[14]),
        .Q(a2_sum15_reg_1872[14]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[15]),
        .Q(a2_sum15_reg_1872[15]),
        .R(1'b0));
  CARRY4 \a2_sum15_reg_1872_reg[15]_i_1 
       (.CI(\a2_sum15_reg_1872_reg[11]_i_1_n_2 ),
        .CO({\a2_sum15_reg_1872_reg[15]_i_1_n_2 ,\a2_sum15_reg_1872_reg[15]_i_1_n_3 ,\a2_sum15_reg_1872_reg[15]_i_1_n_4 ,\a2_sum15_reg_1872_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_14_cast_cast_fu_760_p1[15:12]),
        .O(a2_sum15_fu_764_p2[15:12]),
        .S({\a2_sum15_reg_1872[15]_i_4_n_2 ,\a2_sum15_reg_1872[15]_i_5_n_2 ,\a2_sum15_reg_1872[15]_i_6_n_2 ,\a2_sum15_reg_1872[15]_i_7_n_2 }));
  CARRY4 \a2_sum15_reg_1872_reg[15]_i_2 
       (.CI(\a2_sum15_reg_1872_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum15_reg_1872_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum15_reg_1872_reg[15]_i_2_n_4 ,\a2_sum15_reg_1872_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum15_reg_1872_reg[15]_i_2_O_UNCONNECTED [3],i_1_14_cast_cast_fu_760_p1[15:13]}),
        .S({1'b0,\a2_sum15_reg_1872[15]_i_8_n_2 ,\a2_sum15_reg_1872[15]_i_9_n_2 ,\a2_sum15_reg_1872[15]_i_10_n_2 }));
  CARRY4 \a2_sum15_reg_1872_reg[15]_i_3 
       (.CI(\a2_sum15_reg_1872_reg[11]_i_2_n_2 ),
        .CO({\a2_sum15_reg_1872_reg[15]_i_3_n_2 ,\a2_sum15_reg_1872_reg[15]_i_3_n_3 ,\a2_sum15_reg_1872_reg[15]_i_3_n_4 ,\a2_sum15_reg_1872_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_14_cast_cast_fu_760_p1[12:9]),
        .S({\a2_sum15_reg_1872[15]_i_11_n_2 ,\a2_sum15_reg_1872[15]_i_12_n_2 ,\a2_sum15_reg_1872[15]_i_13_n_2 ,\a2_sum15_reg_1872[15]_i_14_n_2 }));
  FDRE \a2_sum15_reg_1872_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[16]),
        .Q(a2_sum15_reg_1872[16]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[17]),
        .Q(a2_sum15_reg_1872[17]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[18]),
        .Q(a2_sum15_reg_1872[18]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[19]),
        .Q(a2_sum15_reg_1872[19]),
        .R(1'b0));
  CARRY4 \a2_sum15_reg_1872_reg[19]_i_1 
       (.CI(\a2_sum15_reg_1872_reg[15]_i_1_n_2 ),
        .CO({\a2_sum15_reg_1872_reg[19]_i_1_n_2 ,\a2_sum15_reg_1872_reg[19]_i_1_n_3 ,\a2_sum15_reg_1872_reg[19]_i_1_n_4 ,\a2_sum15_reg_1872_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum15_fu_764_p2[19:16]),
        .S({\a2_sum15_reg_1872[19]_i_2_n_2 ,\a2_sum15_reg_1872[19]_i_3_n_2 ,\a2_sum15_reg_1872[19]_i_4_n_2 ,\a2_sum15_reg_1872[19]_i_5_n_2 }));
  FDRE \a2_sum15_reg_1872_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[1]),
        .Q(a2_sum15_reg_1872[1]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[20]),
        .Q(a2_sum15_reg_1872[20]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[21]),
        .Q(a2_sum15_reg_1872[21]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[22]),
        .Q(a2_sum15_reg_1872[22]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[23]),
        .Q(a2_sum15_reg_1872[23]),
        .R(1'b0));
  CARRY4 \a2_sum15_reg_1872_reg[23]_i_1 
       (.CI(\a2_sum15_reg_1872_reg[19]_i_1_n_2 ),
        .CO({\a2_sum15_reg_1872_reg[23]_i_1_n_2 ,\a2_sum15_reg_1872_reg[23]_i_1_n_3 ,\a2_sum15_reg_1872_reg[23]_i_1_n_4 ,\a2_sum15_reg_1872_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum15_fu_764_p2[23:20]),
        .S({\a2_sum15_reg_1872[23]_i_2_n_2 ,\a2_sum15_reg_1872[23]_i_3_n_2 ,\a2_sum15_reg_1872[23]_i_4_n_2 ,\a2_sum15_reg_1872[23]_i_5_n_2 }));
  FDRE \a2_sum15_reg_1872_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[24]),
        .Q(a2_sum15_reg_1872[24]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[25]),
        .Q(a2_sum15_reg_1872[25]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[26]),
        .Q(a2_sum15_reg_1872[26]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[27]),
        .Q(a2_sum15_reg_1872[27]),
        .R(1'b0));
  CARRY4 \a2_sum15_reg_1872_reg[27]_i_1 
       (.CI(\a2_sum15_reg_1872_reg[23]_i_1_n_2 ),
        .CO({\a2_sum15_reg_1872_reg[27]_i_1_n_2 ,\a2_sum15_reg_1872_reg[27]_i_1_n_3 ,\a2_sum15_reg_1872_reg[27]_i_1_n_4 ,\a2_sum15_reg_1872_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum15_fu_764_p2[27:24]),
        .S({\a2_sum15_reg_1872[27]_i_2_n_2 ,\a2_sum15_reg_1872[27]_i_3_n_2 ,\a2_sum15_reg_1872[27]_i_4_n_2 ,\a2_sum15_reg_1872[27]_i_5_n_2 }));
  FDRE \a2_sum15_reg_1872_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[28]),
        .Q(a2_sum15_reg_1872[28]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[29]),
        .Q(a2_sum15_reg_1872[29]),
        .R(1'b0));
  CARRY4 \a2_sum15_reg_1872_reg[29]_i_2 
       (.CI(\a2_sum15_reg_1872_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum15_reg_1872_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum15_reg_1872_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum15_reg_1872_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum15_fu_764_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum15_reg_1872[29]_i_3_n_2 ,\a2_sum15_reg_1872[29]_i_4_n_2 }));
  FDRE \a2_sum15_reg_1872_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[2]),
        .Q(a2_sum15_reg_1872[2]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[3]),
        .Q(a2_sum15_reg_1872[3]),
        .R(1'b0));
  CARRY4 \a2_sum15_reg_1872_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum15_reg_1872_reg[3]_i_1_n_2 ,\a2_sum15_reg_1872_reg[3]_i_1_n_3 ,\a2_sum15_reg_1872_reg[3]_i_1_n_4 ,\a2_sum15_reg_1872_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_14_cast_cast_fu_760_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum15_fu_764_p2[3:1],\NLW_a2_sum15_reg_1872_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum15_reg_1872[3]_i_3_n_2 ,\a2_sum15_reg_1872[3]_i_4_n_2 ,\a2_sum15_reg_1872[3]_i_5_n_2 ,\a2_sum15_reg_1872[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum15_reg_1872_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum15_reg_1872_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum15_reg_1872_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum15_reg_1872_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_14_cast_cast_fu_760_p1[1]}),
        .S({\NLW_a2_sum15_reg_1872_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],\a2_sum43_reg_2185[3]_i_7_n_2 }));
  FDRE \a2_sum15_reg_1872_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[4]),
        .Q(a2_sum15_reg_1872[4]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[5]),
        .Q(a2_sum15_reg_1872[5]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[6]),
        .Q(a2_sum15_reg_1872[6]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[7]),
        .Q(a2_sum15_reg_1872[7]),
        .R(1'b0));
  CARRY4 \a2_sum15_reg_1872_reg[7]_i_1 
       (.CI(\a2_sum15_reg_1872_reg[3]_i_1_n_2 ),
        .CO({\a2_sum15_reg_1872_reg[7]_i_1_n_2 ,\a2_sum15_reg_1872_reg[7]_i_1_n_3 ,\a2_sum15_reg_1872_reg[7]_i_1_n_4 ,\a2_sum15_reg_1872_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_14_cast_cast_fu_760_p1[7:4]),
        .O(a2_sum15_fu_764_p2[7:4]),
        .S({\a2_sum15_reg_1872[7]_i_3_n_2 ,\a2_sum15_reg_1872[7]_i_4_n_2 ,\a2_sum15_reg_1872[7]_i_5_n_2 ,\a2_sum15_reg_1872[7]_i_6_n_2 }));
  CARRY4 \a2_sum15_reg_1872_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum15_reg_1872_reg[7]_i_2_n_2 ,\a2_sum15_reg_1872_reg[7]_i_2_n_3 ,\a2_sum15_reg_1872_reg[7]_i_2_n_4 ,\a2_sum15_reg_1872_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[3:1]}),
        .O({i_1_14_cast_cast_fu_760_p1[4:2],\NLW_a2_sum15_reg_1872_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum15_reg_1872[7]_i_7_n_2 ,\a2_sum15_reg_1872[7]_i_8_n_2 ,\a2_sum15_reg_1872[7]_i_9_n_2 ,\a2_sum15_reg_1872[7]_i_10_n_2 }));
  FDRE \a2_sum15_reg_1872_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[8]),
        .Q(a2_sum15_reg_1872[8]),
        .R(1'b0));
  FDRE \a2_sum15_reg_1872_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_110),
        .D(a2_sum15_fu_764_p2[9]),
        .Q(a2_sum15_reg_1872[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum16_reg_1883[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[11]_i_3 
       (.I0(i_1_15_cast_cast_fu_785_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum16_reg_1883[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[11]_i_4 
       (.I0(i_1_15_cast_cast_fu_785_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum16_reg_1883[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[11]_i_5 
       (.I0(i_1_15_cast_cast_fu_785_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum16_reg_1883[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[11]_i_6 
       (.I0(i_1_15_cast_cast_fu_785_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum16_reg_1883[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum16_reg_1883[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum16_reg_1883[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum16_reg_1883[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum16_reg_1883[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum16_reg_1883[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum16_reg_1883[15]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[15]_i_4 
       (.I0(i_1_15_cast_cast_fu_785_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum16_reg_1883[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[15]_i_5 
       (.I0(i_1_15_cast_cast_fu_785_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum16_reg_1883[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[15]_i_6 
       (.I0(i_1_15_cast_cast_fu_785_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum16_reg_1883[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[15]_i_7 
       (.I0(i_1_15_cast_cast_fu_785_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum16_reg_1883[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum16_reg_1883[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum16_reg_1883[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum16_reg_1883[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum16_reg_1883[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum16_reg_1883[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum16_reg_1883[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum16_reg_1883[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum16_reg_1883[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum16_reg_1883[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum16_reg_1883[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum16_reg_1883[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum16_reg_1883[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum16_reg_1883[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum16_reg_1883[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum16_reg_1883[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum16_reg_1883[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[3]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum16_reg_1883[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[3]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum16_reg_1883[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[3]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum16_reg_1883[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum16_reg_1883[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum16_reg_1883[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[7]_i_3 
       (.I0(i_1_15_cast_cast_fu_785_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum16_reg_1883[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[7]_i_4 
       (.I0(i_1_15_cast_cast_fu_785_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum16_reg_1883[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[7]_i_5 
       (.I0(i_1_15_cast_cast_fu_785_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum16_reg_1883[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum16_reg_1883[7]_i_6 
       (.I0(i_1_15_cast_cast_fu_785_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum16_reg_1883[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum16_reg_1883[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum16_reg_1883[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum16_reg_1883[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum16_reg_1883[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum16_reg_1883[7]_i_9_n_2 ));
  FDRE \a2_sum16_reg_1883_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum44_fu_1489_p2[0]),
        .Q(a2_sum16_reg_1883[0]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[10]),
        .Q(a2_sum16_reg_1883[10]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[11]),
        .Q(a2_sum16_reg_1883[11]),
        .R(1'b0));
  CARRY4 \a2_sum16_reg_1883_reg[11]_i_1 
       (.CI(\a2_sum16_reg_1883_reg[7]_i_1_n_2 ),
        .CO({\a2_sum16_reg_1883_reg[11]_i_1_n_2 ,\a2_sum16_reg_1883_reg[11]_i_1_n_3 ,\a2_sum16_reg_1883_reg[11]_i_1_n_4 ,\a2_sum16_reg_1883_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_15_cast_cast_fu_785_p1[11:8]),
        .O(a2_sum16_fu_789_p2[11:8]),
        .S({\a2_sum16_reg_1883[11]_i_3_n_2 ,\a2_sum16_reg_1883[11]_i_4_n_2 ,\a2_sum16_reg_1883[11]_i_5_n_2 ,\a2_sum16_reg_1883[11]_i_6_n_2 }));
  CARRY4 \a2_sum16_reg_1883_reg[11]_i_2 
       (.CI(\a2_sum16_reg_1883_reg[7]_i_2_n_2 ),
        .CO({\a2_sum16_reg_1883_reg[11]_i_2_n_2 ,\a2_sum16_reg_1883_reg[11]_i_2_n_3 ,\a2_sum16_reg_1883_reg[11]_i_2_n_4 ,\a2_sum16_reg_1883_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_15_cast_cast_fu_785_p1[10:7]),
        .S({\a2_sum16_reg_1883[11]_i_7_n_2 ,\a2_sum16_reg_1883[11]_i_8_n_2 ,\a2_sum16_reg_1883[11]_i_9_n_2 ,\a2_sum16_reg_1883[11]_i_10_n_2 }));
  FDRE \a2_sum16_reg_1883_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[12]),
        .Q(a2_sum16_reg_1883[12]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[13]),
        .Q(a2_sum16_reg_1883[13]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[14]),
        .Q(a2_sum16_reg_1883[14]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[15]),
        .Q(a2_sum16_reg_1883[15]),
        .R(1'b0));
  CARRY4 \a2_sum16_reg_1883_reg[15]_i_1 
       (.CI(\a2_sum16_reg_1883_reg[11]_i_1_n_2 ),
        .CO({\a2_sum16_reg_1883_reg[15]_i_1_n_2 ,\a2_sum16_reg_1883_reg[15]_i_1_n_3 ,\a2_sum16_reg_1883_reg[15]_i_1_n_4 ,\a2_sum16_reg_1883_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_15_cast_cast_fu_785_p1[15:12]),
        .O(a2_sum16_fu_789_p2[15:12]),
        .S({\a2_sum16_reg_1883[15]_i_4_n_2 ,\a2_sum16_reg_1883[15]_i_5_n_2 ,\a2_sum16_reg_1883[15]_i_6_n_2 ,\a2_sum16_reg_1883[15]_i_7_n_2 }));
  CARRY4 \a2_sum16_reg_1883_reg[15]_i_2 
       (.CI(\a2_sum16_reg_1883_reg[15]_i_3_n_2 ),
        .CO(\NLW_a2_sum16_reg_1883_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum16_reg_1883_reg[15]_i_2_O_UNCONNECTED [3:1],i_1_15_cast_cast_fu_785_p1[15]}),
        .S({1'b0,1'b0,1'b0,\a2_sum16_reg_1883[15]_i_8_n_2 }));
  CARRY4 \a2_sum16_reg_1883_reg[15]_i_3 
       (.CI(\a2_sum16_reg_1883_reg[11]_i_2_n_2 ),
        .CO({\a2_sum16_reg_1883_reg[15]_i_3_n_2 ,\a2_sum16_reg_1883_reg[15]_i_3_n_3 ,\a2_sum16_reg_1883_reg[15]_i_3_n_4 ,\a2_sum16_reg_1883_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_15_cast_cast_fu_785_p1[14:11]),
        .S({\a2_sum16_reg_1883[15]_i_9_n_2 ,\a2_sum16_reg_1883[15]_i_10_n_2 ,\a2_sum16_reg_1883[15]_i_11_n_2 ,\a2_sum16_reg_1883[15]_i_12_n_2 }));
  FDRE \a2_sum16_reg_1883_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[16]),
        .Q(a2_sum16_reg_1883[16]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[17]),
        .Q(a2_sum16_reg_1883[17]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[18]),
        .Q(a2_sum16_reg_1883[18]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[19]),
        .Q(a2_sum16_reg_1883[19]),
        .R(1'b0));
  CARRY4 \a2_sum16_reg_1883_reg[19]_i_1 
       (.CI(\a2_sum16_reg_1883_reg[15]_i_1_n_2 ),
        .CO({\a2_sum16_reg_1883_reg[19]_i_1_n_2 ,\a2_sum16_reg_1883_reg[19]_i_1_n_3 ,\a2_sum16_reg_1883_reg[19]_i_1_n_4 ,\a2_sum16_reg_1883_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum16_fu_789_p2[19:16]),
        .S({\a2_sum16_reg_1883[19]_i_2_n_2 ,\a2_sum16_reg_1883[19]_i_3_n_2 ,\a2_sum16_reg_1883[19]_i_4_n_2 ,\a2_sum16_reg_1883[19]_i_5_n_2 }));
  FDRE \a2_sum16_reg_1883_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[1]),
        .Q(a2_sum16_reg_1883[1]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[20]),
        .Q(a2_sum16_reg_1883[20]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[21]),
        .Q(a2_sum16_reg_1883[21]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[22]),
        .Q(a2_sum16_reg_1883[22]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[23]),
        .Q(a2_sum16_reg_1883[23]),
        .R(1'b0));
  CARRY4 \a2_sum16_reg_1883_reg[23]_i_1 
       (.CI(\a2_sum16_reg_1883_reg[19]_i_1_n_2 ),
        .CO({\a2_sum16_reg_1883_reg[23]_i_1_n_2 ,\a2_sum16_reg_1883_reg[23]_i_1_n_3 ,\a2_sum16_reg_1883_reg[23]_i_1_n_4 ,\a2_sum16_reg_1883_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum16_fu_789_p2[23:20]),
        .S({\a2_sum16_reg_1883[23]_i_2_n_2 ,\a2_sum16_reg_1883[23]_i_3_n_2 ,\a2_sum16_reg_1883[23]_i_4_n_2 ,\a2_sum16_reg_1883[23]_i_5_n_2 }));
  FDRE \a2_sum16_reg_1883_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[24]),
        .Q(a2_sum16_reg_1883[24]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[25]),
        .Q(a2_sum16_reg_1883[25]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[26]),
        .Q(a2_sum16_reg_1883[26]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[27]),
        .Q(a2_sum16_reg_1883[27]),
        .R(1'b0));
  CARRY4 \a2_sum16_reg_1883_reg[27]_i_1 
       (.CI(\a2_sum16_reg_1883_reg[23]_i_1_n_2 ),
        .CO({\a2_sum16_reg_1883_reg[27]_i_1_n_2 ,\a2_sum16_reg_1883_reg[27]_i_1_n_3 ,\a2_sum16_reg_1883_reg[27]_i_1_n_4 ,\a2_sum16_reg_1883_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum16_fu_789_p2[27:24]),
        .S({\a2_sum16_reg_1883[27]_i_2_n_2 ,\a2_sum16_reg_1883[27]_i_3_n_2 ,\a2_sum16_reg_1883[27]_i_4_n_2 ,\a2_sum16_reg_1883[27]_i_5_n_2 }));
  FDRE \a2_sum16_reg_1883_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[28]),
        .Q(a2_sum16_reg_1883[28]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[29]),
        .Q(a2_sum16_reg_1883[29]),
        .R(1'b0));
  CARRY4 \a2_sum16_reg_1883_reg[29]_i_2 
       (.CI(\a2_sum16_reg_1883_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum16_reg_1883_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum16_reg_1883_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum16_reg_1883_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum16_fu_789_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum16_reg_1883[29]_i_3_n_2 ,\a2_sum16_reg_1883[29]_i_4_n_2 }));
  FDRE \a2_sum16_reg_1883_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[2]),
        .Q(a2_sum16_reg_1883[2]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[3]),
        .Q(a2_sum16_reg_1883[3]),
        .R(1'b0));
  CARRY4 \a2_sum16_reg_1883_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum16_reg_1883_reg[3]_i_1_n_2 ,\a2_sum16_reg_1883_reg[3]_i_1_n_3 ,\a2_sum16_reg_1883_reg[3]_i_1_n_4 ,\a2_sum16_reg_1883_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_cast_cast_fu_406_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O({a2_sum16_fu_789_p2[3:1],\NLW_a2_sum16_reg_1883_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum16_reg_1883[3]_i_2_n_2 ,\a2_sum16_reg_1883[3]_i_3_n_2 ,\a2_sum16_reg_1883[3]_i_4_n_2 ,\a2_sum16_reg_1883[3]_i_5_n_2 }));
  FDRE \a2_sum16_reg_1883_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[4]),
        .Q(a2_sum16_reg_1883[4]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[5]),
        .Q(a2_sum16_reg_1883[5]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[6]),
        .Q(a2_sum16_reg_1883[6]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[7]),
        .Q(a2_sum16_reg_1883[7]),
        .R(1'b0));
  CARRY4 \a2_sum16_reg_1883_reg[7]_i_1 
       (.CI(\a2_sum16_reg_1883_reg[3]_i_1_n_2 ),
        .CO({\a2_sum16_reg_1883_reg[7]_i_1_n_2 ,\a2_sum16_reg_1883_reg[7]_i_1_n_3 ,\a2_sum16_reg_1883_reg[7]_i_1_n_4 ,\a2_sum16_reg_1883_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_15_cast_cast_fu_785_p1[7:4]),
        .O(a2_sum16_fu_789_p2[7:4]),
        .S({\a2_sum16_reg_1883[7]_i_3_n_2 ,\a2_sum16_reg_1883[7]_i_4_n_2 ,\a2_sum16_reg_1883[7]_i_5_n_2 ,\a2_sum16_reg_1883[7]_i_6_n_2 }));
  CARRY4 \a2_sum16_reg_1883_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum16_reg_1883_reg[7]_i_2_n_2 ,\a2_sum16_reg_1883_reg[7]_i_2_n_3 ,\a2_sum16_reg_1883_reg[7]_i_2_n_4 ,\a2_sum16_reg_1883_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[4],1'b0}),
        .O({i_1_15_cast_cast_fu_785_p1[6:4],\NLW_a2_sum16_reg_1883_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum16_reg_1883[7]_i_7_n_2 ,\a2_sum16_reg_1883[7]_i_8_n_2 ,\a2_sum16_reg_1883[7]_i_9_n_2 ,\a2_sum16_reg_1883[7]_i_10_n_2 }));
  FDRE \a2_sum16_reg_1883_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[8]),
        .Q(a2_sum16_reg_1883[8]),
        .R(1'b0));
  FDRE \a2_sum16_reg_1883_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_79),
        .D(a2_sum16_fu_789_p2[9]),
        .Q(a2_sum16_reg_1883[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum17_reg_1894[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[11]_i_3 
       (.I0(i_1_16_cast_cast_fu_810_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum17_reg_1894[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[11]_i_4 
       (.I0(i_1_16_cast_cast_fu_810_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum17_reg_1894[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[11]_i_5 
       (.I0(i_1_16_cast_cast_fu_810_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum17_reg_1894[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[11]_i_6 
       (.I0(i_1_16_cast_cast_fu_810_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum17_reg_1894[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum17_reg_1894[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum17_reg_1894[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum17_reg_1894[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum17_reg_1894[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum17_reg_1894[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum17_reg_1894[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum17_reg_1894[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum17_reg_1894[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[15]_i_4 
       (.I0(i_1_16_cast_cast_fu_810_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum17_reg_1894[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[15]_i_5 
       (.I0(i_1_16_cast_cast_fu_810_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum17_reg_1894[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[15]_i_6 
       (.I0(i_1_16_cast_cast_fu_810_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum17_reg_1894[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[15]_i_7 
       (.I0(i_1_16_cast_cast_fu_810_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum17_reg_1894[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum17_reg_1894[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum17_reg_1894[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum17_reg_1894[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum17_reg_1894[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum17_reg_1894[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum17_reg_1894[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum17_reg_1894[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum17_reg_1894[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum17_reg_1894[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum17_reg_1894[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum17_reg_1894[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum17_reg_1894[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum17_reg_1894[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum17_reg_1894[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum17_reg_1894[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum17_reg_1894[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[3]_i_3 
       (.I0(i_1_16_cast_cast_fu_810_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum17_reg_1894[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[3]_i_4 
       (.I0(i_1_16_cast_cast_fu_810_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum17_reg_1894[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[3]_i_5 
       (.I0(i_1_16_cast_cast_fu_810_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum17_reg_1894[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum17_reg_1894[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum17_reg_1894[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum17_reg_1894[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[7]_i_3 
       (.I0(i_1_16_cast_cast_fu_810_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum17_reg_1894[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[7]_i_4 
       (.I0(i_1_16_cast_cast_fu_810_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum17_reg_1894[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[7]_i_5 
       (.I0(i_1_16_cast_cast_fu_810_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum17_reg_1894[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum17_reg_1894[7]_i_6 
       (.I0(i_1_16_cast_cast_fu_810_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum17_reg_1894[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum17_reg_1894[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum17_reg_1894[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum17_reg_1894[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum17_reg_1894[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum17_reg_1894[7]_i_9_n_2 ));
  FDRE \a2_sum17_reg_1894_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum17_reg_1894[0]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[10]),
        .Q(a2_sum17_reg_1894[10]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[11]),
        .Q(a2_sum17_reg_1894[11]),
        .R(1'b0));
  CARRY4 \a2_sum17_reg_1894_reg[11]_i_1 
       (.CI(\a2_sum17_reg_1894_reg[7]_i_1_n_2 ),
        .CO({\a2_sum17_reg_1894_reg[11]_i_1_n_2 ,\a2_sum17_reg_1894_reg[11]_i_1_n_3 ,\a2_sum17_reg_1894_reg[11]_i_1_n_4 ,\a2_sum17_reg_1894_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_16_cast_cast_fu_810_p1[11:8]),
        .O(a2_sum17_fu_814_p2[11:8]),
        .S({\a2_sum17_reg_1894[11]_i_3_n_2 ,\a2_sum17_reg_1894[11]_i_4_n_2 ,\a2_sum17_reg_1894[11]_i_5_n_2 ,\a2_sum17_reg_1894[11]_i_6_n_2 }));
  CARRY4 \a2_sum17_reg_1894_reg[11]_i_2 
       (.CI(\a2_sum17_reg_1894_reg[7]_i_2_n_2 ),
        .CO({\a2_sum17_reg_1894_reg[11]_i_2_n_2 ,\a2_sum17_reg_1894_reg[11]_i_2_n_3 ,\a2_sum17_reg_1894_reg[11]_i_2_n_4 ,\a2_sum17_reg_1894_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_16_cast_cast_fu_810_p1[8:5]),
        .S({\a2_sum17_reg_1894[11]_i_7_n_2 ,\a2_sum17_reg_1894[11]_i_8_n_2 ,\a2_sum17_reg_1894[11]_i_9_n_2 ,\a2_sum17_reg_1894[11]_i_10_n_2 }));
  FDRE \a2_sum17_reg_1894_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[12]),
        .Q(a2_sum17_reg_1894[12]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[13]),
        .Q(a2_sum17_reg_1894[13]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[14]),
        .Q(a2_sum17_reg_1894[14]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[15]),
        .Q(a2_sum17_reg_1894[15]),
        .R(1'b0));
  CARRY4 \a2_sum17_reg_1894_reg[15]_i_1 
       (.CI(\a2_sum17_reg_1894_reg[11]_i_1_n_2 ),
        .CO({\a2_sum17_reg_1894_reg[15]_i_1_n_2 ,\a2_sum17_reg_1894_reg[15]_i_1_n_3 ,\a2_sum17_reg_1894_reg[15]_i_1_n_4 ,\a2_sum17_reg_1894_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_16_cast_cast_fu_810_p1[15:12]),
        .O(a2_sum17_fu_814_p2[15:12]),
        .S({\a2_sum17_reg_1894[15]_i_4_n_2 ,\a2_sum17_reg_1894[15]_i_5_n_2 ,\a2_sum17_reg_1894[15]_i_6_n_2 ,\a2_sum17_reg_1894[15]_i_7_n_2 }));
  CARRY4 \a2_sum17_reg_1894_reg[15]_i_2 
       (.CI(\a2_sum17_reg_1894_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum17_reg_1894_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum17_reg_1894_reg[15]_i_2_n_4 ,\a2_sum17_reg_1894_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum17_reg_1894_reg[15]_i_2_O_UNCONNECTED [3],i_1_16_cast_cast_fu_810_p1[15:13]}),
        .S({1'b0,\a2_sum17_reg_1894[15]_i_8_n_2 ,\a2_sum17_reg_1894[15]_i_9_n_2 ,\a2_sum17_reg_1894[15]_i_10_n_2 }));
  CARRY4 \a2_sum17_reg_1894_reg[15]_i_3 
       (.CI(\a2_sum17_reg_1894_reg[11]_i_2_n_2 ),
        .CO({\a2_sum17_reg_1894_reg[15]_i_3_n_2 ,\a2_sum17_reg_1894_reg[15]_i_3_n_3 ,\a2_sum17_reg_1894_reg[15]_i_3_n_4 ,\a2_sum17_reg_1894_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_16_cast_cast_fu_810_p1[12:9]),
        .S({\a2_sum17_reg_1894[15]_i_11_n_2 ,\a2_sum17_reg_1894[15]_i_12_n_2 ,\a2_sum17_reg_1894[15]_i_13_n_2 ,\a2_sum17_reg_1894[15]_i_14_n_2 }));
  FDRE \a2_sum17_reg_1894_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[16]),
        .Q(a2_sum17_reg_1894[16]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[17]),
        .Q(a2_sum17_reg_1894[17]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[18]),
        .Q(a2_sum17_reg_1894[18]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[19]),
        .Q(a2_sum17_reg_1894[19]),
        .R(1'b0));
  CARRY4 \a2_sum17_reg_1894_reg[19]_i_1 
       (.CI(\a2_sum17_reg_1894_reg[15]_i_1_n_2 ),
        .CO({\a2_sum17_reg_1894_reg[19]_i_1_n_2 ,\a2_sum17_reg_1894_reg[19]_i_1_n_3 ,\a2_sum17_reg_1894_reg[19]_i_1_n_4 ,\a2_sum17_reg_1894_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum17_fu_814_p2[19:16]),
        .S({\a2_sum17_reg_1894[19]_i_2_n_2 ,\a2_sum17_reg_1894[19]_i_3_n_2 ,\a2_sum17_reg_1894[19]_i_4_n_2 ,\a2_sum17_reg_1894[19]_i_5_n_2 }));
  FDRE \a2_sum17_reg_1894_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[1]),
        .Q(a2_sum17_reg_1894[1]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[20]),
        .Q(a2_sum17_reg_1894[20]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[21]),
        .Q(a2_sum17_reg_1894[21]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[22]),
        .Q(a2_sum17_reg_1894[22]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[23]),
        .Q(a2_sum17_reg_1894[23]),
        .R(1'b0));
  CARRY4 \a2_sum17_reg_1894_reg[23]_i_1 
       (.CI(\a2_sum17_reg_1894_reg[19]_i_1_n_2 ),
        .CO({\a2_sum17_reg_1894_reg[23]_i_1_n_2 ,\a2_sum17_reg_1894_reg[23]_i_1_n_3 ,\a2_sum17_reg_1894_reg[23]_i_1_n_4 ,\a2_sum17_reg_1894_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum17_fu_814_p2[23:20]),
        .S({\a2_sum17_reg_1894[23]_i_2_n_2 ,\a2_sum17_reg_1894[23]_i_3_n_2 ,\a2_sum17_reg_1894[23]_i_4_n_2 ,\a2_sum17_reg_1894[23]_i_5_n_2 }));
  FDRE \a2_sum17_reg_1894_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[24]),
        .Q(a2_sum17_reg_1894[24]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[25]),
        .Q(a2_sum17_reg_1894[25]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[26]),
        .Q(a2_sum17_reg_1894[26]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[27]),
        .Q(a2_sum17_reg_1894[27]),
        .R(1'b0));
  CARRY4 \a2_sum17_reg_1894_reg[27]_i_1 
       (.CI(\a2_sum17_reg_1894_reg[23]_i_1_n_2 ),
        .CO({\a2_sum17_reg_1894_reg[27]_i_1_n_2 ,\a2_sum17_reg_1894_reg[27]_i_1_n_3 ,\a2_sum17_reg_1894_reg[27]_i_1_n_4 ,\a2_sum17_reg_1894_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum17_fu_814_p2[27:24]),
        .S({\a2_sum17_reg_1894[27]_i_2_n_2 ,\a2_sum17_reg_1894[27]_i_3_n_2 ,\a2_sum17_reg_1894[27]_i_4_n_2 ,\a2_sum17_reg_1894[27]_i_5_n_2 }));
  FDRE \a2_sum17_reg_1894_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[28]),
        .Q(a2_sum17_reg_1894[28]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[29]),
        .Q(a2_sum17_reg_1894[29]),
        .R(1'b0));
  CARRY4 \a2_sum17_reg_1894_reg[29]_i_2 
       (.CI(\a2_sum17_reg_1894_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum17_reg_1894_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum17_reg_1894_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum17_reg_1894_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum17_fu_814_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum17_reg_1894[29]_i_3_n_2 ,\a2_sum17_reg_1894[29]_i_4_n_2 }));
  FDRE \a2_sum17_reg_1894_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[2]),
        .Q(a2_sum17_reg_1894[2]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[3]),
        .Q(a2_sum17_reg_1894[3]),
        .R(1'b0));
  CARRY4 \a2_sum17_reg_1894_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum17_reg_1894_reg[3]_i_1_n_2 ,\a2_sum17_reg_1894_reg[3]_i_1_n_3 ,\a2_sum17_reg_1894_reg[3]_i_1_n_4 ,\a2_sum17_reg_1894_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_16_cast_cast_fu_810_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum17_fu_814_p2[3:1],\NLW_a2_sum17_reg_1894_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum17_reg_1894[3]_i_3_n_2 ,\a2_sum17_reg_1894[3]_i_4_n_2 ,\a2_sum17_reg_1894[3]_i_5_n_2 ,\a2_sum17_reg_1894[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum17_reg_1894_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum17_reg_1894_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum17_reg_1894_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum17_reg_1894_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_16_cast_cast_fu_810_p1[1]}),
        .S({\NLW_a2_sum17_reg_1894_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],i_1_cast_cast_fu_406_p1[1]}));
  FDRE \a2_sum17_reg_1894_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[4]),
        .Q(a2_sum17_reg_1894[4]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[5]),
        .Q(a2_sum17_reg_1894[5]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[6]),
        .Q(a2_sum17_reg_1894[6]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[7]),
        .Q(a2_sum17_reg_1894[7]),
        .R(1'b0));
  CARRY4 \a2_sum17_reg_1894_reg[7]_i_1 
       (.CI(\a2_sum17_reg_1894_reg[3]_i_1_n_2 ),
        .CO({\a2_sum17_reg_1894_reg[7]_i_1_n_2 ,\a2_sum17_reg_1894_reg[7]_i_1_n_3 ,\a2_sum17_reg_1894_reg[7]_i_1_n_4 ,\a2_sum17_reg_1894_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_16_cast_cast_fu_810_p1[7:4]),
        .O(a2_sum17_fu_814_p2[7:4]),
        .S({\a2_sum17_reg_1894[7]_i_3_n_2 ,\a2_sum17_reg_1894[7]_i_4_n_2 ,\a2_sum17_reg_1894[7]_i_5_n_2 ,\a2_sum17_reg_1894[7]_i_6_n_2 }));
  CARRY4 \a2_sum17_reg_1894_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum17_reg_1894_reg[7]_i_2_n_2 ,\a2_sum17_reg_1894_reg[7]_i_2_n_3 ,\a2_sum17_reg_1894_reg[7]_i_2_n_4 ,\a2_sum17_reg_1894_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({i_1_cast_cast_fu_406_p1[4],1'b0,1'b0,1'b0}),
        .O({i_1_16_cast_cast_fu_810_p1[4:2],\NLW_a2_sum17_reg_1894_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum17_reg_1894[7]_i_7_n_2 ,\a2_sum17_reg_1894[7]_i_8_n_2 ,\a2_sum17_reg_1894[7]_i_9_n_2 ,\a2_sum17_reg_1894[7]_i_10_n_2 }));
  FDRE \a2_sum17_reg_1894_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[8]),
        .Q(a2_sum17_reg_1894[8]),
        .R(1'b0));
  FDRE \a2_sum17_reg_1894_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_106),
        .D(a2_sum17_fu_814_p2[9]),
        .Q(a2_sum17_reg_1894[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum18_reg_1905[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[11]_i_3 
       (.I0(i_1_17_cast_cast_fu_835_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum18_reg_1905[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[11]_i_4 
       (.I0(i_1_17_cast_cast_fu_835_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum18_reg_1905[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[11]_i_5 
       (.I0(i_1_17_cast_cast_fu_835_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum18_reg_1905[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[11]_i_6 
       (.I0(i_1_17_cast_cast_fu_835_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum18_reg_1905[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum18_reg_1905[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum18_reg_1905[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum18_reg_1905[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum18_reg_1905[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[15]_i_3 
       (.I0(i_1_17_cast_cast_fu_835_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum18_reg_1905[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[15]_i_4 
       (.I0(i_1_17_cast_cast_fu_835_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum18_reg_1905[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[15]_i_5 
       (.I0(i_1_17_cast_cast_fu_835_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum18_reg_1905[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[15]_i_6 
       (.I0(i_1_17_cast_cast_fu_835_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum18_reg_1905[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[15]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum18_reg_1905[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum18_reg_1905[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum18_reg_1905[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum18_reg_1905[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum18_reg_1905[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum18_reg_1905[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum18_reg_1905[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum18_reg_1905[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum18_reg_1905[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum18_reg_1905[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum18_reg_1905[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum18_reg_1905[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum18_reg_1905[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum18_reg_1905[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum18_reg_1905[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum18_reg_1905[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum18_reg_1905[29]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[3]_i_10 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum18_reg_1905[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[3]_i_3 
       (.I0(i_1_17_cast_cast_fu_835_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum18_reg_1905[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[3]_i_4 
       (.I0(i_1_17_cast_cast_fu_835_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum18_reg_1905[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[3]_i_5 
       (.I0(i_1_17_cast_cast_fu_835_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum18_reg_1905[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[3]_i_6 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum18_reg_1905[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[3]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum18_reg_1905[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[3]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum18_reg_1905[3]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum18_reg_1905[3]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum18_reg_1905[3]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum18_reg_1905[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum18_reg_1905[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[7]_i_3 
       (.I0(i_1_17_cast_cast_fu_835_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum18_reg_1905[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[7]_i_4 
       (.I0(i_1_17_cast_cast_fu_835_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum18_reg_1905[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[7]_i_5 
       (.I0(i_1_17_cast_cast_fu_835_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum18_reg_1905[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum18_reg_1905[7]_i_6 
       (.I0(i_1_17_cast_cast_fu_835_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum18_reg_1905[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum18_reg_1905[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum18_reg_1905[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum18_reg_1905[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum18_reg_1905[7]_i_9_n_2 ));
  FDRE \a2_sum18_reg_1905_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[0]),
        .Q(a2_sum18_reg_1905[0]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[10]),
        .Q(a2_sum18_reg_1905[10]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[11]),
        .Q(a2_sum18_reg_1905[11]),
        .R(1'b0));
  CARRY4 \a2_sum18_reg_1905_reg[11]_i_1 
       (.CI(\a2_sum18_reg_1905_reg[7]_i_1_n_2 ),
        .CO({\a2_sum18_reg_1905_reg[11]_i_1_n_2 ,\a2_sum18_reg_1905_reg[11]_i_1_n_3 ,\a2_sum18_reg_1905_reg[11]_i_1_n_4 ,\a2_sum18_reg_1905_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_17_cast_cast_fu_835_p1[11:8]),
        .O(a2_sum18_fu_839_p2[11:8]),
        .S({\a2_sum18_reg_1905[11]_i_3_n_2 ,\a2_sum18_reg_1905[11]_i_4_n_2 ,\a2_sum18_reg_1905[11]_i_5_n_2 ,\a2_sum18_reg_1905[11]_i_6_n_2 }));
  CARRY4 \a2_sum18_reg_1905_reg[11]_i_2 
       (.CI(\a2_sum18_reg_1905_reg[7]_i_2_n_2 ),
        .CO({\a2_sum18_reg_1905_reg[11]_i_2_n_2 ,\a2_sum18_reg_1905_reg[11]_i_2_n_3 ,\a2_sum18_reg_1905_reg[11]_i_2_n_4 ,\a2_sum18_reg_1905_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_17_cast_cast_fu_835_p1[11:8]),
        .S({\a2_sum18_reg_1905[11]_i_7_n_2 ,\a2_sum18_reg_1905[11]_i_8_n_2 ,\a2_sum18_reg_1905[11]_i_9_n_2 ,\a2_sum18_reg_1905[11]_i_10_n_2 }));
  FDRE \a2_sum18_reg_1905_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[12]),
        .Q(a2_sum18_reg_1905[12]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[13]),
        .Q(a2_sum18_reg_1905[13]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[14]),
        .Q(a2_sum18_reg_1905[14]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[15]),
        .Q(a2_sum18_reg_1905[15]),
        .R(1'b0));
  CARRY4 \a2_sum18_reg_1905_reg[15]_i_1 
       (.CI(\a2_sum18_reg_1905_reg[11]_i_1_n_2 ),
        .CO({\a2_sum18_reg_1905_reg[15]_i_1_n_2 ,\a2_sum18_reg_1905_reg[15]_i_1_n_3 ,\a2_sum18_reg_1905_reg[15]_i_1_n_4 ,\a2_sum18_reg_1905_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_17_cast_cast_fu_835_p1[15:12]),
        .O(a2_sum18_fu_839_p2[15:12]),
        .S({\a2_sum18_reg_1905[15]_i_3_n_2 ,\a2_sum18_reg_1905[15]_i_4_n_2 ,\a2_sum18_reg_1905[15]_i_5_n_2 ,\a2_sum18_reg_1905[15]_i_6_n_2 }));
  CARRY4 \a2_sum18_reg_1905_reg[15]_i_2 
       (.CI(\a2_sum18_reg_1905_reg[11]_i_2_n_2 ),
        .CO({\NLW_a2_sum18_reg_1905_reg[15]_i_2_CO_UNCONNECTED [3],\a2_sum18_reg_1905_reg[15]_i_2_n_3 ,\a2_sum18_reg_1905_reg[15]_i_2_n_4 ,\a2_sum18_reg_1905_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_17_cast_cast_fu_835_p1[15:12]),
        .S({\a2_sum18_reg_1905[15]_i_7_n_2 ,\a2_sum18_reg_1905[15]_i_8_n_2 ,\a2_sum18_reg_1905[15]_i_9_n_2 ,\a2_sum18_reg_1905[15]_i_10_n_2 }));
  FDRE \a2_sum18_reg_1905_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[16]),
        .Q(a2_sum18_reg_1905[16]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[17]),
        .Q(a2_sum18_reg_1905[17]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[18]),
        .Q(a2_sum18_reg_1905[18]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[19]),
        .Q(a2_sum18_reg_1905[19]),
        .R(1'b0));
  CARRY4 \a2_sum18_reg_1905_reg[19]_i_1 
       (.CI(\a2_sum18_reg_1905_reg[15]_i_1_n_2 ),
        .CO({\a2_sum18_reg_1905_reg[19]_i_1_n_2 ,\a2_sum18_reg_1905_reg[19]_i_1_n_3 ,\a2_sum18_reg_1905_reg[19]_i_1_n_4 ,\a2_sum18_reg_1905_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum18_fu_839_p2[19:16]),
        .S({\a2_sum18_reg_1905[19]_i_2_n_2 ,\a2_sum18_reg_1905[19]_i_3_n_2 ,\a2_sum18_reg_1905[19]_i_4_n_2 ,\a2_sum18_reg_1905[19]_i_5_n_2 }));
  FDRE \a2_sum18_reg_1905_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[1]),
        .Q(a2_sum18_reg_1905[1]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[20]),
        .Q(a2_sum18_reg_1905[20]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[21]),
        .Q(a2_sum18_reg_1905[21]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[22]),
        .Q(a2_sum18_reg_1905[22]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[23]),
        .Q(a2_sum18_reg_1905[23]),
        .R(1'b0));
  CARRY4 \a2_sum18_reg_1905_reg[23]_i_1 
       (.CI(\a2_sum18_reg_1905_reg[19]_i_1_n_2 ),
        .CO({\a2_sum18_reg_1905_reg[23]_i_1_n_2 ,\a2_sum18_reg_1905_reg[23]_i_1_n_3 ,\a2_sum18_reg_1905_reg[23]_i_1_n_4 ,\a2_sum18_reg_1905_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum18_fu_839_p2[23:20]),
        .S({\a2_sum18_reg_1905[23]_i_2_n_2 ,\a2_sum18_reg_1905[23]_i_3_n_2 ,\a2_sum18_reg_1905[23]_i_4_n_2 ,\a2_sum18_reg_1905[23]_i_5_n_2 }));
  FDRE \a2_sum18_reg_1905_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[24]),
        .Q(a2_sum18_reg_1905[24]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[25]),
        .Q(a2_sum18_reg_1905[25]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[26]),
        .Q(a2_sum18_reg_1905[26]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[27]),
        .Q(a2_sum18_reg_1905[27]),
        .R(1'b0));
  CARRY4 \a2_sum18_reg_1905_reg[27]_i_1 
       (.CI(\a2_sum18_reg_1905_reg[23]_i_1_n_2 ),
        .CO({\a2_sum18_reg_1905_reg[27]_i_1_n_2 ,\a2_sum18_reg_1905_reg[27]_i_1_n_3 ,\a2_sum18_reg_1905_reg[27]_i_1_n_4 ,\a2_sum18_reg_1905_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum18_fu_839_p2[27:24]),
        .S({\a2_sum18_reg_1905[27]_i_2_n_2 ,\a2_sum18_reg_1905[27]_i_3_n_2 ,\a2_sum18_reg_1905[27]_i_4_n_2 ,\a2_sum18_reg_1905[27]_i_5_n_2 }));
  FDRE \a2_sum18_reg_1905_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[28]),
        .Q(a2_sum18_reg_1905[28]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[29]),
        .Q(a2_sum18_reg_1905[29]),
        .R(1'b0));
  CARRY4 \a2_sum18_reg_1905_reg[29]_i_2 
       (.CI(\a2_sum18_reg_1905_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum18_reg_1905_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum18_reg_1905_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum18_reg_1905_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum18_fu_839_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum18_reg_1905[29]_i_3_n_2 ,\a2_sum18_reg_1905[29]_i_4_n_2 }));
  FDRE \a2_sum18_reg_1905_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[2]),
        .Q(a2_sum18_reg_1905[2]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[3]),
        .Q(a2_sum18_reg_1905[3]),
        .R(1'b0));
  CARRY4 \a2_sum18_reg_1905_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum18_reg_1905_reg[3]_i_1_n_2 ,\a2_sum18_reg_1905_reg[3]_i_1_n_3 ,\a2_sum18_reg_1905_reg[3]_i_1_n_4 ,\a2_sum18_reg_1905_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_17_cast_cast_fu_835_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O(a2_sum18_fu_839_p2[3:0]),
        .S({\a2_sum18_reg_1905[3]_i_3_n_2 ,\a2_sum18_reg_1905[3]_i_4_n_2 ,\a2_sum18_reg_1905[3]_i_5_n_2 ,\a2_sum18_reg_1905[3]_i_6_n_2 }));
  CARRY4 \a2_sum18_reg_1905_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum18_reg_1905_reg[3]_i_2_n_2 ,\a2_sum18_reg_1905_reg[3]_i_2_n_3 ,\a2_sum18_reg_1905_reg[3]_i_2_n_4 ,\a2_sum18_reg_1905_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[1],1'b0}),
        .O({i_1_17_cast_cast_fu_835_p1[3:1],\NLW_a2_sum18_reg_1905_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum18_reg_1905[3]_i_7_n_2 ,\a2_sum18_reg_1905[3]_i_8_n_2 ,\a2_sum18_reg_1905[3]_i_9_n_2 ,\a2_sum18_reg_1905[3]_i_10_n_2 }));
  FDRE \a2_sum18_reg_1905_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[4]),
        .Q(a2_sum18_reg_1905[4]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[5]),
        .Q(a2_sum18_reg_1905[5]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[6]),
        .Q(a2_sum18_reg_1905[6]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[7]),
        .Q(a2_sum18_reg_1905[7]),
        .R(1'b0));
  CARRY4 \a2_sum18_reg_1905_reg[7]_i_1 
       (.CI(\a2_sum18_reg_1905_reg[3]_i_1_n_2 ),
        .CO({\a2_sum18_reg_1905_reg[7]_i_1_n_2 ,\a2_sum18_reg_1905_reg[7]_i_1_n_3 ,\a2_sum18_reg_1905_reg[7]_i_1_n_4 ,\a2_sum18_reg_1905_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_17_cast_cast_fu_835_p1[7:4]),
        .O(a2_sum18_fu_839_p2[7:4]),
        .S({\a2_sum18_reg_1905[7]_i_3_n_2 ,\a2_sum18_reg_1905[7]_i_4_n_2 ,\a2_sum18_reg_1905[7]_i_5_n_2 ,\a2_sum18_reg_1905[7]_i_6_n_2 }));
  CARRY4 \a2_sum18_reg_1905_reg[7]_i_2 
       (.CI(\a2_sum18_reg_1905_reg[3]_i_2_n_2 ),
        .CO({\a2_sum18_reg_1905_reg[7]_i_2_n_2 ,\a2_sum18_reg_1905_reg[7]_i_2_n_3 ,\a2_sum18_reg_1905_reg[7]_i_2_n_4 ,\a2_sum18_reg_1905_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[4]}),
        .O(i_1_17_cast_cast_fu_835_p1[7:4]),
        .S({\a2_sum18_reg_1905[7]_i_7_n_2 ,\a2_sum18_reg_1905[7]_i_8_n_2 ,\a2_sum18_reg_1905[7]_i_9_n_2 ,\a2_sum18_reg_1905[7]_i_10_n_2 }));
  FDRE \a2_sum18_reg_1905_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[8]),
        .Q(a2_sum18_reg_1905[8]),
        .R(1'b0));
  FDRE \a2_sum18_reg_1905_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_109),
        .D(a2_sum18_fu_839_p2[9]),
        .Q(a2_sum18_reg_1905[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum19_reg_1916[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[11]_i_3 
       (.I0(i_1_18_cast_cast_fu_860_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum19_reg_1916[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[11]_i_4 
       (.I0(i_1_18_cast_cast_fu_860_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum19_reg_1916[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[11]_i_5 
       (.I0(i_1_18_cast_cast_fu_860_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum19_reg_1916[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[11]_i_6 
       (.I0(i_1_18_cast_cast_fu_860_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum19_reg_1916[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum19_reg_1916[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum19_reg_1916[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum19_reg_1916[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum19_reg_1916[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum19_reg_1916[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum19_reg_1916[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum19_reg_1916[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum19_reg_1916[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[15]_i_4 
       (.I0(i_1_18_cast_cast_fu_860_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum19_reg_1916[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[15]_i_5 
       (.I0(i_1_18_cast_cast_fu_860_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum19_reg_1916[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[15]_i_6 
       (.I0(i_1_18_cast_cast_fu_860_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum19_reg_1916[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[15]_i_7 
       (.I0(i_1_18_cast_cast_fu_860_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum19_reg_1916[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum19_reg_1916[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum19_reg_1916[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum19_reg_1916[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum19_reg_1916[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum19_reg_1916[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum19_reg_1916[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum19_reg_1916[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum19_reg_1916[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum19_reg_1916[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum19_reg_1916[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum19_reg_1916[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum19_reg_1916[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum19_reg_1916[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum19_reg_1916[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum19_reg_1916[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum19_reg_1916[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[3]_i_3 
       (.I0(i_1_18_cast_cast_fu_860_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum19_reg_1916[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[3]_i_4 
       (.I0(i_1_18_cast_cast_fu_860_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum19_reg_1916[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[3]_i_5 
       (.I0(i_1_18_cast_cast_fu_860_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum19_reg_1916[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum19_reg_1916[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum19_reg_1916[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum19_reg_1916[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum19_reg_1916[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[7]_i_3 
       (.I0(i_1_18_cast_cast_fu_860_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum19_reg_1916[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[7]_i_4 
       (.I0(i_1_18_cast_cast_fu_860_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum19_reg_1916[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[7]_i_5 
       (.I0(i_1_18_cast_cast_fu_860_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum19_reg_1916[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum19_reg_1916[7]_i_6 
       (.I0(i_1_18_cast_cast_fu_860_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum19_reg_1916[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum19_reg_1916[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum19_reg_1916[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum19_reg_1916[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum19_reg_1916[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum19_reg_1916[7]_i_9_n_2 ));
  FDRE \a2_sum19_reg_1916_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum19_reg_1916[0]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[10]),
        .Q(a2_sum19_reg_1916[10]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[11]),
        .Q(a2_sum19_reg_1916[11]),
        .R(1'b0));
  CARRY4 \a2_sum19_reg_1916_reg[11]_i_1 
       (.CI(\a2_sum19_reg_1916_reg[7]_i_1_n_2 ),
        .CO({\a2_sum19_reg_1916_reg[11]_i_1_n_2 ,\a2_sum19_reg_1916_reg[11]_i_1_n_3 ,\a2_sum19_reg_1916_reg[11]_i_1_n_4 ,\a2_sum19_reg_1916_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_18_cast_cast_fu_860_p1[11:8]),
        .O(a2_sum19_fu_864_p2[11:8]),
        .S({\a2_sum19_reg_1916[11]_i_3_n_2 ,\a2_sum19_reg_1916[11]_i_4_n_2 ,\a2_sum19_reg_1916[11]_i_5_n_2 ,\a2_sum19_reg_1916[11]_i_6_n_2 }));
  CARRY4 \a2_sum19_reg_1916_reg[11]_i_2 
       (.CI(\a2_sum19_reg_1916_reg[7]_i_2_n_2 ),
        .CO({\a2_sum19_reg_1916_reg[11]_i_2_n_2 ,\a2_sum19_reg_1916_reg[11]_i_2_n_3 ,\a2_sum19_reg_1916_reg[11]_i_2_n_4 ,\a2_sum19_reg_1916_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_18_cast_cast_fu_860_p1[8:5]),
        .S({\a2_sum19_reg_1916[11]_i_7_n_2 ,\a2_sum19_reg_1916[11]_i_8_n_2 ,\a2_sum19_reg_1916[11]_i_9_n_2 ,\a2_sum19_reg_1916[11]_i_10_n_2 }));
  FDRE \a2_sum19_reg_1916_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[12]),
        .Q(a2_sum19_reg_1916[12]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[13]),
        .Q(a2_sum19_reg_1916[13]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[14]),
        .Q(a2_sum19_reg_1916[14]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[15]),
        .Q(a2_sum19_reg_1916[15]),
        .R(1'b0));
  CARRY4 \a2_sum19_reg_1916_reg[15]_i_1 
       (.CI(\a2_sum19_reg_1916_reg[11]_i_1_n_2 ),
        .CO({\a2_sum19_reg_1916_reg[15]_i_1_n_2 ,\a2_sum19_reg_1916_reg[15]_i_1_n_3 ,\a2_sum19_reg_1916_reg[15]_i_1_n_4 ,\a2_sum19_reg_1916_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_18_cast_cast_fu_860_p1[15:12]),
        .O(a2_sum19_fu_864_p2[15:12]),
        .S({\a2_sum19_reg_1916[15]_i_4_n_2 ,\a2_sum19_reg_1916[15]_i_5_n_2 ,\a2_sum19_reg_1916[15]_i_6_n_2 ,\a2_sum19_reg_1916[15]_i_7_n_2 }));
  CARRY4 \a2_sum19_reg_1916_reg[15]_i_2 
       (.CI(\a2_sum19_reg_1916_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum19_reg_1916_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum19_reg_1916_reg[15]_i_2_n_4 ,\a2_sum19_reg_1916_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum19_reg_1916_reg[15]_i_2_O_UNCONNECTED [3],i_1_18_cast_cast_fu_860_p1[15:13]}),
        .S({1'b0,\a2_sum19_reg_1916[15]_i_8_n_2 ,\a2_sum19_reg_1916[15]_i_9_n_2 ,\a2_sum19_reg_1916[15]_i_10_n_2 }));
  CARRY4 \a2_sum19_reg_1916_reg[15]_i_3 
       (.CI(\a2_sum19_reg_1916_reg[11]_i_2_n_2 ),
        .CO({\a2_sum19_reg_1916_reg[15]_i_3_n_2 ,\a2_sum19_reg_1916_reg[15]_i_3_n_3 ,\a2_sum19_reg_1916_reg[15]_i_3_n_4 ,\a2_sum19_reg_1916_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_18_cast_cast_fu_860_p1[12:9]),
        .S({\a2_sum19_reg_1916[15]_i_11_n_2 ,\a2_sum19_reg_1916[15]_i_12_n_2 ,\a2_sum19_reg_1916[15]_i_13_n_2 ,\a2_sum19_reg_1916[15]_i_14_n_2 }));
  FDRE \a2_sum19_reg_1916_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[16]),
        .Q(a2_sum19_reg_1916[16]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[17]),
        .Q(a2_sum19_reg_1916[17]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[18]),
        .Q(a2_sum19_reg_1916[18]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[19]),
        .Q(a2_sum19_reg_1916[19]),
        .R(1'b0));
  CARRY4 \a2_sum19_reg_1916_reg[19]_i_1 
       (.CI(\a2_sum19_reg_1916_reg[15]_i_1_n_2 ),
        .CO({\a2_sum19_reg_1916_reg[19]_i_1_n_2 ,\a2_sum19_reg_1916_reg[19]_i_1_n_3 ,\a2_sum19_reg_1916_reg[19]_i_1_n_4 ,\a2_sum19_reg_1916_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum19_fu_864_p2[19:16]),
        .S({\a2_sum19_reg_1916[19]_i_2_n_2 ,\a2_sum19_reg_1916[19]_i_3_n_2 ,\a2_sum19_reg_1916[19]_i_4_n_2 ,\a2_sum19_reg_1916[19]_i_5_n_2 }));
  FDRE \a2_sum19_reg_1916_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[1]),
        .Q(a2_sum19_reg_1916[1]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[20]),
        .Q(a2_sum19_reg_1916[20]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[21]),
        .Q(a2_sum19_reg_1916[21]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[22]),
        .Q(a2_sum19_reg_1916[22]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[23]),
        .Q(a2_sum19_reg_1916[23]),
        .R(1'b0));
  CARRY4 \a2_sum19_reg_1916_reg[23]_i_1 
       (.CI(\a2_sum19_reg_1916_reg[19]_i_1_n_2 ),
        .CO({\a2_sum19_reg_1916_reg[23]_i_1_n_2 ,\a2_sum19_reg_1916_reg[23]_i_1_n_3 ,\a2_sum19_reg_1916_reg[23]_i_1_n_4 ,\a2_sum19_reg_1916_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum19_fu_864_p2[23:20]),
        .S({\a2_sum19_reg_1916[23]_i_2_n_2 ,\a2_sum19_reg_1916[23]_i_3_n_2 ,\a2_sum19_reg_1916[23]_i_4_n_2 ,\a2_sum19_reg_1916[23]_i_5_n_2 }));
  FDRE \a2_sum19_reg_1916_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[24]),
        .Q(a2_sum19_reg_1916[24]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[25]),
        .Q(a2_sum19_reg_1916[25]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[26]),
        .Q(a2_sum19_reg_1916[26]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[27]),
        .Q(a2_sum19_reg_1916[27]),
        .R(1'b0));
  CARRY4 \a2_sum19_reg_1916_reg[27]_i_1 
       (.CI(\a2_sum19_reg_1916_reg[23]_i_1_n_2 ),
        .CO({\a2_sum19_reg_1916_reg[27]_i_1_n_2 ,\a2_sum19_reg_1916_reg[27]_i_1_n_3 ,\a2_sum19_reg_1916_reg[27]_i_1_n_4 ,\a2_sum19_reg_1916_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum19_fu_864_p2[27:24]),
        .S({\a2_sum19_reg_1916[27]_i_2_n_2 ,\a2_sum19_reg_1916[27]_i_3_n_2 ,\a2_sum19_reg_1916[27]_i_4_n_2 ,\a2_sum19_reg_1916[27]_i_5_n_2 }));
  FDRE \a2_sum19_reg_1916_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[28]),
        .Q(a2_sum19_reg_1916[28]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[29]),
        .Q(a2_sum19_reg_1916[29]),
        .R(1'b0));
  CARRY4 \a2_sum19_reg_1916_reg[29]_i_2 
       (.CI(\a2_sum19_reg_1916_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum19_reg_1916_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum19_reg_1916_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum19_reg_1916_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum19_fu_864_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum19_reg_1916[29]_i_3_n_2 ,\a2_sum19_reg_1916[29]_i_4_n_2 }));
  FDRE \a2_sum19_reg_1916_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[2]),
        .Q(a2_sum19_reg_1916[2]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[3]),
        .Q(a2_sum19_reg_1916[3]),
        .R(1'b0));
  CARRY4 \a2_sum19_reg_1916_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum19_reg_1916_reg[3]_i_1_n_2 ,\a2_sum19_reg_1916_reg[3]_i_1_n_3 ,\a2_sum19_reg_1916_reg[3]_i_1_n_4 ,\a2_sum19_reg_1916_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_18_cast_cast_fu_860_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum19_fu_864_p2[3:1],\NLW_a2_sum19_reg_1916_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum19_reg_1916[3]_i_3_n_2 ,\a2_sum19_reg_1916[3]_i_4_n_2 ,\a2_sum19_reg_1916[3]_i_5_n_2 ,\a2_sum19_reg_1916[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum19_reg_1916_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum19_reg_1916_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum19_reg_1916_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum19_reg_1916_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_18_cast_cast_fu_860_p1[1]}),
        .S({\NLW_a2_sum19_reg_1916_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],\a2_sum43_reg_2185[3]_i_7_n_2 }));
  FDRE \a2_sum19_reg_1916_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[4]),
        .Q(a2_sum19_reg_1916[4]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[5]),
        .Q(a2_sum19_reg_1916[5]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[6]),
        .Q(a2_sum19_reg_1916[6]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[7]),
        .Q(a2_sum19_reg_1916[7]),
        .R(1'b0));
  CARRY4 \a2_sum19_reg_1916_reg[7]_i_1 
       (.CI(\a2_sum19_reg_1916_reg[3]_i_1_n_2 ),
        .CO({\a2_sum19_reg_1916_reg[7]_i_1_n_2 ,\a2_sum19_reg_1916_reg[7]_i_1_n_3 ,\a2_sum19_reg_1916_reg[7]_i_1_n_4 ,\a2_sum19_reg_1916_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_18_cast_cast_fu_860_p1[7:4]),
        .O(a2_sum19_fu_864_p2[7:4]),
        .S({\a2_sum19_reg_1916[7]_i_3_n_2 ,\a2_sum19_reg_1916[7]_i_4_n_2 ,\a2_sum19_reg_1916[7]_i_5_n_2 ,\a2_sum19_reg_1916[7]_i_6_n_2 }));
  CARRY4 \a2_sum19_reg_1916_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum19_reg_1916_reg[7]_i_2_n_2 ,\a2_sum19_reg_1916_reg[7]_i_2_n_3 ,\a2_sum19_reg_1916_reg[7]_i_2_n_4 ,\a2_sum19_reg_1916_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({i_1_cast_cast_fu_406_p1[4],1'b0,1'b0,i_1_cast_cast_fu_406_p1[1]}),
        .O({i_1_18_cast_cast_fu_860_p1[4:2],\NLW_a2_sum19_reg_1916_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum19_reg_1916[7]_i_7_n_2 ,\a2_sum19_reg_1916[7]_i_8_n_2 ,\a2_sum19_reg_1916[7]_i_9_n_2 ,\a2_sum19_reg_1916[7]_i_10_n_2 }));
  FDRE \a2_sum19_reg_1916_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[8]),
        .Q(a2_sum19_reg_1916[8]),
        .R(1'b0));
  FDRE \a2_sum19_reg_1916_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_82),
        .D(a2_sum19_fu_864_p2[9]),
        .Q(a2_sum19_reg_1916[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum1_reg_1773[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[11]_i_3 
       (.I0(i_1_5_cast_cast_fu_535_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum1_reg_1773[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[11]_i_4 
       (.I0(i_1_5_cast_cast_fu_535_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum1_reg_1773[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[11]_i_5 
       (.I0(i_1_5_cast_cast_fu_535_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum1_reg_1773[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[11]_i_6 
       (.I0(i_1_5_cast_cast_fu_535_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum1_reg_1773[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum1_reg_1773[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum1_reg_1773[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum1_reg_1773[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum1_reg_1773[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[15]_i_3 
       (.I0(i_1_5_cast_cast_fu_535_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum1_reg_1773[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[15]_i_4 
       (.I0(i_1_5_cast_cast_fu_535_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum1_reg_1773[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[15]_i_5 
       (.I0(i_1_5_cast_cast_fu_535_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum1_reg_1773[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[15]_i_6 
       (.I0(i_1_5_cast_cast_fu_535_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum1_reg_1773[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[15]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum1_reg_1773[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum1_reg_1773[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum1_reg_1773[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum1_reg_1773[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum1_reg_1773[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum1_reg_1773[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum1_reg_1773[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum1_reg_1773[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum1_reg_1773[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum1_reg_1773[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum1_reg_1773[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum1_reg_1773[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum1_reg_1773[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum1_reg_1773[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum1_reg_1773[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum1_reg_1773[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum1_reg_1773[29]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[3]_i_10 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum1_reg_1773[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[3]_i_3 
       (.I0(i_1_5_cast_cast_fu_535_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum1_reg_1773[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[3]_i_4 
       (.I0(i_1_5_cast_cast_fu_535_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum1_reg_1773[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[3]_i_5 
       (.I0(i_1_5_cast_cast_fu_535_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum1_reg_1773[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[3]_i_6 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum1_reg_1773[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[3]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum1_reg_1773[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum1_reg_1773[3]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum1_reg_1773[3]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum1_reg_1773[3]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum1_reg_1773[3]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum1_reg_1773[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[7]_i_3 
       (.I0(i_1_5_cast_cast_fu_535_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum1_reg_1773[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[7]_i_4 
       (.I0(i_1_5_cast_cast_fu_535_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum1_reg_1773[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[7]_i_5 
       (.I0(i_1_5_cast_cast_fu_535_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum1_reg_1773[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum1_reg_1773[7]_i_6 
       (.I0(i_1_5_cast_cast_fu_535_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum1_reg_1773[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum1_reg_1773[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum1_reg_1773[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum1_reg_1773[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum1_reg_1773[7]_i_9_n_2 ));
  FDRE \a2_sum1_reg_1773_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[0]),
        .Q(a2_sum1_reg_1773[0]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[10]),
        .Q(a2_sum1_reg_1773[10]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[11]),
        .Q(a2_sum1_reg_1773[11]),
        .R(1'b0));
  CARRY4 \a2_sum1_reg_1773_reg[11]_i_1 
       (.CI(\a2_sum1_reg_1773_reg[7]_i_1_n_2 ),
        .CO({\a2_sum1_reg_1773_reg[11]_i_1_n_2 ,\a2_sum1_reg_1773_reg[11]_i_1_n_3 ,\a2_sum1_reg_1773_reg[11]_i_1_n_4 ,\a2_sum1_reg_1773_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_5_cast_cast_fu_535_p1[11:8]),
        .O(a2_sum1_fu_539_p2[11:8]),
        .S({\a2_sum1_reg_1773[11]_i_3_n_2 ,\a2_sum1_reg_1773[11]_i_4_n_2 ,\a2_sum1_reg_1773[11]_i_5_n_2 ,\a2_sum1_reg_1773[11]_i_6_n_2 }));
  CARRY4 \a2_sum1_reg_1773_reg[11]_i_2 
       (.CI(\a2_sum1_reg_1773_reg[7]_i_2_n_2 ),
        .CO({\a2_sum1_reg_1773_reg[11]_i_2_n_2 ,\a2_sum1_reg_1773_reg[11]_i_2_n_3 ,\a2_sum1_reg_1773_reg[11]_i_2_n_4 ,\a2_sum1_reg_1773_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_5_cast_cast_fu_535_p1[11:8]),
        .S({\a2_sum1_reg_1773[11]_i_7_n_2 ,\a2_sum1_reg_1773[11]_i_8_n_2 ,\a2_sum1_reg_1773[11]_i_9_n_2 ,\a2_sum1_reg_1773[11]_i_10_n_2 }));
  FDRE \a2_sum1_reg_1773_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[12]),
        .Q(a2_sum1_reg_1773[12]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[13]),
        .Q(a2_sum1_reg_1773[13]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[14]),
        .Q(a2_sum1_reg_1773[14]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[15]),
        .Q(a2_sum1_reg_1773[15]),
        .R(1'b0));
  CARRY4 \a2_sum1_reg_1773_reg[15]_i_1 
       (.CI(\a2_sum1_reg_1773_reg[11]_i_1_n_2 ),
        .CO({\a2_sum1_reg_1773_reg[15]_i_1_n_2 ,\a2_sum1_reg_1773_reg[15]_i_1_n_3 ,\a2_sum1_reg_1773_reg[15]_i_1_n_4 ,\a2_sum1_reg_1773_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_5_cast_cast_fu_535_p1[15:12]),
        .O(a2_sum1_fu_539_p2[15:12]),
        .S({\a2_sum1_reg_1773[15]_i_3_n_2 ,\a2_sum1_reg_1773[15]_i_4_n_2 ,\a2_sum1_reg_1773[15]_i_5_n_2 ,\a2_sum1_reg_1773[15]_i_6_n_2 }));
  CARRY4 \a2_sum1_reg_1773_reg[15]_i_2 
       (.CI(\a2_sum1_reg_1773_reg[11]_i_2_n_2 ),
        .CO({\NLW_a2_sum1_reg_1773_reg[15]_i_2_CO_UNCONNECTED [3],\a2_sum1_reg_1773_reg[15]_i_2_n_3 ,\a2_sum1_reg_1773_reg[15]_i_2_n_4 ,\a2_sum1_reg_1773_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_5_cast_cast_fu_535_p1[15:12]),
        .S({\a2_sum1_reg_1773[15]_i_7_n_2 ,\a2_sum1_reg_1773[15]_i_8_n_2 ,\a2_sum1_reg_1773[15]_i_9_n_2 ,\a2_sum1_reg_1773[15]_i_10_n_2 }));
  FDRE \a2_sum1_reg_1773_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[16]),
        .Q(a2_sum1_reg_1773[16]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[17]),
        .Q(a2_sum1_reg_1773[17]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[18]),
        .Q(a2_sum1_reg_1773[18]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[19]),
        .Q(a2_sum1_reg_1773[19]),
        .R(1'b0));
  CARRY4 \a2_sum1_reg_1773_reg[19]_i_1 
       (.CI(\a2_sum1_reg_1773_reg[15]_i_1_n_2 ),
        .CO({\a2_sum1_reg_1773_reg[19]_i_1_n_2 ,\a2_sum1_reg_1773_reg[19]_i_1_n_3 ,\a2_sum1_reg_1773_reg[19]_i_1_n_4 ,\a2_sum1_reg_1773_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum1_fu_539_p2[19:16]),
        .S({\a2_sum1_reg_1773[19]_i_2_n_2 ,\a2_sum1_reg_1773[19]_i_3_n_2 ,\a2_sum1_reg_1773[19]_i_4_n_2 ,\a2_sum1_reg_1773[19]_i_5_n_2 }));
  FDRE \a2_sum1_reg_1773_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[1]),
        .Q(a2_sum1_reg_1773[1]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[20]),
        .Q(a2_sum1_reg_1773[20]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[21]),
        .Q(a2_sum1_reg_1773[21]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[22]),
        .Q(a2_sum1_reg_1773[22]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[23]),
        .Q(a2_sum1_reg_1773[23]),
        .R(1'b0));
  CARRY4 \a2_sum1_reg_1773_reg[23]_i_1 
       (.CI(\a2_sum1_reg_1773_reg[19]_i_1_n_2 ),
        .CO({\a2_sum1_reg_1773_reg[23]_i_1_n_2 ,\a2_sum1_reg_1773_reg[23]_i_1_n_3 ,\a2_sum1_reg_1773_reg[23]_i_1_n_4 ,\a2_sum1_reg_1773_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum1_fu_539_p2[23:20]),
        .S({\a2_sum1_reg_1773[23]_i_2_n_2 ,\a2_sum1_reg_1773[23]_i_3_n_2 ,\a2_sum1_reg_1773[23]_i_4_n_2 ,\a2_sum1_reg_1773[23]_i_5_n_2 }));
  FDRE \a2_sum1_reg_1773_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[24]),
        .Q(a2_sum1_reg_1773[24]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[25]),
        .Q(a2_sum1_reg_1773[25]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[26]),
        .Q(a2_sum1_reg_1773[26]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[27]),
        .Q(a2_sum1_reg_1773[27]),
        .R(1'b0));
  CARRY4 \a2_sum1_reg_1773_reg[27]_i_1 
       (.CI(\a2_sum1_reg_1773_reg[23]_i_1_n_2 ),
        .CO({\a2_sum1_reg_1773_reg[27]_i_1_n_2 ,\a2_sum1_reg_1773_reg[27]_i_1_n_3 ,\a2_sum1_reg_1773_reg[27]_i_1_n_4 ,\a2_sum1_reg_1773_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum1_fu_539_p2[27:24]),
        .S({\a2_sum1_reg_1773[27]_i_2_n_2 ,\a2_sum1_reg_1773[27]_i_3_n_2 ,\a2_sum1_reg_1773[27]_i_4_n_2 ,\a2_sum1_reg_1773[27]_i_5_n_2 }));
  FDRE \a2_sum1_reg_1773_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[28]),
        .Q(a2_sum1_reg_1773[28]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[29]),
        .Q(a2_sum1_reg_1773[29]),
        .R(1'b0));
  CARRY4 \a2_sum1_reg_1773_reg[29]_i_2 
       (.CI(\a2_sum1_reg_1773_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum1_reg_1773_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum1_reg_1773_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum1_reg_1773_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum1_fu_539_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum1_reg_1773[29]_i_3_n_2 ,\a2_sum1_reg_1773[29]_i_4_n_2 }));
  FDRE \a2_sum1_reg_1773_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[2]),
        .Q(a2_sum1_reg_1773[2]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[3]),
        .Q(a2_sum1_reg_1773[3]),
        .R(1'b0));
  CARRY4 \a2_sum1_reg_1773_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum1_reg_1773_reg[3]_i_1_n_2 ,\a2_sum1_reg_1773_reg[3]_i_1_n_3 ,\a2_sum1_reg_1773_reg[3]_i_1_n_4 ,\a2_sum1_reg_1773_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_5_cast_cast_fu_535_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O(a2_sum1_fu_539_p2[3:0]),
        .S({\a2_sum1_reg_1773[3]_i_3_n_2 ,\a2_sum1_reg_1773[3]_i_4_n_2 ,\a2_sum1_reg_1773[3]_i_5_n_2 ,\a2_sum1_reg_1773[3]_i_6_n_2 }));
  CARRY4 \a2_sum1_reg_1773_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum1_reg_1773_reg[3]_i_2_n_2 ,\a2_sum1_reg_1773_reg[3]_i_2_n_3 ,\a2_sum1_reg_1773_reg[3]_i_2_n_4 ,\a2_sum1_reg_1773_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[2:1],1'b0}),
        .O({i_1_5_cast_cast_fu_535_p1[3:1],\NLW_a2_sum1_reg_1773_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum1_reg_1773[3]_i_7_n_2 ,\a2_sum1_reg_1773[3]_i_8_n_2 ,\a2_sum1_reg_1773[3]_i_9_n_2 ,\a2_sum1_reg_1773[3]_i_10_n_2 }));
  FDRE \a2_sum1_reg_1773_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[4]),
        .Q(a2_sum1_reg_1773[4]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[5]),
        .Q(a2_sum1_reg_1773[5]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[6]),
        .Q(a2_sum1_reg_1773[6]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[7]),
        .Q(a2_sum1_reg_1773[7]),
        .R(1'b0));
  CARRY4 \a2_sum1_reg_1773_reg[7]_i_1 
       (.CI(\a2_sum1_reg_1773_reg[3]_i_1_n_2 ),
        .CO({\a2_sum1_reg_1773_reg[7]_i_1_n_2 ,\a2_sum1_reg_1773_reg[7]_i_1_n_3 ,\a2_sum1_reg_1773_reg[7]_i_1_n_4 ,\a2_sum1_reg_1773_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_5_cast_cast_fu_535_p1[7:4]),
        .O(a2_sum1_fu_539_p2[7:4]),
        .S({\a2_sum1_reg_1773[7]_i_3_n_2 ,\a2_sum1_reg_1773[7]_i_4_n_2 ,\a2_sum1_reg_1773[7]_i_5_n_2 ,\a2_sum1_reg_1773[7]_i_6_n_2 }));
  CARRY4 \a2_sum1_reg_1773_reg[7]_i_2 
       (.CI(\a2_sum1_reg_1773_reg[3]_i_2_n_2 ),
        .CO({\a2_sum1_reg_1773_reg[7]_i_2_n_2 ,\a2_sum1_reg_1773_reg[7]_i_2_n_3 ,\a2_sum1_reg_1773_reg[7]_i_2_n_4 ,\a2_sum1_reg_1773_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_5_cast_cast_fu_535_p1[7:4]),
        .S({\a2_sum1_reg_1773[7]_i_7_n_2 ,\a2_sum1_reg_1773[7]_i_8_n_2 ,\a2_sum1_reg_1773[7]_i_9_n_2 ,\a2_sum1_reg_1773[7]_i_10_n_2 }));
  FDRE \a2_sum1_reg_1773_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[8]),
        .Q(a2_sum1_reg_1773[8]),
        .R(1'b0));
  FDRE \a2_sum1_reg_1773_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .D(a2_sum1_fu_539_p2[9]),
        .Q(a2_sum1_reg_1773[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum20_reg_1927[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[11]_i_3 
       (.I0(i_1_19_cast_cast_fu_885_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum20_reg_1927[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[11]_i_4 
       (.I0(i_1_19_cast_cast_fu_885_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum20_reg_1927[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[11]_i_5 
       (.I0(i_1_19_cast_cast_fu_885_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum20_reg_1927[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[11]_i_6 
       (.I0(i_1_19_cast_cast_fu_885_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum20_reg_1927[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum20_reg_1927[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum20_reg_1927[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum20_reg_1927[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum20_reg_1927[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum20_reg_1927[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum20_reg_1927[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum20_reg_1927[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum20_reg_1927[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[15]_i_4 
       (.I0(i_1_19_cast_cast_fu_885_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum20_reg_1927[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[15]_i_5 
       (.I0(i_1_19_cast_cast_fu_885_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum20_reg_1927[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[15]_i_6 
       (.I0(i_1_19_cast_cast_fu_885_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum20_reg_1927[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[15]_i_7 
       (.I0(i_1_19_cast_cast_fu_885_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum20_reg_1927[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum20_reg_1927[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum20_reg_1927[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum20_reg_1927[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum20_reg_1927[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum20_reg_1927[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum20_reg_1927[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum20_reg_1927[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum20_reg_1927[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum20_reg_1927[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum20_reg_1927[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum20_reg_1927[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum20_reg_1927[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum20_reg_1927[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum20_reg_1927[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum20_reg_1927[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum20_reg_1927[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[3]_i_2 
       (.I0(i_1_19_cast_cast_fu_885_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum20_reg_1927[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[3]_i_3 
       (.I0(i_1_19_cast_cast_fu_885_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum20_reg_1927[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[3]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum20_reg_1927[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum20_reg_1927[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum20_reg_1927[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[7]_i_3 
       (.I0(i_1_19_cast_cast_fu_885_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum20_reg_1927[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[7]_i_4 
       (.I0(i_1_19_cast_cast_fu_885_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum20_reg_1927[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[7]_i_5 
       (.I0(i_1_19_cast_cast_fu_885_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum20_reg_1927[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum20_reg_1927[7]_i_6 
       (.I0(i_1_19_cast_cast_fu_885_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum20_reg_1927[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum20_reg_1927[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum20_reg_1927[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum20_reg_1927[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum20_reg_1927[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum20_reg_1927[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum20_reg_1927[7]_i_9_n_2 ));
  FDRE \a2_sum20_reg_1927_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum44_fu_1489_p2[0]),
        .Q(a2_sum20_reg_1927[0]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[10]),
        .Q(a2_sum20_reg_1927[10]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[11]),
        .Q(a2_sum20_reg_1927[11]),
        .R(1'b0));
  CARRY4 \a2_sum20_reg_1927_reg[11]_i_1 
       (.CI(\a2_sum20_reg_1927_reg[7]_i_1_n_2 ),
        .CO({\a2_sum20_reg_1927_reg[11]_i_1_n_2 ,\a2_sum20_reg_1927_reg[11]_i_1_n_3 ,\a2_sum20_reg_1927_reg[11]_i_1_n_4 ,\a2_sum20_reg_1927_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_19_cast_cast_fu_885_p1[11:8]),
        .O(a2_sum20_fu_889_p2[11:8]),
        .S({\a2_sum20_reg_1927[11]_i_3_n_2 ,\a2_sum20_reg_1927[11]_i_4_n_2 ,\a2_sum20_reg_1927[11]_i_5_n_2 ,\a2_sum20_reg_1927[11]_i_6_n_2 }));
  CARRY4 \a2_sum20_reg_1927_reg[11]_i_2 
       (.CI(\a2_sum20_reg_1927_reg[7]_i_2_n_2 ),
        .CO({\a2_sum20_reg_1927_reg[11]_i_2_n_2 ,\a2_sum20_reg_1927_reg[11]_i_2_n_3 ,\a2_sum20_reg_1927_reg[11]_i_2_n_4 ,\a2_sum20_reg_1927_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_19_cast_cast_fu_885_p1[8:5]),
        .S({\a2_sum20_reg_1927[11]_i_7_n_2 ,\a2_sum20_reg_1927[11]_i_8_n_2 ,\a2_sum20_reg_1927[11]_i_9_n_2 ,\a2_sum20_reg_1927[11]_i_10_n_2 }));
  FDRE \a2_sum20_reg_1927_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[12]),
        .Q(a2_sum20_reg_1927[12]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[13]),
        .Q(a2_sum20_reg_1927[13]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[14]),
        .Q(a2_sum20_reg_1927[14]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[15]),
        .Q(a2_sum20_reg_1927[15]),
        .R(1'b0));
  CARRY4 \a2_sum20_reg_1927_reg[15]_i_1 
       (.CI(\a2_sum20_reg_1927_reg[11]_i_1_n_2 ),
        .CO({\a2_sum20_reg_1927_reg[15]_i_1_n_2 ,\a2_sum20_reg_1927_reg[15]_i_1_n_3 ,\a2_sum20_reg_1927_reg[15]_i_1_n_4 ,\a2_sum20_reg_1927_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_19_cast_cast_fu_885_p1[15:12]),
        .O(a2_sum20_fu_889_p2[15:12]),
        .S({\a2_sum20_reg_1927[15]_i_4_n_2 ,\a2_sum20_reg_1927[15]_i_5_n_2 ,\a2_sum20_reg_1927[15]_i_6_n_2 ,\a2_sum20_reg_1927[15]_i_7_n_2 }));
  CARRY4 \a2_sum20_reg_1927_reg[15]_i_2 
       (.CI(\a2_sum20_reg_1927_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum20_reg_1927_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum20_reg_1927_reg[15]_i_2_n_4 ,\a2_sum20_reg_1927_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum20_reg_1927_reg[15]_i_2_O_UNCONNECTED [3],i_1_19_cast_cast_fu_885_p1[15:13]}),
        .S({1'b0,\a2_sum20_reg_1927[15]_i_8_n_2 ,\a2_sum20_reg_1927[15]_i_9_n_2 ,\a2_sum20_reg_1927[15]_i_10_n_2 }));
  CARRY4 \a2_sum20_reg_1927_reg[15]_i_3 
       (.CI(\a2_sum20_reg_1927_reg[11]_i_2_n_2 ),
        .CO({\a2_sum20_reg_1927_reg[15]_i_3_n_2 ,\a2_sum20_reg_1927_reg[15]_i_3_n_3 ,\a2_sum20_reg_1927_reg[15]_i_3_n_4 ,\a2_sum20_reg_1927_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_19_cast_cast_fu_885_p1[12:9]),
        .S({\a2_sum20_reg_1927[15]_i_11_n_2 ,\a2_sum20_reg_1927[15]_i_12_n_2 ,\a2_sum20_reg_1927[15]_i_13_n_2 ,\a2_sum20_reg_1927[15]_i_14_n_2 }));
  FDRE \a2_sum20_reg_1927_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[16]),
        .Q(a2_sum20_reg_1927[16]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[17]),
        .Q(a2_sum20_reg_1927[17]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[18]),
        .Q(a2_sum20_reg_1927[18]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[19]),
        .Q(a2_sum20_reg_1927[19]),
        .R(1'b0));
  CARRY4 \a2_sum20_reg_1927_reg[19]_i_1 
       (.CI(\a2_sum20_reg_1927_reg[15]_i_1_n_2 ),
        .CO({\a2_sum20_reg_1927_reg[19]_i_1_n_2 ,\a2_sum20_reg_1927_reg[19]_i_1_n_3 ,\a2_sum20_reg_1927_reg[19]_i_1_n_4 ,\a2_sum20_reg_1927_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum20_fu_889_p2[19:16]),
        .S({\a2_sum20_reg_1927[19]_i_2_n_2 ,\a2_sum20_reg_1927[19]_i_3_n_2 ,\a2_sum20_reg_1927[19]_i_4_n_2 ,\a2_sum20_reg_1927[19]_i_5_n_2 }));
  FDRE \a2_sum20_reg_1927_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[1]),
        .Q(a2_sum20_reg_1927[1]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[20]),
        .Q(a2_sum20_reg_1927[20]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[21]),
        .Q(a2_sum20_reg_1927[21]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[22]),
        .Q(a2_sum20_reg_1927[22]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[23]),
        .Q(a2_sum20_reg_1927[23]),
        .R(1'b0));
  CARRY4 \a2_sum20_reg_1927_reg[23]_i_1 
       (.CI(\a2_sum20_reg_1927_reg[19]_i_1_n_2 ),
        .CO({\a2_sum20_reg_1927_reg[23]_i_1_n_2 ,\a2_sum20_reg_1927_reg[23]_i_1_n_3 ,\a2_sum20_reg_1927_reg[23]_i_1_n_4 ,\a2_sum20_reg_1927_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum20_fu_889_p2[23:20]),
        .S({\a2_sum20_reg_1927[23]_i_2_n_2 ,\a2_sum20_reg_1927[23]_i_3_n_2 ,\a2_sum20_reg_1927[23]_i_4_n_2 ,\a2_sum20_reg_1927[23]_i_5_n_2 }));
  FDRE \a2_sum20_reg_1927_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[24]),
        .Q(a2_sum20_reg_1927[24]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[25]),
        .Q(a2_sum20_reg_1927[25]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[26]),
        .Q(a2_sum20_reg_1927[26]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[27]),
        .Q(a2_sum20_reg_1927[27]),
        .R(1'b0));
  CARRY4 \a2_sum20_reg_1927_reg[27]_i_1 
       (.CI(\a2_sum20_reg_1927_reg[23]_i_1_n_2 ),
        .CO({\a2_sum20_reg_1927_reg[27]_i_1_n_2 ,\a2_sum20_reg_1927_reg[27]_i_1_n_3 ,\a2_sum20_reg_1927_reg[27]_i_1_n_4 ,\a2_sum20_reg_1927_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum20_fu_889_p2[27:24]),
        .S({\a2_sum20_reg_1927[27]_i_2_n_2 ,\a2_sum20_reg_1927[27]_i_3_n_2 ,\a2_sum20_reg_1927[27]_i_4_n_2 ,\a2_sum20_reg_1927[27]_i_5_n_2 }));
  FDRE \a2_sum20_reg_1927_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[28]),
        .Q(a2_sum20_reg_1927[28]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[29]),
        .Q(a2_sum20_reg_1927[29]),
        .R(1'b0));
  CARRY4 \a2_sum20_reg_1927_reg[29]_i_2 
       (.CI(\a2_sum20_reg_1927_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum20_reg_1927_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum20_reg_1927_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum20_reg_1927_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum20_fu_889_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum20_reg_1927[29]_i_3_n_2 ,\a2_sum20_reg_1927[29]_i_4_n_2 }));
  FDRE \a2_sum20_reg_1927_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[2]),
        .Q(a2_sum20_reg_1927[2]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[3]),
        .Q(a2_sum20_reg_1927[3]),
        .R(1'b0));
  CARRY4 \a2_sum20_reg_1927_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum20_reg_1927_reg[3]_i_1_n_2 ,\a2_sum20_reg_1927_reg[3]_i_1_n_3 ,\a2_sum20_reg_1927_reg[3]_i_1_n_4 ,\a2_sum20_reg_1927_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_19_cast_cast_fu_885_p1[3:2],i_1_cast_cast_fu_406_p1[1],i_1_49_fu_1592_p2[0]}),
        .O({a2_sum20_fu_889_p2[3:1],\NLW_a2_sum20_reg_1927_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum20_reg_1927[3]_i_2_n_2 ,\a2_sum20_reg_1927[3]_i_3_n_2 ,\a2_sum20_reg_1927[3]_i_4_n_2 ,\a2_sum20_reg_1927[3]_i_5_n_2 }));
  FDRE \a2_sum20_reg_1927_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[4]),
        .Q(a2_sum20_reg_1927[4]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[5]),
        .Q(a2_sum20_reg_1927[5]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[6]),
        .Q(a2_sum20_reg_1927[6]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[7]),
        .Q(a2_sum20_reg_1927[7]),
        .R(1'b0));
  CARRY4 \a2_sum20_reg_1927_reg[7]_i_1 
       (.CI(\a2_sum20_reg_1927_reg[3]_i_1_n_2 ),
        .CO({\a2_sum20_reg_1927_reg[7]_i_1_n_2 ,\a2_sum20_reg_1927_reg[7]_i_1_n_3 ,\a2_sum20_reg_1927_reg[7]_i_1_n_4 ,\a2_sum20_reg_1927_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_19_cast_cast_fu_885_p1[7:4]),
        .O(a2_sum20_fu_889_p2[7:4]),
        .S({\a2_sum20_reg_1927[7]_i_3_n_2 ,\a2_sum20_reg_1927[7]_i_4_n_2 ,\a2_sum20_reg_1927[7]_i_5_n_2 ,\a2_sum20_reg_1927[7]_i_6_n_2 }));
  CARRY4 \a2_sum20_reg_1927_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum20_reg_1927_reg[7]_i_2_n_2 ,\a2_sum20_reg_1927_reg[7]_i_2_n_3 ,\a2_sum20_reg_1927_reg[7]_i_2_n_4 ,\a2_sum20_reg_1927_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_cast_cast_fu_406_p1[4],1'b0,i_1_cast_cast_fu_406_p1[2],1'b0}),
        .O({i_1_19_cast_cast_fu_885_p1[4:2],\NLW_a2_sum20_reg_1927_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum20_reg_1927[7]_i_7_n_2 ,\a2_sum20_reg_1927[7]_i_8_n_2 ,\a2_sum20_reg_1927[7]_i_9_n_2 ,\a2_sum20_reg_1927[7]_i_10_n_2 }));
  FDRE \a2_sum20_reg_1927_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[8]),
        .Q(a2_sum20_reg_1927[8]),
        .R(1'b0));
  FDRE \a2_sum20_reg_1927_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_99),
        .D(a2_sum20_fu_889_p2[9]),
        .Q(a2_sum20_reg_1927[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum21_reg_1938[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[11]_i_3 
       (.I0(i_1_20_cast_cast_fu_910_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum21_reg_1938[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[11]_i_4 
       (.I0(i_1_20_cast_cast_fu_910_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum21_reg_1938[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[11]_i_5 
       (.I0(i_1_20_cast_cast_fu_910_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum21_reg_1938[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[11]_i_6 
       (.I0(i_1_20_cast_cast_fu_910_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum21_reg_1938[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum21_reg_1938[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum21_reg_1938[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum21_reg_1938[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum21_reg_1938[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum21_reg_1938[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum21_reg_1938[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum21_reg_1938[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum21_reg_1938[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[15]_i_4 
       (.I0(i_1_20_cast_cast_fu_910_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum21_reg_1938[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[15]_i_5 
       (.I0(i_1_20_cast_cast_fu_910_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum21_reg_1938[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[15]_i_6 
       (.I0(i_1_20_cast_cast_fu_910_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum21_reg_1938[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[15]_i_7 
       (.I0(i_1_20_cast_cast_fu_910_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum21_reg_1938[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum21_reg_1938[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum21_reg_1938[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum21_reg_1938[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum21_reg_1938[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum21_reg_1938[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum21_reg_1938[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum21_reg_1938[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum21_reg_1938[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum21_reg_1938[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum21_reg_1938[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum21_reg_1938[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum21_reg_1938[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum21_reg_1938[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum21_reg_1938[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum21_reg_1938[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum21_reg_1938[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[3]_i_3 
       (.I0(i_1_20_cast_cast_fu_910_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum21_reg_1938[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[3]_i_4 
       (.I0(i_1_20_cast_cast_fu_910_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum21_reg_1938[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[3]_i_5 
       (.I0(i_1_20_cast_cast_fu_910_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum21_reg_1938[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum21_reg_1938[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum21_reg_1938[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum21_reg_1938[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[7]_i_3 
       (.I0(i_1_20_cast_cast_fu_910_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum21_reg_1938[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[7]_i_4 
       (.I0(i_1_20_cast_cast_fu_910_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum21_reg_1938[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[7]_i_5 
       (.I0(i_1_20_cast_cast_fu_910_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum21_reg_1938[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum21_reg_1938[7]_i_6 
       (.I0(i_1_20_cast_cast_fu_910_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum21_reg_1938[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum21_reg_1938[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum21_reg_1938[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum21_reg_1938[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum21_reg_1938[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum21_reg_1938[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum21_reg_1938[7]_i_9_n_2 ));
  FDRE \a2_sum21_reg_1938_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum21_reg_1938[0]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[10]),
        .Q(a2_sum21_reg_1938[10]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[11]),
        .Q(a2_sum21_reg_1938[11]),
        .R(1'b0));
  CARRY4 \a2_sum21_reg_1938_reg[11]_i_1 
       (.CI(\a2_sum21_reg_1938_reg[7]_i_1_n_2 ),
        .CO({\a2_sum21_reg_1938_reg[11]_i_1_n_2 ,\a2_sum21_reg_1938_reg[11]_i_1_n_3 ,\a2_sum21_reg_1938_reg[11]_i_1_n_4 ,\a2_sum21_reg_1938_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_20_cast_cast_fu_910_p1[11:8]),
        .O(a2_sum21_fu_914_p2[11:8]),
        .S({\a2_sum21_reg_1938[11]_i_3_n_2 ,\a2_sum21_reg_1938[11]_i_4_n_2 ,\a2_sum21_reg_1938[11]_i_5_n_2 ,\a2_sum21_reg_1938[11]_i_6_n_2 }));
  CARRY4 \a2_sum21_reg_1938_reg[11]_i_2 
       (.CI(\a2_sum21_reg_1938_reg[7]_i_2_n_2 ),
        .CO({\a2_sum21_reg_1938_reg[11]_i_2_n_2 ,\a2_sum21_reg_1938_reg[11]_i_2_n_3 ,\a2_sum21_reg_1938_reg[11]_i_2_n_4 ,\a2_sum21_reg_1938_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_20_cast_cast_fu_910_p1[8:5]),
        .S({\a2_sum21_reg_1938[11]_i_7_n_2 ,\a2_sum21_reg_1938[11]_i_8_n_2 ,\a2_sum21_reg_1938[11]_i_9_n_2 ,\a2_sum21_reg_1938[11]_i_10_n_2 }));
  FDRE \a2_sum21_reg_1938_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[12]),
        .Q(a2_sum21_reg_1938[12]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[13]),
        .Q(a2_sum21_reg_1938[13]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[14]),
        .Q(a2_sum21_reg_1938[14]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[15]),
        .Q(a2_sum21_reg_1938[15]),
        .R(1'b0));
  CARRY4 \a2_sum21_reg_1938_reg[15]_i_1 
       (.CI(\a2_sum21_reg_1938_reg[11]_i_1_n_2 ),
        .CO({\a2_sum21_reg_1938_reg[15]_i_1_n_2 ,\a2_sum21_reg_1938_reg[15]_i_1_n_3 ,\a2_sum21_reg_1938_reg[15]_i_1_n_4 ,\a2_sum21_reg_1938_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_20_cast_cast_fu_910_p1[15:12]),
        .O(a2_sum21_fu_914_p2[15:12]),
        .S({\a2_sum21_reg_1938[15]_i_4_n_2 ,\a2_sum21_reg_1938[15]_i_5_n_2 ,\a2_sum21_reg_1938[15]_i_6_n_2 ,\a2_sum21_reg_1938[15]_i_7_n_2 }));
  CARRY4 \a2_sum21_reg_1938_reg[15]_i_2 
       (.CI(\a2_sum21_reg_1938_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum21_reg_1938_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum21_reg_1938_reg[15]_i_2_n_4 ,\a2_sum21_reg_1938_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum21_reg_1938_reg[15]_i_2_O_UNCONNECTED [3],i_1_20_cast_cast_fu_910_p1[15:13]}),
        .S({1'b0,\a2_sum21_reg_1938[15]_i_8_n_2 ,\a2_sum21_reg_1938[15]_i_9_n_2 ,\a2_sum21_reg_1938[15]_i_10_n_2 }));
  CARRY4 \a2_sum21_reg_1938_reg[15]_i_3 
       (.CI(\a2_sum21_reg_1938_reg[11]_i_2_n_2 ),
        .CO({\a2_sum21_reg_1938_reg[15]_i_3_n_2 ,\a2_sum21_reg_1938_reg[15]_i_3_n_3 ,\a2_sum21_reg_1938_reg[15]_i_3_n_4 ,\a2_sum21_reg_1938_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_20_cast_cast_fu_910_p1[12:9]),
        .S({\a2_sum21_reg_1938[15]_i_11_n_2 ,\a2_sum21_reg_1938[15]_i_12_n_2 ,\a2_sum21_reg_1938[15]_i_13_n_2 ,\a2_sum21_reg_1938[15]_i_14_n_2 }));
  FDRE \a2_sum21_reg_1938_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[16]),
        .Q(a2_sum21_reg_1938[16]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[17]),
        .Q(a2_sum21_reg_1938[17]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[18]),
        .Q(a2_sum21_reg_1938[18]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[19]),
        .Q(a2_sum21_reg_1938[19]),
        .R(1'b0));
  CARRY4 \a2_sum21_reg_1938_reg[19]_i_1 
       (.CI(\a2_sum21_reg_1938_reg[15]_i_1_n_2 ),
        .CO({\a2_sum21_reg_1938_reg[19]_i_1_n_2 ,\a2_sum21_reg_1938_reg[19]_i_1_n_3 ,\a2_sum21_reg_1938_reg[19]_i_1_n_4 ,\a2_sum21_reg_1938_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum21_fu_914_p2[19:16]),
        .S({\a2_sum21_reg_1938[19]_i_2_n_2 ,\a2_sum21_reg_1938[19]_i_3_n_2 ,\a2_sum21_reg_1938[19]_i_4_n_2 ,\a2_sum21_reg_1938[19]_i_5_n_2 }));
  FDRE \a2_sum21_reg_1938_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[1]),
        .Q(a2_sum21_reg_1938[1]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[20]),
        .Q(a2_sum21_reg_1938[20]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[21]),
        .Q(a2_sum21_reg_1938[21]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[22]),
        .Q(a2_sum21_reg_1938[22]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[23]),
        .Q(a2_sum21_reg_1938[23]),
        .R(1'b0));
  CARRY4 \a2_sum21_reg_1938_reg[23]_i_1 
       (.CI(\a2_sum21_reg_1938_reg[19]_i_1_n_2 ),
        .CO({\a2_sum21_reg_1938_reg[23]_i_1_n_2 ,\a2_sum21_reg_1938_reg[23]_i_1_n_3 ,\a2_sum21_reg_1938_reg[23]_i_1_n_4 ,\a2_sum21_reg_1938_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum21_fu_914_p2[23:20]),
        .S({\a2_sum21_reg_1938[23]_i_2_n_2 ,\a2_sum21_reg_1938[23]_i_3_n_2 ,\a2_sum21_reg_1938[23]_i_4_n_2 ,\a2_sum21_reg_1938[23]_i_5_n_2 }));
  FDRE \a2_sum21_reg_1938_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[24]),
        .Q(a2_sum21_reg_1938[24]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[25]),
        .Q(a2_sum21_reg_1938[25]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[26]),
        .Q(a2_sum21_reg_1938[26]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[27]),
        .Q(a2_sum21_reg_1938[27]),
        .R(1'b0));
  CARRY4 \a2_sum21_reg_1938_reg[27]_i_1 
       (.CI(\a2_sum21_reg_1938_reg[23]_i_1_n_2 ),
        .CO({\a2_sum21_reg_1938_reg[27]_i_1_n_2 ,\a2_sum21_reg_1938_reg[27]_i_1_n_3 ,\a2_sum21_reg_1938_reg[27]_i_1_n_4 ,\a2_sum21_reg_1938_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum21_fu_914_p2[27:24]),
        .S({\a2_sum21_reg_1938[27]_i_2_n_2 ,\a2_sum21_reg_1938[27]_i_3_n_2 ,\a2_sum21_reg_1938[27]_i_4_n_2 ,\a2_sum21_reg_1938[27]_i_5_n_2 }));
  FDRE \a2_sum21_reg_1938_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[28]),
        .Q(a2_sum21_reg_1938[28]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[29]),
        .Q(a2_sum21_reg_1938[29]),
        .R(1'b0));
  CARRY4 \a2_sum21_reg_1938_reg[29]_i_2 
       (.CI(\a2_sum21_reg_1938_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum21_reg_1938_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum21_reg_1938_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum21_reg_1938_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum21_fu_914_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum21_reg_1938[29]_i_3_n_2 ,\a2_sum21_reg_1938[29]_i_4_n_2 }));
  FDRE \a2_sum21_reg_1938_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[2]),
        .Q(a2_sum21_reg_1938[2]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[3]),
        .Q(a2_sum21_reg_1938[3]),
        .R(1'b0));
  CARRY4 \a2_sum21_reg_1938_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum21_reg_1938_reg[3]_i_1_n_2 ,\a2_sum21_reg_1938_reg[3]_i_1_n_3 ,\a2_sum21_reg_1938_reg[3]_i_1_n_4 ,\a2_sum21_reg_1938_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_20_cast_cast_fu_910_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum21_fu_914_p2[3:1],\NLW_a2_sum21_reg_1938_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum21_reg_1938[3]_i_3_n_2 ,\a2_sum21_reg_1938[3]_i_4_n_2 ,\a2_sum21_reg_1938[3]_i_5_n_2 ,\a2_sum21_reg_1938[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum21_reg_1938_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum21_reg_1938_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum21_reg_1938_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum21_reg_1938_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_20_cast_cast_fu_910_p1[1]}),
        .S({\NLW_a2_sum21_reg_1938_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],i_1_cast_cast_fu_406_p1[1]}));
  FDRE \a2_sum21_reg_1938_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[4]),
        .Q(a2_sum21_reg_1938[4]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[5]),
        .Q(a2_sum21_reg_1938[5]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[6]),
        .Q(a2_sum21_reg_1938[6]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[7]),
        .Q(a2_sum21_reg_1938[7]),
        .R(1'b0));
  CARRY4 \a2_sum21_reg_1938_reg[7]_i_1 
       (.CI(\a2_sum21_reg_1938_reg[3]_i_1_n_2 ),
        .CO({\a2_sum21_reg_1938_reg[7]_i_1_n_2 ,\a2_sum21_reg_1938_reg[7]_i_1_n_3 ,\a2_sum21_reg_1938_reg[7]_i_1_n_4 ,\a2_sum21_reg_1938_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_20_cast_cast_fu_910_p1[7:4]),
        .O(a2_sum21_fu_914_p2[7:4]),
        .S({\a2_sum21_reg_1938[7]_i_3_n_2 ,\a2_sum21_reg_1938[7]_i_4_n_2 ,\a2_sum21_reg_1938[7]_i_5_n_2 ,\a2_sum21_reg_1938[7]_i_6_n_2 }));
  CARRY4 \a2_sum21_reg_1938_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum21_reg_1938_reg[7]_i_2_n_2 ,\a2_sum21_reg_1938_reg[7]_i_2_n_3 ,\a2_sum21_reg_1938_reg[7]_i_2_n_4 ,\a2_sum21_reg_1938_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({i_1_cast_cast_fu_406_p1[4],1'b0,i_1_cast_cast_fu_406_p1[2],1'b0}),
        .O({i_1_20_cast_cast_fu_910_p1[4:2],\NLW_a2_sum21_reg_1938_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum21_reg_1938[7]_i_7_n_2 ,\a2_sum21_reg_1938[7]_i_8_n_2 ,\a2_sum21_reg_1938[7]_i_9_n_2 ,\a2_sum21_reg_1938[7]_i_10_n_2 }));
  FDRE \a2_sum21_reg_1938_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[8]),
        .Q(a2_sum21_reg_1938[8]),
        .R(1'b0));
  FDRE \a2_sum21_reg_1938_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_114),
        .D(a2_sum21_fu_914_p2[9]),
        .Q(a2_sum21_reg_1938[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum22_reg_1949[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[11]_i_3 
       (.I0(i_1_21_cast_cast_fu_935_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum22_reg_1949[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[11]_i_4 
       (.I0(i_1_21_cast_cast_fu_935_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum22_reg_1949[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[11]_i_5 
       (.I0(i_1_21_cast_cast_fu_935_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum22_reg_1949[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[11]_i_6 
       (.I0(i_1_21_cast_cast_fu_935_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum22_reg_1949[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum22_reg_1949[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum22_reg_1949[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum22_reg_1949[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum22_reg_1949[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[15]_i_3 
       (.I0(i_1_21_cast_cast_fu_935_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum22_reg_1949[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[15]_i_4 
       (.I0(i_1_21_cast_cast_fu_935_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum22_reg_1949[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[15]_i_5 
       (.I0(i_1_21_cast_cast_fu_935_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum22_reg_1949[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[15]_i_6 
       (.I0(i_1_21_cast_cast_fu_935_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum22_reg_1949[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[15]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum22_reg_1949[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum22_reg_1949[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum22_reg_1949[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum22_reg_1949[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum22_reg_1949[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum22_reg_1949[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum22_reg_1949[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum22_reg_1949[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum22_reg_1949[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum22_reg_1949[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum22_reg_1949[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum22_reg_1949[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum22_reg_1949[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum22_reg_1949[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum22_reg_1949[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum22_reg_1949[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum22_reg_1949[29]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[3]_i_10 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum22_reg_1949[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[3]_i_3 
       (.I0(i_1_21_cast_cast_fu_935_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum22_reg_1949[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[3]_i_4 
       (.I0(i_1_21_cast_cast_fu_935_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum22_reg_1949[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[3]_i_5 
       (.I0(i_1_21_cast_cast_fu_935_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum22_reg_1949[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[3]_i_6 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum22_reg_1949[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[3]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum22_reg_1949[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum22_reg_1949[3]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum22_reg_1949[3]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum22_reg_1949[3]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum22_reg_1949[3]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum22_reg_1949[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum22_reg_1949[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[7]_i_3 
       (.I0(i_1_21_cast_cast_fu_935_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum22_reg_1949[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[7]_i_4 
       (.I0(i_1_21_cast_cast_fu_935_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum22_reg_1949[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[7]_i_5 
       (.I0(i_1_21_cast_cast_fu_935_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum22_reg_1949[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum22_reg_1949[7]_i_6 
       (.I0(i_1_21_cast_cast_fu_935_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum22_reg_1949[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum22_reg_1949[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum22_reg_1949[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum22_reg_1949[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum22_reg_1949[7]_i_9_n_2 ));
  FDRE \a2_sum22_reg_1949_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[0]),
        .Q(a2_sum22_reg_1949[0]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[10]),
        .Q(a2_sum22_reg_1949[10]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[11]),
        .Q(a2_sum22_reg_1949[11]),
        .R(1'b0));
  CARRY4 \a2_sum22_reg_1949_reg[11]_i_1 
       (.CI(\a2_sum22_reg_1949_reg[7]_i_1_n_2 ),
        .CO({\a2_sum22_reg_1949_reg[11]_i_1_n_2 ,\a2_sum22_reg_1949_reg[11]_i_1_n_3 ,\a2_sum22_reg_1949_reg[11]_i_1_n_4 ,\a2_sum22_reg_1949_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_21_cast_cast_fu_935_p1[11:8]),
        .O(a2_sum22_fu_939_p2[11:8]),
        .S({\a2_sum22_reg_1949[11]_i_3_n_2 ,\a2_sum22_reg_1949[11]_i_4_n_2 ,\a2_sum22_reg_1949[11]_i_5_n_2 ,\a2_sum22_reg_1949[11]_i_6_n_2 }));
  CARRY4 \a2_sum22_reg_1949_reg[11]_i_2 
       (.CI(\a2_sum22_reg_1949_reg[7]_i_2_n_2 ),
        .CO({\a2_sum22_reg_1949_reg[11]_i_2_n_2 ,\a2_sum22_reg_1949_reg[11]_i_2_n_3 ,\a2_sum22_reg_1949_reg[11]_i_2_n_4 ,\a2_sum22_reg_1949_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_21_cast_cast_fu_935_p1[11:8]),
        .S({\a2_sum22_reg_1949[11]_i_7_n_2 ,\a2_sum22_reg_1949[11]_i_8_n_2 ,\a2_sum22_reg_1949[11]_i_9_n_2 ,\a2_sum22_reg_1949[11]_i_10_n_2 }));
  FDRE \a2_sum22_reg_1949_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[12]),
        .Q(a2_sum22_reg_1949[12]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[13]),
        .Q(a2_sum22_reg_1949[13]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[14]),
        .Q(a2_sum22_reg_1949[14]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[15]),
        .Q(a2_sum22_reg_1949[15]),
        .R(1'b0));
  CARRY4 \a2_sum22_reg_1949_reg[15]_i_1 
       (.CI(\a2_sum22_reg_1949_reg[11]_i_1_n_2 ),
        .CO({\a2_sum22_reg_1949_reg[15]_i_1_n_2 ,\a2_sum22_reg_1949_reg[15]_i_1_n_3 ,\a2_sum22_reg_1949_reg[15]_i_1_n_4 ,\a2_sum22_reg_1949_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_21_cast_cast_fu_935_p1[15:12]),
        .O(a2_sum22_fu_939_p2[15:12]),
        .S({\a2_sum22_reg_1949[15]_i_3_n_2 ,\a2_sum22_reg_1949[15]_i_4_n_2 ,\a2_sum22_reg_1949[15]_i_5_n_2 ,\a2_sum22_reg_1949[15]_i_6_n_2 }));
  CARRY4 \a2_sum22_reg_1949_reg[15]_i_2 
       (.CI(\a2_sum22_reg_1949_reg[11]_i_2_n_2 ),
        .CO({\NLW_a2_sum22_reg_1949_reg[15]_i_2_CO_UNCONNECTED [3],\a2_sum22_reg_1949_reg[15]_i_2_n_3 ,\a2_sum22_reg_1949_reg[15]_i_2_n_4 ,\a2_sum22_reg_1949_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_21_cast_cast_fu_935_p1[15:12]),
        .S({\a2_sum22_reg_1949[15]_i_7_n_2 ,\a2_sum22_reg_1949[15]_i_8_n_2 ,\a2_sum22_reg_1949[15]_i_9_n_2 ,\a2_sum22_reg_1949[15]_i_10_n_2 }));
  FDRE \a2_sum22_reg_1949_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[16]),
        .Q(a2_sum22_reg_1949[16]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[17]),
        .Q(a2_sum22_reg_1949[17]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[18]),
        .Q(a2_sum22_reg_1949[18]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[19]),
        .Q(a2_sum22_reg_1949[19]),
        .R(1'b0));
  CARRY4 \a2_sum22_reg_1949_reg[19]_i_1 
       (.CI(\a2_sum22_reg_1949_reg[15]_i_1_n_2 ),
        .CO({\a2_sum22_reg_1949_reg[19]_i_1_n_2 ,\a2_sum22_reg_1949_reg[19]_i_1_n_3 ,\a2_sum22_reg_1949_reg[19]_i_1_n_4 ,\a2_sum22_reg_1949_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum22_fu_939_p2[19:16]),
        .S({\a2_sum22_reg_1949[19]_i_2_n_2 ,\a2_sum22_reg_1949[19]_i_3_n_2 ,\a2_sum22_reg_1949[19]_i_4_n_2 ,\a2_sum22_reg_1949[19]_i_5_n_2 }));
  FDRE \a2_sum22_reg_1949_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[1]),
        .Q(a2_sum22_reg_1949[1]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[20]),
        .Q(a2_sum22_reg_1949[20]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[21]),
        .Q(a2_sum22_reg_1949[21]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[22]),
        .Q(a2_sum22_reg_1949[22]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[23]),
        .Q(a2_sum22_reg_1949[23]),
        .R(1'b0));
  CARRY4 \a2_sum22_reg_1949_reg[23]_i_1 
       (.CI(\a2_sum22_reg_1949_reg[19]_i_1_n_2 ),
        .CO({\a2_sum22_reg_1949_reg[23]_i_1_n_2 ,\a2_sum22_reg_1949_reg[23]_i_1_n_3 ,\a2_sum22_reg_1949_reg[23]_i_1_n_4 ,\a2_sum22_reg_1949_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum22_fu_939_p2[23:20]),
        .S({\a2_sum22_reg_1949[23]_i_2_n_2 ,\a2_sum22_reg_1949[23]_i_3_n_2 ,\a2_sum22_reg_1949[23]_i_4_n_2 ,\a2_sum22_reg_1949[23]_i_5_n_2 }));
  FDRE \a2_sum22_reg_1949_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[24]),
        .Q(a2_sum22_reg_1949[24]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[25]),
        .Q(a2_sum22_reg_1949[25]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[26]),
        .Q(a2_sum22_reg_1949[26]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[27]),
        .Q(a2_sum22_reg_1949[27]),
        .R(1'b0));
  CARRY4 \a2_sum22_reg_1949_reg[27]_i_1 
       (.CI(\a2_sum22_reg_1949_reg[23]_i_1_n_2 ),
        .CO({\a2_sum22_reg_1949_reg[27]_i_1_n_2 ,\a2_sum22_reg_1949_reg[27]_i_1_n_3 ,\a2_sum22_reg_1949_reg[27]_i_1_n_4 ,\a2_sum22_reg_1949_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum22_fu_939_p2[27:24]),
        .S({\a2_sum22_reg_1949[27]_i_2_n_2 ,\a2_sum22_reg_1949[27]_i_3_n_2 ,\a2_sum22_reg_1949[27]_i_4_n_2 ,\a2_sum22_reg_1949[27]_i_5_n_2 }));
  FDRE \a2_sum22_reg_1949_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[28]),
        .Q(a2_sum22_reg_1949[28]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[29]),
        .Q(a2_sum22_reg_1949[29]),
        .R(1'b0));
  CARRY4 \a2_sum22_reg_1949_reg[29]_i_2 
       (.CI(\a2_sum22_reg_1949_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum22_reg_1949_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum22_reg_1949_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum22_reg_1949_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum22_fu_939_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum22_reg_1949[29]_i_3_n_2 ,\a2_sum22_reg_1949[29]_i_4_n_2 }));
  FDRE \a2_sum22_reg_1949_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[2]),
        .Q(a2_sum22_reg_1949[2]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[3]),
        .Q(a2_sum22_reg_1949[3]),
        .R(1'b0));
  CARRY4 \a2_sum22_reg_1949_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum22_reg_1949_reg[3]_i_1_n_2 ,\a2_sum22_reg_1949_reg[3]_i_1_n_3 ,\a2_sum22_reg_1949_reg[3]_i_1_n_4 ,\a2_sum22_reg_1949_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_21_cast_cast_fu_935_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O(a2_sum22_fu_939_p2[3:0]),
        .S({\a2_sum22_reg_1949[3]_i_3_n_2 ,\a2_sum22_reg_1949[3]_i_4_n_2 ,\a2_sum22_reg_1949[3]_i_5_n_2 ,\a2_sum22_reg_1949[3]_i_6_n_2 }));
  CARRY4 \a2_sum22_reg_1949_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum22_reg_1949_reg[3]_i_2_n_2 ,\a2_sum22_reg_1949_reg[3]_i_2_n_3 ,\a2_sum22_reg_1949_reg[3]_i_2_n_4 ,\a2_sum22_reg_1949_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[2:1],1'b0}),
        .O({i_1_21_cast_cast_fu_935_p1[3:1],\NLW_a2_sum22_reg_1949_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum22_reg_1949[3]_i_7_n_2 ,\a2_sum22_reg_1949[3]_i_8_n_2 ,\a2_sum22_reg_1949[3]_i_9_n_2 ,\a2_sum22_reg_1949[3]_i_10_n_2 }));
  FDRE \a2_sum22_reg_1949_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[4]),
        .Q(a2_sum22_reg_1949[4]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[5]),
        .Q(a2_sum22_reg_1949[5]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[6]),
        .Q(a2_sum22_reg_1949[6]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[7]),
        .Q(a2_sum22_reg_1949[7]),
        .R(1'b0));
  CARRY4 \a2_sum22_reg_1949_reg[7]_i_1 
       (.CI(\a2_sum22_reg_1949_reg[3]_i_1_n_2 ),
        .CO({\a2_sum22_reg_1949_reg[7]_i_1_n_2 ,\a2_sum22_reg_1949_reg[7]_i_1_n_3 ,\a2_sum22_reg_1949_reg[7]_i_1_n_4 ,\a2_sum22_reg_1949_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_21_cast_cast_fu_935_p1[7:4]),
        .O(a2_sum22_fu_939_p2[7:4]),
        .S({\a2_sum22_reg_1949[7]_i_3_n_2 ,\a2_sum22_reg_1949[7]_i_4_n_2 ,\a2_sum22_reg_1949[7]_i_5_n_2 ,\a2_sum22_reg_1949[7]_i_6_n_2 }));
  CARRY4 \a2_sum22_reg_1949_reg[7]_i_2 
       (.CI(\a2_sum22_reg_1949_reg[3]_i_2_n_2 ),
        .CO({\a2_sum22_reg_1949_reg[7]_i_2_n_2 ,\a2_sum22_reg_1949_reg[7]_i_2_n_3 ,\a2_sum22_reg_1949_reg[7]_i_2_n_4 ,\a2_sum22_reg_1949_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[4]}),
        .O(i_1_21_cast_cast_fu_935_p1[7:4]),
        .S({\a2_sum22_reg_1949[7]_i_7_n_2 ,\a2_sum22_reg_1949[7]_i_8_n_2 ,\a2_sum22_reg_1949[7]_i_9_n_2 ,\a2_sum22_reg_1949[7]_i_10_n_2 }));
  FDRE \a2_sum22_reg_1949_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[8]),
        .Q(a2_sum22_reg_1949[8]),
        .R(1'b0));
  FDRE \a2_sum22_reg_1949_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_81),
        .D(a2_sum22_fu_939_p2[9]),
        .Q(a2_sum22_reg_1949[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum23_reg_1960[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[11]_i_3 
       (.I0(i_1_22_cast_cast_fu_960_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum23_reg_1960[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[11]_i_4 
       (.I0(i_1_22_cast_cast_fu_960_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum23_reg_1960[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[11]_i_5 
       (.I0(i_1_22_cast_cast_fu_960_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum23_reg_1960[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[11]_i_6 
       (.I0(i_1_22_cast_cast_fu_960_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum23_reg_1960[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum23_reg_1960[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum23_reg_1960[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum23_reg_1960[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum23_reg_1960[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum23_reg_1960[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum23_reg_1960[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum23_reg_1960[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum23_reg_1960[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[15]_i_4 
       (.I0(i_1_22_cast_cast_fu_960_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum23_reg_1960[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[15]_i_5 
       (.I0(i_1_22_cast_cast_fu_960_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum23_reg_1960[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[15]_i_6 
       (.I0(i_1_22_cast_cast_fu_960_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum23_reg_1960[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[15]_i_7 
       (.I0(i_1_22_cast_cast_fu_960_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum23_reg_1960[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum23_reg_1960[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum23_reg_1960[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum23_reg_1960[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum23_reg_1960[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum23_reg_1960[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum23_reg_1960[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum23_reg_1960[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum23_reg_1960[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum23_reg_1960[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum23_reg_1960[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum23_reg_1960[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum23_reg_1960[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum23_reg_1960[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum23_reg_1960[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum23_reg_1960[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum23_reg_1960[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[3]_i_3 
       (.I0(i_1_22_cast_cast_fu_960_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum23_reg_1960[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[3]_i_4 
       (.I0(i_1_22_cast_cast_fu_960_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum23_reg_1960[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[3]_i_5 
       (.I0(i_1_22_cast_cast_fu_960_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum23_reg_1960[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum23_reg_1960[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum23_reg_1960[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum23_reg_1960[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum23_reg_1960[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[7]_i_3 
       (.I0(i_1_22_cast_cast_fu_960_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum23_reg_1960[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[7]_i_4 
       (.I0(i_1_22_cast_cast_fu_960_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum23_reg_1960[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[7]_i_5 
       (.I0(i_1_22_cast_cast_fu_960_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum23_reg_1960[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum23_reg_1960[7]_i_6 
       (.I0(i_1_22_cast_cast_fu_960_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum23_reg_1960[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum23_reg_1960[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum23_reg_1960[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum23_reg_1960[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum23_reg_1960[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum23_reg_1960[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum23_reg_1960[7]_i_9_n_2 ));
  FDRE \a2_sum23_reg_1960_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum23_reg_1960[0]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[10]),
        .Q(a2_sum23_reg_1960[10]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[11]),
        .Q(a2_sum23_reg_1960[11]),
        .R(1'b0));
  CARRY4 \a2_sum23_reg_1960_reg[11]_i_1 
       (.CI(\a2_sum23_reg_1960_reg[7]_i_1_n_2 ),
        .CO({\a2_sum23_reg_1960_reg[11]_i_1_n_2 ,\a2_sum23_reg_1960_reg[11]_i_1_n_3 ,\a2_sum23_reg_1960_reg[11]_i_1_n_4 ,\a2_sum23_reg_1960_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_22_cast_cast_fu_960_p1[11:8]),
        .O(a2_sum23_fu_964_p2[11:8]),
        .S({\a2_sum23_reg_1960[11]_i_3_n_2 ,\a2_sum23_reg_1960[11]_i_4_n_2 ,\a2_sum23_reg_1960[11]_i_5_n_2 ,\a2_sum23_reg_1960[11]_i_6_n_2 }));
  CARRY4 \a2_sum23_reg_1960_reg[11]_i_2 
       (.CI(\a2_sum23_reg_1960_reg[7]_i_2_n_2 ),
        .CO({\a2_sum23_reg_1960_reg[11]_i_2_n_2 ,\a2_sum23_reg_1960_reg[11]_i_2_n_3 ,\a2_sum23_reg_1960_reg[11]_i_2_n_4 ,\a2_sum23_reg_1960_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_22_cast_cast_fu_960_p1[8:5]),
        .S({\a2_sum23_reg_1960[11]_i_7_n_2 ,\a2_sum23_reg_1960[11]_i_8_n_2 ,\a2_sum23_reg_1960[11]_i_9_n_2 ,\a2_sum23_reg_1960[11]_i_10_n_2 }));
  FDRE \a2_sum23_reg_1960_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[12]),
        .Q(a2_sum23_reg_1960[12]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[13]),
        .Q(a2_sum23_reg_1960[13]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[14]),
        .Q(a2_sum23_reg_1960[14]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[15]),
        .Q(a2_sum23_reg_1960[15]),
        .R(1'b0));
  CARRY4 \a2_sum23_reg_1960_reg[15]_i_1 
       (.CI(\a2_sum23_reg_1960_reg[11]_i_1_n_2 ),
        .CO({\a2_sum23_reg_1960_reg[15]_i_1_n_2 ,\a2_sum23_reg_1960_reg[15]_i_1_n_3 ,\a2_sum23_reg_1960_reg[15]_i_1_n_4 ,\a2_sum23_reg_1960_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_22_cast_cast_fu_960_p1[15:12]),
        .O(a2_sum23_fu_964_p2[15:12]),
        .S({\a2_sum23_reg_1960[15]_i_4_n_2 ,\a2_sum23_reg_1960[15]_i_5_n_2 ,\a2_sum23_reg_1960[15]_i_6_n_2 ,\a2_sum23_reg_1960[15]_i_7_n_2 }));
  CARRY4 \a2_sum23_reg_1960_reg[15]_i_2 
       (.CI(\a2_sum23_reg_1960_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum23_reg_1960_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum23_reg_1960_reg[15]_i_2_n_4 ,\a2_sum23_reg_1960_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum23_reg_1960_reg[15]_i_2_O_UNCONNECTED [3],i_1_22_cast_cast_fu_960_p1[15:13]}),
        .S({1'b0,\a2_sum23_reg_1960[15]_i_8_n_2 ,\a2_sum23_reg_1960[15]_i_9_n_2 ,\a2_sum23_reg_1960[15]_i_10_n_2 }));
  CARRY4 \a2_sum23_reg_1960_reg[15]_i_3 
       (.CI(\a2_sum23_reg_1960_reg[11]_i_2_n_2 ),
        .CO({\a2_sum23_reg_1960_reg[15]_i_3_n_2 ,\a2_sum23_reg_1960_reg[15]_i_3_n_3 ,\a2_sum23_reg_1960_reg[15]_i_3_n_4 ,\a2_sum23_reg_1960_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_22_cast_cast_fu_960_p1[12:9]),
        .S({\a2_sum23_reg_1960[15]_i_11_n_2 ,\a2_sum23_reg_1960[15]_i_12_n_2 ,\a2_sum23_reg_1960[15]_i_13_n_2 ,\a2_sum23_reg_1960[15]_i_14_n_2 }));
  FDRE \a2_sum23_reg_1960_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[16]),
        .Q(a2_sum23_reg_1960[16]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[17]),
        .Q(a2_sum23_reg_1960[17]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[18]),
        .Q(a2_sum23_reg_1960[18]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[19]),
        .Q(a2_sum23_reg_1960[19]),
        .R(1'b0));
  CARRY4 \a2_sum23_reg_1960_reg[19]_i_1 
       (.CI(\a2_sum23_reg_1960_reg[15]_i_1_n_2 ),
        .CO({\a2_sum23_reg_1960_reg[19]_i_1_n_2 ,\a2_sum23_reg_1960_reg[19]_i_1_n_3 ,\a2_sum23_reg_1960_reg[19]_i_1_n_4 ,\a2_sum23_reg_1960_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum23_fu_964_p2[19:16]),
        .S({\a2_sum23_reg_1960[19]_i_2_n_2 ,\a2_sum23_reg_1960[19]_i_3_n_2 ,\a2_sum23_reg_1960[19]_i_4_n_2 ,\a2_sum23_reg_1960[19]_i_5_n_2 }));
  FDRE \a2_sum23_reg_1960_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[1]),
        .Q(a2_sum23_reg_1960[1]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[20]),
        .Q(a2_sum23_reg_1960[20]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[21]),
        .Q(a2_sum23_reg_1960[21]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[22]),
        .Q(a2_sum23_reg_1960[22]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[23]),
        .Q(a2_sum23_reg_1960[23]),
        .R(1'b0));
  CARRY4 \a2_sum23_reg_1960_reg[23]_i_1 
       (.CI(\a2_sum23_reg_1960_reg[19]_i_1_n_2 ),
        .CO({\a2_sum23_reg_1960_reg[23]_i_1_n_2 ,\a2_sum23_reg_1960_reg[23]_i_1_n_3 ,\a2_sum23_reg_1960_reg[23]_i_1_n_4 ,\a2_sum23_reg_1960_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum23_fu_964_p2[23:20]),
        .S({\a2_sum23_reg_1960[23]_i_2_n_2 ,\a2_sum23_reg_1960[23]_i_3_n_2 ,\a2_sum23_reg_1960[23]_i_4_n_2 ,\a2_sum23_reg_1960[23]_i_5_n_2 }));
  FDRE \a2_sum23_reg_1960_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[24]),
        .Q(a2_sum23_reg_1960[24]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[25]),
        .Q(a2_sum23_reg_1960[25]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[26]),
        .Q(a2_sum23_reg_1960[26]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[27]),
        .Q(a2_sum23_reg_1960[27]),
        .R(1'b0));
  CARRY4 \a2_sum23_reg_1960_reg[27]_i_1 
       (.CI(\a2_sum23_reg_1960_reg[23]_i_1_n_2 ),
        .CO({\a2_sum23_reg_1960_reg[27]_i_1_n_2 ,\a2_sum23_reg_1960_reg[27]_i_1_n_3 ,\a2_sum23_reg_1960_reg[27]_i_1_n_4 ,\a2_sum23_reg_1960_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum23_fu_964_p2[27:24]),
        .S({\a2_sum23_reg_1960[27]_i_2_n_2 ,\a2_sum23_reg_1960[27]_i_3_n_2 ,\a2_sum23_reg_1960[27]_i_4_n_2 ,\a2_sum23_reg_1960[27]_i_5_n_2 }));
  FDRE \a2_sum23_reg_1960_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[28]),
        .Q(a2_sum23_reg_1960[28]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[29]),
        .Q(a2_sum23_reg_1960[29]),
        .R(1'b0));
  CARRY4 \a2_sum23_reg_1960_reg[29]_i_2 
       (.CI(\a2_sum23_reg_1960_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum23_reg_1960_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum23_reg_1960_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum23_reg_1960_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum23_fu_964_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum23_reg_1960[29]_i_3_n_2 ,\a2_sum23_reg_1960[29]_i_4_n_2 }));
  FDRE \a2_sum23_reg_1960_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[2]),
        .Q(a2_sum23_reg_1960[2]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[3]),
        .Q(a2_sum23_reg_1960[3]),
        .R(1'b0));
  CARRY4 \a2_sum23_reg_1960_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum23_reg_1960_reg[3]_i_1_n_2 ,\a2_sum23_reg_1960_reg[3]_i_1_n_3 ,\a2_sum23_reg_1960_reg[3]_i_1_n_4 ,\a2_sum23_reg_1960_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_22_cast_cast_fu_960_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum23_fu_964_p2[3:1],\NLW_a2_sum23_reg_1960_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum23_reg_1960[3]_i_3_n_2 ,\a2_sum23_reg_1960[3]_i_4_n_2 ,\a2_sum23_reg_1960[3]_i_5_n_2 ,\a2_sum23_reg_1960[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum23_reg_1960_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum23_reg_1960_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum23_reg_1960_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum23_reg_1960_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_22_cast_cast_fu_960_p1[1]}),
        .S({\NLW_a2_sum23_reg_1960_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],\a2_sum43_reg_2185[3]_i_7_n_2 }));
  FDRE \a2_sum23_reg_1960_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[4]),
        .Q(a2_sum23_reg_1960[4]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[5]),
        .Q(a2_sum23_reg_1960[5]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[6]),
        .Q(a2_sum23_reg_1960[6]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[7]),
        .Q(a2_sum23_reg_1960[7]),
        .R(1'b0));
  CARRY4 \a2_sum23_reg_1960_reg[7]_i_1 
       (.CI(\a2_sum23_reg_1960_reg[3]_i_1_n_2 ),
        .CO({\a2_sum23_reg_1960_reg[7]_i_1_n_2 ,\a2_sum23_reg_1960_reg[7]_i_1_n_3 ,\a2_sum23_reg_1960_reg[7]_i_1_n_4 ,\a2_sum23_reg_1960_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_22_cast_cast_fu_960_p1[7:4]),
        .O(a2_sum23_fu_964_p2[7:4]),
        .S({\a2_sum23_reg_1960[7]_i_3_n_2 ,\a2_sum23_reg_1960[7]_i_4_n_2 ,\a2_sum23_reg_1960[7]_i_5_n_2 ,\a2_sum23_reg_1960[7]_i_6_n_2 }));
  CARRY4 \a2_sum23_reg_1960_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum23_reg_1960_reg[7]_i_2_n_2 ,\a2_sum23_reg_1960_reg[7]_i_2_n_3 ,\a2_sum23_reg_1960_reg[7]_i_2_n_4 ,\a2_sum23_reg_1960_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({i_1_cast_cast_fu_406_p1[4],1'b0,i_1_cast_cast_fu_406_p1[2:1]}),
        .O({i_1_22_cast_cast_fu_960_p1[4:2],\NLW_a2_sum23_reg_1960_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum23_reg_1960[7]_i_7_n_2 ,\a2_sum23_reg_1960[7]_i_8_n_2 ,\a2_sum23_reg_1960[7]_i_9_n_2 ,\a2_sum23_reg_1960[7]_i_10_n_2 }));
  FDRE \a2_sum23_reg_1960_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[8]),
        .Q(a2_sum23_reg_1960[8]),
        .R(1'b0));
  FDRE \a2_sum23_reg_1960_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_101),
        .D(a2_sum23_fu_964_p2[9]),
        .Q(a2_sum23_reg_1960[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum24_reg_1971[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[11]_i_3 
       (.I0(i_1_23_cast_cast_fu_985_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum24_reg_1971[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[11]_i_4 
       (.I0(i_1_23_cast_cast_fu_985_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum24_reg_1971[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[11]_i_5 
       (.I0(i_1_23_cast_cast_fu_985_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum24_reg_1971[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[11]_i_6 
       (.I0(i_1_23_cast_cast_fu_985_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum24_reg_1971[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum24_reg_1971[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum24_reg_1971[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum24_reg_1971[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum24_reg_1971[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum24_reg_1971[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum24_reg_1971[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum24_reg_1971[15]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[15]_i_4 
       (.I0(i_1_23_cast_cast_fu_985_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum24_reg_1971[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[15]_i_5 
       (.I0(i_1_23_cast_cast_fu_985_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum24_reg_1971[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[15]_i_6 
       (.I0(i_1_23_cast_cast_fu_985_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum24_reg_1971[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[15]_i_7 
       (.I0(i_1_23_cast_cast_fu_985_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum24_reg_1971[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum24_reg_1971[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum24_reg_1971[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum24_reg_1971[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum24_reg_1971[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum24_reg_1971[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum24_reg_1971[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum24_reg_1971[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum24_reg_1971[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum24_reg_1971[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum24_reg_1971[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum24_reg_1971[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum24_reg_1971[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum24_reg_1971[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum24_reg_1971[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum24_reg_1971[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum24_reg_1971[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[3]_i_2 
       (.I0(i_1_23_cast_cast_fu_985_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum24_reg_1971[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[3]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum24_reg_1971[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[3]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum24_reg_1971[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum24_reg_1971[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum24_reg_1971[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[7]_i_3 
       (.I0(i_1_23_cast_cast_fu_985_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum24_reg_1971[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[7]_i_4 
       (.I0(i_1_23_cast_cast_fu_985_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum24_reg_1971[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[7]_i_5 
       (.I0(i_1_23_cast_cast_fu_985_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum24_reg_1971[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum24_reg_1971[7]_i_6 
       (.I0(i_1_23_cast_cast_fu_985_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum24_reg_1971[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum24_reg_1971[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum24_reg_1971[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum24_reg_1971[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum24_reg_1971[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum24_reg_1971[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum24_reg_1971[7]_i_9_n_2 ));
  FDRE \a2_sum24_reg_1971_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum44_fu_1489_p2[0]),
        .Q(a2_sum24_reg_1971[0]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[10]),
        .Q(a2_sum24_reg_1971[10]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[11]),
        .Q(a2_sum24_reg_1971[11]),
        .R(1'b0));
  CARRY4 \a2_sum24_reg_1971_reg[11]_i_1 
       (.CI(\a2_sum24_reg_1971_reg[7]_i_1_n_2 ),
        .CO({\a2_sum24_reg_1971_reg[11]_i_1_n_2 ,\a2_sum24_reg_1971_reg[11]_i_1_n_3 ,\a2_sum24_reg_1971_reg[11]_i_1_n_4 ,\a2_sum24_reg_1971_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_23_cast_cast_fu_985_p1[11:8]),
        .O(a2_sum24_fu_989_p2[11:8]),
        .S({\a2_sum24_reg_1971[11]_i_3_n_2 ,\a2_sum24_reg_1971[11]_i_4_n_2 ,\a2_sum24_reg_1971[11]_i_5_n_2 ,\a2_sum24_reg_1971[11]_i_6_n_2 }));
  CARRY4 \a2_sum24_reg_1971_reg[11]_i_2 
       (.CI(\a2_sum24_reg_1971_reg[7]_i_2_n_2 ),
        .CO({\a2_sum24_reg_1971_reg[11]_i_2_n_2 ,\a2_sum24_reg_1971_reg[11]_i_2_n_3 ,\a2_sum24_reg_1971_reg[11]_i_2_n_4 ,\a2_sum24_reg_1971_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_23_cast_cast_fu_985_p1[9:6]),
        .S({\a2_sum24_reg_1971[11]_i_7_n_2 ,\a2_sum24_reg_1971[11]_i_8_n_2 ,\a2_sum24_reg_1971[11]_i_9_n_2 ,\a2_sum24_reg_1971[11]_i_10_n_2 }));
  FDRE \a2_sum24_reg_1971_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[12]),
        .Q(a2_sum24_reg_1971[12]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[13]),
        .Q(a2_sum24_reg_1971[13]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[14]),
        .Q(a2_sum24_reg_1971[14]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[15]),
        .Q(a2_sum24_reg_1971[15]),
        .R(1'b0));
  CARRY4 \a2_sum24_reg_1971_reg[15]_i_1 
       (.CI(\a2_sum24_reg_1971_reg[11]_i_1_n_2 ),
        .CO({\a2_sum24_reg_1971_reg[15]_i_1_n_2 ,\a2_sum24_reg_1971_reg[15]_i_1_n_3 ,\a2_sum24_reg_1971_reg[15]_i_1_n_4 ,\a2_sum24_reg_1971_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_23_cast_cast_fu_985_p1[15:12]),
        .O(a2_sum24_fu_989_p2[15:12]),
        .S({\a2_sum24_reg_1971[15]_i_4_n_2 ,\a2_sum24_reg_1971[15]_i_5_n_2 ,\a2_sum24_reg_1971[15]_i_6_n_2 ,\a2_sum24_reg_1971[15]_i_7_n_2 }));
  CARRY4 \a2_sum24_reg_1971_reg[15]_i_2 
       (.CI(\a2_sum24_reg_1971_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum24_reg_1971_reg[15]_i_2_CO_UNCONNECTED [3:1],\a2_sum24_reg_1971_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum24_reg_1971_reg[15]_i_2_O_UNCONNECTED [3:2],i_1_23_cast_cast_fu_985_p1[15:14]}),
        .S({1'b0,1'b0,\a2_sum24_reg_1971[15]_i_8_n_2 ,\a2_sum24_reg_1971[15]_i_9_n_2 }));
  CARRY4 \a2_sum24_reg_1971_reg[15]_i_3 
       (.CI(\a2_sum24_reg_1971_reg[11]_i_2_n_2 ),
        .CO({\a2_sum24_reg_1971_reg[15]_i_3_n_2 ,\a2_sum24_reg_1971_reg[15]_i_3_n_3 ,\a2_sum24_reg_1971_reg[15]_i_3_n_4 ,\a2_sum24_reg_1971_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_23_cast_cast_fu_985_p1[13:10]),
        .S({\a2_sum24_reg_1971[15]_i_10_n_2 ,\a2_sum24_reg_1971[15]_i_11_n_2 ,\a2_sum24_reg_1971[15]_i_12_n_2 ,\a2_sum24_reg_1971[15]_i_13_n_2 }));
  FDRE \a2_sum24_reg_1971_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[16]),
        .Q(a2_sum24_reg_1971[16]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[17]),
        .Q(a2_sum24_reg_1971[17]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[18]),
        .Q(a2_sum24_reg_1971[18]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[19]),
        .Q(a2_sum24_reg_1971[19]),
        .R(1'b0));
  CARRY4 \a2_sum24_reg_1971_reg[19]_i_1 
       (.CI(\a2_sum24_reg_1971_reg[15]_i_1_n_2 ),
        .CO({\a2_sum24_reg_1971_reg[19]_i_1_n_2 ,\a2_sum24_reg_1971_reg[19]_i_1_n_3 ,\a2_sum24_reg_1971_reg[19]_i_1_n_4 ,\a2_sum24_reg_1971_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum24_fu_989_p2[19:16]),
        .S({\a2_sum24_reg_1971[19]_i_2_n_2 ,\a2_sum24_reg_1971[19]_i_3_n_2 ,\a2_sum24_reg_1971[19]_i_4_n_2 ,\a2_sum24_reg_1971[19]_i_5_n_2 }));
  FDRE \a2_sum24_reg_1971_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[1]),
        .Q(a2_sum24_reg_1971[1]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[20]),
        .Q(a2_sum24_reg_1971[20]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[21]),
        .Q(a2_sum24_reg_1971[21]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[22]),
        .Q(a2_sum24_reg_1971[22]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[23]),
        .Q(a2_sum24_reg_1971[23]),
        .R(1'b0));
  CARRY4 \a2_sum24_reg_1971_reg[23]_i_1 
       (.CI(\a2_sum24_reg_1971_reg[19]_i_1_n_2 ),
        .CO({\a2_sum24_reg_1971_reg[23]_i_1_n_2 ,\a2_sum24_reg_1971_reg[23]_i_1_n_3 ,\a2_sum24_reg_1971_reg[23]_i_1_n_4 ,\a2_sum24_reg_1971_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum24_fu_989_p2[23:20]),
        .S({\a2_sum24_reg_1971[23]_i_2_n_2 ,\a2_sum24_reg_1971[23]_i_3_n_2 ,\a2_sum24_reg_1971[23]_i_4_n_2 ,\a2_sum24_reg_1971[23]_i_5_n_2 }));
  FDRE \a2_sum24_reg_1971_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[24]),
        .Q(a2_sum24_reg_1971[24]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[25]),
        .Q(a2_sum24_reg_1971[25]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[26]),
        .Q(a2_sum24_reg_1971[26]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[27]),
        .Q(a2_sum24_reg_1971[27]),
        .R(1'b0));
  CARRY4 \a2_sum24_reg_1971_reg[27]_i_1 
       (.CI(\a2_sum24_reg_1971_reg[23]_i_1_n_2 ),
        .CO({\a2_sum24_reg_1971_reg[27]_i_1_n_2 ,\a2_sum24_reg_1971_reg[27]_i_1_n_3 ,\a2_sum24_reg_1971_reg[27]_i_1_n_4 ,\a2_sum24_reg_1971_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum24_fu_989_p2[27:24]),
        .S({\a2_sum24_reg_1971[27]_i_2_n_2 ,\a2_sum24_reg_1971[27]_i_3_n_2 ,\a2_sum24_reg_1971[27]_i_4_n_2 ,\a2_sum24_reg_1971[27]_i_5_n_2 }));
  FDRE \a2_sum24_reg_1971_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[28]),
        .Q(a2_sum24_reg_1971[28]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[29]),
        .Q(a2_sum24_reg_1971[29]),
        .R(1'b0));
  CARRY4 \a2_sum24_reg_1971_reg[29]_i_2 
       (.CI(\a2_sum24_reg_1971_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum24_reg_1971_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum24_reg_1971_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum24_reg_1971_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum24_fu_989_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum24_reg_1971[29]_i_3_n_2 ,\a2_sum24_reg_1971[29]_i_4_n_2 }));
  FDRE \a2_sum24_reg_1971_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[2]),
        .Q(a2_sum24_reg_1971[2]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[3]),
        .Q(a2_sum24_reg_1971[3]),
        .R(1'b0));
  CARRY4 \a2_sum24_reg_1971_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum24_reg_1971_reg[3]_i_1_n_2 ,\a2_sum24_reg_1971_reg[3]_i_1_n_3 ,\a2_sum24_reg_1971_reg[3]_i_1_n_4 ,\a2_sum24_reg_1971_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_23_cast_cast_fu_985_p1[3],i_1_cast_cast_fu_406_p1[2:1],i_1_49_fu_1592_p2[0]}),
        .O({a2_sum24_fu_989_p2[3:1],\NLW_a2_sum24_reg_1971_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum24_reg_1971[3]_i_2_n_2 ,\a2_sum24_reg_1971[3]_i_3_n_2 ,\a2_sum24_reg_1971[3]_i_4_n_2 ,\a2_sum24_reg_1971[3]_i_5_n_2 }));
  FDRE \a2_sum24_reg_1971_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[4]),
        .Q(a2_sum24_reg_1971[4]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[5]),
        .Q(a2_sum24_reg_1971[5]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[6]),
        .Q(a2_sum24_reg_1971[6]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[7]),
        .Q(a2_sum24_reg_1971[7]),
        .R(1'b0));
  CARRY4 \a2_sum24_reg_1971_reg[7]_i_1 
       (.CI(\a2_sum24_reg_1971_reg[3]_i_1_n_2 ),
        .CO({\a2_sum24_reg_1971_reg[7]_i_1_n_2 ,\a2_sum24_reg_1971_reg[7]_i_1_n_3 ,\a2_sum24_reg_1971_reg[7]_i_1_n_4 ,\a2_sum24_reg_1971_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_23_cast_cast_fu_985_p1[7:4]),
        .O(a2_sum24_fu_989_p2[7:4]),
        .S({\a2_sum24_reg_1971[7]_i_3_n_2 ,\a2_sum24_reg_1971[7]_i_4_n_2 ,\a2_sum24_reg_1971[7]_i_5_n_2 ,\a2_sum24_reg_1971[7]_i_6_n_2 }));
  CARRY4 \a2_sum24_reg_1971_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum24_reg_1971_reg[7]_i_2_n_2 ,\a2_sum24_reg_1971_reg[7]_i_2_n_3 ,\a2_sum24_reg_1971_reg[7]_i_2_n_4 ,\a2_sum24_reg_1971_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[4:3],1'b0}),
        .O({i_1_23_cast_cast_fu_985_p1[5:3],\NLW_a2_sum24_reg_1971_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum24_reg_1971[7]_i_7_n_2 ,\a2_sum24_reg_1971[7]_i_8_n_2 ,\a2_sum24_reg_1971[7]_i_9_n_2 ,\a2_sum24_reg_1971[7]_i_10_n_2 }));
  FDRE \a2_sum24_reg_1971_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[8]),
        .Q(a2_sum24_reg_1971[8]),
        .R(1'b0));
  FDRE \a2_sum24_reg_1971_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_107),
        .D(a2_sum24_fu_989_p2[9]),
        .Q(a2_sum24_reg_1971[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum25_reg_1982[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[11]_i_3 
       (.I0(i_1_24_cast_cast_fu_1010_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum25_reg_1982[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[11]_i_4 
       (.I0(i_1_24_cast_cast_fu_1010_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum25_reg_1982[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[11]_i_5 
       (.I0(i_1_24_cast_cast_fu_1010_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum25_reg_1982[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[11]_i_6 
       (.I0(i_1_24_cast_cast_fu_1010_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum25_reg_1982[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum25_reg_1982[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum25_reg_1982[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum25_reg_1982[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum25_reg_1982[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum25_reg_1982[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum25_reg_1982[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum25_reg_1982[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum25_reg_1982[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[15]_i_4 
       (.I0(i_1_24_cast_cast_fu_1010_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum25_reg_1982[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[15]_i_5 
       (.I0(i_1_24_cast_cast_fu_1010_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum25_reg_1982[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[15]_i_6 
       (.I0(i_1_24_cast_cast_fu_1010_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum25_reg_1982[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[15]_i_7 
       (.I0(i_1_24_cast_cast_fu_1010_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum25_reg_1982[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum25_reg_1982[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum25_reg_1982[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum25_reg_1982[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum25_reg_1982[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum25_reg_1982[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum25_reg_1982[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum25_reg_1982[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum25_reg_1982[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum25_reg_1982[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum25_reg_1982[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum25_reg_1982[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum25_reg_1982[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum25_reg_1982[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum25_reg_1982[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum25_reg_1982[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum25_reg_1982[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[3]_i_3 
       (.I0(i_1_24_cast_cast_fu_1010_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum25_reg_1982[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[3]_i_4 
       (.I0(i_1_24_cast_cast_fu_1010_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum25_reg_1982[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[3]_i_5 
       (.I0(i_1_24_cast_cast_fu_1010_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum25_reg_1982[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum25_reg_1982[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum25_reg_1982[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum25_reg_1982[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[7]_i_3 
       (.I0(i_1_24_cast_cast_fu_1010_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum25_reg_1982[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[7]_i_4 
       (.I0(i_1_24_cast_cast_fu_1010_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum25_reg_1982[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[7]_i_5 
       (.I0(i_1_24_cast_cast_fu_1010_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum25_reg_1982[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum25_reg_1982[7]_i_6 
       (.I0(i_1_24_cast_cast_fu_1010_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum25_reg_1982[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum25_reg_1982[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum25_reg_1982[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum25_reg_1982[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum25_reg_1982[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum25_reg_1982[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum25_reg_1982[7]_i_9_n_2 ));
  FDRE \a2_sum25_reg_1982_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum25_reg_1982[0]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[10]),
        .Q(a2_sum25_reg_1982[10]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[11]),
        .Q(a2_sum25_reg_1982[11]),
        .R(1'b0));
  CARRY4 \a2_sum25_reg_1982_reg[11]_i_1 
       (.CI(\a2_sum25_reg_1982_reg[7]_i_1_n_2 ),
        .CO({\a2_sum25_reg_1982_reg[11]_i_1_n_2 ,\a2_sum25_reg_1982_reg[11]_i_1_n_3 ,\a2_sum25_reg_1982_reg[11]_i_1_n_4 ,\a2_sum25_reg_1982_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_24_cast_cast_fu_1010_p1[11:8]),
        .O(a2_sum25_fu_1014_p2[11:8]),
        .S({\a2_sum25_reg_1982[11]_i_3_n_2 ,\a2_sum25_reg_1982[11]_i_4_n_2 ,\a2_sum25_reg_1982[11]_i_5_n_2 ,\a2_sum25_reg_1982[11]_i_6_n_2 }));
  CARRY4 \a2_sum25_reg_1982_reg[11]_i_2 
       (.CI(\a2_sum25_reg_1982_reg[7]_i_2_n_2 ),
        .CO({\a2_sum25_reg_1982_reg[11]_i_2_n_2 ,\a2_sum25_reg_1982_reg[11]_i_2_n_3 ,\a2_sum25_reg_1982_reg[11]_i_2_n_4 ,\a2_sum25_reg_1982_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_24_cast_cast_fu_1010_p1[8:5]),
        .S({\a2_sum25_reg_1982[11]_i_7_n_2 ,\a2_sum25_reg_1982[11]_i_8_n_2 ,\a2_sum25_reg_1982[11]_i_9_n_2 ,\a2_sum25_reg_1982[11]_i_10_n_2 }));
  FDRE \a2_sum25_reg_1982_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[12]),
        .Q(a2_sum25_reg_1982[12]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[13]),
        .Q(a2_sum25_reg_1982[13]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[14]),
        .Q(a2_sum25_reg_1982[14]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[15]),
        .Q(a2_sum25_reg_1982[15]),
        .R(1'b0));
  CARRY4 \a2_sum25_reg_1982_reg[15]_i_1 
       (.CI(\a2_sum25_reg_1982_reg[11]_i_1_n_2 ),
        .CO({\a2_sum25_reg_1982_reg[15]_i_1_n_2 ,\a2_sum25_reg_1982_reg[15]_i_1_n_3 ,\a2_sum25_reg_1982_reg[15]_i_1_n_4 ,\a2_sum25_reg_1982_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_24_cast_cast_fu_1010_p1[15:12]),
        .O(a2_sum25_fu_1014_p2[15:12]),
        .S({\a2_sum25_reg_1982[15]_i_4_n_2 ,\a2_sum25_reg_1982[15]_i_5_n_2 ,\a2_sum25_reg_1982[15]_i_6_n_2 ,\a2_sum25_reg_1982[15]_i_7_n_2 }));
  CARRY4 \a2_sum25_reg_1982_reg[15]_i_2 
       (.CI(\a2_sum25_reg_1982_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum25_reg_1982_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum25_reg_1982_reg[15]_i_2_n_4 ,\a2_sum25_reg_1982_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum25_reg_1982_reg[15]_i_2_O_UNCONNECTED [3],i_1_24_cast_cast_fu_1010_p1[15:13]}),
        .S({1'b0,\a2_sum25_reg_1982[15]_i_8_n_2 ,\a2_sum25_reg_1982[15]_i_9_n_2 ,\a2_sum25_reg_1982[15]_i_10_n_2 }));
  CARRY4 \a2_sum25_reg_1982_reg[15]_i_3 
       (.CI(\a2_sum25_reg_1982_reg[11]_i_2_n_2 ),
        .CO({\a2_sum25_reg_1982_reg[15]_i_3_n_2 ,\a2_sum25_reg_1982_reg[15]_i_3_n_3 ,\a2_sum25_reg_1982_reg[15]_i_3_n_4 ,\a2_sum25_reg_1982_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_24_cast_cast_fu_1010_p1[12:9]),
        .S({\a2_sum25_reg_1982[15]_i_11_n_2 ,\a2_sum25_reg_1982[15]_i_12_n_2 ,\a2_sum25_reg_1982[15]_i_13_n_2 ,\a2_sum25_reg_1982[15]_i_14_n_2 }));
  FDRE \a2_sum25_reg_1982_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[16]),
        .Q(a2_sum25_reg_1982[16]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[17]),
        .Q(a2_sum25_reg_1982[17]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[18]),
        .Q(a2_sum25_reg_1982[18]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[19]),
        .Q(a2_sum25_reg_1982[19]),
        .R(1'b0));
  CARRY4 \a2_sum25_reg_1982_reg[19]_i_1 
       (.CI(\a2_sum25_reg_1982_reg[15]_i_1_n_2 ),
        .CO({\a2_sum25_reg_1982_reg[19]_i_1_n_2 ,\a2_sum25_reg_1982_reg[19]_i_1_n_3 ,\a2_sum25_reg_1982_reg[19]_i_1_n_4 ,\a2_sum25_reg_1982_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum25_fu_1014_p2[19:16]),
        .S({\a2_sum25_reg_1982[19]_i_2_n_2 ,\a2_sum25_reg_1982[19]_i_3_n_2 ,\a2_sum25_reg_1982[19]_i_4_n_2 ,\a2_sum25_reg_1982[19]_i_5_n_2 }));
  FDRE \a2_sum25_reg_1982_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[1]),
        .Q(a2_sum25_reg_1982[1]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[20]),
        .Q(a2_sum25_reg_1982[20]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[21]),
        .Q(a2_sum25_reg_1982[21]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[22]),
        .Q(a2_sum25_reg_1982[22]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[23]),
        .Q(a2_sum25_reg_1982[23]),
        .R(1'b0));
  CARRY4 \a2_sum25_reg_1982_reg[23]_i_1 
       (.CI(\a2_sum25_reg_1982_reg[19]_i_1_n_2 ),
        .CO({\a2_sum25_reg_1982_reg[23]_i_1_n_2 ,\a2_sum25_reg_1982_reg[23]_i_1_n_3 ,\a2_sum25_reg_1982_reg[23]_i_1_n_4 ,\a2_sum25_reg_1982_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum25_fu_1014_p2[23:20]),
        .S({\a2_sum25_reg_1982[23]_i_2_n_2 ,\a2_sum25_reg_1982[23]_i_3_n_2 ,\a2_sum25_reg_1982[23]_i_4_n_2 ,\a2_sum25_reg_1982[23]_i_5_n_2 }));
  FDRE \a2_sum25_reg_1982_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[24]),
        .Q(a2_sum25_reg_1982[24]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[25]),
        .Q(a2_sum25_reg_1982[25]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[26]),
        .Q(a2_sum25_reg_1982[26]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[27]),
        .Q(a2_sum25_reg_1982[27]),
        .R(1'b0));
  CARRY4 \a2_sum25_reg_1982_reg[27]_i_1 
       (.CI(\a2_sum25_reg_1982_reg[23]_i_1_n_2 ),
        .CO({\a2_sum25_reg_1982_reg[27]_i_1_n_2 ,\a2_sum25_reg_1982_reg[27]_i_1_n_3 ,\a2_sum25_reg_1982_reg[27]_i_1_n_4 ,\a2_sum25_reg_1982_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum25_fu_1014_p2[27:24]),
        .S({\a2_sum25_reg_1982[27]_i_2_n_2 ,\a2_sum25_reg_1982[27]_i_3_n_2 ,\a2_sum25_reg_1982[27]_i_4_n_2 ,\a2_sum25_reg_1982[27]_i_5_n_2 }));
  FDRE \a2_sum25_reg_1982_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[28]),
        .Q(a2_sum25_reg_1982[28]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[29]),
        .Q(a2_sum25_reg_1982[29]),
        .R(1'b0));
  CARRY4 \a2_sum25_reg_1982_reg[29]_i_2 
       (.CI(\a2_sum25_reg_1982_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum25_reg_1982_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum25_reg_1982_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum25_reg_1982_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum25_fu_1014_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum25_reg_1982[29]_i_3_n_2 ,\a2_sum25_reg_1982[29]_i_4_n_2 }));
  FDRE \a2_sum25_reg_1982_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[2]),
        .Q(a2_sum25_reg_1982[2]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[3]),
        .Q(a2_sum25_reg_1982[3]),
        .R(1'b0));
  CARRY4 \a2_sum25_reg_1982_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum25_reg_1982_reg[3]_i_1_n_2 ,\a2_sum25_reg_1982_reg[3]_i_1_n_3 ,\a2_sum25_reg_1982_reg[3]_i_1_n_4 ,\a2_sum25_reg_1982_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_24_cast_cast_fu_1010_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum25_fu_1014_p2[3:1],\NLW_a2_sum25_reg_1982_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum25_reg_1982[3]_i_3_n_2 ,\a2_sum25_reg_1982[3]_i_4_n_2 ,\a2_sum25_reg_1982[3]_i_5_n_2 ,\a2_sum25_reg_1982[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum25_reg_1982_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum25_reg_1982_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum25_reg_1982_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum25_reg_1982_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_24_cast_cast_fu_1010_p1[1]}),
        .S({\NLW_a2_sum25_reg_1982_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],i_1_cast_cast_fu_406_p1[1]}));
  FDRE \a2_sum25_reg_1982_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[4]),
        .Q(a2_sum25_reg_1982[4]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[5]),
        .Q(a2_sum25_reg_1982[5]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[6]),
        .Q(a2_sum25_reg_1982[6]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[7]),
        .Q(a2_sum25_reg_1982[7]),
        .R(1'b0));
  CARRY4 \a2_sum25_reg_1982_reg[7]_i_1 
       (.CI(\a2_sum25_reg_1982_reg[3]_i_1_n_2 ),
        .CO({\a2_sum25_reg_1982_reg[7]_i_1_n_2 ,\a2_sum25_reg_1982_reg[7]_i_1_n_3 ,\a2_sum25_reg_1982_reg[7]_i_1_n_4 ,\a2_sum25_reg_1982_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_24_cast_cast_fu_1010_p1[7:4]),
        .O(a2_sum25_fu_1014_p2[7:4]),
        .S({\a2_sum25_reg_1982[7]_i_3_n_2 ,\a2_sum25_reg_1982[7]_i_4_n_2 ,\a2_sum25_reg_1982[7]_i_5_n_2 ,\a2_sum25_reg_1982[7]_i_6_n_2 }));
  CARRY4 \a2_sum25_reg_1982_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum25_reg_1982_reg[7]_i_2_n_2 ,\a2_sum25_reg_1982_reg[7]_i_2_n_3 ,\a2_sum25_reg_1982_reg[7]_i_2_n_4 ,\a2_sum25_reg_1982_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({i_1_cast_cast_fu_406_p1[4:3],1'b0,1'b0}),
        .O({i_1_24_cast_cast_fu_1010_p1[4:2],\NLW_a2_sum25_reg_1982_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum25_reg_1982[7]_i_7_n_2 ,\a2_sum25_reg_1982[7]_i_8_n_2 ,\a2_sum25_reg_1982[7]_i_9_n_2 ,\a2_sum25_reg_1982[7]_i_10_n_2 }));
  FDRE \a2_sum25_reg_1982_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[8]),
        .Q(a2_sum25_reg_1982[8]),
        .R(1'b0));
  FDRE \a2_sum25_reg_1982_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_77),
        .D(a2_sum25_fu_1014_p2[9]),
        .Q(a2_sum25_reg_1982[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum26_reg_1993[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[11]_i_3 
       (.I0(i_1_25_cast_cast_fu_1035_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum26_reg_1993[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[11]_i_4 
       (.I0(i_1_25_cast_cast_fu_1035_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum26_reg_1993[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[11]_i_5 
       (.I0(i_1_25_cast_cast_fu_1035_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum26_reg_1993[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[11]_i_6 
       (.I0(i_1_25_cast_cast_fu_1035_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum26_reg_1993[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum26_reg_1993[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum26_reg_1993[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum26_reg_1993[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum26_reg_1993[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[15]_i_3 
       (.I0(i_1_25_cast_cast_fu_1035_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum26_reg_1993[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[15]_i_4 
       (.I0(i_1_25_cast_cast_fu_1035_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum26_reg_1993[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[15]_i_5 
       (.I0(i_1_25_cast_cast_fu_1035_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum26_reg_1993[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[15]_i_6 
       (.I0(i_1_25_cast_cast_fu_1035_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum26_reg_1993[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[15]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum26_reg_1993[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum26_reg_1993[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum26_reg_1993[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum26_reg_1993[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum26_reg_1993[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum26_reg_1993[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum26_reg_1993[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum26_reg_1993[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum26_reg_1993[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum26_reg_1993[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum26_reg_1993[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum26_reg_1993[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum26_reg_1993[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum26_reg_1993[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum26_reg_1993[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum26_reg_1993[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum26_reg_1993[29]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[3]_i_10 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum26_reg_1993[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[3]_i_3 
       (.I0(i_1_25_cast_cast_fu_1035_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum26_reg_1993[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[3]_i_4 
       (.I0(i_1_25_cast_cast_fu_1035_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum26_reg_1993[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[3]_i_5 
       (.I0(i_1_25_cast_cast_fu_1035_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum26_reg_1993[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[3]_i_6 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum26_reg_1993[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum26_reg_1993[3]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum26_reg_1993[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[3]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum26_reg_1993[3]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum26_reg_1993[3]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum26_reg_1993[3]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum26_reg_1993[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum26_reg_1993[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[7]_i_3 
       (.I0(i_1_25_cast_cast_fu_1035_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum26_reg_1993[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[7]_i_4 
       (.I0(i_1_25_cast_cast_fu_1035_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum26_reg_1993[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[7]_i_5 
       (.I0(i_1_25_cast_cast_fu_1035_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum26_reg_1993[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum26_reg_1993[7]_i_6 
       (.I0(i_1_25_cast_cast_fu_1035_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum26_reg_1993[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum26_reg_1993[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum26_reg_1993[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum26_reg_1993[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum26_reg_1993[7]_i_9_n_2 ));
  FDRE \a2_sum26_reg_1993_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[0]),
        .Q(a2_sum26_reg_1993[0]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[10]),
        .Q(a2_sum26_reg_1993[10]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[11]),
        .Q(a2_sum26_reg_1993[11]),
        .R(1'b0));
  CARRY4 \a2_sum26_reg_1993_reg[11]_i_1 
       (.CI(\a2_sum26_reg_1993_reg[7]_i_1_n_2 ),
        .CO({\a2_sum26_reg_1993_reg[11]_i_1_n_2 ,\a2_sum26_reg_1993_reg[11]_i_1_n_3 ,\a2_sum26_reg_1993_reg[11]_i_1_n_4 ,\a2_sum26_reg_1993_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_25_cast_cast_fu_1035_p1[11:8]),
        .O(a2_sum26_fu_1039_p2[11:8]),
        .S({\a2_sum26_reg_1993[11]_i_3_n_2 ,\a2_sum26_reg_1993[11]_i_4_n_2 ,\a2_sum26_reg_1993[11]_i_5_n_2 ,\a2_sum26_reg_1993[11]_i_6_n_2 }));
  CARRY4 \a2_sum26_reg_1993_reg[11]_i_2 
       (.CI(\a2_sum26_reg_1993_reg[7]_i_2_n_2 ),
        .CO({\a2_sum26_reg_1993_reg[11]_i_2_n_2 ,\a2_sum26_reg_1993_reg[11]_i_2_n_3 ,\a2_sum26_reg_1993_reg[11]_i_2_n_4 ,\a2_sum26_reg_1993_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_25_cast_cast_fu_1035_p1[11:8]),
        .S({\a2_sum26_reg_1993[11]_i_7_n_2 ,\a2_sum26_reg_1993[11]_i_8_n_2 ,\a2_sum26_reg_1993[11]_i_9_n_2 ,\a2_sum26_reg_1993[11]_i_10_n_2 }));
  FDRE \a2_sum26_reg_1993_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[12]),
        .Q(a2_sum26_reg_1993[12]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[13]),
        .Q(a2_sum26_reg_1993[13]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[14]),
        .Q(a2_sum26_reg_1993[14]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[15]),
        .Q(a2_sum26_reg_1993[15]),
        .R(1'b0));
  CARRY4 \a2_sum26_reg_1993_reg[15]_i_1 
       (.CI(\a2_sum26_reg_1993_reg[11]_i_1_n_2 ),
        .CO({\a2_sum26_reg_1993_reg[15]_i_1_n_2 ,\a2_sum26_reg_1993_reg[15]_i_1_n_3 ,\a2_sum26_reg_1993_reg[15]_i_1_n_4 ,\a2_sum26_reg_1993_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_25_cast_cast_fu_1035_p1[15:12]),
        .O(a2_sum26_fu_1039_p2[15:12]),
        .S({\a2_sum26_reg_1993[15]_i_3_n_2 ,\a2_sum26_reg_1993[15]_i_4_n_2 ,\a2_sum26_reg_1993[15]_i_5_n_2 ,\a2_sum26_reg_1993[15]_i_6_n_2 }));
  CARRY4 \a2_sum26_reg_1993_reg[15]_i_2 
       (.CI(\a2_sum26_reg_1993_reg[11]_i_2_n_2 ),
        .CO({\NLW_a2_sum26_reg_1993_reg[15]_i_2_CO_UNCONNECTED [3],\a2_sum26_reg_1993_reg[15]_i_2_n_3 ,\a2_sum26_reg_1993_reg[15]_i_2_n_4 ,\a2_sum26_reg_1993_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_25_cast_cast_fu_1035_p1[15:12]),
        .S({\a2_sum26_reg_1993[15]_i_7_n_2 ,\a2_sum26_reg_1993[15]_i_8_n_2 ,\a2_sum26_reg_1993[15]_i_9_n_2 ,\a2_sum26_reg_1993[15]_i_10_n_2 }));
  FDRE \a2_sum26_reg_1993_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[16]),
        .Q(a2_sum26_reg_1993[16]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[17]),
        .Q(a2_sum26_reg_1993[17]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[18]),
        .Q(a2_sum26_reg_1993[18]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[19]),
        .Q(a2_sum26_reg_1993[19]),
        .R(1'b0));
  CARRY4 \a2_sum26_reg_1993_reg[19]_i_1 
       (.CI(\a2_sum26_reg_1993_reg[15]_i_1_n_2 ),
        .CO({\a2_sum26_reg_1993_reg[19]_i_1_n_2 ,\a2_sum26_reg_1993_reg[19]_i_1_n_3 ,\a2_sum26_reg_1993_reg[19]_i_1_n_4 ,\a2_sum26_reg_1993_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum26_fu_1039_p2[19:16]),
        .S({\a2_sum26_reg_1993[19]_i_2_n_2 ,\a2_sum26_reg_1993[19]_i_3_n_2 ,\a2_sum26_reg_1993[19]_i_4_n_2 ,\a2_sum26_reg_1993[19]_i_5_n_2 }));
  FDRE \a2_sum26_reg_1993_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[1]),
        .Q(a2_sum26_reg_1993[1]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[20]),
        .Q(a2_sum26_reg_1993[20]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[21]),
        .Q(a2_sum26_reg_1993[21]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[22]),
        .Q(a2_sum26_reg_1993[22]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[23]),
        .Q(a2_sum26_reg_1993[23]),
        .R(1'b0));
  CARRY4 \a2_sum26_reg_1993_reg[23]_i_1 
       (.CI(\a2_sum26_reg_1993_reg[19]_i_1_n_2 ),
        .CO({\a2_sum26_reg_1993_reg[23]_i_1_n_2 ,\a2_sum26_reg_1993_reg[23]_i_1_n_3 ,\a2_sum26_reg_1993_reg[23]_i_1_n_4 ,\a2_sum26_reg_1993_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum26_fu_1039_p2[23:20]),
        .S({\a2_sum26_reg_1993[23]_i_2_n_2 ,\a2_sum26_reg_1993[23]_i_3_n_2 ,\a2_sum26_reg_1993[23]_i_4_n_2 ,\a2_sum26_reg_1993[23]_i_5_n_2 }));
  FDRE \a2_sum26_reg_1993_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[24]),
        .Q(a2_sum26_reg_1993[24]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[25]),
        .Q(a2_sum26_reg_1993[25]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[26]),
        .Q(a2_sum26_reg_1993[26]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[27]),
        .Q(a2_sum26_reg_1993[27]),
        .R(1'b0));
  CARRY4 \a2_sum26_reg_1993_reg[27]_i_1 
       (.CI(\a2_sum26_reg_1993_reg[23]_i_1_n_2 ),
        .CO({\a2_sum26_reg_1993_reg[27]_i_1_n_2 ,\a2_sum26_reg_1993_reg[27]_i_1_n_3 ,\a2_sum26_reg_1993_reg[27]_i_1_n_4 ,\a2_sum26_reg_1993_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum26_fu_1039_p2[27:24]),
        .S({\a2_sum26_reg_1993[27]_i_2_n_2 ,\a2_sum26_reg_1993[27]_i_3_n_2 ,\a2_sum26_reg_1993[27]_i_4_n_2 ,\a2_sum26_reg_1993[27]_i_5_n_2 }));
  FDRE \a2_sum26_reg_1993_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[28]),
        .Q(a2_sum26_reg_1993[28]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[29]),
        .Q(a2_sum26_reg_1993[29]),
        .R(1'b0));
  CARRY4 \a2_sum26_reg_1993_reg[29]_i_2 
       (.CI(\a2_sum26_reg_1993_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum26_reg_1993_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum26_reg_1993_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum26_reg_1993_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum26_fu_1039_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum26_reg_1993[29]_i_3_n_2 ,\a2_sum26_reg_1993[29]_i_4_n_2 }));
  FDRE \a2_sum26_reg_1993_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[2]),
        .Q(a2_sum26_reg_1993[2]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[3]),
        .Q(a2_sum26_reg_1993[3]),
        .R(1'b0));
  CARRY4 \a2_sum26_reg_1993_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum26_reg_1993_reg[3]_i_1_n_2 ,\a2_sum26_reg_1993_reg[3]_i_1_n_3 ,\a2_sum26_reg_1993_reg[3]_i_1_n_4 ,\a2_sum26_reg_1993_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_25_cast_cast_fu_1035_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O(a2_sum26_fu_1039_p2[3:0]),
        .S({\a2_sum26_reg_1993[3]_i_3_n_2 ,\a2_sum26_reg_1993[3]_i_4_n_2 ,\a2_sum26_reg_1993[3]_i_5_n_2 ,\a2_sum26_reg_1993[3]_i_6_n_2 }));
  CARRY4 \a2_sum26_reg_1993_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum26_reg_1993_reg[3]_i_2_n_2 ,\a2_sum26_reg_1993_reg[3]_i_2_n_3 ,\a2_sum26_reg_1993_reg[3]_i_2_n_4 ,\a2_sum26_reg_1993_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_cast_cast_fu_406_p1[3],1'b0,i_1_cast_cast_fu_406_p1[1],1'b0}),
        .O({i_1_25_cast_cast_fu_1035_p1[3:1],\NLW_a2_sum26_reg_1993_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum26_reg_1993[3]_i_7_n_2 ,\a2_sum26_reg_1993[3]_i_8_n_2 ,\a2_sum26_reg_1993[3]_i_9_n_2 ,\a2_sum26_reg_1993[3]_i_10_n_2 }));
  FDRE \a2_sum26_reg_1993_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[4]),
        .Q(a2_sum26_reg_1993[4]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[5]),
        .Q(a2_sum26_reg_1993[5]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[6]),
        .Q(a2_sum26_reg_1993[6]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[7]),
        .Q(a2_sum26_reg_1993[7]),
        .R(1'b0));
  CARRY4 \a2_sum26_reg_1993_reg[7]_i_1 
       (.CI(\a2_sum26_reg_1993_reg[3]_i_1_n_2 ),
        .CO({\a2_sum26_reg_1993_reg[7]_i_1_n_2 ,\a2_sum26_reg_1993_reg[7]_i_1_n_3 ,\a2_sum26_reg_1993_reg[7]_i_1_n_4 ,\a2_sum26_reg_1993_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_25_cast_cast_fu_1035_p1[7:4]),
        .O(a2_sum26_fu_1039_p2[7:4]),
        .S({\a2_sum26_reg_1993[7]_i_3_n_2 ,\a2_sum26_reg_1993[7]_i_4_n_2 ,\a2_sum26_reg_1993[7]_i_5_n_2 ,\a2_sum26_reg_1993[7]_i_6_n_2 }));
  CARRY4 \a2_sum26_reg_1993_reg[7]_i_2 
       (.CI(\a2_sum26_reg_1993_reg[3]_i_2_n_2 ),
        .CO({\a2_sum26_reg_1993_reg[7]_i_2_n_2 ,\a2_sum26_reg_1993_reg[7]_i_2_n_3 ,\a2_sum26_reg_1993_reg[7]_i_2_n_4 ,\a2_sum26_reg_1993_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[4]}),
        .O(i_1_25_cast_cast_fu_1035_p1[7:4]),
        .S({\a2_sum26_reg_1993[7]_i_7_n_2 ,\a2_sum26_reg_1993[7]_i_8_n_2 ,\a2_sum26_reg_1993[7]_i_9_n_2 ,\a2_sum26_reg_1993[7]_i_10_n_2 }));
  FDRE \a2_sum26_reg_1993_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[8]),
        .Q(a2_sum26_reg_1993[8]),
        .R(1'b0));
  FDRE \a2_sum26_reg_1993_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_97),
        .D(a2_sum26_fu_1039_p2[9]),
        .Q(a2_sum26_reg_1993[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum27_reg_2004[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[11]_i_3 
       (.I0(i_1_26_cast_cast_fu_1060_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum27_reg_2004[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[11]_i_4 
       (.I0(i_1_26_cast_cast_fu_1060_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum27_reg_2004[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[11]_i_5 
       (.I0(i_1_26_cast_cast_fu_1060_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum27_reg_2004[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[11]_i_6 
       (.I0(i_1_26_cast_cast_fu_1060_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum27_reg_2004[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum27_reg_2004[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum27_reg_2004[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum27_reg_2004[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum27_reg_2004[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum27_reg_2004[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum27_reg_2004[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum27_reg_2004[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum27_reg_2004[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[15]_i_4 
       (.I0(i_1_26_cast_cast_fu_1060_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum27_reg_2004[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[15]_i_5 
       (.I0(i_1_26_cast_cast_fu_1060_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum27_reg_2004[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[15]_i_6 
       (.I0(i_1_26_cast_cast_fu_1060_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum27_reg_2004[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[15]_i_7 
       (.I0(i_1_26_cast_cast_fu_1060_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum27_reg_2004[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum27_reg_2004[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum27_reg_2004[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum27_reg_2004[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum27_reg_2004[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum27_reg_2004[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum27_reg_2004[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum27_reg_2004[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum27_reg_2004[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum27_reg_2004[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum27_reg_2004[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum27_reg_2004[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum27_reg_2004[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum27_reg_2004[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum27_reg_2004[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum27_reg_2004[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum27_reg_2004[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[3]_i_3 
       (.I0(i_1_26_cast_cast_fu_1060_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum27_reg_2004[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[3]_i_4 
       (.I0(i_1_26_cast_cast_fu_1060_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum27_reg_2004[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[3]_i_5 
       (.I0(i_1_26_cast_cast_fu_1060_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum27_reg_2004[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum27_reg_2004[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum27_reg_2004[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum27_reg_2004[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum27_reg_2004[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[7]_i_3 
       (.I0(i_1_26_cast_cast_fu_1060_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum27_reg_2004[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[7]_i_4 
       (.I0(i_1_26_cast_cast_fu_1060_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum27_reg_2004[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[7]_i_5 
       (.I0(i_1_26_cast_cast_fu_1060_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum27_reg_2004[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum27_reg_2004[7]_i_6 
       (.I0(i_1_26_cast_cast_fu_1060_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum27_reg_2004[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum27_reg_2004[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum27_reg_2004[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum27_reg_2004[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum27_reg_2004[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum27_reg_2004[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum27_reg_2004[7]_i_9_n_2 ));
  FDRE \a2_sum27_reg_2004_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum27_reg_2004[0]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[10]),
        .Q(a2_sum27_reg_2004[10]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[11]),
        .Q(a2_sum27_reg_2004[11]),
        .R(1'b0));
  CARRY4 \a2_sum27_reg_2004_reg[11]_i_1 
       (.CI(\a2_sum27_reg_2004_reg[7]_i_1_n_2 ),
        .CO({\a2_sum27_reg_2004_reg[11]_i_1_n_2 ,\a2_sum27_reg_2004_reg[11]_i_1_n_3 ,\a2_sum27_reg_2004_reg[11]_i_1_n_4 ,\a2_sum27_reg_2004_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_26_cast_cast_fu_1060_p1[11:8]),
        .O(a2_sum27_fu_1064_p2[11:8]),
        .S({\a2_sum27_reg_2004[11]_i_3_n_2 ,\a2_sum27_reg_2004[11]_i_4_n_2 ,\a2_sum27_reg_2004[11]_i_5_n_2 ,\a2_sum27_reg_2004[11]_i_6_n_2 }));
  CARRY4 \a2_sum27_reg_2004_reg[11]_i_2 
       (.CI(\a2_sum27_reg_2004_reg[7]_i_2_n_2 ),
        .CO({\a2_sum27_reg_2004_reg[11]_i_2_n_2 ,\a2_sum27_reg_2004_reg[11]_i_2_n_3 ,\a2_sum27_reg_2004_reg[11]_i_2_n_4 ,\a2_sum27_reg_2004_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_26_cast_cast_fu_1060_p1[8:5]),
        .S({\a2_sum27_reg_2004[11]_i_7_n_2 ,\a2_sum27_reg_2004[11]_i_8_n_2 ,\a2_sum27_reg_2004[11]_i_9_n_2 ,\a2_sum27_reg_2004[11]_i_10_n_2 }));
  FDRE \a2_sum27_reg_2004_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[12]),
        .Q(a2_sum27_reg_2004[12]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[13]),
        .Q(a2_sum27_reg_2004[13]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[14]),
        .Q(a2_sum27_reg_2004[14]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[15]),
        .Q(a2_sum27_reg_2004[15]),
        .R(1'b0));
  CARRY4 \a2_sum27_reg_2004_reg[15]_i_1 
       (.CI(\a2_sum27_reg_2004_reg[11]_i_1_n_2 ),
        .CO({\a2_sum27_reg_2004_reg[15]_i_1_n_2 ,\a2_sum27_reg_2004_reg[15]_i_1_n_3 ,\a2_sum27_reg_2004_reg[15]_i_1_n_4 ,\a2_sum27_reg_2004_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_26_cast_cast_fu_1060_p1[15:12]),
        .O(a2_sum27_fu_1064_p2[15:12]),
        .S({\a2_sum27_reg_2004[15]_i_4_n_2 ,\a2_sum27_reg_2004[15]_i_5_n_2 ,\a2_sum27_reg_2004[15]_i_6_n_2 ,\a2_sum27_reg_2004[15]_i_7_n_2 }));
  CARRY4 \a2_sum27_reg_2004_reg[15]_i_2 
       (.CI(\a2_sum27_reg_2004_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum27_reg_2004_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum27_reg_2004_reg[15]_i_2_n_4 ,\a2_sum27_reg_2004_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum27_reg_2004_reg[15]_i_2_O_UNCONNECTED [3],i_1_26_cast_cast_fu_1060_p1[15:13]}),
        .S({1'b0,\a2_sum27_reg_2004[15]_i_8_n_2 ,\a2_sum27_reg_2004[15]_i_9_n_2 ,\a2_sum27_reg_2004[15]_i_10_n_2 }));
  CARRY4 \a2_sum27_reg_2004_reg[15]_i_3 
       (.CI(\a2_sum27_reg_2004_reg[11]_i_2_n_2 ),
        .CO({\a2_sum27_reg_2004_reg[15]_i_3_n_2 ,\a2_sum27_reg_2004_reg[15]_i_3_n_3 ,\a2_sum27_reg_2004_reg[15]_i_3_n_4 ,\a2_sum27_reg_2004_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_26_cast_cast_fu_1060_p1[12:9]),
        .S({\a2_sum27_reg_2004[15]_i_11_n_2 ,\a2_sum27_reg_2004[15]_i_12_n_2 ,\a2_sum27_reg_2004[15]_i_13_n_2 ,\a2_sum27_reg_2004[15]_i_14_n_2 }));
  FDRE \a2_sum27_reg_2004_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[16]),
        .Q(a2_sum27_reg_2004[16]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[17]),
        .Q(a2_sum27_reg_2004[17]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[18]),
        .Q(a2_sum27_reg_2004[18]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[19]),
        .Q(a2_sum27_reg_2004[19]),
        .R(1'b0));
  CARRY4 \a2_sum27_reg_2004_reg[19]_i_1 
       (.CI(\a2_sum27_reg_2004_reg[15]_i_1_n_2 ),
        .CO({\a2_sum27_reg_2004_reg[19]_i_1_n_2 ,\a2_sum27_reg_2004_reg[19]_i_1_n_3 ,\a2_sum27_reg_2004_reg[19]_i_1_n_4 ,\a2_sum27_reg_2004_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum27_fu_1064_p2[19:16]),
        .S({\a2_sum27_reg_2004[19]_i_2_n_2 ,\a2_sum27_reg_2004[19]_i_3_n_2 ,\a2_sum27_reg_2004[19]_i_4_n_2 ,\a2_sum27_reg_2004[19]_i_5_n_2 }));
  FDRE \a2_sum27_reg_2004_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[1]),
        .Q(a2_sum27_reg_2004[1]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[20]),
        .Q(a2_sum27_reg_2004[20]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[21]),
        .Q(a2_sum27_reg_2004[21]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[22]),
        .Q(a2_sum27_reg_2004[22]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[23]),
        .Q(a2_sum27_reg_2004[23]),
        .R(1'b0));
  CARRY4 \a2_sum27_reg_2004_reg[23]_i_1 
       (.CI(\a2_sum27_reg_2004_reg[19]_i_1_n_2 ),
        .CO({\a2_sum27_reg_2004_reg[23]_i_1_n_2 ,\a2_sum27_reg_2004_reg[23]_i_1_n_3 ,\a2_sum27_reg_2004_reg[23]_i_1_n_4 ,\a2_sum27_reg_2004_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum27_fu_1064_p2[23:20]),
        .S({\a2_sum27_reg_2004[23]_i_2_n_2 ,\a2_sum27_reg_2004[23]_i_3_n_2 ,\a2_sum27_reg_2004[23]_i_4_n_2 ,\a2_sum27_reg_2004[23]_i_5_n_2 }));
  FDRE \a2_sum27_reg_2004_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[24]),
        .Q(a2_sum27_reg_2004[24]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[25]),
        .Q(a2_sum27_reg_2004[25]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[26]),
        .Q(a2_sum27_reg_2004[26]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[27]),
        .Q(a2_sum27_reg_2004[27]),
        .R(1'b0));
  CARRY4 \a2_sum27_reg_2004_reg[27]_i_1 
       (.CI(\a2_sum27_reg_2004_reg[23]_i_1_n_2 ),
        .CO({\a2_sum27_reg_2004_reg[27]_i_1_n_2 ,\a2_sum27_reg_2004_reg[27]_i_1_n_3 ,\a2_sum27_reg_2004_reg[27]_i_1_n_4 ,\a2_sum27_reg_2004_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum27_fu_1064_p2[27:24]),
        .S({\a2_sum27_reg_2004[27]_i_2_n_2 ,\a2_sum27_reg_2004[27]_i_3_n_2 ,\a2_sum27_reg_2004[27]_i_4_n_2 ,\a2_sum27_reg_2004[27]_i_5_n_2 }));
  FDRE \a2_sum27_reg_2004_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[28]),
        .Q(a2_sum27_reg_2004[28]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[29]),
        .Q(a2_sum27_reg_2004[29]),
        .R(1'b0));
  CARRY4 \a2_sum27_reg_2004_reg[29]_i_2 
       (.CI(\a2_sum27_reg_2004_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum27_reg_2004_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum27_reg_2004_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum27_reg_2004_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum27_fu_1064_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum27_reg_2004[29]_i_3_n_2 ,\a2_sum27_reg_2004[29]_i_4_n_2 }));
  FDRE \a2_sum27_reg_2004_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[2]),
        .Q(a2_sum27_reg_2004[2]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[3]),
        .Q(a2_sum27_reg_2004[3]),
        .R(1'b0));
  CARRY4 \a2_sum27_reg_2004_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum27_reg_2004_reg[3]_i_1_n_2 ,\a2_sum27_reg_2004_reg[3]_i_1_n_3 ,\a2_sum27_reg_2004_reg[3]_i_1_n_4 ,\a2_sum27_reg_2004_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_26_cast_cast_fu_1060_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum27_fu_1064_p2[3:1],\NLW_a2_sum27_reg_2004_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum27_reg_2004[3]_i_3_n_2 ,\a2_sum27_reg_2004[3]_i_4_n_2 ,\a2_sum27_reg_2004[3]_i_5_n_2 ,\a2_sum27_reg_2004[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum27_reg_2004_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum27_reg_2004_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum27_reg_2004_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum27_reg_2004_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_26_cast_cast_fu_1060_p1[1]}),
        .S({\NLW_a2_sum27_reg_2004_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],\a2_sum43_reg_2185[3]_i_7_n_2 }));
  FDRE \a2_sum27_reg_2004_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[4]),
        .Q(a2_sum27_reg_2004[4]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[5]),
        .Q(a2_sum27_reg_2004[5]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[6]),
        .Q(a2_sum27_reg_2004[6]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[7]),
        .Q(a2_sum27_reg_2004[7]),
        .R(1'b0));
  CARRY4 \a2_sum27_reg_2004_reg[7]_i_1 
       (.CI(\a2_sum27_reg_2004_reg[3]_i_1_n_2 ),
        .CO({\a2_sum27_reg_2004_reg[7]_i_1_n_2 ,\a2_sum27_reg_2004_reg[7]_i_1_n_3 ,\a2_sum27_reg_2004_reg[7]_i_1_n_4 ,\a2_sum27_reg_2004_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_26_cast_cast_fu_1060_p1[7:4]),
        .O(a2_sum27_fu_1064_p2[7:4]),
        .S({\a2_sum27_reg_2004[7]_i_3_n_2 ,\a2_sum27_reg_2004[7]_i_4_n_2 ,\a2_sum27_reg_2004[7]_i_5_n_2 ,\a2_sum27_reg_2004[7]_i_6_n_2 }));
  CARRY4 \a2_sum27_reg_2004_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum27_reg_2004_reg[7]_i_2_n_2 ,\a2_sum27_reg_2004_reg[7]_i_2_n_3 ,\a2_sum27_reg_2004_reg[7]_i_2_n_4 ,\a2_sum27_reg_2004_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({i_1_cast_cast_fu_406_p1[4:3],1'b0,i_1_cast_cast_fu_406_p1[1]}),
        .O({i_1_26_cast_cast_fu_1060_p1[4:2],\NLW_a2_sum27_reg_2004_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum27_reg_2004[7]_i_7_n_2 ,\a2_sum27_reg_2004[7]_i_8_n_2 ,\a2_sum27_reg_2004[7]_i_9_n_2 ,\a2_sum27_reg_2004[7]_i_10_n_2 }));
  FDRE \a2_sum27_reg_2004_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[8]),
        .Q(a2_sum27_reg_2004[8]),
        .R(1'b0));
  FDRE \a2_sum27_reg_2004_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_108),
        .D(a2_sum27_fu_1064_p2[9]),
        .Q(a2_sum27_reg_2004[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum28_reg_2015[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[11]_i_3 
       (.I0(i_1_27_cast_cast_fu_1085_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum28_reg_2015[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[11]_i_4 
       (.I0(i_1_27_cast_cast_fu_1085_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum28_reg_2015[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[11]_i_5 
       (.I0(i_1_27_cast_cast_fu_1085_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum28_reg_2015[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[11]_i_6 
       (.I0(i_1_27_cast_cast_fu_1085_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum28_reg_2015[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum28_reg_2015[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum28_reg_2015[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum28_reg_2015[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum28_reg_2015[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum28_reg_2015[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum28_reg_2015[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum28_reg_2015[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum28_reg_2015[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[15]_i_4 
       (.I0(i_1_27_cast_cast_fu_1085_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum28_reg_2015[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[15]_i_5 
       (.I0(i_1_27_cast_cast_fu_1085_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum28_reg_2015[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[15]_i_6 
       (.I0(i_1_27_cast_cast_fu_1085_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum28_reg_2015[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[15]_i_7 
       (.I0(i_1_27_cast_cast_fu_1085_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum28_reg_2015[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum28_reg_2015[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum28_reg_2015[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum28_reg_2015[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum28_reg_2015[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum28_reg_2015[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum28_reg_2015[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum28_reg_2015[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum28_reg_2015[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum28_reg_2015[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum28_reg_2015[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum28_reg_2015[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum28_reg_2015[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum28_reg_2015[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum28_reg_2015[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum28_reg_2015[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum28_reg_2015[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[3]_i_2 
       (.I0(i_1_27_cast_cast_fu_1085_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum28_reg_2015[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[3]_i_3 
       (.I0(i_1_27_cast_cast_fu_1085_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum28_reg_2015[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[3]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum28_reg_2015[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum28_reg_2015[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum28_reg_2015[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum28_reg_2015[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[7]_i_3 
       (.I0(i_1_27_cast_cast_fu_1085_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum28_reg_2015[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[7]_i_4 
       (.I0(i_1_27_cast_cast_fu_1085_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum28_reg_2015[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[7]_i_5 
       (.I0(i_1_27_cast_cast_fu_1085_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum28_reg_2015[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum28_reg_2015[7]_i_6 
       (.I0(i_1_27_cast_cast_fu_1085_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum28_reg_2015[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum28_reg_2015[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum28_reg_2015[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum28_reg_2015[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum28_reg_2015[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum28_reg_2015[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum28_reg_2015[7]_i_9_n_2 ));
  FDRE \a2_sum28_reg_2015_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum44_fu_1489_p2[0]),
        .Q(a2_sum28_reg_2015[0]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[10]),
        .Q(a2_sum28_reg_2015[10]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[11]),
        .Q(a2_sum28_reg_2015[11]),
        .R(1'b0));
  CARRY4 \a2_sum28_reg_2015_reg[11]_i_1 
       (.CI(\a2_sum28_reg_2015_reg[7]_i_1_n_2 ),
        .CO({\a2_sum28_reg_2015_reg[11]_i_1_n_2 ,\a2_sum28_reg_2015_reg[11]_i_1_n_3 ,\a2_sum28_reg_2015_reg[11]_i_1_n_4 ,\a2_sum28_reg_2015_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_27_cast_cast_fu_1085_p1[11:8]),
        .O(a2_sum28_fu_1089_p2[11:8]),
        .S({\a2_sum28_reg_2015[11]_i_3_n_2 ,\a2_sum28_reg_2015[11]_i_4_n_2 ,\a2_sum28_reg_2015[11]_i_5_n_2 ,\a2_sum28_reg_2015[11]_i_6_n_2 }));
  CARRY4 \a2_sum28_reg_2015_reg[11]_i_2 
       (.CI(\a2_sum28_reg_2015_reg[7]_i_2_n_2 ),
        .CO({\a2_sum28_reg_2015_reg[11]_i_2_n_2 ,\a2_sum28_reg_2015_reg[11]_i_2_n_3 ,\a2_sum28_reg_2015_reg[11]_i_2_n_4 ,\a2_sum28_reg_2015_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_27_cast_cast_fu_1085_p1[8:5]),
        .S({\a2_sum28_reg_2015[11]_i_7_n_2 ,\a2_sum28_reg_2015[11]_i_8_n_2 ,\a2_sum28_reg_2015[11]_i_9_n_2 ,\a2_sum28_reg_2015[11]_i_10_n_2 }));
  FDRE \a2_sum28_reg_2015_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[12]),
        .Q(a2_sum28_reg_2015[12]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[13]),
        .Q(a2_sum28_reg_2015[13]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[14]),
        .Q(a2_sum28_reg_2015[14]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[15]),
        .Q(a2_sum28_reg_2015[15]),
        .R(1'b0));
  CARRY4 \a2_sum28_reg_2015_reg[15]_i_1 
       (.CI(\a2_sum28_reg_2015_reg[11]_i_1_n_2 ),
        .CO({\a2_sum28_reg_2015_reg[15]_i_1_n_2 ,\a2_sum28_reg_2015_reg[15]_i_1_n_3 ,\a2_sum28_reg_2015_reg[15]_i_1_n_4 ,\a2_sum28_reg_2015_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_27_cast_cast_fu_1085_p1[15:12]),
        .O(a2_sum28_fu_1089_p2[15:12]),
        .S({\a2_sum28_reg_2015[15]_i_4_n_2 ,\a2_sum28_reg_2015[15]_i_5_n_2 ,\a2_sum28_reg_2015[15]_i_6_n_2 ,\a2_sum28_reg_2015[15]_i_7_n_2 }));
  CARRY4 \a2_sum28_reg_2015_reg[15]_i_2 
       (.CI(\a2_sum28_reg_2015_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum28_reg_2015_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum28_reg_2015_reg[15]_i_2_n_4 ,\a2_sum28_reg_2015_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum28_reg_2015_reg[15]_i_2_O_UNCONNECTED [3],i_1_27_cast_cast_fu_1085_p1[15:13]}),
        .S({1'b0,\a2_sum28_reg_2015[15]_i_8_n_2 ,\a2_sum28_reg_2015[15]_i_9_n_2 ,\a2_sum28_reg_2015[15]_i_10_n_2 }));
  CARRY4 \a2_sum28_reg_2015_reg[15]_i_3 
       (.CI(\a2_sum28_reg_2015_reg[11]_i_2_n_2 ),
        .CO({\a2_sum28_reg_2015_reg[15]_i_3_n_2 ,\a2_sum28_reg_2015_reg[15]_i_3_n_3 ,\a2_sum28_reg_2015_reg[15]_i_3_n_4 ,\a2_sum28_reg_2015_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_27_cast_cast_fu_1085_p1[12:9]),
        .S({\a2_sum28_reg_2015[15]_i_11_n_2 ,\a2_sum28_reg_2015[15]_i_12_n_2 ,\a2_sum28_reg_2015[15]_i_13_n_2 ,\a2_sum28_reg_2015[15]_i_14_n_2 }));
  FDRE \a2_sum28_reg_2015_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[16]),
        .Q(a2_sum28_reg_2015[16]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[17]),
        .Q(a2_sum28_reg_2015[17]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[18]),
        .Q(a2_sum28_reg_2015[18]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[19]),
        .Q(a2_sum28_reg_2015[19]),
        .R(1'b0));
  CARRY4 \a2_sum28_reg_2015_reg[19]_i_1 
       (.CI(\a2_sum28_reg_2015_reg[15]_i_1_n_2 ),
        .CO({\a2_sum28_reg_2015_reg[19]_i_1_n_2 ,\a2_sum28_reg_2015_reg[19]_i_1_n_3 ,\a2_sum28_reg_2015_reg[19]_i_1_n_4 ,\a2_sum28_reg_2015_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum28_fu_1089_p2[19:16]),
        .S({\a2_sum28_reg_2015[19]_i_2_n_2 ,\a2_sum28_reg_2015[19]_i_3_n_2 ,\a2_sum28_reg_2015[19]_i_4_n_2 ,\a2_sum28_reg_2015[19]_i_5_n_2 }));
  FDRE \a2_sum28_reg_2015_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[1]),
        .Q(a2_sum28_reg_2015[1]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[20]),
        .Q(a2_sum28_reg_2015[20]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[21]),
        .Q(a2_sum28_reg_2015[21]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[22]),
        .Q(a2_sum28_reg_2015[22]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[23]),
        .Q(a2_sum28_reg_2015[23]),
        .R(1'b0));
  CARRY4 \a2_sum28_reg_2015_reg[23]_i_1 
       (.CI(\a2_sum28_reg_2015_reg[19]_i_1_n_2 ),
        .CO({\a2_sum28_reg_2015_reg[23]_i_1_n_2 ,\a2_sum28_reg_2015_reg[23]_i_1_n_3 ,\a2_sum28_reg_2015_reg[23]_i_1_n_4 ,\a2_sum28_reg_2015_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum28_fu_1089_p2[23:20]),
        .S({\a2_sum28_reg_2015[23]_i_2_n_2 ,\a2_sum28_reg_2015[23]_i_3_n_2 ,\a2_sum28_reg_2015[23]_i_4_n_2 ,\a2_sum28_reg_2015[23]_i_5_n_2 }));
  FDRE \a2_sum28_reg_2015_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[24]),
        .Q(a2_sum28_reg_2015[24]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[25]),
        .Q(a2_sum28_reg_2015[25]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[26]),
        .Q(a2_sum28_reg_2015[26]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[27]),
        .Q(a2_sum28_reg_2015[27]),
        .R(1'b0));
  CARRY4 \a2_sum28_reg_2015_reg[27]_i_1 
       (.CI(\a2_sum28_reg_2015_reg[23]_i_1_n_2 ),
        .CO({\a2_sum28_reg_2015_reg[27]_i_1_n_2 ,\a2_sum28_reg_2015_reg[27]_i_1_n_3 ,\a2_sum28_reg_2015_reg[27]_i_1_n_4 ,\a2_sum28_reg_2015_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum28_fu_1089_p2[27:24]),
        .S({\a2_sum28_reg_2015[27]_i_2_n_2 ,\a2_sum28_reg_2015[27]_i_3_n_2 ,\a2_sum28_reg_2015[27]_i_4_n_2 ,\a2_sum28_reg_2015[27]_i_5_n_2 }));
  FDRE \a2_sum28_reg_2015_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[28]),
        .Q(a2_sum28_reg_2015[28]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[29]),
        .Q(a2_sum28_reg_2015[29]),
        .R(1'b0));
  CARRY4 \a2_sum28_reg_2015_reg[29]_i_2 
       (.CI(\a2_sum28_reg_2015_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum28_reg_2015_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum28_reg_2015_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum28_reg_2015_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum28_fu_1089_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum28_reg_2015[29]_i_3_n_2 ,\a2_sum28_reg_2015[29]_i_4_n_2 }));
  FDRE \a2_sum28_reg_2015_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[2]),
        .Q(a2_sum28_reg_2015[2]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[3]),
        .Q(a2_sum28_reg_2015[3]),
        .R(1'b0));
  CARRY4 \a2_sum28_reg_2015_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum28_reg_2015_reg[3]_i_1_n_2 ,\a2_sum28_reg_2015_reg[3]_i_1_n_3 ,\a2_sum28_reg_2015_reg[3]_i_1_n_4 ,\a2_sum28_reg_2015_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_27_cast_cast_fu_1085_p1[3:2],i_1_cast_cast_fu_406_p1[1],i_1_49_fu_1592_p2[0]}),
        .O({a2_sum28_fu_1089_p2[3:1],\NLW_a2_sum28_reg_2015_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum28_reg_2015[3]_i_2_n_2 ,\a2_sum28_reg_2015[3]_i_3_n_2 ,\a2_sum28_reg_2015[3]_i_4_n_2 ,\a2_sum28_reg_2015[3]_i_5_n_2 }));
  FDRE \a2_sum28_reg_2015_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[4]),
        .Q(a2_sum28_reg_2015[4]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[5]),
        .Q(a2_sum28_reg_2015[5]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[6]),
        .Q(a2_sum28_reg_2015[6]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[7]),
        .Q(a2_sum28_reg_2015[7]),
        .R(1'b0));
  CARRY4 \a2_sum28_reg_2015_reg[7]_i_1 
       (.CI(\a2_sum28_reg_2015_reg[3]_i_1_n_2 ),
        .CO({\a2_sum28_reg_2015_reg[7]_i_1_n_2 ,\a2_sum28_reg_2015_reg[7]_i_1_n_3 ,\a2_sum28_reg_2015_reg[7]_i_1_n_4 ,\a2_sum28_reg_2015_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_27_cast_cast_fu_1085_p1[7:4]),
        .O(a2_sum28_fu_1089_p2[7:4]),
        .S({\a2_sum28_reg_2015[7]_i_3_n_2 ,\a2_sum28_reg_2015[7]_i_4_n_2 ,\a2_sum28_reg_2015[7]_i_5_n_2 ,\a2_sum28_reg_2015[7]_i_6_n_2 }));
  CARRY4 \a2_sum28_reg_2015_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum28_reg_2015_reg[7]_i_2_n_2 ,\a2_sum28_reg_2015_reg[7]_i_2_n_3 ,\a2_sum28_reg_2015_reg[7]_i_2_n_4 ,\a2_sum28_reg_2015_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_cast_cast_fu_406_p1[4:2],1'b0}),
        .O({i_1_27_cast_cast_fu_1085_p1[4:2],\NLW_a2_sum28_reg_2015_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum28_reg_2015[7]_i_7_n_2 ,\a2_sum28_reg_2015[7]_i_8_n_2 ,\a2_sum28_reg_2015[7]_i_9_n_2 ,\a2_sum28_reg_2015[7]_i_10_n_2 }));
  FDRE \a2_sum28_reg_2015_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[8]),
        .Q(a2_sum28_reg_2015[8]),
        .R(1'b0));
  FDRE \a2_sum28_reg_2015_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_93),
        .D(a2_sum28_fu_1089_p2[9]),
        .Q(a2_sum28_reg_2015[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum29_reg_2026[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[11]_i_3 
       (.I0(i_1_28_cast_cast_fu_1110_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum29_reg_2026[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[11]_i_4 
       (.I0(i_1_28_cast_cast_fu_1110_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum29_reg_2026[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[11]_i_5 
       (.I0(i_1_28_cast_cast_fu_1110_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum29_reg_2026[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[11]_i_6 
       (.I0(i_1_28_cast_cast_fu_1110_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum29_reg_2026[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum29_reg_2026[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum29_reg_2026[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum29_reg_2026[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum29_reg_2026[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum29_reg_2026[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum29_reg_2026[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum29_reg_2026[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum29_reg_2026[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[15]_i_4 
       (.I0(i_1_28_cast_cast_fu_1110_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum29_reg_2026[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[15]_i_5 
       (.I0(i_1_28_cast_cast_fu_1110_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum29_reg_2026[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[15]_i_6 
       (.I0(i_1_28_cast_cast_fu_1110_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum29_reg_2026[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[15]_i_7 
       (.I0(i_1_28_cast_cast_fu_1110_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum29_reg_2026[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum29_reg_2026[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum29_reg_2026[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum29_reg_2026[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum29_reg_2026[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum29_reg_2026[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum29_reg_2026[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum29_reg_2026[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum29_reg_2026[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum29_reg_2026[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum29_reg_2026[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum29_reg_2026[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum29_reg_2026[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum29_reg_2026[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum29_reg_2026[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum29_reg_2026[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum29_reg_2026[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[3]_i_3 
       (.I0(i_1_28_cast_cast_fu_1110_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum29_reg_2026[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[3]_i_4 
       (.I0(i_1_28_cast_cast_fu_1110_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum29_reg_2026[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[3]_i_5 
       (.I0(i_1_28_cast_cast_fu_1110_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum29_reg_2026[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum29_reg_2026[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum29_reg_2026[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum29_reg_2026[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum29_reg_2026[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[7]_i_3 
       (.I0(i_1_28_cast_cast_fu_1110_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum29_reg_2026[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[7]_i_4 
       (.I0(i_1_28_cast_cast_fu_1110_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum29_reg_2026[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[7]_i_5 
       (.I0(i_1_28_cast_cast_fu_1110_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum29_reg_2026[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum29_reg_2026[7]_i_6 
       (.I0(i_1_28_cast_cast_fu_1110_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum29_reg_2026[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum29_reg_2026[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum29_reg_2026[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum29_reg_2026[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum29_reg_2026[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum29_reg_2026[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum29_reg_2026[7]_i_9_n_2 ));
  FDRE \a2_sum29_reg_2026_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum29_reg_2026[0]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[10]),
        .Q(a2_sum29_reg_2026[10]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[11]),
        .Q(a2_sum29_reg_2026[11]),
        .R(1'b0));
  CARRY4 \a2_sum29_reg_2026_reg[11]_i_1 
       (.CI(\a2_sum29_reg_2026_reg[7]_i_1_n_2 ),
        .CO({\a2_sum29_reg_2026_reg[11]_i_1_n_2 ,\a2_sum29_reg_2026_reg[11]_i_1_n_3 ,\a2_sum29_reg_2026_reg[11]_i_1_n_4 ,\a2_sum29_reg_2026_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_28_cast_cast_fu_1110_p1[11:8]),
        .O(a2_sum29_fu_1114_p2[11:8]),
        .S({\a2_sum29_reg_2026[11]_i_3_n_2 ,\a2_sum29_reg_2026[11]_i_4_n_2 ,\a2_sum29_reg_2026[11]_i_5_n_2 ,\a2_sum29_reg_2026[11]_i_6_n_2 }));
  CARRY4 \a2_sum29_reg_2026_reg[11]_i_2 
       (.CI(\a2_sum29_reg_2026_reg[7]_i_2_n_2 ),
        .CO({\a2_sum29_reg_2026_reg[11]_i_2_n_2 ,\a2_sum29_reg_2026_reg[11]_i_2_n_3 ,\a2_sum29_reg_2026_reg[11]_i_2_n_4 ,\a2_sum29_reg_2026_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_28_cast_cast_fu_1110_p1[8:5]),
        .S({\a2_sum29_reg_2026[11]_i_7_n_2 ,\a2_sum29_reg_2026[11]_i_8_n_2 ,\a2_sum29_reg_2026[11]_i_9_n_2 ,\a2_sum29_reg_2026[11]_i_10_n_2 }));
  FDRE \a2_sum29_reg_2026_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[12]),
        .Q(a2_sum29_reg_2026[12]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[13]),
        .Q(a2_sum29_reg_2026[13]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[14]),
        .Q(a2_sum29_reg_2026[14]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[15]),
        .Q(a2_sum29_reg_2026[15]),
        .R(1'b0));
  CARRY4 \a2_sum29_reg_2026_reg[15]_i_1 
       (.CI(\a2_sum29_reg_2026_reg[11]_i_1_n_2 ),
        .CO({\a2_sum29_reg_2026_reg[15]_i_1_n_2 ,\a2_sum29_reg_2026_reg[15]_i_1_n_3 ,\a2_sum29_reg_2026_reg[15]_i_1_n_4 ,\a2_sum29_reg_2026_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_28_cast_cast_fu_1110_p1[15:12]),
        .O(a2_sum29_fu_1114_p2[15:12]),
        .S({\a2_sum29_reg_2026[15]_i_4_n_2 ,\a2_sum29_reg_2026[15]_i_5_n_2 ,\a2_sum29_reg_2026[15]_i_6_n_2 ,\a2_sum29_reg_2026[15]_i_7_n_2 }));
  CARRY4 \a2_sum29_reg_2026_reg[15]_i_2 
       (.CI(\a2_sum29_reg_2026_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum29_reg_2026_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum29_reg_2026_reg[15]_i_2_n_4 ,\a2_sum29_reg_2026_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum29_reg_2026_reg[15]_i_2_O_UNCONNECTED [3],i_1_28_cast_cast_fu_1110_p1[15:13]}),
        .S({1'b0,\a2_sum29_reg_2026[15]_i_8_n_2 ,\a2_sum29_reg_2026[15]_i_9_n_2 ,\a2_sum29_reg_2026[15]_i_10_n_2 }));
  CARRY4 \a2_sum29_reg_2026_reg[15]_i_3 
       (.CI(\a2_sum29_reg_2026_reg[11]_i_2_n_2 ),
        .CO({\a2_sum29_reg_2026_reg[15]_i_3_n_2 ,\a2_sum29_reg_2026_reg[15]_i_3_n_3 ,\a2_sum29_reg_2026_reg[15]_i_3_n_4 ,\a2_sum29_reg_2026_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_28_cast_cast_fu_1110_p1[12:9]),
        .S({\a2_sum29_reg_2026[15]_i_11_n_2 ,\a2_sum29_reg_2026[15]_i_12_n_2 ,\a2_sum29_reg_2026[15]_i_13_n_2 ,\a2_sum29_reg_2026[15]_i_14_n_2 }));
  FDRE \a2_sum29_reg_2026_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[16]),
        .Q(a2_sum29_reg_2026[16]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[17]),
        .Q(a2_sum29_reg_2026[17]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[18]),
        .Q(a2_sum29_reg_2026[18]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[19]),
        .Q(a2_sum29_reg_2026[19]),
        .R(1'b0));
  CARRY4 \a2_sum29_reg_2026_reg[19]_i_1 
       (.CI(\a2_sum29_reg_2026_reg[15]_i_1_n_2 ),
        .CO({\a2_sum29_reg_2026_reg[19]_i_1_n_2 ,\a2_sum29_reg_2026_reg[19]_i_1_n_3 ,\a2_sum29_reg_2026_reg[19]_i_1_n_4 ,\a2_sum29_reg_2026_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum29_fu_1114_p2[19:16]),
        .S({\a2_sum29_reg_2026[19]_i_2_n_2 ,\a2_sum29_reg_2026[19]_i_3_n_2 ,\a2_sum29_reg_2026[19]_i_4_n_2 ,\a2_sum29_reg_2026[19]_i_5_n_2 }));
  FDRE \a2_sum29_reg_2026_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[1]),
        .Q(a2_sum29_reg_2026[1]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[20]),
        .Q(a2_sum29_reg_2026[20]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[21]),
        .Q(a2_sum29_reg_2026[21]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[22]),
        .Q(a2_sum29_reg_2026[22]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[23]),
        .Q(a2_sum29_reg_2026[23]),
        .R(1'b0));
  CARRY4 \a2_sum29_reg_2026_reg[23]_i_1 
       (.CI(\a2_sum29_reg_2026_reg[19]_i_1_n_2 ),
        .CO({\a2_sum29_reg_2026_reg[23]_i_1_n_2 ,\a2_sum29_reg_2026_reg[23]_i_1_n_3 ,\a2_sum29_reg_2026_reg[23]_i_1_n_4 ,\a2_sum29_reg_2026_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum29_fu_1114_p2[23:20]),
        .S({\a2_sum29_reg_2026[23]_i_2_n_2 ,\a2_sum29_reg_2026[23]_i_3_n_2 ,\a2_sum29_reg_2026[23]_i_4_n_2 ,\a2_sum29_reg_2026[23]_i_5_n_2 }));
  FDRE \a2_sum29_reg_2026_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[24]),
        .Q(a2_sum29_reg_2026[24]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[25]),
        .Q(a2_sum29_reg_2026[25]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[26]),
        .Q(a2_sum29_reg_2026[26]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[27]),
        .Q(a2_sum29_reg_2026[27]),
        .R(1'b0));
  CARRY4 \a2_sum29_reg_2026_reg[27]_i_1 
       (.CI(\a2_sum29_reg_2026_reg[23]_i_1_n_2 ),
        .CO({\a2_sum29_reg_2026_reg[27]_i_1_n_2 ,\a2_sum29_reg_2026_reg[27]_i_1_n_3 ,\a2_sum29_reg_2026_reg[27]_i_1_n_4 ,\a2_sum29_reg_2026_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum29_fu_1114_p2[27:24]),
        .S({\a2_sum29_reg_2026[27]_i_2_n_2 ,\a2_sum29_reg_2026[27]_i_3_n_2 ,\a2_sum29_reg_2026[27]_i_4_n_2 ,\a2_sum29_reg_2026[27]_i_5_n_2 }));
  FDRE \a2_sum29_reg_2026_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[28]),
        .Q(a2_sum29_reg_2026[28]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[29]),
        .Q(a2_sum29_reg_2026[29]),
        .R(1'b0));
  CARRY4 \a2_sum29_reg_2026_reg[29]_i_2 
       (.CI(\a2_sum29_reg_2026_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum29_reg_2026_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum29_reg_2026_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum29_reg_2026_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum29_fu_1114_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum29_reg_2026[29]_i_3_n_2 ,\a2_sum29_reg_2026[29]_i_4_n_2 }));
  FDRE \a2_sum29_reg_2026_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[2]),
        .Q(a2_sum29_reg_2026[2]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[3]),
        .Q(a2_sum29_reg_2026[3]),
        .R(1'b0));
  CARRY4 \a2_sum29_reg_2026_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum29_reg_2026_reg[3]_i_1_n_2 ,\a2_sum29_reg_2026_reg[3]_i_1_n_3 ,\a2_sum29_reg_2026_reg[3]_i_1_n_4 ,\a2_sum29_reg_2026_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_28_cast_cast_fu_1110_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum29_fu_1114_p2[3:1],\NLW_a2_sum29_reg_2026_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum29_reg_2026[3]_i_3_n_2 ,\a2_sum29_reg_2026[3]_i_4_n_2 ,\a2_sum29_reg_2026[3]_i_5_n_2 ,\a2_sum29_reg_2026[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum29_reg_2026_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum29_reg_2026_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum29_reg_2026_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum29_reg_2026_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_28_cast_cast_fu_1110_p1[1]}),
        .S({\NLW_a2_sum29_reg_2026_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],i_1_cast_cast_fu_406_p1[1]}));
  FDRE \a2_sum29_reg_2026_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[4]),
        .Q(a2_sum29_reg_2026[4]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[5]),
        .Q(a2_sum29_reg_2026[5]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[6]),
        .Q(a2_sum29_reg_2026[6]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[7]),
        .Q(a2_sum29_reg_2026[7]),
        .R(1'b0));
  CARRY4 \a2_sum29_reg_2026_reg[7]_i_1 
       (.CI(\a2_sum29_reg_2026_reg[3]_i_1_n_2 ),
        .CO({\a2_sum29_reg_2026_reg[7]_i_1_n_2 ,\a2_sum29_reg_2026_reg[7]_i_1_n_3 ,\a2_sum29_reg_2026_reg[7]_i_1_n_4 ,\a2_sum29_reg_2026_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_28_cast_cast_fu_1110_p1[7:4]),
        .O(a2_sum29_fu_1114_p2[7:4]),
        .S({\a2_sum29_reg_2026[7]_i_3_n_2 ,\a2_sum29_reg_2026[7]_i_4_n_2 ,\a2_sum29_reg_2026[7]_i_5_n_2 ,\a2_sum29_reg_2026[7]_i_6_n_2 }));
  CARRY4 \a2_sum29_reg_2026_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum29_reg_2026_reg[7]_i_2_n_2 ,\a2_sum29_reg_2026_reg[7]_i_2_n_3 ,\a2_sum29_reg_2026_reg[7]_i_2_n_4 ,\a2_sum29_reg_2026_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({i_1_cast_cast_fu_406_p1[4:2],1'b0}),
        .O({i_1_28_cast_cast_fu_1110_p1[4:2],\NLW_a2_sum29_reg_2026_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum29_reg_2026[7]_i_7_n_2 ,\a2_sum29_reg_2026[7]_i_8_n_2 ,\a2_sum29_reg_2026[7]_i_9_n_2 ,\a2_sum29_reg_2026[7]_i_10_n_2 }));
  FDRE \a2_sum29_reg_2026_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[8]),
        .Q(a2_sum29_reg_2026[8]),
        .R(1'b0));
  FDRE \a2_sum29_reg_2026_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_102),
        .D(a2_sum29_fu_1114_p2[9]),
        .Q(a2_sum29_reg_2026[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum2_reg_1784[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[11]_i_3 
       (.I0(i_1_6_cast_cast_fu_560_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum2_reg_1784[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[11]_i_4 
       (.I0(i_1_6_cast_cast_fu_560_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum2_reg_1784[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[11]_i_5 
       (.I0(i_1_6_cast_cast_fu_560_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum2_reg_1784[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[11]_i_6 
       (.I0(i_1_6_cast_cast_fu_560_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum2_reg_1784[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum2_reg_1784[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum2_reg_1784[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum2_reg_1784[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum2_reg_1784[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum2_reg_1784[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum2_reg_1784[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum2_reg_1784[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum2_reg_1784[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[15]_i_4 
       (.I0(i_1_6_cast_cast_fu_560_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum2_reg_1784[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[15]_i_5 
       (.I0(i_1_6_cast_cast_fu_560_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum2_reg_1784[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[15]_i_6 
       (.I0(i_1_6_cast_cast_fu_560_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum2_reg_1784[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[15]_i_7 
       (.I0(i_1_6_cast_cast_fu_560_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum2_reg_1784[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum2_reg_1784[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum2_reg_1784[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum2_reg_1784[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum2_reg_1784[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum2_reg_1784[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum2_reg_1784[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum2_reg_1784[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum2_reg_1784[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum2_reg_1784[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum2_reg_1784[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum2_reg_1784[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum2_reg_1784[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum2_reg_1784[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum2_reg_1784[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum2_reg_1784[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum2_reg_1784[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[3]_i_3 
       (.I0(i_1_6_cast_cast_fu_560_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum2_reg_1784[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[3]_i_4 
       (.I0(i_1_6_cast_cast_fu_560_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum2_reg_1784[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[3]_i_5 
       (.I0(i_1_6_cast_cast_fu_560_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum2_reg_1784[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum2_reg_1784[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum2_reg_1784[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum2_reg_1784[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum2_reg_1784[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[7]_i_3 
       (.I0(i_1_6_cast_cast_fu_560_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum2_reg_1784[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[7]_i_4 
       (.I0(i_1_6_cast_cast_fu_560_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum2_reg_1784[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[7]_i_5 
       (.I0(i_1_6_cast_cast_fu_560_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum2_reg_1784[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum2_reg_1784[7]_i_6 
       (.I0(i_1_6_cast_cast_fu_560_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum2_reg_1784[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum2_reg_1784[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum2_reg_1784[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum2_reg_1784[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum2_reg_1784[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum2_reg_1784[7]_i_9_n_2 ));
  FDRE \a2_sum2_reg_1784_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum2_reg_1784[0]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[10]),
        .Q(a2_sum2_reg_1784[10]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[11]),
        .Q(a2_sum2_reg_1784[11]),
        .R(1'b0));
  CARRY4 \a2_sum2_reg_1784_reg[11]_i_1 
       (.CI(\a2_sum2_reg_1784_reg[7]_i_1_n_2 ),
        .CO({\a2_sum2_reg_1784_reg[11]_i_1_n_2 ,\a2_sum2_reg_1784_reg[11]_i_1_n_3 ,\a2_sum2_reg_1784_reg[11]_i_1_n_4 ,\a2_sum2_reg_1784_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_6_cast_cast_fu_560_p1[11:8]),
        .O(a2_sum2_fu_564_p2[11:8]),
        .S({\a2_sum2_reg_1784[11]_i_3_n_2 ,\a2_sum2_reg_1784[11]_i_4_n_2 ,\a2_sum2_reg_1784[11]_i_5_n_2 ,\a2_sum2_reg_1784[11]_i_6_n_2 }));
  CARRY4 \a2_sum2_reg_1784_reg[11]_i_2 
       (.CI(\a2_sum2_reg_1784_reg[7]_i_2_n_2 ),
        .CO({\a2_sum2_reg_1784_reg[11]_i_2_n_2 ,\a2_sum2_reg_1784_reg[11]_i_2_n_3 ,\a2_sum2_reg_1784_reg[11]_i_2_n_4 ,\a2_sum2_reg_1784_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_6_cast_cast_fu_560_p1[8:5]),
        .S({\a2_sum2_reg_1784[11]_i_7_n_2 ,\a2_sum2_reg_1784[11]_i_8_n_2 ,\a2_sum2_reg_1784[11]_i_9_n_2 ,\a2_sum2_reg_1784[11]_i_10_n_2 }));
  FDRE \a2_sum2_reg_1784_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[12]),
        .Q(a2_sum2_reg_1784[12]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[13]),
        .Q(a2_sum2_reg_1784[13]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[14]),
        .Q(a2_sum2_reg_1784[14]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[15]),
        .Q(a2_sum2_reg_1784[15]),
        .R(1'b0));
  CARRY4 \a2_sum2_reg_1784_reg[15]_i_1 
       (.CI(\a2_sum2_reg_1784_reg[11]_i_1_n_2 ),
        .CO({\a2_sum2_reg_1784_reg[15]_i_1_n_2 ,\a2_sum2_reg_1784_reg[15]_i_1_n_3 ,\a2_sum2_reg_1784_reg[15]_i_1_n_4 ,\a2_sum2_reg_1784_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_6_cast_cast_fu_560_p1[15:12]),
        .O(a2_sum2_fu_564_p2[15:12]),
        .S({\a2_sum2_reg_1784[15]_i_4_n_2 ,\a2_sum2_reg_1784[15]_i_5_n_2 ,\a2_sum2_reg_1784[15]_i_6_n_2 ,\a2_sum2_reg_1784[15]_i_7_n_2 }));
  CARRY4 \a2_sum2_reg_1784_reg[15]_i_2 
       (.CI(\a2_sum2_reg_1784_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum2_reg_1784_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum2_reg_1784_reg[15]_i_2_n_4 ,\a2_sum2_reg_1784_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum2_reg_1784_reg[15]_i_2_O_UNCONNECTED [3],i_1_6_cast_cast_fu_560_p1[15:13]}),
        .S({1'b0,\a2_sum2_reg_1784[15]_i_8_n_2 ,\a2_sum2_reg_1784[15]_i_9_n_2 ,\a2_sum2_reg_1784[15]_i_10_n_2 }));
  CARRY4 \a2_sum2_reg_1784_reg[15]_i_3 
       (.CI(\a2_sum2_reg_1784_reg[11]_i_2_n_2 ),
        .CO({\a2_sum2_reg_1784_reg[15]_i_3_n_2 ,\a2_sum2_reg_1784_reg[15]_i_3_n_3 ,\a2_sum2_reg_1784_reg[15]_i_3_n_4 ,\a2_sum2_reg_1784_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_6_cast_cast_fu_560_p1[12:9]),
        .S({\a2_sum2_reg_1784[15]_i_11_n_2 ,\a2_sum2_reg_1784[15]_i_12_n_2 ,\a2_sum2_reg_1784[15]_i_13_n_2 ,\a2_sum2_reg_1784[15]_i_14_n_2 }));
  FDRE \a2_sum2_reg_1784_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[16]),
        .Q(a2_sum2_reg_1784[16]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[17]),
        .Q(a2_sum2_reg_1784[17]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[18]),
        .Q(a2_sum2_reg_1784[18]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[19]),
        .Q(a2_sum2_reg_1784[19]),
        .R(1'b0));
  CARRY4 \a2_sum2_reg_1784_reg[19]_i_1 
       (.CI(\a2_sum2_reg_1784_reg[15]_i_1_n_2 ),
        .CO({\a2_sum2_reg_1784_reg[19]_i_1_n_2 ,\a2_sum2_reg_1784_reg[19]_i_1_n_3 ,\a2_sum2_reg_1784_reg[19]_i_1_n_4 ,\a2_sum2_reg_1784_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum2_fu_564_p2[19:16]),
        .S({\a2_sum2_reg_1784[19]_i_2_n_2 ,\a2_sum2_reg_1784[19]_i_3_n_2 ,\a2_sum2_reg_1784[19]_i_4_n_2 ,\a2_sum2_reg_1784[19]_i_5_n_2 }));
  FDRE \a2_sum2_reg_1784_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[1]),
        .Q(a2_sum2_reg_1784[1]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[20]),
        .Q(a2_sum2_reg_1784[20]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[21]),
        .Q(a2_sum2_reg_1784[21]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[22]),
        .Q(a2_sum2_reg_1784[22]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[23]),
        .Q(a2_sum2_reg_1784[23]),
        .R(1'b0));
  CARRY4 \a2_sum2_reg_1784_reg[23]_i_1 
       (.CI(\a2_sum2_reg_1784_reg[19]_i_1_n_2 ),
        .CO({\a2_sum2_reg_1784_reg[23]_i_1_n_2 ,\a2_sum2_reg_1784_reg[23]_i_1_n_3 ,\a2_sum2_reg_1784_reg[23]_i_1_n_4 ,\a2_sum2_reg_1784_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum2_fu_564_p2[23:20]),
        .S({\a2_sum2_reg_1784[23]_i_2_n_2 ,\a2_sum2_reg_1784[23]_i_3_n_2 ,\a2_sum2_reg_1784[23]_i_4_n_2 ,\a2_sum2_reg_1784[23]_i_5_n_2 }));
  FDRE \a2_sum2_reg_1784_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[24]),
        .Q(a2_sum2_reg_1784[24]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[25]),
        .Q(a2_sum2_reg_1784[25]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[26]),
        .Q(a2_sum2_reg_1784[26]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[27]),
        .Q(a2_sum2_reg_1784[27]),
        .R(1'b0));
  CARRY4 \a2_sum2_reg_1784_reg[27]_i_1 
       (.CI(\a2_sum2_reg_1784_reg[23]_i_1_n_2 ),
        .CO({\a2_sum2_reg_1784_reg[27]_i_1_n_2 ,\a2_sum2_reg_1784_reg[27]_i_1_n_3 ,\a2_sum2_reg_1784_reg[27]_i_1_n_4 ,\a2_sum2_reg_1784_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum2_fu_564_p2[27:24]),
        .S({\a2_sum2_reg_1784[27]_i_2_n_2 ,\a2_sum2_reg_1784[27]_i_3_n_2 ,\a2_sum2_reg_1784[27]_i_4_n_2 ,\a2_sum2_reg_1784[27]_i_5_n_2 }));
  FDRE \a2_sum2_reg_1784_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[28]),
        .Q(a2_sum2_reg_1784[28]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[29]),
        .Q(a2_sum2_reg_1784[29]),
        .R(1'b0));
  CARRY4 \a2_sum2_reg_1784_reg[29]_i_2 
       (.CI(\a2_sum2_reg_1784_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum2_reg_1784_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum2_reg_1784_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum2_reg_1784_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum2_fu_564_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum2_reg_1784[29]_i_3_n_2 ,\a2_sum2_reg_1784[29]_i_4_n_2 }));
  FDRE \a2_sum2_reg_1784_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[2]),
        .Q(a2_sum2_reg_1784[2]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[3]),
        .Q(a2_sum2_reg_1784[3]),
        .R(1'b0));
  CARRY4 \a2_sum2_reg_1784_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum2_reg_1784_reg[3]_i_1_n_2 ,\a2_sum2_reg_1784_reg[3]_i_1_n_3 ,\a2_sum2_reg_1784_reg[3]_i_1_n_4 ,\a2_sum2_reg_1784_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_6_cast_cast_fu_560_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum2_fu_564_p2[3:1],\NLW_a2_sum2_reg_1784_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum2_reg_1784[3]_i_3_n_2 ,\a2_sum2_reg_1784[3]_i_4_n_2 ,\a2_sum2_reg_1784[3]_i_5_n_2 ,\a2_sum2_reg_1784[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum2_reg_1784_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum2_reg_1784_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum2_reg_1784_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum2_reg_1784_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_6_cast_cast_fu_560_p1[1]}),
        .S({\NLW_a2_sum2_reg_1784_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],\a2_sum43_reg_2185[3]_i_7_n_2 }));
  FDRE \a2_sum2_reg_1784_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[4]),
        .Q(a2_sum2_reg_1784[4]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[5]),
        .Q(a2_sum2_reg_1784[5]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[6]),
        .Q(a2_sum2_reg_1784[6]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[7]),
        .Q(a2_sum2_reg_1784[7]),
        .R(1'b0));
  CARRY4 \a2_sum2_reg_1784_reg[7]_i_1 
       (.CI(\a2_sum2_reg_1784_reg[3]_i_1_n_2 ),
        .CO({\a2_sum2_reg_1784_reg[7]_i_1_n_2 ,\a2_sum2_reg_1784_reg[7]_i_1_n_3 ,\a2_sum2_reg_1784_reg[7]_i_1_n_4 ,\a2_sum2_reg_1784_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_6_cast_cast_fu_560_p1[7:4]),
        .O(a2_sum2_fu_564_p2[7:4]),
        .S({\a2_sum2_reg_1784[7]_i_3_n_2 ,\a2_sum2_reg_1784[7]_i_4_n_2 ,\a2_sum2_reg_1784[7]_i_5_n_2 ,\a2_sum2_reg_1784[7]_i_6_n_2 }));
  CARRY4 \a2_sum2_reg_1784_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum2_reg_1784_reg[7]_i_2_n_2 ,\a2_sum2_reg_1784_reg[7]_i_2_n_3 ,\a2_sum2_reg_1784_reg[7]_i_2_n_4 ,\a2_sum2_reg_1784_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[2:1]}),
        .O({i_1_6_cast_cast_fu_560_p1[4:2],\NLW_a2_sum2_reg_1784_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum2_reg_1784[7]_i_7_n_2 ,\a2_sum2_reg_1784[7]_i_8_n_2 ,\a2_sum2_reg_1784[7]_i_9_n_2 ,\a2_sum2_reg_1784[7]_i_10_n_2 }));
  FDRE \a2_sum2_reg_1784_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[8]),
        .Q(a2_sum2_reg_1784[8]),
        .R(1'b0));
  FDRE \a2_sum2_reg_1784_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_67),
        .D(a2_sum2_fu_564_p2[9]),
        .Q(a2_sum2_reg_1784[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum30_reg_2037[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[11]_i_3 
       (.I0(i_1_29_cast_cast_fu_1135_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum30_reg_2037[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[11]_i_4 
       (.I0(i_1_29_cast_cast_fu_1135_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum30_reg_2037[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[11]_i_5 
       (.I0(i_1_29_cast_cast_fu_1135_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum30_reg_2037[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[11]_i_6 
       (.I0(i_1_29_cast_cast_fu_1135_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum30_reg_2037[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum30_reg_2037[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum30_reg_2037[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum30_reg_2037[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum30_reg_2037[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[15]_i_3 
       (.I0(i_1_29_cast_cast_fu_1135_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum30_reg_2037[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[15]_i_4 
       (.I0(i_1_29_cast_cast_fu_1135_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum30_reg_2037[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[15]_i_5 
       (.I0(i_1_29_cast_cast_fu_1135_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum30_reg_2037[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[15]_i_6 
       (.I0(i_1_29_cast_cast_fu_1135_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum30_reg_2037[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[15]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum30_reg_2037[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum30_reg_2037[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum30_reg_2037[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum30_reg_2037[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum30_reg_2037[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum30_reg_2037[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum30_reg_2037[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum30_reg_2037[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum30_reg_2037[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum30_reg_2037[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum30_reg_2037[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum30_reg_2037[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum30_reg_2037[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum30_reg_2037[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum30_reg_2037[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum30_reg_2037[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum30_reg_2037[29]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[3]_i_10 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum30_reg_2037[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[3]_i_3 
       (.I0(i_1_29_cast_cast_fu_1135_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum30_reg_2037[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[3]_i_4 
       (.I0(i_1_29_cast_cast_fu_1135_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum30_reg_2037[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[3]_i_5 
       (.I0(i_1_29_cast_cast_fu_1135_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum30_reg_2037[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[3]_i_6 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum30_reg_2037[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum30_reg_2037[3]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum30_reg_2037[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum30_reg_2037[3]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum30_reg_2037[3]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum30_reg_2037[3]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum30_reg_2037[3]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum30_reg_2037[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum30_reg_2037[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[7]_i_3 
       (.I0(i_1_29_cast_cast_fu_1135_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum30_reg_2037[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[7]_i_4 
       (.I0(i_1_29_cast_cast_fu_1135_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum30_reg_2037[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[7]_i_5 
       (.I0(i_1_29_cast_cast_fu_1135_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum30_reg_2037[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum30_reg_2037[7]_i_6 
       (.I0(i_1_29_cast_cast_fu_1135_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum30_reg_2037[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum30_reg_2037[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum30_reg_2037[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum30_reg_2037[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum30_reg_2037[7]_i_9_n_2 ));
  FDRE \a2_sum30_reg_2037_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[0]),
        .Q(a2_sum30_reg_2037[0]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[10]),
        .Q(a2_sum30_reg_2037[10]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[11]),
        .Q(a2_sum30_reg_2037[11]),
        .R(1'b0));
  CARRY4 \a2_sum30_reg_2037_reg[11]_i_1 
       (.CI(\a2_sum30_reg_2037_reg[7]_i_1_n_2 ),
        .CO({\a2_sum30_reg_2037_reg[11]_i_1_n_2 ,\a2_sum30_reg_2037_reg[11]_i_1_n_3 ,\a2_sum30_reg_2037_reg[11]_i_1_n_4 ,\a2_sum30_reg_2037_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_29_cast_cast_fu_1135_p1[11:8]),
        .O(a2_sum30_fu_1139_p2[11:8]),
        .S({\a2_sum30_reg_2037[11]_i_3_n_2 ,\a2_sum30_reg_2037[11]_i_4_n_2 ,\a2_sum30_reg_2037[11]_i_5_n_2 ,\a2_sum30_reg_2037[11]_i_6_n_2 }));
  CARRY4 \a2_sum30_reg_2037_reg[11]_i_2 
       (.CI(\a2_sum30_reg_2037_reg[7]_i_2_n_2 ),
        .CO({\a2_sum30_reg_2037_reg[11]_i_2_n_2 ,\a2_sum30_reg_2037_reg[11]_i_2_n_3 ,\a2_sum30_reg_2037_reg[11]_i_2_n_4 ,\a2_sum30_reg_2037_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_29_cast_cast_fu_1135_p1[11:8]),
        .S({\a2_sum30_reg_2037[11]_i_7_n_2 ,\a2_sum30_reg_2037[11]_i_8_n_2 ,\a2_sum30_reg_2037[11]_i_9_n_2 ,\a2_sum30_reg_2037[11]_i_10_n_2 }));
  FDRE \a2_sum30_reg_2037_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[12]),
        .Q(a2_sum30_reg_2037[12]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[13]),
        .Q(a2_sum30_reg_2037[13]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[14]),
        .Q(a2_sum30_reg_2037[14]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[15]),
        .Q(a2_sum30_reg_2037[15]),
        .R(1'b0));
  CARRY4 \a2_sum30_reg_2037_reg[15]_i_1 
       (.CI(\a2_sum30_reg_2037_reg[11]_i_1_n_2 ),
        .CO({\a2_sum30_reg_2037_reg[15]_i_1_n_2 ,\a2_sum30_reg_2037_reg[15]_i_1_n_3 ,\a2_sum30_reg_2037_reg[15]_i_1_n_4 ,\a2_sum30_reg_2037_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_29_cast_cast_fu_1135_p1[15:12]),
        .O(a2_sum30_fu_1139_p2[15:12]),
        .S({\a2_sum30_reg_2037[15]_i_3_n_2 ,\a2_sum30_reg_2037[15]_i_4_n_2 ,\a2_sum30_reg_2037[15]_i_5_n_2 ,\a2_sum30_reg_2037[15]_i_6_n_2 }));
  CARRY4 \a2_sum30_reg_2037_reg[15]_i_2 
       (.CI(\a2_sum30_reg_2037_reg[11]_i_2_n_2 ),
        .CO({\NLW_a2_sum30_reg_2037_reg[15]_i_2_CO_UNCONNECTED [3],\a2_sum30_reg_2037_reg[15]_i_2_n_3 ,\a2_sum30_reg_2037_reg[15]_i_2_n_4 ,\a2_sum30_reg_2037_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_29_cast_cast_fu_1135_p1[15:12]),
        .S({\a2_sum30_reg_2037[15]_i_7_n_2 ,\a2_sum30_reg_2037[15]_i_8_n_2 ,\a2_sum30_reg_2037[15]_i_9_n_2 ,\a2_sum30_reg_2037[15]_i_10_n_2 }));
  FDRE \a2_sum30_reg_2037_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[16]),
        .Q(a2_sum30_reg_2037[16]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[17]),
        .Q(a2_sum30_reg_2037[17]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[18]),
        .Q(a2_sum30_reg_2037[18]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[19]),
        .Q(a2_sum30_reg_2037[19]),
        .R(1'b0));
  CARRY4 \a2_sum30_reg_2037_reg[19]_i_1 
       (.CI(\a2_sum30_reg_2037_reg[15]_i_1_n_2 ),
        .CO({\a2_sum30_reg_2037_reg[19]_i_1_n_2 ,\a2_sum30_reg_2037_reg[19]_i_1_n_3 ,\a2_sum30_reg_2037_reg[19]_i_1_n_4 ,\a2_sum30_reg_2037_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum30_fu_1139_p2[19:16]),
        .S({\a2_sum30_reg_2037[19]_i_2_n_2 ,\a2_sum30_reg_2037[19]_i_3_n_2 ,\a2_sum30_reg_2037[19]_i_4_n_2 ,\a2_sum30_reg_2037[19]_i_5_n_2 }));
  FDRE \a2_sum30_reg_2037_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[1]),
        .Q(a2_sum30_reg_2037[1]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[20]),
        .Q(a2_sum30_reg_2037[20]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[21]),
        .Q(a2_sum30_reg_2037[21]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[22]),
        .Q(a2_sum30_reg_2037[22]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[23]),
        .Q(a2_sum30_reg_2037[23]),
        .R(1'b0));
  CARRY4 \a2_sum30_reg_2037_reg[23]_i_1 
       (.CI(\a2_sum30_reg_2037_reg[19]_i_1_n_2 ),
        .CO({\a2_sum30_reg_2037_reg[23]_i_1_n_2 ,\a2_sum30_reg_2037_reg[23]_i_1_n_3 ,\a2_sum30_reg_2037_reg[23]_i_1_n_4 ,\a2_sum30_reg_2037_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum30_fu_1139_p2[23:20]),
        .S({\a2_sum30_reg_2037[23]_i_2_n_2 ,\a2_sum30_reg_2037[23]_i_3_n_2 ,\a2_sum30_reg_2037[23]_i_4_n_2 ,\a2_sum30_reg_2037[23]_i_5_n_2 }));
  FDRE \a2_sum30_reg_2037_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[24]),
        .Q(a2_sum30_reg_2037[24]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[25]),
        .Q(a2_sum30_reg_2037[25]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[26]),
        .Q(a2_sum30_reg_2037[26]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[27]),
        .Q(a2_sum30_reg_2037[27]),
        .R(1'b0));
  CARRY4 \a2_sum30_reg_2037_reg[27]_i_1 
       (.CI(\a2_sum30_reg_2037_reg[23]_i_1_n_2 ),
        .CO({\a2_sum30_reg_2037_reg[27]_i_1_n_2 ,\a2_sum30_reg_2037_reg[27]_i_1_n_3 ,\a2_sum30_reg_2037_reg[27]_i_1_n_4 ,\a2_sum30_reg_2037_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum30_fu_1139_p2[27:24]),
        .S({\a2_sum30_reg_2037[27]_i_2_n_2 ,\a2_sum30_reg_2037[27]_i_3_n_2 ,\a2_sum30_reg_2037[27]_i_4_n_2 ,\a2_sum30_reg_2037[27]_i_5_n_2 }));
  FDRE \a2_sum30_reg_2037_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[28]),
        .Q(a2_sum30_reg_2037[28]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[29]),
        .Q(a2_sum30_reg_2037[29]),
        .R(1'b0));
  CARRY4 \a2_sum30_reg_2037_reg[29]_i_2 
       (.CI(\a2_sum30_reg_2037_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum30_reg_2037_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum30_reg_2037_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum30_reg_2037_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum30_fu_1139_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum30_reg_2037[29]_i_3_n_2 ,\a2_sum30_reg_2037[29]_i_4_n_2 }));
  FDRE \a2_sum30_reg_2037_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[2]),
        .Q(a2_sum30_reg_2037[2]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[3]),
        .Q(a2_sum30_reg_2037[3]),
        .R(1'b0));
  CARRY4 \a2_sum30_reg_2037_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum30_reg_2037_reg[3]_i_1_n_2 ,\a2_sum30_reg_2037_reg[3]_i_1_n_3 ,\a2_sum30_reg_2037_reg[3]_i_1_n_4 ,\a2_sum30_reg_2037_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_29_cast_cast_fu_1135_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O(a2_sum30_fu_1139_p2[3:0]),
        .S({\a2_sum30_reg_2037[3]_i_3_n_2 ,\a2_sum30_reg_2037[3]_i_4_n_2 ,\a2_sum30_reg_2037[3]_i_5_n_2 ,\a2_sum30_reg_2037[3]_i_6_n_2 }));
  CARRY4 \a2_sum30_reg_2037_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum30_reg_2037_reg[3]_i_2_n_2 ,\a2_sum30_reg_2037_reg[3]_i_2_n_3 ,\a2_sum30_reg_2037_reg[3]_i_2_n_4 ,\a2_sum30_reg_2037_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_cast_cast_fu_406_p1[3:1],1'b0}),
        .O({i_1_29_cast_cast_fu_1135_p1[3:1],\NLW_a2_sum30_reg_2037_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum30_reg_2037[3]_i_7_n_2 ,\a2_sum30_reg_2037[3]_i_8_n_2 ,\a2_sum30_reg_2037[3]_i_9_n_2 ,\a2_sum30_reg_2037[3]_i_10_n_2 }));
  FDRE \a2_sum30_reg_2037_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[4]),
        .Q(a2_sum30_reg_2037[4]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[5]),
        .Q(a2_sum30_reg_2037[5]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[6]),
        .Q(a2_sum30_reg_2037[6]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[7]),
        .Q(a2_sum30_reg_2037[7]),
        .R(1'b0));
  CARRY4 \a2_sum30_reg_2037_reg[7]_i_1 
       (.CI(\a2_sum30_reg_2037_reg[3]_i_1_n_2 ),
        .CO({\a2_sum30_reg_2037_reg[7]_i_1_n_2 ,\a2_sum30_reg_2037_reg[7]_i_1_n_3 ,\a2_sum30_reg_2037_reg[7]_i_1_n_4 ,\a2_sum30_reg_2037_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_29_cast_cast_fu_1135_p1[7:4]),
        .O(a2_sum30_fu_1139_p2[7:4]),
        .S({\a2_sum30_reg_2037[7]_i_3_n_2 ,\a2_sum30_reg_2037[7]_i_4_n_2 ,\a2_sum30_reg_2037[7]_i_5_n_2 ,\a2_sum30_reg_2037[7]_i_6_n_2 }));
  CARRY4 \a2_sum30_reg_2037_reg[7]_i_2 
       (.CI(\a2_sum30_reg_2037_reg[3]_i_2_n_2 ),
        .CO({\a2_sum30_reg_2037_reg[7]_i_2_n_2 ,\a2_sum30_reg_2037_reg[7]_i_2_n_3 ,\a2_sum30_reg_2037_reg[7]_i_2_n_4 ,\a2_sum30_reg_2037_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[4]}),
        .O(i_1_29_cast_cast_fu_1135_p1[7:4]),
        .S({\a2_sum30_reg_2037[7]_i_7_n_2 ,\a2_sum30_reg_2037[7]_i_8_n_2 ,\a2_sum30_reg_2037[7]_i_9_n_2 ,\a2_sum30_reg_2037[7]_i_10_n_2 }));
  FDRE \a2_sum30_reg_2037_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[8]),
        .Q(a2_sum30_reg_2037[8]),
        .R(1'b0));
  FDRE \a2_sum30_reg_2037_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_73),
        .D(a2_sum30_fu_1139_p2[9]),
        .Q(a2_sum30_reg_2037[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum31_reg_2048[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[11]_i_3 
       (.I0(i_1_30_cast_cast_fu_1160_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum31_reg_2048[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[11]_i_4 
       (.I0(i_1_30_cast_cast_fu_1160_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum31_reg_2048[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[11]_i_5 
       (.I0(i_1_30_cast_cast_fu_1160_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum31_reg_2048[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[11]_i_6 
       (.I0(i_1_30_cast_cast_fu_1160_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum31_reg_2048[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum31_reg_2048[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum31_reg_2048[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum31_reg_2048[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum31_reg_2048[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum31_reg_2048[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum31_reg_2048[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum31_reg_2048[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum31_reg_2048[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[15]_i_4 
       (.I0(i_1_30_cast_cast_fu_1160_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum31_reg_2048[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[15]_i_5 
       (.I0(i_1_30_cast_cast_fu_1160_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum31_reg_2048[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[15]_i_6 
       (.I0(i_1_30_cast_cast_fu_1160_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum31_reg_2048[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[15]_i_7 
       (.I0(i_1_30_cast_cast_fu_1160_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum31_reg_2048[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum31_reg_2048[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum31_reg_2048[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum31_reg_2048[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum31_reg_2048[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum31_reg_2048[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum31_reg_2048[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum31_reg_2048[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum31_reg_2048[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum31_reg_2048[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum31_reg_2048[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum31_reg_2048[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum31_reg_2048[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum31_reg_2048[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum31_reg_2048[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum31_reg_2048[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum31_reg_2048[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum31_reg_2048[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[3]_i_3 
       (.I0(i_1_30_cast_cast_fu_1160_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum31_reg_2048[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[3]_i_4 
       (.I0(i_1_30_cast_cast_fu_1160_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum31_reg_2048[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[3]_i_5 
       (.I0(i_1_30_cast_cast_fu_1160_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum31_reg_2048[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum31_reg_2048[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum31_reg_2048[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum31_reg_2048[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum31_reg_2048[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[7]_i_3 
       (.I0(i_1_30_cast_cast_fu_1160_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum31_reg_2048[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[7]_i_4 
       (.I0(i_1_30_cast_cast_fu_1160_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum31_reg_2048[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[7]_i_5 
       (.I0(i_1_30_cast_cast_fu_1160_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum31_reg_2048[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum31_reg_2048[7]_i_6 
       (.I0(i_1_30_cast_cast_fu_1160_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum31_reg_2048[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum31_reg_2048[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum31_reg_2048[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum31_reg_2048[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum31_reg_2048[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum31_reg_2048[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum31_reg_2048[7]_i_9_n_2 ));
  FDRE \a2_sum31_reg_2048_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum31_reg_2048[0]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[10]),
        .Q(a2_sum31_reg_2048[10]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[11]),
        .Q(a2_sum31_reg_2048[11]),
        .R(1'b0));
  CARRY4 \a2_sum31_reg_2048_reg[11]_i_1 
       (.CI(\a2_sum31_reg_2048_reg[7]_i_1_n_2 ),
        .CO({\a2_sum31_reg_2048_reg[11]_i_1_n_2 ,\a2_sum31_reg_2048_reg[11]_i_1_n_3 ,\a2_sum31_reg_2048_reg[11]_i_1_n_4 ,\a2_sum31_reg_2048_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_30_cast_cast_fu_1160_p1[11:8]),
        .O(a2_sum31_fu_1164_p2[11:8]),
        .S({\a2_sum31_reg_2048[11]_i_3_n_2 ,\a2_sum31_reg_2048[11]_i_4_n_2 ,\a2_sum31_reg_2048[11]_i_5_n_2 ,\a2_sum31_reg_2048[11]_i_6_n_2 }));
  CARRY4 \a2_sum31_reg_2048_reg[11]_i_2 
       (.CI(\a2_sum31_reg_2048_reg[7]_i_2_n_2 ),
        .CO({\a2_sum31_reg_2048_reg[11]_i_2_n_2 ,\a2_sum31_reg_2048_reg[11]_i_2_n_3 ,\a2_sum31_reg_2048_reg[11]_i_2_n_4 ,\a2_sum31_reg_2048_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_30_cast_cast_fu_1160_p1[8:5]),
        .S({\a2_sum31_reg_2048[11]_i_7_n_2 ,\a2_sum31_reg_2048[11]_i_8_n_2 ,\a2_sum31_reg_2048[11]_i_9_n_2 ,\a2_sum31_reg_2048[11]_i_10_n_2 }));
  FDRE \a2_sum31_reg_2048_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[12]),
        .Q(a2_sum31_reg_2048[12]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[13]),
        .Q(a2_sum31_reg_2048[13]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[14]),
        .Q(a2_sum31_reg_2048[14]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[15]),
        .Q(a2_sum31_reg_2048[15]),
        .R(1'b0));
  CARRY4 \a2_sum31_reg_2048_reg[15]_i_1 
       (.CI(\a2_sum31_reg_2048_reg[11]_i_1_n_2 ),
        .CO({\a2_sum31_reg_2048_reg[15]_i_1_n_2 ,\a2_sum31_reg_2048_reg[15]_i_1_n_3 ,\a2_sum31_reg_2048_reg[15]_i_1_n_4 ,\a2_sum31_reg_2048_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_30_cast_cast_fu_1160_p1[15:12]),
        .O(a2_sum31_fu_1164_p2[15:12]),
        .S({\a2_sum31_reg_2048[15]_i_4_n_2 ,\a2_sum31_reg_2048[15]_i_5_n_2 ,\a2_sum31_reg_2048[15]_i_6_n_2 ,\a2_sum31_reg_2048[15]_i_7_n_2 }));
  CARRY4 \a2_sum31_reg_2048_reg[15]_i_2 
       (.CI(\a2_sum31_reg_2048_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum31_reg_2048_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum31_reg_2048_reg[15]_i_2_n_4 ,\a2_sum31_reg_2048_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum31_reg_2048_reg[15]_i_2_O_UNCONNECTED [3],i_1_30_cast_cast_fu_1160_p1[15:13]}),
        .S({1'b0,\a2_sum31_reg_2048[15]_i_8_n_2 ,\a2_sum31_reg_2048[15]_i_9_n_2 ,\a2_sum31_reg_2048[15]_i_10_n_2 }));
  CARRY4 \a2_sum31_reg_2048_reg[15]_i_3 
       (.CI(\a2_sum31_reg_2048_reg[11]_i_2_n_2 ),
        .CO({\a2_sum31_reg_2048_reg[15]_i_3_n_2 ,\a2_sum31_reg_2048_reg[15]_i_3_n_3 ,\a2_sum31_reg_2048_reg[15]_i_3_n_4 ,\a2_sum31_reg_2048_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_30_cast_cast_fu_1160_p1[12:9]),
        .S({\a2_sum31_reg_2048[15]_i_11_n_2 ,\a2_sum31_reg_2048[15]_i_12_n_2 ,\a2_sum31_reg_2048[15]_i_13_n_2 ,\a2_sum31_reg_2048[15]_i_14_n_2 }));
  FDRE \a2_sum31_reg_2048_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[16]),
        .Q(a2_sum31_reg_2048[16]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[17]),
        .Q(a2_sum31_reg_2048[17]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[18]),
        .Q(a2_sum31_reg_2048[18]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[19]),
        .Q(a2_sum31_reg_2048[19]),
        .R(1'b0));
  CARRY4 \a2_sum31_reg_2048_reg[19]_i_1 
       (.CI(\a2_sum31_reg_2048_reg[15]_i_1_n_2 ),
        .CO({\a2_sum31_reg_2048_reg[19]_i_1_n_2 ,\a2_sum31_reg_2048_reg[19]_i_1_n_3 ,\a2_sum31_reg_2048_reg[19]_i_1_n_4 ,\a2_sum31_reg_2048_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum31_fu_1164_p2[19:16]),
        .S({\a2_sum31_reg_2048[19]_i_2_n_2 ,\a2_sum31_reg_2048[19]_i_3_n_2 ,\a2_sum31_reg_2048[19]_i_4_n_2 ,\a2_sum31_reg_2048[19]_i_5_n_2 }));
  FDRE \a2_sum31_reg_2048_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[1]),
        .Q(a2_sum31_reg_2048[1]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[20]),
        .Q(a2_sum31_reg_2048[20]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[21]),
        .Q(a2_sum31_reg_2048[21]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[22]),
        .Q(a2_sum31_reg_2048[22]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[23]),
        .Q(a2_sum31_reg_2048[23]),
        .R(1'b0));
  CARRY4 \a2_sum31_reg_2048_reg[23]_i_1 
       (.CI(\a2_sum31_reg_2048_reg[19]_i_1_n_2 ),
        .CO({\a2_sum31_reg_2048_reg[23]_i_1_n_2 ,\a2_sum31_reg_2048_reg[23]_i_1_n_3 ,\a2_sum31_reg_2048_reg[23]_i_1_n_4 ,\a2_sum31_reg_2048_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum31_fu_1164_p2[23:20]),
        .S({\a2_sum31_reg_2048[23]_i_2_n_2 ,\a2_sum31_reg_2048[23]_i_3_n_2 ,\a2_sum31_reg_2048[23]_i_4_n_2 ,\a2_sum31_reg_2048[23]_i_5_n_2 }));
  FDRE \a2_sum31_reg_2048_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[24]),
        .Q(a2_sum31_reg_2048[24]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[25]),
        .Q(a2_sum31_reg_2048[25]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[26]),
        .Q(a2_sum31_reg_2048[26]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[27]),
        .Q(a2_sum31_reg_2048[27]),
        .R(1'b0));
  CARRY4 \a2_sum31_reg_2048_reg[27]_i_1 
       (.CI(\a2_sum31_reg_2048_reg[23]_i_1_n_2 ),
        .CO({\a2_sum31_reg_2048_reg[27]_i_1_n_2 ,\a2_sum31_reg_2048_reg[27]_i_1_n_3 ,\a2_sum31_reg_2048_reg[27]_i_1_n_4 ,\a2_sum31_reg_2048_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum31_fu_1164_p2[27:24]),
        .S({\a2_sum31_reg_2048[27]_i_2_n_2 ,\a2_sum31_reg_2048[27]_i_3_n_2 ,\a2_sum31_reg_2048[27]_i_4_n_2 ,\a2_sum31_reg_2048[27]_i_5_n_2 }));
  FDRE \a2_sum31_reg_2048_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[28]),
        .Q(a2_sum31_reg_2048[28]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[29]),
        .Q(a2_sum31_reg_2048[29]),
        .R(1'b0));
  CARRY4 \a2_sum31_reg_2048_reg[29]_i_2 
       (.CI(\a2_sum31_reg_2048_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum31_reg_2048_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum31_reg_2048_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum31_reg_2048_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum31_fu_1164_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum31_reg_2048[29]_i_3_n_2 ,\a2_sum31_reg_2048[29]_i_4_n_2 }));
  FDRE \a2_sum31_reg_2048_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[2]),
        .Q(a2_sum31_reg_2048[2]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[3]),
        .Q(a2_sum31_reg_2048[3]),
        .R(1'b0));
  CARRY4 \a2_sum31_reg_2048_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum31_reg_2048_reg[3]_i_1_n_2 ,\a2_sum31_reg_2048_reg[3]_i_1_n_3 ,\a2_sum31_reg_2048_reg[3]_i_1_n_4 ,\a2_sum31_reg_2048_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_30_cast_cast_fu_1160_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum31_fu_1164_p2[3:1],\NLW_a2_sum31_reg_2048_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum31_reg_2048[3]_i_3_n_2 ,\a2_sum31_reg_2048[3]_i_4_n_2 ,\a2_sum31_reg_2048[3]_i_5_n_2 ,\a2_sum31_reg_2048[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum31_reg_2048_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum31_reg_2048_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum31_reg_2048_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum31_reg_2048_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_30_cast_cast_fu_1160_p1[1]}),
        .S({\NLW_a2_sum31_reg_2048_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],\a2_sum43_reg_2185[3]_i_7_n_2 }));
  FDRE \a2_sum31_reg_2048_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[4]),
        .Q(a2_sum31_reg_2048[4]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[5]),
        .Q(a2_sum31_reg_2048[5]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[6]),
        .Q(a2_sum31_reg_2048[6]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[7]),
        .Q(a2_sum31_reg_2048[7]),
        .R(1'b0));
  CARRY4 \a2_sum31_reg_2048_reg[7]_i_1 
       (.CI(\a2_sum31_reg_2048_reg[3]_i_1_n_2 ),
        .CO({\a2_sum31_reg_2048_reg[7]_i_1_n_2 ,\a2_sum31_reg_2048_reg[7]_i_1_n_3 ,\a2_sum31_reg_2048_reg[7]_i_1_n_4 ,\a2_sum31_reg_2048_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_30_cast_cast_fu_1160_p1[7:4]),
        .O(a2_sum31_fu_1164_p2[7:4]),
        .S({\a2_sum31_reg_2048[7]_i_3_n_2 ,\a2_sum31_reg_2048[7]_i_4_n_2 ,\a2_sum31_reg_2048[7]_i_5_n_2 ,\a2_sum31_reg_2048[7]_i_6_n_2 }));
  CARRY4 \a2_sum31_reg_2048_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum31_reg_2048_reg[7]_i_2_n_2 ,\a2_sum31_reg_2048_reg[7]_i_2_n_3 ,\a2_sum31_reg_2048_reg[7]_i_2_n_4 ,\a2_sum31_reg_2048_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(i_1_cast_cast_fu_406_p1[4:1]),
        .O({i_1_30_cast_cast_fu_1160_p1[4:2],\NLW_a2_sum31_reg_2048_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum31_reg_2048[7]_i_7_n_2 ,\a2_sum31_reg_2048[7]_i_8_n_2 ,\a2_sum31_reg_2048[7]_i_9_n_2 ,\a2_sum31_reg_2048[7]_i_10_n_2 }));
  FDRE \a2_sum31_reg_2048_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[8]),
        .Q(a2_sum31_reg_2048[8]),
        .R(1'b0));
  FDRE \a2_sum31_reg_2048_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_8),
        .D(a2_sum31_fu_1164_p2[9]),
        .Q(a2_sum31_reg_2048[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum32_reg_2059[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[11]_i_3 
       (.I0(i_1_31_cast_cast_fu_1185_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum32_reg_2059[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[11]_i_4 
       (.I0(i_1_31_cast_cast_fu_1185_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum32_reg_2059[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[11]_i_5 
       (.I0(i_1_31_cast_cast_fu_1185_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum32_reg_2059[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[11]_i_6 
       (.I0(i_1_31_cast_cast_fu_1185_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum32_reg_2059[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum32_reg_2059[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum32_reg_2059[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum32_reg_2059[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum32_reg_2059[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[15]_i_3 
       (.I0(i_1_31_cast_cast_fu_1185_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum32_reg_2059[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[15]_i_4 
       (.I0(i_1_31_cast_cast_fu_1185_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum32_reg_2059[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[15]_i_5 
       (.I0(i_1_31_cast_cast_fu_1185_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum32_reg_2059[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[15]_i_6 
       (.I0(i_1_31_cast_cast_fu_1185_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum32_reg_2059[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[15]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum32_reg_2059[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum32_reg_2059[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum32_reg_2059[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum32_reg_2059[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum32_reg_2059[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum32_reg_2059[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum32_reg_2059[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum32_reg_2059[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum32_reg_2059[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum32_reg_2059[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum32_reg_2059[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum32_reg_2059[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum32_reg_2059[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum32_reg_2059[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum32_reg_2059[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum32_reg_2059[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum32_reg_2059[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[3]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum32_reg_2059[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[3]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum32_reg_2059[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[3]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum32_reg_2059[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum32_reg_2059[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum32_reg_2059[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[7]_i_3 
       (.I0(i_1_31_cast_cast_fu_1185_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum32_reg_2059[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[7]_i_4 
       (.I0(i_1_31_cast_cast_fu_1185_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum32_reg_2059[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[7]_i_5 
       (.I0(i_1_31_cast_cast_fu_1185_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum32_reg_2059[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum32_reg_2059[7]_i_6 
       (.I0(i_1_31_cast_cast_fu_1185_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum32_reg_2059[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum32_reg_2059[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum32_reg_2059[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum32_reg_2059[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum32_reg_2059[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum32_reg_2059[7]_i_9_n_2 ));
  FDRE \a2_sum32_reg_2059_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum44_fu_1489_p2[0]),
        .Q(a2_sum32_reg_2059[0]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[10]),
        .Q(a2_sum32_reg_2059[10]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[11]),
        .Q(a2_sum32_reg_2059[11]),
        .R(1'b0));
  CARRY4 \a2_sum32_reg_2059_reg[11]_i_1 
       (.CI(\a2_sum32_reg_2059_reg[7]_i_1_n_2 ),
        .CO({\a2_sum32_reg_2059_reg[11]_i_1_n_2 ,\a2_sum32_reg_2059_reg[11]_i_1_n_3 ,\a2_sum32_reg_2059_reg[11]_i_1_n_4 ,\a2_sum32_reg_2059_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_31_cast_cast_fu_1185_p1[11:8]),
        .O(a2_sum32_fu_1189_p2[11:8]),
        .S({\a2_sum32_reg_2059[11]_i_3_n_2 ,\a2_sum32_reg_2059[11]_i_4_n_2 ,\a2_sum32_reg_2059[11]_i_5_n_2 ,\a2_sum32_reg_2059[11]_i_6_n_2 }));
  CARRY4 \a2_sum32_reg_2059_reg[11]_i_2 
       (.CI(\a2_sum32_reg_2059_reg[7]_i_2_n_2 ),
        .CO({\a2_sum32_reg_2059_reg[11]_i_2_n_2 ,\a2_sum32_reg_2059_reg[11]_i_2_n_3 ,\a2_sum32_reg_2059_reg[11]_i_2_n_4 ,\a2_sum32_reg_2059_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_31_cast_cast_fu_1185_p1[11:8]),
        .S({\a2_sum32_reg_2059[11]_i_7_n_2 ,\a2_sum32_reg_2059[11]_i_8_n_2 ,\a2_sum32_reg_2059[11]_i_9_n_2 ,\a2_sum32_reg_2059[11]_i_10_n_2 }));
  FDRE \a2_sum32_reg_2059_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[12]),
        .Q(a2_sum32_reg_2059[12]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[13]),
        .Q(a2_sum32_reg_2059[13]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[14]),
        .Q(a2_sum32_reg_2059[14]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[15]),
        .Q(a2_sum32_reg_2059[15]),
        .R(1'b0));
  CARRY4 \a2_sum32_reg_2059_reg[15]_i_1 
       (.CI(\a2_sum32_reg_2059_reg[11]_i_1_n_2 ),
        .CO({\a2_sum32_reg_2059_reg[15]_i_1_n_2 ,\a2_sum32_reg_2059_reg[15]_i_1_n_3 ,\a2_sum32_reg_2059_reg[15]_i_1_n_4 ,\a2_sum32_reg_2059_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_31_cast_cast_fu_1185_p1[15:12]),
        .O(a2_sum32_fu_1189_p2[15:12]),
        .S({\a2_sum32_reg_2059[15]_i_3_n_2 ,\a2_sum32_reg_2059[15]_i_4_n_2 ,\a2_sum32_reg_2059[15]_i_5_n_2 ,\a2_sum32_reg_2059[15]_i_6_n_2 }));
  CARRY4 \a2_sum32_reg_2059_reg[15]_i_2 
       (.CI(\a2_sum32_reg_2059_reg[11]_i_2_n_2 ),
        .CO({\NLW_a2_sum32_reg_2059_reg[15]_i_2_CO_UNCONNECTED [3],\a2_sum32_reg_2059_reg[15]_i_2_n_3 ,\a2_sum32_reg_2059_reg[15]_i_2_n_4 ,\a2_sum32_reg_2059_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_31_cast_cast_fu_1185_p1[15:12]),
        .S({\a2_sum32_reg_2059[15]_i_7_n_2 ,\a2_sum32_reg_2059[15]_i_8_n_2 ,\a2_sum32_reg_2059[15]_i_9_n_2 ,\a2_sum32_reg_2059[15]_i_10_n_2 }));
  FDRE \a2_sum32_reg_2059_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[16]),
        .Q(a2_sum32_reg_2059[16]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[17]),
        .Q(a2_sum32_reg_2059[17]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[18]),
        .Q(a2_sum32_reg_2059[18]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[19]),
        .Q(a2_sum32_reg_2059[19]),
        .R(1'b0));
  CARRY4 \a2_sum32_reg_2059_reg[19]_i_1 
       (.CI(\a2_sum32_reg_2059_reg[15]_i_1_n_2 ),
        .CO({\a2_sum32_reg_2059_reg[19]_i_1_n_2 ,\a2_sum32_reg_2059_reg[19]_i_1_n_3 ,\a2_sum32_reg_2059_reg[19]_i_1_n_4 ,\a2_sum32_reg_2059_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum32_fu_1189_p2[19:16]),
        .S({\a2_sum32_reg_2059[19]_i_2_n_2 ,\a2_sum32_reg_2059[19]_i_3_n_2 ,\a2_sum32_reg_2059[19]_i_4_n_2 ,\a2_sum32_reg_2059[19]_i_5_n_2 }));
  FDRE \a2_sum32_reg_2059_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[1]),
        .Q(a2_sum32_reg_2059[1]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[20]),
        .Q(a2_sum32_reg_2059[20]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[21]),
        .Q(a2_sum32_reg_2059[21]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[22]),
        .Q(a2_sum32_reg_2059[22]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[23]),
        .Q(a2_sum32_reg_2059[23]),
        .R(1'b0));
  CARRY4 \a2_sum32_reg_2059_reg[23]_i_1 
       (.CI(\a2_sum32_reg_2059_reg[19]_i_1_n_2 ),
        .CO({\a2_sum32_reg_2059_reg[23]_i_1_n_2 ,\a2_sum32_reg_2059_reg[23]_i_1_n_3 ,\a2_sum32_reg_2059_reg[23]_i_1_n_4 ,\a2_sum32_reg_2059_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum32_fu_1189_p2[23:20]),
        .S({\a2_sum32_reg_2059[23]_i_2_n_2 ,\a2_sum32_reg_2059[23]_i_3_n_2 ,\a2_sum32_reg_2059[23]_i_4_n_2 ,\a2_sum32_reg_2059[23]_i_5_n_2 }));
  FDRE \a2_sum32_reg_2059_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[24]),
        .Q(a2_sum32_reg_2059[24]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[25]),
        .Q(a2_sum32_reg_2059[25]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[26]),
        .Q(a2_sum32_reg_2059[26]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[27]),
        .Q(a2_sum32_reg_2059[27]),
        .R(1'b0));
  CARRY4 \a2_sum32_reg_2059_reg[27]_i_1 
       (.CI(\a2_sum32_reg_2059_reg[23]_i_1_n_2 ),
        .CO({\a2_sum32_reg_2059_reg[27]_i_1_n_2 ,\a2_sum32_reg_2059_reg[27]_i_1_n_3 ,\a2_sum32_reg_2059_reg[27]_i_1_n_4 ,\a2_sum32_reg_2059_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum32_fu_1189_p2[27:24]),
        .S({\a2_sum32_reg_2059[27]_i_2_n_2 ,\a2_sum32_reg_2059[27]_i_3_n_2 ,\a2_sum32_reg_2059[27]_i_4_n_2 ,\a2_sum32_reg_2059[27]_i_5_n_2 }));
  FDRE \a2_sum32_reg_2059_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[28]),
        .Q(a2_sum32_reg_2059[28]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[29]),
        .Q(a2_sum32_reg_2059[29]),
        .R(1'b0));
  CARRY4 \a2_sum32_reg_2059_reg[29]_i_2 
       (.CI(\a2_sum32_reg_2059_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum32_reg_2059_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum32_reg_2059_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum32_reg_2059_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum32_fu_1189_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum32_reg_2059[29]_i_3_n_2 ,\a2_sum32_reg_2059[29]_i_4_n_2 }));
  FDRE \a2_sum32_reg_2059_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[2]),
        .Q(a2_sum32_reg_2059[2]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[3]),
        .Q(a2_sum32_reg_2059[3]),
        .R(1'b0));
  CARRY4 \a2_sum32_reg_2059_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum32_reg_2059_reg[3]_i_1_n_2 ,\a2_sum32_reg_2059_reg[3]_i_1_n_3 ,\a2_sum32_reg_2059_reg[3]_i_1_n_4 ,\a2_sum32_reg_2059_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_cast_cast_fu_406_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O({a2_sum32_fu_1189_p2[3:1],\NLW_a2_sum32_reg_2059_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum32_reg_2059[3]_i_2_n_2 ,\a2_sum32_reg_2059[3]_i_3_n_2 ,\a2_sum32_reg_2059[3]_i_4_n_2 ,\a2_sum32_reg_2059[3]_i_5_n_2 }));
  FDRE \a2_sum32_reg_2059_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[4]),
        .Q(a2_sum32_reg_2059[4]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[5]),
        .Q(a2_sum32_reg_2059[5]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[6]),
        .Q(a2_sum32_reg_2059[6]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[7]),
        .Q(a2_sum32_reg_2059[7]),
        .R(1'b0));
  CARRY4 \a2_sum32_reg_2059_reg[7]_i_1 
       (.CI(\a2_sum32_reg_2059_reg[3]_i_1_n_2 ),
        .CO({\a2_sum32_reg_2059_reg[7]_i_1_n_2 ,\a2_sum32_reg_2059_reg[7]_i_1_n_3 ,\a2_sum32_reg_2059_reg[7]_i_1_n_4 ,\a2_sum32_reg_2059_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_31_cast_cast_fu_1185_p1[7:4]),
        .O(a2_sum32_fu_1189_p2[7:4]),
        .S({\a2_sum32_reg_2059[7]_i_3_n_2 ,\a2_sum32_reg_2059[7]_i_4_n_2 ,\a2_sum32_reg_2059[7]_i_5_n_2 ,\a2_sum32_reg_2059[7]_i_6_n_2 }));
  CARRY4 \a2_sum32_reg_2059_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum32_reg_2059_reg[7]_i_2_n_2 ,\a2_sum32_reg_2059_reg[7]_i_2_n_3 ,\a2_sum32_reg_2059_reg[7]_i_2_n_4 ,\a2_sum32_reg_2059_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[5],1'b0}),
        .O(i_1_31_cast_cast_fu_1185_p1[7:4]),
        .S({\a2_sum32_reg_2059[7]_i_7_n_2 ,\a2_sum32_reg_2059[7]_i_8_n_2 ,\a2_sum32_reg_2059[7]_i_9_n_2 ,\a2_sum32_reg_2059[7]_i_10_n_2 }));
  FDRE \a2_sum32_reg_2059_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[8]),
        .Q(a2_sum32_reg_2059[8]),
        .R(1'b0));
  FDRE \a2_sum32_reg_2059_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_76),
        .D(a2_sum32_fu_1189_p2[9]),
        .Q(a2_sum32_reg_2059[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum33_reg_2070[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum33_reg_2070[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[11]_i_3 
       (.I0(i_1_32_cast_cast_fu_1210_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum33_reg_2070[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[11]_i_4 
       (.I0(i_1_32_cast_cast_fu_1210_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum33_reg_2070[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[11]_i_5 
       (.I0(i_1_32_cast_cast_fu_1210_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum33_reg_2070[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[11]_i_6 
       (.I0(i_1_32_cast_cast_fu_1210_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum33_reg_2070[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum33_reg_2070[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum33_reg_2070[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum33_reg_2070[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum33_reg_2070[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum33_reg_2070[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum33_reg_2070[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum33_reg_2070[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum33_reg_2070[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[15]_i_4 
       (.I0(i_1_32_cast_cast_fu_1210_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum33_reg_2070[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[15]_i_5 
       (.I0(i_1_32_cast_cast_fu_1210_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum33_reg_2070[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[15]_i_6 
       (.I0(i_1_32_cast_cast_fu_1210_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum33_reg_2070[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[15]_i_7 
       (.I0(i_1_32_cast_cast_fu_1210_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum33_reg_2070[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum33_reg_2070[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum33_reg_2070[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum33_reg_2070[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum33_reg_2070[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum33_reg_2070[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum33_reg_2070[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum33_reg_2070[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum33_reg_2070[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum33_reg_2070[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum33_reg_2070[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum33_reg_2070[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum33_reg_2070[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum33_reg_2070[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum33_reg_2070[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum33_reg_2070[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum33_reg_2070[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[3]_i_3 
       (.I0(i_1_32_cast_cast_fu_1210_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum33_reg_2070[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[3]_i_4 
       (.I0(i_1_32_cast_cast_fu_1210_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum33_reg_2070[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[3]_i_5 
       (.I0(i_1_32_cast_cast_fu_1210_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum33_reg_2070[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum33_reg_2070[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum33_reg_2070[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum33_reg_2070[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[7]_i_3 
       (.I0(i_1_32_cast_cast_fu_1210_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum33_reg_2070[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[7]_i_4 
       (.I0(i_1_32_cast_cast_fu_1210_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum33_reg_2070[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[7]_i_5 
       (.I0(i_1_32_cast_cast_fu_1210_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum33_reg_2070[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum33_reg_2070[7]_i_6 
       (.I0(i_1_32_cast_cast_fu_1210_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum33_reg_2070[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum33_reg_2070[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum33_reg_2070[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum33_reg_2070[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum33_reg_2070[7]_i_9_n_2 ));
  FDRE \a2_sum33_reg_2070_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum33_reg_2070[0]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[10]),
        .Q(a2_sum33_reg_2070[10]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[11]),
        .Q(a2_sum33_reg_2070[11]),
        .R(1'b0));
  CARRY4 \a2_sum33_reg_2070_reg[11]_i_1 
       (.CI(\a2_sum33_reg_2070_reg[7]_i_1_n_2 ),
        .CO({\a2_sum33_reg_2070_reg[11]_i_1_n_2 ,\a2_sum33_reg_2070_reg[11]_i_1_n_3 ,\a2_sum33_reg_2070_reg[11]_i_1_n_4 ,\a2_sum33_reg_2070_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_32_cast_cast_fu_1210_p1[11:8]),
        .O(a2_sum33_fu_1214_p2[11:8]),
        .S({\a2_sum33_reg_2070[11]_i_3_n_2 ,\a2_sum33_reg_2070[11]_i_4_n_2 ,\a2_sum33_reg_2070[11]_i_5_n_2 ,\a2_sum33_reg_2070[11]_i_6_n_2 }));
  CARRY4 \a2_sum33_reg_2070_reg[11]_i_2 
       (.CI(\a2_sum33_reg_2070_reg[7]_i_2_n_2 ),
        .CO({\a2_sum33_reg_2070_reg[11]_i_2_n_2 ,\a2_sum33_reg_2070_reg[11]_i_2_n_3 ,\a2_sum33_reg_2070_reg[11]_i_2_n_4 ,\a2_sum33_reg_2070_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[5]}),
        .O(i_1_32_cast_cast_fu_1210_p1[8:5]),
        .S({\a2_sum33_reg_2070[11]_i_7_n_2 ,\a2_sum33_reg_2070[11]_i_8_n_2 ,\a2_sum33_reg_2070[11]_i_9_n_2 ,\a2_sum33_reg_2070[11]_i_10_n_2 }));
  FDRE \a2_sum33_reg_2070_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[12]),
        .Q(a2_sum33_reg_2070[12]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[13]),
        .Q(a2_sum33_reg_2070[13]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[14]),
        .Q(a2_sum33_reg_2070[14]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[15]),
        .Q(a2_sum33_reg_2070[15]),
        .R(1'b0));
  CARRY4 \a2_sum33_reg_2070_reg[15]_i_1 
       (.CI(\a2_sum33_reg_2070_reg[11]_i_1_n_2 ),
        .CO({\a2_sum33_reg_2070_reg[15]_i_1_n_2 ,\a2_sum33_reg_2070_reg[15]_i_1_n_3 ,\a2_sum33_reg_2070_reg[15]_i_1_n_4 ,\a2_sum33_reg_2070_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_32_cast_cast_fu_1210_p1[15:12]),
        .O(a2_sum33_fu_1214_p2[15:12]),
        .S({\a2_sum33_reg_2070[15]_i_4_n_2 ,\a2_sum33_reg_2070[15]_i_5_n_2 ,\a2_sum33_reg_2070[15]_i_6_n_2 ,\a2_sum33_reg_2070[15]_i_7_n_2 }));
  CARRY4 \a2_sum33_reg_2070_reg[15]_i_2 
       (.CI(\a2_sum33_reg_2070_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum33_reg_2070_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum33_reg_2070_reg[15]_i_2_n_4 ,\a2_sum33_reg_2070_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum33_reg_2070_reg[15]_i_2_O_UNCONNECTED [3],i_1_32_cast_cast_fu_1210_p1[15:13]}),
        .S({1'b0,\a2_sum33_reg_2070[15]_i_8_n_2 ,\a2_sum33_reg_2070[15]_i_9_n_2 ,\a2_sum33_reg_2070[15]_i_10_n_2 }));
  CARRY4 \a2_sum33_reg_2070_reg[15]_i_3 
       (.CI(\a2_sum33_reg_2070_reg[11]_i_2_n_2 ),
        .CO({\a2_sum33_reg_2070_reg[15]_i_3_n_2 ,\a2_sum33_reg_2070_reg[15]_i_3_n_3 ,\a2_sum33_reg_2070_reg[15]_i_3_n_4 ,\a2_sum33_reg_2070_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_32_cast_cast_fu_1210_p1[12:9]),
        .S({\a2_sum33_reg_2070[15]_i_11_n_2 ,\a2_sum33_reg_2070[15]_i_12_n_2 ,\a2_sum33_reg_2070[15]_i_13_n_2 ,\a2_sum33_reg_2070[15]_i_14_n_2 }));
  FDRE \a2_sum33_reg_2070_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[16]),
        .Q(a2_sum33_reg_2070[16]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[17]),
        .Q(a2_sum33_reg_2070[17]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[18]),
        .Q(a2_sum33_reg_2070[18]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[19]),
        .Q(a2_sum33_reg_2070[19]),
        .R(1'b0));
  CARRY4 \a2_sum33_reg_2070_reg[19]_i_1 
       (.CI(\a2_sum33_reg_2070_reg[15]_i_1_n_2 ),
        .CO({\a2_sum33_reg_2070_reg[19]_i_1_n_2 ,\a2_sum33_reg_2070_reg[19]_i_1_n_3 ,\a2_sum33_reg_2070_reg[19]_i_1_n_4 ,\a2_sum33_reg_2070_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum33_fu_1214_p2[19:16]),
        .S({\a2_sum33_reg_2070[19]_i_2_n_2 ,\a2_sum33_reg_2070[19]_i_3_n_2 ,\a2_sum33_reg_2070[19]_i_4_n_2 ,\a2_sum33_reg_2070[19]_i_5_n_2 }));
  FDRE \a2_sum33_reg_2070_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[1]),
        .Q(a2_sum33_reg_2070[1]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[20]),
        .Q(a2_sum33_reg_2070[20]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[21]),
        .Q(a2_sum33_reg_2070[21]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[22]),
        .Q(a2_sum33_reg_2070[22]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[23]),
        .Q(a2_sum33_reg_2070[23]),
        .R(1'b0));
  CARRY4 \a2_sum33_reg_2070_reg[23]_i_1 
       (.CI(\a2_sum33_reg_2070_reg[19]_i_1_n_2 ),
        .CO({\a2_sum33_reg_2070_reg[23]_i_1_n_2 ,\a2_sum33_reg_2070_reg[23]_i_1_n_3 ,\a2_sum33_reg_2070_reg[23]_i_1_n_4 ,\a2_sum33_reg_2070_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum33_fu_1214_p2[23:20]),
        .S({\a2_sum33_reg_2070[23]_i_2_n_2 ,\a2_sum33_reg_2070[23]_i_3_n_2 ,\a2_sum33_reg_2070[23]_i_4_n_2 ,\a2_sum33_reg_2070[23]_i_5_n_2 }));
  FDRE \a2_sum33_reg_2070_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[24]),
        .Q(a2_sum33_reg_2070[24]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[25]),
        .Q(a2_sum33_reg_2070[25]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[26]),
        .Q(a2_sum33_reg_2070[26]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[27]),
        .Q(a2_sum33_reg_2070[27]),
        .R(1'b0));
  CARRY4 \a2_sum33_reg_2070_reg[27]_i_1 
       (.CI(\a2_sum33_reg_2070_reg[23]_i_1_n_2 ),
        .CO({\a2_sum33_reg_2070_reg[27]_i_1_n_2 ,\a2_sum33_reg_2070_reg[27]_i_1_n_3 ,\a2_sum33_reg_2070_reg[27]_i_1_n_4 ,\a2_sum33_reg_2070_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum33_fu_1214_p2[27:24]),
        .S({\a2_sum33_reg_2070[27]_i_2_n_2 ,\a2_sum33_reg_2070[27]_i_3_n_2 ,\a2_sum33_reg_2070[27]_i_4_n_2 ,\a2_sum33_reg_2070[27]_i_5_n_2 }));
  FDRE \a2_sum33_reg_2070_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[28]),
        .Q(a2_sum33_reg_2070[28]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[29]),
        .Q(a2_sum33_reg_2070[29]),
        .R(1'b0));
  CARRY4 \a2_sum33_reg_2070_reg[29]_i_2 
       (.CI(\a2_sum33_reg_2070_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum33_reg_2070_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum33_reg_2070_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum33_reg_2070_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum33_fu_1214_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum33_reg_2070[29]_i_3_n_2 ,\a2_sum33_reg_2070[29]_i_4_n_2 }));
  FDRE \a2_sum33_reg_2070_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[2]),
        .Q(a2_sum33_reg_2070[2]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[3]),
        .Q(a2_sum33_reg_2070[3]),
        .R(1'b0));
  CARRY4 \a2_sum33_reg_2070_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum33_reg_2070_reg[3]_i_1_n_2 ,\a2_sum33_reg_2070_reg[3]_i_1_n_3 ,\a2_sum33_reg_2070_reg[3]_i_1_n_4 ,\a2_sum33_reg_2070_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_32_cast_cast_fu_1210_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum33_fu_1214_p2[3:1],\NLW_a2_sum33_reg_2070_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum33_reg_2070[3]_i_3_n_2 ,\a2_sum33_reg_2070[3]_i_4_n_2 ,\a2_sum33_reg_2070[3]_i_5_n_2 ,\a2_sum33_reg_2070[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum33_reg_2070_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum33_reg_2070_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum33_reg_2070_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum33_reg_2070_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_32_cast_cast_fu_1210_p1[1]}),
        .S({\NLW_a2_sum33_reg_2070_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],i_1_cast_cast_fu_406_p1[1]}));
  FDRE \a2_sum33_reg_2070_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[4]),
        .Q(a2_sum33_reg_2070[4]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[5]),
        .Q(a2_sum33_reg_2070[5]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[6]),
        .Q(a2_sum33_reg_2070[6]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[7]),
        .Q(a2_sum33_reg_2070[7]),
        .R(1'b0));
  CARRY4 \a2_sum33_reg_2070_reg[7]_i_1 
       (.CI(\a2_sum33_reg_2070_reg[3]_i_1_n_2 ),
        .CO({\a2_sum33_reg_2070_reg[7]_i_1_n_2 ,\a2_sum33_reg_2070_reg[7]_i_1_n_3 ,\a2_sum33_reg_2070_reg[7]_i_1_n_4 ,\a2_sum33_reg_2070_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_32_cast_cast_fu_1210_p1[7:4]),
        .O(a2_sum33_fu_1214_p2[7:4]),
        .S({\a2_sum33_reg_2070[7]_i_3_n_2 ,\a2_sum33_reg_2070[7]_i_4_n_2 ,\a2_sum33_reg_2070[7]_i_5_n_2 ,\a2_sum33_reg_2070[7]_i_6_n_2 }));
  CARRY4 \a2_sum33_reg_2070_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum33_reg_2070_reg[7]_i_2_n_2 ,\a2_sum33_reg_2070_reg[7]_i_2_n_3 ,\a2_sum33_reg_2070_reg[7]_i_2_n_4 ,\a2_sum33_reg_2070_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i_1_32_cast_cast_fu_1210_p1[4:2],\NLW_a2_sum33_reg_2070_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum33_reg_2070[7]_i_7_n_2 ,\a2_sum33_reg_2070[7]_i_8_n_2 ,\a2_sum33_reg_2070[7]_i_9_n_2 ,\a2_sum33_reg_2070[7]_i_10_n_2 }));
  FDRE \a2_sum33_reg_2070_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[8]),
        .Q(a2_sum33_reg_2070[8]),
        .R(1'b0));
  FDRE \a2_sum33_reg_2070_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_9),
        .D(a2_sum33_fu_1214_p2[9]),
        .Q(a2_sum33_reg_2070[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum34_reg_2081[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[11]_i_3 
       (.I0(i_1_33_cast_cast_fu_1235_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum34_reg_2081[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[11]_i_4 
       (.I0(i_1_33_cast_cast_fu_1235_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum34_reg_2081[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[11]_i_5 
       (.I0(i_1_33_cast_cast_fu_1235_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum34_reg_2081[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[11]_i_6 
       (.I0(i_1_33_cast_cast_fu_1235_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum34_reg_2081[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum34_reg_2081[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum34_reg_2081[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum34_reg_2081[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum34_reg_2081[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[15]_i_3 
       (.I0(i_1_33_cast_cast_fu_1235_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum34_reg_2081[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[15]_i_4 
       (.I0(i_1_33_cast_cast_fu_1235_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum34_reg_2081[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[15]_i_5 
       (.I0(i_1_33_cast_cast_fu_1235_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum34_reg_2081[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[15]_i_6 
       (.I0(i_1_33_cast_cast_fu_1235_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum34_reg_2081[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[15]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum34_reg_2081[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum34_reg_2081[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum34_reg_2081[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum34_reg_2081[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum34_reg_2081[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum34_reg_2081[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum34_reg_2081[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum34_reg_2081[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum34_reg_2081[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum34_reg_2081[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum34_reg_2081[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum34_reg_2081[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum34_reg_2081[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum34_reg_2081[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum34_reg_2081[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum34_reg_2081[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum34_reg_2081[29]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[3]_i_10 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum34_reg_2081[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[3]_i_3 
       (.I0(i_1_33_cast_cast_fu_1235_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum34_reg_2081[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[3]_i_4 
       (.I0(i_1_33_cast_cast_fu_1235_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum34_reg_2081[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[3]_i_5 
       (.I0(i_1_33_cast_cast_fu_1235_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum34_reg_2081[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[3]_i_6 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum34_reg_2081[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[3]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum34_reg_2081[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[3]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum34_reg_2081[3]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum34_reg_2081[3]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum34_reg_2081[3]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum34_reg_2081[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[7]_i_3 
       (.I0(i_1_33_cast_cast_fu_1235_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum34_reg_2081[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[7]_i_4 
       (.I0(i_1_33_cast_cast_fu_1235_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum34_reg_2081[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[7]_i_5 
       (.I0(i_1_33_cast_cast_fu_1235_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum34_reg_2081[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum34_reg_2081[7]_i_6 
       (.I0(i_1_33_cast_cast_fu_1235_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum34_reg_2081[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum34_reg_2081[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum34_reg_2081[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum34_reg_2081[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum34_reg_2081[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum34_reg_2081[7]_i_9_n_2 ));
  FDRE \a2_sum34_reg_2081_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[0]),
        .Q(a2_sum34_reg_2081[0]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[10]),
        .Q(a2_sum34_reg_2081[10]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[11]),
        .Q(a2_sum34_reg_2081[11]),
        .R(1'b0));
  CARRY4 \a2_sum34_reg_2081_reg[11]_i_1 
       (.CI(\a2_sum34_reg_2081_reg[7]_i_1_n_2 ),
        .CO({\a2_sum34_reg_2081_reg[11]_i_1_n_2 ,\a2_sum34_reg_2081_reg[11]_i_1_n_3 ,\a2_sum34_reg_2081_reg[11]_i_1_n_4 ,\a2_sum34_reg_2081_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_33_cast_cast_fu_1235_p1[11:8]),
        .O(a2_sum34_fu_1239_p2[11:8]),
        .S({\a2_sum34_reg_2081[11]_i_3_n_2 ,\a2_sum34_reg_2081[11]_i_4_n_2 ,\a2_sum34_reg_2081[11]_i_5_n_2 ,\a2_sum34_reg_2081[11]_i_6_n_2 }));
  CARRY4 \a2_sum34_reg_2081_reg[11]_i_2 
       (.CI(\a2_sum34_reg_2081_reg[7]_i_2_n_2 ),
        .CO({\a2_sum34_reg_2081_reg[11]_i_2_n_2 ,\a2_sum34_reg_2081_reg[11]_i_2_n_3 ,\a2_sum34_reg_2081_reg[11]_i_2_n_4 ,\a2_sum34_reg_2081_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_33_cast_cast_fu_1235_p1[11:8]),
        .S({\a2_sum34_reg_2081[11]_i_7_n_2 ,\a2_sum34_reg_2081[11]_i_8_n_2 ,\a2_sum34_reg_2081[11]_i_9_n_2 ,\a2_sum34_reg_2081[11]_i_10_n_2 }));
  FDRE \a2_sum34_reg_2081_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[12]),
        .Q(a2_sum34_reg_2081[12]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[13]),
        .Q(a2_sum34_reg_2081[13]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[14]),
        .Q(a2_sum34_reg_2081[14]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[15]),
        .Q(a2_sum34_reg_2081[15]),
        .R(1'b0));
  CARRY4 \a2_sum34_reg_2081_reg[15]_i_1 
       (.CI(\a2_sum34_reg_2081_reg[11]_i_1_n_2 ),
        .CO({\a2_sum34_reg_2081_reg[15]_i_1_n_2 ,\a2_sum34_reg_2081_reg[15]_i_1_n_3 ,\a2_sum34_reg_2081_reg[15]_i_1_n_4 ,\a2_sum34_reg_2081_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_33_cast_cast_fu_1235_p1[15:12]),
        .O(a2_sum34_fu_1239_p2[15:12]),
        .S({\a2_sum34_reg_2081[15]_i_3_n_2 ,\a2_sum34_reg_2081[15]_i_4_n_2 ,\a2_sum34_reg_2081[15]_i_5_n_2 ,\a2_sum34_reg_2081[15]_i_6_n_2 }));
  CARRY4 \a2_sum34_reg_2081_reg[15]_i_2 
       (.CI(\a2_sum34_reg_2081_reg[11]_i_2_n_2 ),
        .CO({\NLW_a2_sum34_reg_2081_reg[15]_i_2_CO_UNCONNECTED [3],\a2_sum34_reg_2081_reg[15]_i_2_n_3 ,\a2_sum34_reg_2081_reg[15]_i_2_n_4 ,\a2_sum34_reg_2081_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_33_cast_cast_fu_1235_p1[15:12]),
        .S({\a2_sum34_reg_2081[15]_i_7_n_2 ,\a2_sum34_reg_2081[15]_i_8_n_2 ,\a2_sum34_reg_2081[15]_i_9_n_2 ,\a2_sum34_reg_2081[15]_i_10_n_2 }));
  FDRE \a2_sum34_reg_2081_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[16]),
        .Q(a2_sum34_reg_2081[16]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[17]),
        .Q(a2_sum34_reg_2081[17]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[18]),
        .Q(a2_sum34_reg_2081[18]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[19]),
        .Q(a2_sum34_reg_2081[19]),
        .R(1'b0));
  CARRY4 \a2_sum34_reg_2081_reg[19]_i_1 
       (.CI(\a2_sum34_reg_2081_reg[15]_i_1_n_2 ),
        .CO({\a2_sum34_reg_2081_reg[19]_i_1_n_2 ,\a2_sum34_reg_2081_reg[19]_i_1_n_3 ,\a2_sum34_reg_2081_reg[19]_i_1_n_4 ,\a2_sum34_reg_2081_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum34_fu_1239_p2[19:16]),
        .S({\a2_sum34_reg_2081[19]_i_2_n_2 ,\a2_sum34_reg_2081[19]_i_3_n_2 ,\a2_sum34_reg_2081[19]_i_4_n_2 ,\a2_sum34_reg_2081[19]_i_5_n_2 }));
  FDRE \a2_sum34_reg_2081_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[1]),
        .Q(a2_sum34_reg_2081[1]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[20]),
        .Q(a2_sum34_reg_2081[20]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[21]),
        .Q(a2_sum34_reg_2081[21]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[22]),
        .Q(a2_sum34_reg_2081[22]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[23]),
        .Q(a2_sum34_reg_2081[23]),
        .R(1'b0));
  CARRY4 \a2_sum34_reg_2081_reg[23]_i_1 
       (.CI(\a2_sum34_reg_2081_reg[19]_i_1_n_2 ),
        .CO({\a2_sum34_reg_2081_reg[23]_i_1_n_2 ,\a2_sum34_reg_2081_reg[23]_i_1_n_3 ,\a2_sum34_reg_2081_reg[23]_i_1_n_4 ,\a2_sum34_reg_2081_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum34_fu_1239_p2[23:20]),
        .S({\a2_sum34_reg_2081[23]_i_2_n_2 ,\a2_sum34_reg_2081[23]_i_3_n_2 ,\a2_sum34_reg_2081[23]_i_4_n_2 ,\a2_sum34_reg_2081[23]_i_5_n_2 }));
  FDRE \a2_sum34_reg_2081_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[24]),
        .Q(a2_sum34_reg_2081[24]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[25]),
        .Q(a2_sum34_reg_2081[25]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[26]),
        .Q(a2_sum34_reg_2081[26]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[27]),
        .Q(a2_sum34_reg_2081[27]),
        .R(1'b0));
  CARRY4 \a2_sum34_reg_2081_reg[27]_i_1 
       (.CI(\a2_sum34_reg_2081_reg[23]_i_1_n_2 ),
        .CO({\a2_sum34_reg_2081_reg[27]_i_1_n_2 ,\a2_sum34_reg_2081_reg[27]_i_1_n_3 ,\a2_sum34_reg_2081_reg[27]_i_1_n_4 ,\a2_sum34_reg_2081_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum34_fu_1239_p2[27:24]),
        .S({\a2_sum34_reg_2081[27]_i_2_n_2 ,\a2_sum34_reg_2081[27]_i_3_n_2 ,\a2_sum34_reg_2081[27]_i_4_n_2 ,\a2_sum34_reg_2081[27]_i_5_n_2 }));
  FDRE \a2_sum34_reg_2081_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[28]),
        .Q(a2_sum34_reg_2081[28]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[29]),
        .Q(a2_sum34_reg_2081[29]),
        .R(1'b0));
  CARRY4 \a2_sum34_reg_2081_reg[29]_i_2 
       (.CI(\a2_sum34_reg_2081_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum34_reg_2081_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum34_reg_2081_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum34_reg_2081_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum34_fu_1239_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum34_reg_2081[29]_i_3_n_2 ,\a2_sum34_reg_2081[29]_i_4_n_2 }));
  FDRE \a2_sum34_reg_2081_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[2]),
        .Q(a2_sum34_reg_2081[2]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[3]),
        .Q(a2_sum34_reg_2081[3]),
        .R(1'b0));
  CARRY4 \a2_sum34_reg_2081_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum34_reg_2081_reg[3]_i_1_n_2 ,\a2_sum34_reg_2081_reg[3]_i_1_n_3 ,\a2_sum34_reg_2081_reg[3]_i_1_n_4 ,\a2_sum34_reg_2081_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_33_cast_cast_fu_1235_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O(a2_sum34_fu_1239_p2[3:0]),
        .S({\a2_sum34_reg_2081[3]_i_3_n_2 ,\a2_sum34_reg_2081[3]_i_4_n_2 ,\a2_sum34_reg_2081[3]_i_5_n_2 ,\a2_sum34_reg_2081[3]_i_6_n_2 }));
  CARRY4 \a2_sum34_reg_2081_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum34_reg_2081_reg[3]_i_2_n_2 ,\a2_sum34_reg_2081_reg[3]_i_2_n_3 ,\a2_sum34_reg_2081_reg[3]_i_2_n_4 ,\a2_sum34_reg_2081_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[1],1'b0}),
        .O({i_1_33_cast_cast_fu_1235_p1[3:1],\NLW_a2_sum34_reg_2081_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum34_reg_2081[3]_i_7_n_2 ,\a2_sum34_reg_2081[3]_i_8_n_2 ,\a2_sum34_reg_2081[3]_i_9_n_2 ,\a2_sum34_reg_2081[3]_i_10_n_2 }));
  FDRE \a2_sum34_reg_2081_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[4]),
        .Q(a2_sum34_reg_2081[4]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[5]),
        .Q(a2_sum34_reg_2081[5]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[6]),
        .Q(a2_sum34_reg_2081[6]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[7]),
        .Q(a2_sum34_reg_2081[7]),
        .R(1'b0));
  CARRY4 \a2_sum34_reg_2081_reg[7]_i_1 
       (.CI(\a2_sum34_reg_2081_reg[3]_i_1_n_2 ),
        .CO({\a2_sum34_reg_2081_reg[7]_i_1_n_2 ,\a2_sum34_reg_2081_reg[7]_i_1_n_3 ,\a2_sum34_reg_2081_reg[7]_i_1_n_4 ,\a2_sum34_reg_2081_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_33_cast_cast_fu_1235_p1[7:4]),
        .O(a2_sum34_fu_1239_p2[7:4]),
        .S({\a2_sum34_reg_2081[7]_i_3_n_2 ,\a2_sum34_reg_2081[7]_i_4_n_2 ,\a2_sum34_reg_2081[7]_i_5_n_2 ,\a2_sum34_reg_2081[7]_i_6_n_2 }));
  CARRY4 \a2_sum34_reg_2081_reg[7]_i_2 
       (.CI(\a2_sum34_reg_2081_reg[3]_i_2_n_2 ),
        .CO({\a2_sum34_reg_2081_reg[7]_i_2_n_2 ,\a2_sum34_reg_2081_reg[7]_i_2_n_3 ,\a2_sum34_reg_2081_reg[7]_i_2_n_4 ,\a2_sum34_reg_2081_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[5],1'b0}),
        .O(i_1_33_cast_cast_fu_1235_p1[7:4]),
        .S({\a2_sum34_reg_2081[7]_i_7_n_2 ,\a2_sum34_reg_2081[7]_i_8_n_2 ,\a2_sum34_reg_2081[7]_i_9_n_2 ,\a2_sum34_reg_2081[7]_i_10_n_2 }));
  FDRE \a2_sum34_reg_2081_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[8]),
        .Q(a2_sum34_reg_2081[8]),
        .R(1'b0));
  FDRE \a2_sum34_reg_2081_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(a2_sum34_fu_1239_p2[9]),
        .Q(a2_sum34_reg_2081[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum35_reg_2097[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum35_reg_2097[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[11]_i_3 
       (.I0(i_1_34_cast_cast_fu_1260_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum35_reg_2097[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[11]_i_4 
       (.I0(i_1_34_cast_cast_fu_1260_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum35_reg_2097[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[11]_i_5 
       (.I0(i_1_34_cast_cast_fu_1260_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum35_reg_2097[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[11]_i_6 
       (.I0(i_1_34_cast_cast_fu_1260_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum35_reg_2097[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum35_reg_2097[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum35_reg_2097[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum35_reg_2097[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum35_reg_2097[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum35_reg_2097[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum35_reg_2097[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum35_reg_2097[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum35_reg_2097[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[15]_i_4 
       (.I0(i_1_34_cast_cast_fu_1260_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum35_reg_2097[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[15]_i_5 
       (.I0(i_1_34_cast_cast_fu_1260_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum35_reg_2097[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[15]_i_6 
       (.I0(i_1_34_cast_cast_fu_1260_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum35_reg_2097[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[15]_i_7 
       (.I0(i_1_34_cast_cast_fu_1260_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum35_reg_2097[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum35_reg_2097[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum35_reg_2097[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum35_reg_2097[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum35_reg_2097[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum35_reg_2097[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum35_reg_2097[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum35_reg_2097[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum35_reg_2097[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum35_reg_2097[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum35_reg_2097[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum35_reg_2097[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum35_reg_2097[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum35_reg_2097[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum35_reg_2097[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum35_reg_2097[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum35_reg_2097[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[3]_i_3 
       (.I0(i_1_34_cast_cast_fu_1260_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum35_reg_2097[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[3]_i_4 
       (.I0(i_1_34_cast_cast_fu_1260_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum35_reg_2097[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[3]_i_5 
       (.I0(i_1_34_cast_cast_fu_1260_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum35_reg_2097[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum35_reg_2097[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum35_reg_2097[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum35_reg_2097[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum35_reg_2097[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[7]_i_3 
       (.I0(i_1_34_cast_cast_fu_1260_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum35_reg_2097[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[7]_i_4 
       (.I0(i_1_34_cast_cast_fu_1260_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum35_reg_2097[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[7]_i_5 
       (.I0(i_1_34_cast_cast_fu_1260_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum35_reg_2097[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum35_reg_2097[7]_i_6 
       (.I0(i_1_34_cast_cast_fu_1260_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum35_reg_2097[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum35_reg_2097[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum35_reg_2097[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum35_reg_2097[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum35_reg_2097[7]_i_9_n_2 ));
  FDRE \a2_sum35_reg_2097_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum35_reg_2097[0]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[10]),
        .Q(a2_sum35_reg_2097[10]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[11]),
        .Q(a2_sum35_reg_2097[11]),
        .R(1'b0));
  CARRY4 \a2_sum35_reg_2097_reg[11]_i_1 
       (.CI(\a2_sum35_reg_2097_reg[7]_i_1_n_2 ),
        .CO({\a2_sum35_reg_2097_reg[11]_i_1_n_2 ,\a2_sum35_reg_2097_reg[11]_i_1_n_3 ,\a2_sum35_reg_2097_reg[11]_i_1_n_4 ,\a2_sum35_reg_2097_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_34_cast_cast_fu_1260_p1[11:8]),
        .O(a2_sum35_fu_1264_p2[11:8]),
        .S({\a2_sum35_reg_2097[11]_i_3_n_2 ,\a2_sum35_reg_2097[11]_i_4_n_2 ,\a2_sum35_reg_2097[11]_i_5_n_2 ,\a2_sum35_reg_2097[11]_i_6_n_2 }));
  CARRY4 \a2_sum35_reg_2097_reg[11]_i_2 
       (.CI(\a2_sum35_reg_2097_reg[7]_i_2_n_2 ),
        .CO({\a2_sum35_reg_2097_reg[11]_i_2_n_2 ,\a2_sum35_reg_2097_reg[11]_i_2_n_3 ,\a2_sum35_reg_2097_reg[11]_i_2_n_4 ,\a2_sum35_reg_2097_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[5]}),
        .O(i_1_34_cast_cast_fu_1260_p1[8:5]),
        .S({\a2_sum35_reg_2097[11]_i_7_n_2 ,\a2_sum35_reg_2097[11]_i_8_n_2 ,\a2_sum35_reg_2097[11]_i_9_n_2 ,\a2_sum35_reg_2097[11]_i_10_n_2 }));
  FDRE \a2_sum35_reg_2097_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[12]),
        .Q(a2_sum35_reg_2097[12]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[13]),
        .Q(a2_sum35_reg_2097[13]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[14]),
        .Q(a2_sum35_reg_2097[14]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[15]),
        .Q(a2_sum35_reg_2097[15]),
        .R(1'b0));
  CARRY4 \a2_sum35_reg_2097_reg[15]_i_1 
       (.CI(\a2_sum35_reg_2097_reg[11]_i_1_n_2 ),
        .CO({\a2_sum35_reg_2097_reg[15]_i_1_n_2 ,\a2_sum35_reg_2097_reg[15]_i_1_n_3 ,\a2_sum35_reg_2097_reg[15]_i_1_n_4 ,\a2_sum35_reg_2097_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_34_cast_cast_fu_1260_p1[15:12]),
        .O(a2_sum35_fu_1264_p2[15:12]),
        .S({\a2_sum35_reg_2097[15]_i_4_n_2 ,\a2_sum35_reg_2097[15]_i_5_n_2 ,\a2_sum35_reg_2097[15]_i_6_n_2 ,\a2_sum35_reg_2097[15]_i_7_n_2 }));
  CARRY4 \a2_sum35_reg_2097_reg[15]_i_2 
       (.CI(\a2_sum35_reg_2097_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum35_reg_2097_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum35_reg_2097_reg[15]_i_2_n_4 ,\a2_sum35_reg_2097_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum35_reg_2097_reg[15]_i_2_O_UNCONNECTED [3],i_1_34_cast_cast_fu_1260_p1[15:13]}),
        .S({1'b0,\a2_sum35_reg_2097[15]_i_8_n_2 ,\a2_sum35_reg_2097[15]_i_9_n_2 ,\a2_sum35_reg_2097[15]_i_10_n_2 }));
  CARRY4 \a2_sum35_reg_2097_reg[15]_i_3 
       (.CI(\a2_sum35_reg_2097_reg[11]_i_2_n_2 ),
        .CO({\a2_sum35_reg_2097_reg[15]_i_3_n_2 ,\a2_sum35_reg_2097_reg[15]_i_3_n_3 ,\a2_sum35_reg_2097_reg[15]_i_3_n_4 ,\a2_sum35_reg_2097_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_34_cast_cast_fu_1260_p1[12:9]),
        .S({\a2_sum35_reg_2097[15]_i_11_n_2 ,\a2_sum35_reg_2097[15]_i_12_n_2 ,\a2_sum35_reg_2097[15]_i_13_n_2 ,\a2_sum35_reg_2097[15]_i_14_n_2 }));
  FDRE \a2_sum35_reg_2097_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[16]),
        .Q(a2_sum35_reg_2097[16]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[17]),
        .Q(a2_sum35_reg_2097[17]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[18]),
        .Q(a2_sum35_reg_2097[18]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[19]),
        .Q(a2_sum35_reg_2097[19]),
        .R(1'b0));
  CARRY4 \a2_sum35_reg_2097_reg[19]_i_1 
       (.CI(\a2_sum35_reg_2097_reg[15]_i_1_n_2 ),
        .CO({\a2_sum35_reg_2097_reg[19]_i_1_n_2 ,\a2_sum35_reg_2097_reg[19]_i_1_n_3 ,\a2_sum35_reg_2097_reg[19]_i_1_n_4 ,\a2_sum35_reg_2097_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum35_fu_1264_p2[19:16]),
        .S({\a2_sum35_reg_2097[19]_i_2_n_2 ,\a2_sum35_reg_2097[19]_i_3_n_2 ,\a2_sum35_reg_2097[19]_i_4_n_2 ,\a2_sum35_reg_2097[19]_i_5_n_2 }));
  FDRE \a2_sum35_reg_2097_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[1]),
        .Q(a2_sum35_reg_2097[1]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[20]),
        .Q(a2_sum35_reg_2097[20]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[21]),
        .Q(a2_sum35_reg_2097[21]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[22]),
        .Q(a2_sum35_reg_2097[22]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[23]),
        .Q(a2_sum35_reg_2097[23]),
        .R(1'b0));
  CARRY4 \a2_sum35_reg_2097_reg[23]_i_1 
       (.CI(\a2_sum35_reg_2097_reg[19]_i_1_n_2 ),
        .CO({\a2_sum35_reg_2097_reg[23]_i_1_n_2 ,\a2_sum35_reg_2097_reg[23]_i_1_n_3 ,\a2_sum35_reg_2097_reg[23]_i_1_n_4 ,\a2_sum35_reg_2097_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum35_fu_1264_p2[23:20]),
        .S({\a2_sum35_reg_2097[23]_i_2_n_2 ,\a2_sum35_reg_2097[23]_i_3_n_2 ,\a2_sum35_reg_2097[23]_i_4_n_2 ,\a2_sum35_reg_2097[23]_i_5_n_2 }));
  FDRE \a2_sum35_reg_2097_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[24]),
        .Q(a2_sum35_reg_2097[24]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[25]),
        .Q(a2_sum35_reg_2097[25]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[26]),
        .Q(a2_sum35_reg_2097[26]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[27]),
        .Q(a2_sum35_reg_2097[27]),
        .R(1'b0));
  CARRY4 \a2_sum35_reg_2097_reg[27]_i_1 
       (.CI(\a2_sum35_reg_2097_reg[23]_i_1_n_2 ),
        .CO({\a2_sum35_reg_2097_reg[27]_i_1_n_2 ,\a2_sum35_reg_2097_reg[27]_i_1_n_3 ,\a2_sum35_reg_2097_reg[27]_i_1_n_4 ,\a2_sum35_reg_2097_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum35_fu_1264_p2[27:24]),
        .S({\a2_sum35_reg_2097[27]_i_2_n_2 ,\a2_sum35_reg_2097[27]_i_3_n_2 ,\a2_sum35_reg_2097[27]_i_4_n_2 ,\a2_sum35_reg_2097[27]_i_5_n_2 }));
  FDRE \a2_sum35_reg_2097_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[28]),
        .Q(a2_sum35_reg_2097[28]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[29]),
        .Q(a2_sum35_reg_2097[29]),
        .R(1'b0));
  CARRY4 \a2_sum35_reg_2097_reg[29]_i_2 
       (.CI(\a2_sum35_reg_2097_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum35_reg_2097_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum35_reg_2097_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum35_reg_2097_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum35_fu_1264_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum35_reg_2097[29]_i_3_n_2 ,\a2_sum35_reg_2097[29]_i_4_n_2 }));
  FDRE \a2_sum35_reg_2097_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[2]),
        .Q(a2_sum35_reg_2097[2]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[3]),
        .Q(a2_sum35_reg_2097[3]),
        .R(1'b0));
  CARRY4 \a2_sum35_reg_2097_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum35_reg_2097_reg[3]_i_1_n_2 ,\a2_sum35_reg_2097_reg[3]_i_1_n_3 ,\a2_sum35_reg_2097_reg[3]_i_1_n_4 ,\a2_sum35_reg_2097_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_34_cast_cast_fu_1260_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum35_fu_1264_p2[3:1],\NLW_a2_sum35_reg_2097_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum35_reg_2097[3]_i_3_n_2 ,\a2_sum35_reg_2097[3]_i_4_n_2 ,\a2_sum35_reg_2097[3]_i_5_n_2 ,\a2_sum35_reg_2097[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum35_reg_2097_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum35_reg_2097_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum35_reg_2097_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum35_reg_2097_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_34_cast_cast_fu_1260_p1[1]}),
        .S({\NLW_a2_sum35_reg_2097_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],\a2_sum43_reg_2185[3]_i_7_n_2 }));
  FDRE \a2_sum35_reg_2097_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[4]),
        .Q(a2_sum35_reg_2097[4]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[5]),
        .Q(a2_sum35_reg_2097[5]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[6]),
        .Q(a2_sum35_reg_2097[6]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[7]),
        .Q(a2_sum35_reg_2097[7]),
        .R(1'b0));
  CARRY4 \a2_sum35_reg_2097_reg[7]_i_1 
       (.CI(\a2_sum35_reg_2097_reg[3]_i_1_n_2 ),
        .CO({\a2_sum35_reg_2097_reg[7]_i_1_n_2 ,\a2_sum35_reg_2097_reg[7]_i_1_n_3 ,\a2_sum35_reg_2097_reg[7]_i_1_n_4 ,\a2_sum35_reg_2097_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_34_cast_cast_fu_1260_p1[7:4]),
        .O(a2_sum35_fu_1264_p2[7:4]),
        .S({\a2_sum35_reg_2097[7]_i_3_n_2 ,\a2_sum35_reg_2097[7]_i_4_n_2 ,\a2_sum35_reg_2097[7]_i_5_n_2 ,\a2_sum35_reg_2097[7]_i_6_n_2 }));
  CARRY4 \a2_sum35_reg_2097_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum35_reg_2097_reg[7]_i_2_n_2 ,\a2_sum35_reg_2097_reg[7]_i_2_n_3 ,\a2_sum35_reg_2097_reg[7]_i_2_n_4 ,\a2_sum35_reg_2097_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[1]}),
        .O({i_1_34_cast_cast_fu_1260_p1[4:2],\NLW_a2_sum35_reg_2097_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum35_reg_2097[7]_i_7_n_2 ,\a2_sum35_reg_2097[7]_i_8_n_2 ,\a2_sum35_reg_2097[7]_i_9_n_2 ,\a2_sum35_reg_2097[7]_i_10_n_2 }));
  FDRE \a2_sum35_reg_2097_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[8]),
        .Q(a2_sum35_reg_2097[8]),
        .R(1'b0));
  FDRE \a2_sum35_reg_2097_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_94),
        .D(a2_sum35_fu_1264_p2[9]),
        .Q(a2_sum35_reg_2097[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum36_reg_2108[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum36_reg_2108[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[11]_i_3 
       (.I0(i_1_35_cast_cast_fu_1285_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum36_reg_2108[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[11]_i_4 
       (.I0(i_1_35_cast_cast_fu_1285_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum36_reg_2108[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[11]_i_5 
       (.I0(i_1_35_cast_cast_fu_1285_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum36_reg_2108[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[11]_i_6 
       (.I0(i_1_35_cast_cast_fu_1285_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum36_reg_2108[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum36_reg_2108[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum36_reg_2108[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum36_reg_2108[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum36_reg_2108[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum36_reg_2108[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum36_reg_2108[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum36_reg_2108[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum36_reg_2108[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[15]_i_4 
       (.I0(i_1_35_cast_cast_fu_1285_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum36_reg_2108[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[15]_i_5 
       (.I0(i_1_35_cast_cast_fu_1285_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum36_reg_2108[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[15]_i_6 
       (.I0(i_1_35_cast_cast_fu_1285_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum36_reg_2108[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[15]_i_7 
       (.I0(i_1_35_cast_cast_fu_1285_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum36_reg_2108[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum36_reg_2108[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum36_reg_2108[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum36_reg_2108[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum36_reg_2108[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum36_reg_2108[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum36_reg_2108[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum36_reg_2108[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum36_reg_2108[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum36_reg_2108[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum36_reg_2108[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum36_reg_2108[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum36_reg_2108[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum36_reg_2108[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum36_reg_2108[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum36_reg_2108[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum36_reg_2108[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[3]_i_2 
       (.I0(i_1_35_cast_cast_fu_1285_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum36_reg_2108[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[3]_i_3 
       (.I0(i_1_35_cast_cast_fu_1285_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum36_reg_2108[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[3]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum36_reg_2108[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum36_reg_2108[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum36_reg_2108[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[7]_i_3 
       (.I0(i_1_35_cast_cast_fu_1285_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum36_reg_2108[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[7]_i_4 
       (.I0(i_1_35_cast_cast_fu_1285_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum36_reg_2108[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[7]_i_5 
       (.I0(i_1_35_cast_cast_fu_1285_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum36_reg_2108[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum36_reg_2108[7]_i_6 
       (.I0(i_1_35_cast_cast_fu_1285_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum36_reg_2108[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum36_reg_2108[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum36_reg_2108[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum36_reg_2108[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum36_reg_2108[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum36_reg_2108[7]_i_9_n_2 ));
  FDRE \a2_sum36_reg_2108_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum44_fu_1489_p2[0]),
        .Q(a2_sum36_reg_2108[0]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[10]),
        .Q(a2_sum36_reg_2108[10]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[11]),
        .Q(a2_sum36_reg_2108[11]),
        .R(1'b0));
  CARRY4 \a2_sum36_reg_2108_reg[11]_i_1 
       (.CI(\a2_sum36_reg_2108_reg[7]_i_1_n_2 ),
        .CO({\a2_sum36_reg_2108_reg[11]_i_1_n_2 ,\a2_sum36_reg_2108_reg[11]_i_1_n_3 ,\a2_sum36_reg_2108_reg[11]_i_1_n_4 ,\a2_sum36_reg_2108_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_35_cast_cast_fu_1285_p1[11:8]),
        .O(a2_sum36_fu_1289_p2[11:8]),
        .S({\a2_sum36_reg_2108[11]_i_3_n_2 ,\a2_sum36_reg_2108[11]_i_4_n_2 ,\a2_sum36_reg_2108[11]_i_5_n_2 ,\a2_sum36_reg_2108[11]_i_6_n_2 }));
  CARRY4 \a2_sum36_reg_2108_reg[11]_i_2 
       (.CI(\a2_sum36_reg_2108_reg[7]_i_2_n_2 ),
        .CO({\a2_sum36_reg_2108_reg[11]_i_2_n_2 ,\a2_sum36_reg_2108_reg[11]_i_2_n_3 ,\a2_sum36_reg_2108_reg[11]_i_2_n_4 ,\a2_sum36_reg_2108_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[5]}),
        .O(i_1_35_cast_cast_fu_1285_p1[8:5]),
        .S({\a2_sum36_reg_2108[11]_i_7_n_2 ,\a2_sum36_reg_2108[11]_i_8_n_2 ,\a2_sum36_reg_2108[11]_i_9_n_2 ,\a2_sum36_reg_2108[11]_i_10_n_2 }));
  FDRE \a2_sum36_reg_2108_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[12]),
        .Q(a2_sum36_reg_2108[12]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[13]),
        .Q(a2_sum36_reg_2108[13]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[14]),
        .Q(a2_sum36_reg_2108[14]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[15]),
        .Q(a2_sum36_reg_2108[15]),
        .R(1'b0));
  CARRY4 \a2_sum36_reg_2108_reg[15]_i_1 
       (.CI(\a2_sum36_reg_2108_reg[11]_i_1_n_2 ),
        .CO({\a2_sum36_reg_2108_reg[15]_i_1_n_2 ,\a2_sum36_reg_2108_reg[15]_i_1_n_3 ,\a2_sum36_reg_2108_reg[15]_i_1_n_4 ,\a2_sum36_reg_2108_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_35_cast_cast_fu_1285_p1[15:12]),
        .O(a2_sum36_fu_1289_p2[15:12]),
        .S({\a2_sum36_reg_2108[15]_i_4_n_2 ,\a2_sum36_reg_2108[15]_i_5_n_2 ,\a2_sum36_reg_2108[15]_i_6_n_2 ,\a2_sum36_reg_2108[15]_i_7_n_2 }));
  CARRY4 \a2_sum36_reg_2108_reg[15]_i_2 
       (.CI(\a2_sum36_reg_2108_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum36_reg_2108_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum36_reg_2108_reg[15]_i_2_n_4 ,\a2_sum36_reg_2108_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum36_reg_2108_reg[15]_i_2_O_UNCONNECTED [3],i_1_35_cast_cast_fu_1285_p1[15:13]}),
        .S({1'b0,\a2_sum36_reg_2108[15]_i_8_n_2 ,\a2_sum36_reg_2108[15]_i_9_n_2 ,\a2_sum36_reg_2108[15]_i_10_n_2 }));
  CARRY4 \a2_sum36_reg_2108_reg[15]_i_3 
       (.CI(\a2_sum36_reg_2108_reg[11]_i_2_n_2 ),
        .CO({\a2_sum36_reg_2108_reg[15]_i_3_n_2 ,\a2_sum36_reg_2108_reg[15]_i_3_n_3 ,\a2_sum36_reg_2108_reg[15]_i_3_n_4 ,\a2_sum36_reg_2108_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_35_cast_cast_fu_1285_p1[12:9]),
        .S({\a2_sum36_reg_2108[15]_i_11_n_2 ,\a2_sum36_reg_2108[15]_i_12_n_2 ,\a2_sum36_reg_2108[15]_i_13_n_2 ,\a2_sum36_reg_2108[15]_i_14_n_2 }));
  FDRE \a2_sum36_reg_2108_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[16]),
        .Q(a2_sum36_reg_2108[16]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[17]),
        .Q(a2_sum36_reg_2108[17]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[18]),
        .Q(a2_sum36_reg_2108[18]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[19]),
        .Q(a2_sum36_reg_2108[19]),
        .R(1'b0));
  CARRY4 \a2_sum36_reg_2108_reg[19]_i_1 
       (.CI(\a2_sum36_reg_2108_reg[15]_i_1_n_2 ),
        .CO({\a2_sum36_reg_2108_reg[19]_i_1_n_2 ,\a2_sum36_reg_2108_reg[19]_i_1_n_3 ,\a2_sum36_reg_2108_reg[19]_i_1_n_4 ,\a2_sum36_reg_2108_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum36_fu_1289_p2[19:16]),
        .S({\a2_sum36_reg_2108[19]_i_2_n_2 ,\a2_sum36_reg_2108[19]_i_3_n_2 ,\a2_sum36_reg_2108[19]_i_4_n_2 ,\a2_sum36_reg_2108[19]_i_5_n_2 }));
  FDRE \a2_sum36_reg_2108_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[1]),
        .Q(a2_sum36_reg_2108[1]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[20]),
        .Q(a2_sum36_reg_2108[20]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[21]),
        .Q(a2_sum36_reg_2108[21]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[22]),
        .Q(a2_sum36_reg_2108[22]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[23]),
        .Q(a2_sum36_reg_2108[23]),
        .R(1'b0));
  CARRY4 \a2_sum36_reg_2108_reg[23]_i_1 
       (.CI(\a2_sum36_reg_2108_reg[19]_i_1_n_2 ),
        .CO({\a2_sum36_reg_2108_reg[23]_i_1_n_2 ,\a2_sum36_reg_2108_reg[23]_i_1_n_3 ,\a2_sum36_reg_2108_reg[23]_i_1_n_4 ,\a2_sum36_reg_2108_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum36_fu_1289_p2[23:20]),
        .S({\a2_sum36_reg_2108[23]_i_2_n_2 ,\a2_sum36_reg_2108[23]_i_3_n_2 ,\a2_sum36_reg_2108[23]_i_4_n_2 ,\a2_sum36_reg_2108[23]_i_5_n_2 }));
  FDRE \a2_sum36_reg_2108_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[24]),
        .Q(a2_sum36_reg_2108[24]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[25]),
        .Q(a2_sum36_reg_2108[25]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[26]),
        .Q(a2_sum36_reg_2108[26]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[27]),
        .Q(a2_sum36_reg_2108[27]),
        .R(1'b0));
  CARRY4 \a2_sum36_reg_2108_reg[27]_i_1 
       (.CI(\a2_sum36_reg_2108_reg[23]_i_1_n_2 ),
        .CO({\a2_sum36_reg_2108_reg[27]_i_1_n_2 ,\a2_sum36_reg_2108_reg[27]_i_1_n_3 ,\a2_sum36_reg_2108_reg[27]_i_1_n_4 ,\a2_sum36_reg_2108_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum36_fu_1289_p2[27:24]),
        .S({\a2_sum36_reg_2108[27]_i_2_n_2 ,\a2_sum36_reg_2108[27]_i_3_n_2 ,\a2_sum36_reg_2108[27]_i_4_n_2 ,\a2_sum36_reg_2108[27]_i_5_n_2 }));
  FDRE \a2_sum36_reg_2108_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[28]),
        .Q(a2_sum36_reg_2108[28]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[29]),
        .Q(a2_sum36_reg_2108[29]),
        .R(1'b0));
  CARRY4 \a2_sum36_reg_2108_reg[29]_i_2 
       (.CI(\a2_sum36_reg_2108_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum36_reg_2108_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum36_reg_2108_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum36_reg_2108_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum36_fu_1289_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum36_reg_2108[29]_i_3_n_2 ,\a2_sum36_reg_2108[29]_i_4_n_2 }));
  FDRE \a2_sum36_reg_2108_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[2]),
        .Q(a2_sum36_reg_2108[2]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[3]),
        .Q(a2_sum36_reg_2108[3]),
        .R(1'b0));
  CARRY4 \a2_sum36_reg_2108_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum36_reg_2108_reg[3]_i_1_n_2 ,\a2_sum36_reg_2108_reg[3]_i_1_n_3 ,\a2_sum36_reg_2108_reg[3]_i_1_n_4 ,\a2_sum36_reg_2108_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_35_cast_cast_fu_1285_p1[3:2],i_1_cast_cast_fu_406_p1[1],i_1_49_fu_1592_p2[0]}),
        .O({a2_sum36_fu_1289_p2[3:1],\NLW_a2_sum36_reg_2108_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum36_reg_2108[3]_i_2_n_2 ,\a2_sum36_reg_2108[3]_i_3_n_2 ,\a2_sum36_reg_2108[3]_i_4_n_2 ,\a2_sum36_reg_2108[3]_i_5_n_2 }));
  FDRE \a2_sum36_reg_2108_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[4]),
        .Q(a2_sum36_reg_2108[4]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[5]),
        .Q(a2_sum36_reg_2108[5]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[6]),
        .Q(a2_sum36_reg_2108[6]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[7]),
        .Q(a2_sum36_reg_2108[7]),
        .R(1'b0));
  CARRY4 \a2_sum36_reg_2108_reg[7]_i_1 
       (.CI(\a2_sum36_reg_2108_reg[3]_i_1_n_2 ),
        .CO({\a2_sum36_reg_2108_reg[7]_i_1_n_2 ,\a2_sum36_reg_2108_reg[7]_i_1_n_3 ,\a2_sum36_reg_2108_reg[7]_i_1_n_4 ,\a2_sum36_reg_2108_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_35_cast_cast_fu_1285_p1[7:4]),
        .O(a2_sum36_fu_1289_p2[7:4]),
        .S({\a2_sum36_reg_2108[7]_i_3_n_2 ,\a2_sum36_reg_2108[7]_i_4_n_2 ,\a2_sum36_reg_2108[7]_i_5_n_2 ,\a2_sum36_reg_2108[7]_i_6_n_2 }));
  CARRY4 \a2_sum36_reg_2108_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum36_reg_2108_reg[7]_i_2_n_2 ,\a2_sum36_reg_2108_reg[7]_i_2_n_3 ,\a2_sum36_reg_2108_reg[7]_i_2_n_4 ,\a2_sum36_reg_2108_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[2],1'b0}),
        .O({i_1_35_cast_cast_fu_1285_p1[4:2],\NLW_a2_sum36_reg_2108_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum36_reg_2108[7]_i_7_n_2 ,\a2_sum36_reg_2108[7]_i_8_n_2 ,\a2_sum36_reg_2108[7]_i_9_n_2 ,\a2_sum36_reg_2108[7]_i_10_n_2 }));
  FDRE \a2_sum36_reg_2108_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[8]),
        .Q(a2_sum36_reg_2108[8]),
        .R(1'b0));
  FDRE \a2_sum36_reg_2108_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_103),
        .D(a2_sum36_fu_1289_p2[9]),
        .Q(a2_sum36_reg_2108[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum37_reg_2119[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum37_reg_2119[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[11]_i_3 
       (.I0(i_1_36_cast_cast_fu_1310_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum37_reg_2119[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[11]_i_4 
       (.I0(i_1_36_cast_cast_fu_1310_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum37_reg_2119[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[11]_i_5 
       (.I0(i_1_36_cast_cast_fu_1310_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum37_reg_2119[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[11]_i_6 
       (.I0(i_1_36_cast_cast_fu_1310_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum37_reg_2119[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum37_reg_2119[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum37_reg_2119[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum37_reg_2119[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum37_reg_2119[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum37_reg_2119[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum37_reg_2119[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum37_reg_2119[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum37_reg_2119[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[15]_i_4 
       (.I0(i_1_36_cast_cast_fu_1310_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum37_reg_2119[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[15]_i_5 
       (.I0(i_1_36_cast_cast_fu_1310_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum37_reg_2119[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[15]_i_6 
       (.I0(i_1_36_cast_cast_fu_1310_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum37_reg_2119[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[15]_i_7 
       (.I0(i_1_36_cast_cast_fu_1310_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum37_reg_2119[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum37_reg_2119[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum37_reg_2119[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum37_reg_2119[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum37_reg_2119[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum37_reg_2119[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum37_reg_2119[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum37_reg_2119[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum37_reg_2119[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum37_reg_2119[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum37_reg_2119[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum37_reg_2119[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum37_reg_2119[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum37_reg_2119[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum37_reg_2119[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum37_reg_2119[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum37_reg_2119[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[3]_i_3 
       (.I0(i_1_36_cast_cast_fu_1310_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum37_reg_2119[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[3]_i_4 
       (.I0(i_1_36_cast_cast_fu_1310_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum37_reg_2119[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[3]_i_5 
       (.I0(i_1_36_cast_cast_fu_1310_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum37_reg_2119[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum37_reg_2119[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum37_reg_2119[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum37_reg_2119[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[7]_i_3 
       (.I0(i_1_36_cast_cast_fu_1310_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum37_reg_2119[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[7]_i_4 
       (.I0(i_1_36_cast_cast_fu_1310_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum37_reg_2119[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[7]_i_5 
       (.I0(i_1_36_cast_cast_fu_1310_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum37_reg_2119[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum37_reg_2119[7]_i_6 
       (.I0(i_1_36_cast_cast_fu_1310_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum37_reg_2119[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum37_reg_2119[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum37_reg_2119[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum37_reg_2119[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum37_reg_2119[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum37_reg_2119[7]_i_9_n_2 ));
  FDRE \a2_sum37_reg_2119_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum37_reg_2119[0]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[10]),
        .Q(a2_sum37_reg_2119[10]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[11]),
        .Q(a2_sum37_reg_2119[11]),
        .R(1'b0));
  CARRY4 \a2_sum37_reg_2119_reg[11]_i_1 
       (.CI(\a2_sum37_reg_2119_reg[7]_i_1_n_2 ),
        .CO({\a2_sum37_reg_2119_reg[11]_i_1_n_2 ,\a2_sum37_reg_2119_reg[11]_i_1_n_3 ,\a2_sum37_reg_2119_reg[11]_i_1_n_4 ,\a2_sum37_reg_2119_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_36_cast_cast_fu_1310_p1[11:8]),
        .O(a2_sum37_fu_1314_p2[11:8]),
        .S({\a2_sum37_reg_2119[11]_i_3_n_2 ,\a2_sum37_reg_2119[11]_i_4_n_2 ,\a2_sum37_reg_2119[11]_i_5_n_2 ,\a2_sum37_reg_2119[11]_i_6_n_2 }));
  CARRY4 \a2_sum37_reg_2119_reg[11]_i_2 
       (.CI(\a2_sum37_reg_2119_reg[7]_i_2_n_2 ),
        .CO({\a2_sum37_reg_2119_reg[11]_i_2_n_2 ,\a2_sum37_reg_2119_reg[11]_i_2_n_3 ,\a2_sum37_reg_2119_reg[11]_i_2_n_4 ,\a2_sum37_reg_2119_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[5]}),
        .O(i_1_36_cast_cast_fu_1310_p1[8:5]),
        .S({\a2_sum37_reg_2119[11]_i_7_n_2 ,\a2_sum37_reg_2119[11]_i_8_n_2 ,\a2_sum37_reg_2119[11]_i_9_n_2 ,\a2_sum37_reg_2119[11]_i_10_n_2 }));
  FDRE \a2_sum37_reg_2119_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[12]),
        .Q(a2_sum37_reg_2119[12]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[13]),
        .Q(a2_sum37_reg_2119[13]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[14]),
        .Q(a2_sum37_reg_2119[14]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[15]),
        .Q(a2_sum37_reg_2119[15]),
        .R(1'b0));
  CARRY4 \a2_sum37_reg_2119_reg[15]_i_1 
       (.CI(\a2_sum37_reg_2119_reg[11]_i_1_n_2 ),
        .CO({\a2_sum37_reg_2119_reg[15]_i_1_n_2 ,\a2_sum37_reg_2119_reg[15]_i_1_n_3 ,\a2_sum37_reg_2119_reg[15]_i_1_n_4 ,\a2_sum37_reg_2119_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_36_cast_cast_fu_1310_p1[15:12]),
        .O(a2_sum37_fu_1314_p2[15:12]),
        .S({\a2_sum37_reg_2119[15]_i_4_n_2 ,\a2_sum37_reg_2119[15]_i_5_n_2 ,\a2_sum37_reg_2119[15]_i_6_n_2 ,\a2_sum37_reg_2119[15]_i_7_n_2 }));
  CARRY4 \a2_sum37_reg_2119_reg[15]_i_2 
       (.CI(\a2_sum37_reg_2119_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum37_reg_2119_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum37_reg_2119_reg[15]_i_2_n_4 ,\a2_sum37_reg_2119_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum37_reg_2119_reg[15]_i_2_O_UNCONNECTED [3],i_1_36_cast_cast_fu_1310_p1[15:13]}),
        .S({1'b0,\a2_sum37_reg_2119[15]_i_8_n_2 ,\a2_sum37_reg_2119[15]_i_9_n_2 ,\a2_sum37_reg_2119[15]_i_10_n_2 }));
  CARRY4 \a2_sum37_reg_2119_reg[15]_i_3 
       (.CI(\a2_sum37_reg_2119_reg[11]_i_2_n_2 ),
        .CO({\a2_sum37_reg_2119_reg[15]_i_3_n_2 ,\a2_sum37_reg_2119_reg[15]_i_3_n_3 ,\a2_sum37_reg_2119_reg[15]_i_3_n_4 ,\a2_sum37_reg_2119_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_36_cast_cast_fu_1310_p1[12:9]),
        .S({\a2_sum37_reg_2119[15]_i_11_n_2 ,\a2_sum37_reg_2119[15]_i_12_n_2 ,\a2_sum37_reg_2119[15]_i_13_n_2 ,\a2_sum37_reg_2119[15]_i_14_n_2 }));
  FDRE \a2_sum37_reg_2119_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[16]),
        .Q(a2_sum37_reg_2119[16]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[17]),
        .Q(a2_sum37_reg_2119[17]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[18]),
        .Q(a2_sum37_reg_2119[18]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[19]),
        .Q(a2_sum37_reg_2119[19]),
        .R(1'b0));
  CARRY4 \a2_sum37_reg_2119_reg[19]_i_1 
       (.CI(\a2_sum37_reg_2119_reg[15]_i_1_n_2 ),
        .CO({\a2_sum37_reg_2119_reg[19]_i_1_n_2 ,\a2_sum37_reg_2119_reg[19]_i_1_n_3 ,\a2_sum37_reg_2119_reg[19]_i_1_n_4 ,\a2_sum37_reg_2119_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum37_fu_1314_p2[19:16]),
        .S({\a2_sum37_reg_2119[19]_i_2_n_2 ,\a2_sum37_reg_2119[19]_i_3_n_2 ,\a2_sum37_reg_2119[19]_i_4_n_2 ,\a2_sum37_reg_2119[19]_i_5_n_2 }));
  FDRE \a2_sum37_reg_2119_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[1]),
        .Q(a2_sum37_reg_2119[1]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[20]),
        .Q(a2_sum37_reg_2119[20]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[21]),
        .Q(a2_sum37_reg_2119[21]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[22]),
        .Q(a2_sum37_reg_2119[22]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[23]),
        .Q(a2_sum37_reg_2119[23]),
        .R(1'b0));
  CARRY4 \a2_sum37_reg_2119_reg[23]_i_1 
       (.CI(\a2_sum37_reg_2119_reg[19]_i_1_n_2 ),
        .CO({\a2_sum37_reg_2119_reg[23]_i_1_n_2 ,\a2_sum37_reg_2119_reg[23]_i_1_n_3 ,\a2_sum37_reg_2119_reg[23]_i_1_n_4 ,\a2_sum37_reg_2119_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum37_fu_1314_p2[23:20]),
        .S({\a2_sum37_reg_2119[23]_i_2_n_2 ,\a2_sum37_reg_2119[23]_i_3_n_2 ,\a2_sum37_reg_2119[23]_i_4_n_2 ,\a2_sum37_reg_2119[23]_i_5_n_2 }));
  FDRE \a2_sum37_reg_2119_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[24]),
        .Q(a2_sum37_reg_2119[24]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[25]),
        .Q(a2_sum37_reg_2119[25]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[26]),
        .Q(a2_sum37_reg_2119[26]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[27]),
        .Q(a2_sum37_reg_2119[27]),
        .R(1'b0));
  CARRY4 \a2_sum37_reg_2119_reg[27]_i_1 
       (.CI(\a2_sum37_reg_2119_reg[23]_i_1_n_2 ),
        .CO({\a2_sum37_reg_2119_reg[27]_i_1_n_2 ,\a2_sum37_reg_2119_reg[27]_i_1_n_3 ,\a2_sum37_reg_2119_reg[27]_i_1_n_4 ,\a2_sum37_reg_2119_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum37_fu_1314_p2[27:24]),
        .S({\a2_sum37_reg_2119[27]_i_2_n_2 ,\a2_sum37_reg_2119[27]_i_3_n_2 ,\a2_sum37_reg_2119[27]_i_4_n_2 ,\a2_sum37_reg_2119[27]_i_5_n_2 }));
  FDRE \a2_sum37_reg_2119_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[28]),
        .Q(a2_sum37_reg_2119[28]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[29]),
        .Q(a2_sum37_reg_2119[29]),
        .R(1'b0));
  CARRY4 \a2_sum37_reg_2119_reg[29]_i_2 
       (.CI(\a2_sum37_reg_2119_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum37_reg_2119_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum37_reg_2119_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum37_reg_2119_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum37_fu_1314_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum37_reg_2119[29]_i_3_n_2 ,\a2_sum37_reg_2119[29]_i_4_n_2 }));
  FDRE \a2_sum37_reg_2119_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[2]),
        .Q(a2_sum37_reg_2119[2]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[3]),
        .Q(a2_sum37_reg_2119[3]),
        .R(1'b0));
  CARRY4 \a2_sum37_reg_2119_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum37_reg_2119_reg[3]_i_1_n_2 ,\a2_sum37_reg_2119_reg[3]_i_1_n_3 ,\a2_sum37_reg_2119_reg[3]_i_1_n_4 ,\a2_sum37_reg_2119_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_36_cast_cast_fu_1310_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum37_fu_1314_p2[3:1],\NLW_a2_sum37_reg_2119_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum37_reg_2119[3]_i_3_n_2 ,\a2_sum37_reg_2119[3]_i_4_n_2 ,\a2_sum37_reg_2119[3]_i_5_n_2 ,\a2_sum37_reg_2119[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum37_reg_2119_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum37_reg_2119_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum37_reg_2119_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum37_reg_2119_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_36_cast_cast_fu_1310_p1[1]}),
        .S({\NLW_a2_sum37_reg_2119_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],i_1_cast_cast_fu_406_p1[1]}));
  FDRE \a2_sum37_reg_2119_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[4]),
        .Q(a2_sum37_reg_2119[4]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[5]),
        .Q(a2_sum37_reg_2119[5]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[6]),
        .Q(a2_sum37_reg_2119[6]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[7]),
        .Q(a2_sum37_reg_2119[7]),
        .R(1'b0));
  CARRY4 \a2_sum37_reg_2119_reg[7]_i_1 
       (.CI(\a2_sum37_reg_2119_reg[3]_i_1_n_2 ),
        .CO({\a2_sum37_reg_2119_reg[7]_i_1_n_2 ,\a2_sum37_reg_2119_reg[7]_i_1_n_3 ,\a2_sum37_reg_2119_reg[7]_i_1_n_4 ,\a2_sum37_reg_2119_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_36_cast_cast_fu_1310_p1[7:4]),
        .O(a2_sum37_fu_1314_p2[7:4]),
        .S({\a2_sum37_reg_2119[7]_i_3_n_2 ,\a2_sum37_reg_2119[7]_i_4_n_2 ,\a2_sum37_reg_2119[7]_i_5_n_2 ,\a2_sum37_reg_2119[7]_i_6_n_2 }));
  CARRY4 \a2_sum37_reg_2119_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum37_reg_2119_reg[7]_i_2_n_2 ,\a2_sum37_reg_2119_reg[7]_i_2_n_3 ,\a2_sum37_reg_2119_reg[7]_i_2_n_4 ,\a2_sum37_reg_2119_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[2],1'b0}),
        .O({i_1_36_cast_cast_fu_1310_p1[4:2],\NLW_a2_sum37_reg_2119_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum37_reg_2119[7]_i_7_n_2 ,\a2_sum37_reg_2119[7]_i_8_n_2 ,\a2_sum37_reg_2119[7]_i_9_n_2 ,\a2_sum37_reg_2119[7]_i_10_n_2 }));
  FDRE \a2_sum37_reg_2119_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[8]),
        .Q(a2_sum37_reg_2119[8]),
        .R(1'b0));
  FDRE \a2_sum37_reg_2119_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_75),
        .D(a2_sum37_fu_1314_p2[9]),
        .Q(a2_sum37_reg_2119[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum38_reg_2130[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[11]_i_3 
       (.I0(i_1_37_cast_cast_fu_1335_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum38_reg_2130[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[11]_i_4 
       (.I0(i_1_37_cast_cast_fu_1335_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum38_reg_2130[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[11]_i_5 
       (.I0(i_1_37_cast_cast_fu_1335_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum38_reg_2130[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[11]_i_6 
       (.I0(i_1_37_cast_cast_fu_1335_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum38_reg_2130[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum38_reg_2130[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum38_reg_2130[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum38_reg_2130[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum38_reg_2130[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[15]_i_3 
       (.I0(i_1_37_cast_cast_fu_1335_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum38_reg_2130[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[15]_i_4 
       (.I0(i_1_37_cast_cast_fu_1335_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum38_reg_2130[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[15]_i_5 
       (.I0(i_1_37_cast_cast_fu_1335_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum38_reg_2130[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[15]_i_6 
       (.I0(i_1_37_cast_cast_fu_1335_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum38_reg_2130[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[15]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum38_reg_2130[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum38_reg_2130[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum38_reg_2130[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum38_reg_2130[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum38_reg_2130[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum38_reg_2130[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum38_reg_2130[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum38_reg_2130[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum38_reg_2130[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum38_reg_2130[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum38_reg_2130[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum38_reg_2130[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum38_reg_2130[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum38_reg_2130[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum38_reg_2130[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum38_reg_2130[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum38_reg_2130[29]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[3]_i_10 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum38_reg_2130[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[3]_i_3 
       (.I0(i_1_37_cast_cast_fu_1335_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum38_reg_2130[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[3]_i_4 
       (.I0(i_1_37_cast_cast_fu_1335_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum38_reg_2130[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[3]_i_5 
       (.I0(i_1_37_cast_cast_fu_1335_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum38_reg_2130[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[3]_i_6 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum38_reg_2130[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[3]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum38_reg_2130[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum38_reg_2130[3]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum38_reg_2130[3]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum38_reg_2130[3]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum38_reg_2130[3]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum38_reg_2130[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[7]_i_3 
       (.I0(i_1_37_cast_cast_fu_1335_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum38_reg_2130[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[7]_i_4 
       (.I0(i_1_37_cast_cast_fu_1335_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum38_reg_2130[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[7]_i_5 
       (.I0(i_1_37_cast_cast_fu_1335_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum38_reg_2130[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum38_reg_2130[7]_i_6 
       (.I0(i_1_37_cast_cast_fu_1335_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum38_reg_2130[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum38_reg_2130[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum38_reg_2130[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum38_reg_2130[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum38_reg_2130[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum38_reg_2130[7]_i_9_n_2 ));
  FDRE \a2_sum38_reg_2130_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[0]),
        .Q(a2_sum38_reg_2130[0]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[10]),
        .Q(a2_sum38_reg_2130[10]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[11]),
        .Q(a2_sum38_reg_2130[11]),
        .R(1'b0));
  CARRY4 \a2_sum38_reg_2130_reg[11]_i_1 
       (.CI(\a2_sum38_reg_2130_reg[7]_i_1_n_2 ),
        .CO({\a2_sum38_reg_2130_reg[11]_i_1_n_2 ,\a2_sum38_reg_2130_reg[11]_i_1_n_3 ,\a2_sum38_reg_2130_reg[11]_i_1_n_4 ,\a2_sum38_reg_2130_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_37_cast_cast_fu_1335_p1[11:8]),
        .O(a2_sum38_fu_1339_p2[11:8]),
        .S({\a2_sum38_reg_2130[11]_i_3_n_2 ,\a2_sum38_reg_2130[11]_i_4_n_2 ,\a2_sum38_reg_2130[11]_i_5_n_2 ,\a2_sum38_reg_2130[11]_i_6_n_2 }));
  CARRY4 \a2_sum38_reg_2130_reg[11]_i_2 
       (.CI(\a2_sum38_reg_2130_reg[7]_i_2_n_2 ),
        .CO({\a2_sum38_reg_2130_reg[11]_i_2_n_2 ,\a2_sum38_reg_2130_reg[11]_i_2_n_3 ,\a2_sum38_reg_2130_reg[11]_i_2_n_4 ,\a2_sum38_reg_2130_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_37_cast_cast_fu_1335_p1[11:8]),
        .S({\a2_sum38_reg_2130[11]_i_7_n_2 ,\a2_sum38_reg_2130[11]_i_8_n_2 ,\a2_sum38_reg_2130[11]_i_9_n_2 ,\a2_sum38_reg_2130[11]_i_10_n_2 }));
  FDRE \a2_sum38_reg_2130_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[12]),
        .Q(a2_sum38_reg_2130[12]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[13]),
        .Q(a2_sum38_reg_2130[13]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[14]),
        .Q(a2_sum38_reg_2130[14]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[15]),
        .Q(a2_sum38_reg_2130[15]),
        .R(1'b0));
  CARRY4 \a2_sum38_reg_2130_reg[15]_i_1 
       (.CI(\a2_sum38_reg_2130_reg[11]_i_1_n_2 ),
        .CO({\a2_sum38_reg_2130_reg[15]_i_1_n_2 ,\a2_sum38_reg_2130_reg[15]_i_1_n_3 ,\a2_sum38_reg_2130_reg[15]_i_1_n_4 ,\a2_sum38_reg_2130_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_37_cast_cast_fu_1335_p1[15:12]),
        .O(a2_sum38_fu_1339_p2[15:12]),
        .S({\a2_sum38_reg_2130[15]_i_3_n_2 ,\a2_sum38_reg_2130[15]_i_4_n_2 ,\a2_sum38_reg_2130[15]_i_5_n_2 ,\a2_sum38_reg_2130[15]_i_6_n_2 }));
  CARRY4 \a2_sum38_reg_2130_reg[15]_i_2 
       (.CI(\a2_sum38_reg_2130_reg[11]_i_2_n_2 ),
        .CO({\NLW_a2_sum38_reg_2130_reg[15]_i_2_CO_UNCONNECTED [3],\a2_sum38_reg_2130_reg[15]_i_2_n_3 ,\a2_sum38_reg_2130_reg[15]_i_2_n_4 ,\a2_sum38_reg_2130_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_37_cast_cast_fu_1335_p1[15:12]),
        .S({\a2_sum38_reg_2130[15]_i_7_n_2 ,\a2_sum38_reg_2130[15]_i_8_n_2 ,\a2_sum38_reg_2130[15]_i_9_n_2 ,\a2_sum38_reg_2130[15]_i_10_n_2 }));
  FDRE \a2_sum38_reg_2130_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[16]),
        .Q(a2_sum38_reg_2130[16]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[17]),
        .Q(a2_sum38_reg_2130[17]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[18]),
        .Q(a2_sum38_reg_2130[18]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[19]),
        .Q(a2_sum38_reg_2130[19]),
        .R(1'b0));
  CARRY4 \a2_sum38_reg_2130_reg[19]_i_1 
       (.CI(\a2_sum38_reg_2130_reg[15]_i_1_n_2 ),
        .CO({\a2_sum38_reg_2130_reg[19]_i_1_n_2 ,\a2_sum38_reg_2130_reg[19]_i_1_n_3 ,\a2_sum38_reg_2130_reg[19]_i_1_n_4 ,\a2_sum38_reg_2130_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum38_fu_1339_p2[19:16]),
        .S({\a2_sum38_reg_2130[19]_i_2_n_2 ,\a2_sum38_reg_2130[19]_i_3_n_2 ,\a2_sum38_reg_2130[19]_i_4_n_2 ,\a2_sum38_reg_2130[19]_i_5_n_2 }));
  FDRE \a2_sum38_reg_2130_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[1]),
        .Q(a2_sum38_reg_2130[1]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[20]),
        .Q(a2_sum38_reg_2130[20]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[21]),
        .Q(a2_sum38_reg_2130[21]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[22]),
        .Q(a2_sum38_reg_2130[22]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[23]),
        .Q(a2_sum38_reg_2130[23]),
        .R(1'b0));
  CARRY4 \a2_sum38_reg_2130_reg[23]_i_1 
       (.CI(\a2_sum38_reg_2130_reg[19]_i_1_n_2 ),
        .CO({\a2_sum38_reg_2130_reg[23]_i_1_n_2 ,\a2_sum38_reg_2130_reg[23]_i_1_n_3 ,\a2_sum38_reg_2130_reg[23]_i_1_n_4 ,\a2_sum38_reg_2130_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum38_fu_1339_p2[23:20]),
        .S({\a2_sum38_reg_2130[23]_i_2_n_2 ,\a2_sum38_reg_2130[23]_i_3_n_2 ,\a2_sum38_reg_2130[23]_i_4_n_2 ,\a2_sum38_reg_2130[23]_i_5_n_2 }));
  FDRE \a2_sum38_reg_2130_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[24]),
        .Q(a2_sum38_reg_2130[24]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[25]),
        .Q(a2_sum38_reg_2130[25]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[26]),
        .Q(a2_sum38_reg_2130[26]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[27]),
        .Q(a2_sum38_reg_2130[27]),
        .R(1'b0));
  CARRY4 \a2_sum38_reg_2130_reg[27]_i_1 
       (.CI(\a2_sum38_reg_2130_reg[23]_i_1_n_2 ),
        .CO({\a2_sum38_reg_2130_reg[27]_i_1_n_2 ,\a2_sum38_reg_2130_reg[27]_i_1_n_3 ,\a2_sum38_reg_2130_reg[27]_i_1_n_4 ,\a2_sum38_reg_2130_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum38_fu_1339_p2[27:24]),
        .S({\a2_sum38_reg_2130[27]_i_2_n_2 ,\a2_sum38_reg_2130[27]_i_3_n_2 ,\a2_sum38_reg_2130[27]_i_4_n_2 ,\a2_sum38_reg_2130[27]_i_5_n_2 }));
  FDRE \a2_sum38_reg_2130_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[28]),
        .Q(a2_sum38_reg_2130[28]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[29]),
        .Q(a2_sum38_reg_2130[29]),
        .R(1'b0));
  CARRY4 \a2_sum38_reg_2130_reg[29]_i_2 
       (.CI(\a2_sum38_reg_2130_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum38_reg_2130_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum38_reg_2130_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum38_reg_2130_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum38_fu_1339_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum38_reg_2130[29]_i_3_n_2 ,\a2_sum38_reg_2130[29]_i_4_n_2 }));
  FDRE \a2_sum38_reg_2130_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[2]),
        .Q(a2_sum38_reg_2130[2]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[3]),
        .Q(a2_sum38_reg_2130[3]),
        .R(1'b0));
  CARRY4 \a2_sum38_reg_2130_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum38_reg_2130_reg[3]_i_1_n_2 ,\a2_sum38_reg_2130_reg[3]_i_1_n_3 ,\a2_sum38_reg_2130_reg[3]_i_1_n_4 ,\a2_sum38_reg_2130_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_37_cast_cast_fu_1335_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O(a2_sum38_fu_1339_p2[3:0]),
        .S({\a2_sum38_reg_2130[3]_i_3_n_2 ,\a2_sum38_reg_2130[3]_i_4_n_2 ,\a2_sum38_reg_2130[3]_i_5_n_2 ,\a2_sum38_reg_2130[3]_i_6_n_2 }));
  CARRY4 \a2_sum38_reg_2130_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum38_reg_2130_reg[3]_i_2_n_2 ,\a2_sum38_reg_2130_reg[3]_i_2_n_3 ,\a2_sum38_reg_2130_reg[3]_i_2_n_4 ,\a2_sum38_reg_2130_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[2:1],1'b0}),
        .O({i_1_37_cast_cast_fu_1335_p1[3:1],\NLW_a2_sum38_reg_2130_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum38_reg_2130[3]_i_7_n_2 ,\a2_sum38_reg_2130[3]_i_8_n_2 ,\a2_sum38_reg_2130[3]_i_9_n_2 ,\a2_sum38_reg_2130[3]_i_10_n_2 }));
  FDRE \a2_sum38_reg_2130_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[4]),
        .Q(a2_sum38_reg_2130[4]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[5]),
        .Q(a2_sum38_reg_2130[5]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[6]),
        .Q(a2_sum38_reg_2130[6]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[7]),
        .Q(a2_sum38_reg_2130[7]),
        .R(1'b0));
  CARRY4 \a2_sum38_reg_2130_reg[7]_i_1 
       (.CI(\a2_sum38_reg_2130_reg[3]_i_1_n_2 ),
        .CO({\a2_sum38_reg_2130_reg[7]_i_1_n_2 ,\a2_sum38_reg_2130_reg[7]_i_1_n_3 ,\a2_sum38_reg_2130_reg[7]_i_1_n_4 ,\a2_sum38_reg_2130_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_37_cast_cast_fu_1335_p1[7:4]),
        .O(a2_sum38_fu_1339_p2[7:4]),
        .S({\a2_sum38_reg_2130[7]_i_3_n_2 ,\a2_sum38_reg_2130[7]_i_4_n_2 ,\a2_sum38_reg_2130[7]_i_5_n_2 ,\a2_sum38_reg_2130[7]_i_6_n_2 }));
  CARRY4 \a2_sum38_reg_2130_reg[7]_i_2 
       (.CI(\a2_sum38_reg_2130_reg[3]_i_2_n_2 ),
        .CO({\a2_sum38_reg_2130_reg[7]_i_2_n_2 ,\a2_sum38_reg_2130_reg[7]_i_2_n_3 ,\a2_sum38_reg_2130_reg[7]_i_2_n_4 ,\a2_sum38_reg_2130_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[5],1'b0}),
        .O(i_1_37_cast_cast_fu_1335_p1[7:4]),
        .S({\a2_sum38_reg_2130[7]_i_7_n_2 ,\a2_sum38_reg_2130[7]_i_8_n_2 ,\a2_sum38_reg_2130[7]_i_9_n_2 ,\a2_sum38_reg_2130[7]_i_10_n_2 }));
  FDRE \a2_sum38_reg_2130_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[8]),
        .Q(a2_sum38_reg_2130[8]),
        .R(1'b0));
  FDRE \a2_sum38_reg_2130_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_95),
        .D(a2_sum38_fu_1339_p2[9]),
        .Q(a2_sum38_reg_2130[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum39_reg_2141[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum39_reg_2141[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[11]_i_3 
       (.I0(i_1_38_cast_cast_fu_1360_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum39_reg_2141[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[11]_i_4 
       (.I0(i_1_38_cast_cast_fu_1360_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum39_reg_2141[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[11]_i_5 
       (.I0(i_1_38_cast_cast_fu_1360_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum39_reg_2141[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[11]_i_6 
       (.I0(i_1_38_cast_cast_fu_1360_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum39_reg_2141[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum39_reg_2141[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum39_reg_2141[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum39_reg_2141[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum39_reg_2141[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum39_reg_2141[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum39_reg_2141[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum39_reg_2141[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum39_reg_2141[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[15]_i_4 
       (.I0(i_1_38_cast_cast_fu_1360_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum39_reg_2141[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[15]_i_5 
       (.I0(i_1_38_cast_cast_fu_1360_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum39_reg_2141[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[15]_i_6 
       (.I0(i_1_38_cast_cast_fu_1360_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum39_reg_2141[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[15]_i_7 
       (.I0(i_1_38_cast_cast_fu_1360_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum39_reg_2141[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum39_reg_2141[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum39_reg_2141[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum39_reg_2141[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum39_reg_2141[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum39_reg_2141[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum39_reg_2141[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum39_reg_2141[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum39_reg_2141[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum39_reg_2141[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum39_reg_2141[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum39_reg_2141[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum39_reg_2141[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum39_reg_2141[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum39_reg_2141[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum39_reg_2141[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum39_reg_2141[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[3]_i_3 
       (.I0(i_1_38_cast_cast_fu_1360_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum39_reg_2141[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[3]_i_4 
       (.I0(i_1_38_cast_cast_fu_1360_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum39_reg_2141[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[3]_i_5 
       (.I0(i_1_38_cast_cast_fu_1360_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum39_reg_2141[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum39_reg_2141[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum39_reg_2141[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum39_reg_2141[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum39_reg_2141[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[7]_i_3 
       (.I0(i_1_38_cast_cast_fu_1360_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum39_reg_2141[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[7]_i_4 
       (.I0(i_1_38_cast_cast_fu_1360_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum39_reg_2141[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[7]_i_5 
       (.I0(i_1_38_cast_cast_fu_1360_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum39_reg_2141[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum39_reg_2141[7]_i_6 
       (.I0(i_1_38_cast_cast_fu_1360_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum39_reg_2141[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum39_reg_2141[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum39_reg_2141[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum39_reg_2141[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum39_reg_2141[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum39_reg_2141[7]_i_9_n_2 ));
  FDRE \a2_sum39_reg_2141_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum39_reg_2141[0]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[10]),
        .Q(a2_sum39_reg_2141[10]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[11]),
        .Q(a2_sum39_reg_2141[11]),
        .R(1'b0));
  CARRY4 \a2_sum39_reg_2141_reg[11]_i_1 
       (.CI(\a2_sum39_reg_2141_reg[7]_i_1_n_2 ),
        .CO({\a2_sum39_reg_2141_reg[11]_i_1_n_2 ,\a2_sum39_reg_2141_reg[11]_i_1_n_3 ,\a2_sum39_reg_2141_reg[11]_i_1_n_4 ,\a2_sum39_reg_2141_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_38_cast_cast_fu_1360_p1[11:8]),
        .O(a2_sum39_fu_1364_p2[11:8]),
        .S({\a2_sum39_reg_2141[11]_i_3_n_2 ,\a2_sum39_reg_2141[11]_i_4_n_2 ,\a2_sum39_reg_2141[11]_i_5_n_2 ,\a2_sum39_reg_2141[11]_i_6_n_2 }));
  CARRY4 \a2_sum39_reg_2141_reg[11]_i_2 
       (.CI(\a2_sum39_reg_2141_reg[7]_i_2_n_2 ),
        .CO({\a2_sum39_reg_2141_reg[11]_i_2_n_2 ,\a2_sum39_reg_2141_reg[11]_i_2_n_3 ,\a2_sum39_reg_2141_reg[11]_i_2_n_4 ,\a2_sum39_reg_2141_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[5]}),
        .O(i_1_38_cast_cast_fu_1360_p1[8:5]),
        .S({\a2_sum39_reg_2141[11]_i_7_n_2 ,\a2_sum39_reg_2141[11]_i_8_n_2 ,\a2_sum39_reg_2141[11]_i_9_n_2 ,\a2_sum39_reg_2141[11]_i_10_n_2 }));
  FDRE \a2_sum39_reg_2141_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[12]),
        .Q(a2_sum39_reg_2141[12]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[13]),
        .Q(a2_sum39_reg_2141[13]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[14]),
        .Q(a2_sum39_reg_2141[14]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[15]),
        .Q(a2_sum39_reg_2141[15]),
        .R(1'b0));
  CARRY4 \a2_sum39_reg_2141_reg[15]_i_1 
       (.CI(\a2_sum39_reg_2141_reg[11]_i_1_n_2 ),
        .CO({\a2_sum39_reg_2141_reg[15]_i_1_n_2 ,\a2_sum39_reg_2141_reg[15]_i_1_n_3 ,\a2_sum39_reg_2141_reg[15]_i_1_n_4 ,\a2_sum39_reg_2141_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_38_cast_cast_fu_1360_p1[15:12]),
        .O(a2_sum39_fu_1364_p2[15:12]),
        .S({\a2_sum39_reg_2141[15]_i_4_n_2 ,\a2_sum39_reg_2141[15]_i_5_n_2 ,\a2_sum39_reg_2141[15]_i_6_n_2 ,\a2_sum39_reg_2141[15]_i_7_n_2 }));
  CARRY4 \a2_sum39_reg_2141_reg[15]_i_2 
       (.CI(\a2_sum39_reg_2141_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum39_reg_2141_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum39_reg_2141_reg[15]_i_2_n_4 ,\a2_sum39_reg_2141_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum39_reg_2141_reg[15]_i_2_O_UNCONNECTED [3],i_1_38_cast_cast_fu_1360_p1[15:13]}),
        .S({1'b0,\a2_sum39_reg_2141[15]_i_8_n_2 ,\a2_sum39_reg_2141[15]_i_9_n_2 ,\a2_sum39_reg_2141[15]_i_10_n_2 }));
  CARRY4 \a2_sum39_reg_2141_reg[15]_i_3 
       (.CI(\a2_sum39_reg_2141_reg[11]_i_2_n_2 ),
        .CO({\a2_sum39_reg_2141_reg[15]_i_3_n_2 ,\a2_sum39_reg_2141_reg[15]_i_3_n_3 ,\a2_sum39_reg_2141_reg[15]_i_3_n_4 ,\a2_sum39_reg_2141_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_38_cast_cast_fu_1360_p1[12:9]),
        .S({\a2_sum39_reg_2141[15]_i_11_n_2 ,\a2_sum39_reg_2141[15]_i_12_n_2 ,\a2_sum39_reg_2141[15]_i_13_n_2 ,\a2_sum39_reg_2141[15]_i_14_n_2 }));
  FDRE \a2_sum39_reg_2141_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[16]),
        .Q(a2_sum39_reg_2141[16]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[17]),
        .Q(a2_sum39_reg_2141[17]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[18]),
        .Q(a2_sum39_reg_2141[18]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[19]),
        .Q(a2_sum39_reg_2141[19]),
        .R(1'b0));
  CARRY4 \a2_sum39_reg_2141_reg[19]_i_1 
       (.CI(\a2_sum39_reg_2141_reg[15]_i_1_n_2 ),
        .CO({\a2_sum39_reg_2141_reg[19]_i_1_n_2 ,\a2_sum39_reg_2141_reg[19]_i_1_n_3 ,\a2_sum39_reg_2141_reg[19]_i_1_n_4 ,\a2_sum39_reg_2141_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum39_fu_1364_p2[19:16]),
        .S({\a2_sum39_reg_2141[19]_i_2_n_2 ,\a2_sum39_reg_2141[19]_i_3_n_2 ,\a2_sum39_reg_2141[19]_i_4_n_2 ,\a2_sum39_reg_2141[19]_i_5_n_2 }));
  FDRE \a2_sum39_reg_2141_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[1]),
        .Q(a2_sum39_reg_2141[1]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[20]),
        .Q(a2_sum39_reg_2141[20]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[21]),
        .Q(a2_sum39_reg_2141[21]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[22]),
        .Q(a2_sum39_reg_2141[22]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[23]),
        .Q(a2_sum39_reg_2141[23]),
        .R(1'b0));
  CARRY4 \a2_sum39_reg_2141_reg[23]_i_1 
       (.CI(\a2_sum39_reg_2141_reg[19]_i_1_n_2 ),
        .CO({\a2_sum39_reg_2141_reg[23]_i_1_n_2 ,\a2_sum39_reg_2141_reg[23]_i_1_n_3 ,\a2_sum39_reg_2141_reg[23]_i_1_n_4 ,\a2_sum39_reg_2141_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum39_fu_1364_p2[23:20]),
        .S({\a2_sum39_reg_2141[23]_i_2_n_2 ,\a2_sum39_reg_2141[23]_i_3_n_2 ,\a2_sum39_reg_2141[23]_i_4_n_2 ,\a2_sum39_reg_2141[23]_i_5_n_2 }));
  FDRE \a2_sum39_reg_2141_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[24]),
        .Q(a2_sum39_reg_2141[24]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[25]),
        .Q(a2_sum39_reg_2141[25]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[26]),
        .Q(a2_sum39_reg_2141[26]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[27]),
        .Q(a2_sum39_reg_2141[27]),
        .R(1'b0));
  CARRY4 \a2_sum39_reg_2141_reg[27]_i_1 
       (.CI(\a2_sum39_reg_2141_reg[23]_i_1_n_2 ),
        .CO({\a2_sum39_reg_2141_reg[27]_i_1_n_2 ,\a2_sum39_reg_2141_reg[27]_i_1_n_3 ,\a2_sum39_reg_2141_reg[27]_i_1_n_4 ,\a2_sum39_reg_2141_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum39_fu_1364_p2[27:24]),
        .S({\a2_sum39_reg_2141[27]_i_2_n_2 ,\a2_sum39_reg_2141[27]_i_3_n_2 ,\a2_sum39_reg_2141[27]_i_4_n_2 ,\a2_sum39_reg_2141[27]_i_5_n_2 }));
  FDRE \a2_sum39_reg_2141_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[28]),
        .Q(a2_sum39_reg_2141[28]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[29]),
        .Q(a2_sum39_reg_2141[29]),
        .R(1'b0));
  CARRY4 \a2_sum39_reg_2141_reg[29]_i_2 
       (.CI(\a2_sum39_reg_2141_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum39_reg_2141_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum39_reg_2141_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum39_reg_2141_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum39_fu_1364_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum39_reg_2141[29]_i_3_n_2 ,\a2_sum39_reg_2141[29]_i_4_n_2 }));
  FDRE \a2_sum39_reg_2141_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[2]),
        .Q(a2_sum39_reg_2141[2]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[3]),
        .Q(a2_sum39_reg_2141[3]),
        .R(1'b0));
  CARRY4 \a2_sum39_reg_2141_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum39_reg_2141_reg[3]_i_1_n_2 ,\a2_sum39_reg_2141_reg[3]_i_1_n_3 ,\a2_sum39_reg_2141_reg[3]_i_1_n_4 ,\a2_sum39_reg_2141_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_38_cast_cast_fu_1360_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum39_fu_1364_p2[3:1],\NLW_a2_sum39_reg_2141_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum39_reg_2141[3]_i_3_n_2 ,\a2_sum39_reg_2141[3]_i_4_n_2 ,\a2_sum39_reg_2141[3]_i_5_n_2 ,\a2_sum39_reg_2141[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum39_reg_2141_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum39_reg_2141_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum39_reg_2141_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum39_reg_2141_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_38_cast_cast_fu_1360_p1[1]}),
        .S({\NLW_a2_sum39_reg_2141_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],\a2_sum43_reg_2185[3]_i_7_n_2 }));
  FDRE \a2_sum39_reg_2141_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[4]),
        .Q(a2_sum39_reg_2141[4]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[5]),
        .Q(a2_sum39_reg_2141[5]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[6]),
        .Q(a2_sum39_reg_2141[6]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[7]),
        .Q(a2_sum39_reg_2141[7]),
        .R(1'b0));
  CARRY4 \a2_sum39_reg_2141_reg[7]_i_1 
       (.CI(\a2_sum39_reg_2141_reg[3]_i_1_n_2 ),
        .CO({\a2_sum39_reg_2141_reg[7]_i_1_n_2 ,\a2_sum39_reg_2141_reg[7]_i_1_n_3 ,\a2_sum39_reg_2141_reg[7]_i_1_n_4 ,\a2_sum39_reg_2141_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_38_cast_cast_fu_1360_p1[7:4]),
        .O(a2_sum39_fu_1364_p2[7:4]),
        .S({\a2_sum39_reg_2141[7]_i_3_n_2 ,\a2_sum39_reg_2141[7]_i_4_n_2 ,\a2_sum39_reg_2141[7]_i_5_n_2 ,\a2_sum39_reg_2141[7]_i_6_n_2 }));
  CARRY4 \a2_sum39_reg_2141_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum39_reg_2141_reg[7]_i_2_n_2 ,\a2_sum39_reg_2141_reg[7]_i_2_n_3 ,\a2_sum39_reg_2141_reg[7]_i_2_n_4 ,\a2_sum39_reg_2141_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[2:1]}),
        .O({i_1_38_cast_cast_fu_1360_p1[4:2],\NLW_a2_sum39_reg_2141_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum39_reg_2141[7]_i_7_n_2 ,\a2_sum39_reg_2141[7]_i_8_n_2 ,\a2_sum39_reg_2141[7]_i_9_n_2 ,\a2_sum39_reg_2141[7]_i_10_n_2 }));
  FDRE \a2_sum39_reg_2141_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[8]),
        .Q(a2_sum39_reg_2141[8]),
        .R(1'b0));
  FDRE \a2_sum39_reg_2141_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_7),
        .D(a2_sum39_fu_1364_p2[9]),
        .Q(a2_sum39_reg_2141[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum3_reg_1795[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[11]_i_3 
       (.I0(i_1_7_cast_cast_fu_585_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum3_reg_1795[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[11]_i_4 
       (.I0(i_1_7_cast_cast_fu_585_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum3_reg_1795[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[11]_i_5 
       (.I0(i_1_7_cast_cast_fu_585_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum3_reg_1795[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[11]_i_6 
       (.I0(i_1_7_cast_cast_fu_585_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum3_reg_1795[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum3_reg_1795[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum3_reg_1795[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum3_reg_1795[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum3_reg_1795[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum3_reg_1795[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum3_reg_1795[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum3_reg_1795[15]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[15]_i_4 
       (.I0(i_1_7_cast_cast_fu_585_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum3_reg_1795[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[15]_i_5 
       (.I0(i_1_7_cast_cast_fu_585_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum3_reg_1795[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[15]_i_6 
       (.I0(i_1_7_cast_cast_fu_585_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum3_reg_1795[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[15]_i_7 
       (.I0(i_1_7_cast_cast_fu_585_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum3_reg_1795[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum3_reg_1795[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum3_reg_1795[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum3_reg_1795[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum3_reg_1795[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum3_reg_1795[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum3_reg_1795[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum3_reg_1795[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum3_reg_1795[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum3_reg_1795[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum3_reg_1795[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum3_reg_1795[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum3_reg_1795[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum3_reg_1795[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum3_reg_1795[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum3_reg_1795[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum3_reg_1795[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[3]_i_2 
       (.I0(i_1_7_cast_cast_fu_585_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum3_reg_1795[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[3]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum3_reg_1795[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[3]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum3_reg_1795[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum3_reg_1795[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum3_reg_1795[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[7]_i_3 
       (.I0(i_1_7_cast_cast_fu_585_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum3_reg_1795[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[7]_i_4 
       (.I0(i_1_7_cast_cast_fu_585_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum3_reg_1795[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[7]_i_5 
       (.I0(i_1_7_cast_cast_fu_585_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum3_reg_1795[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum3_reg_1795[7]_i_6 
       (.I0(i_1_7_cast_cast_fu_585_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum3_reg_1795[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum3_reg_1795[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum3_reg_1795[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum3_reg_1795[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum3_reg_1795[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum3_reg_1795[7]_i_9_n_2 ));
  FDRE \a2_sum3_reg_1795_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum44_fu_1489_p2[0]),
        .Q(a2_sum3_reg_1795[0]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[10]),
        .Q(a2_sum3_reg_1795[10]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[11]),
        .Q(a2_sum3_reg_1795[11]),
        .R(1'b0));
  CARRY4 \a2_sum3_reg_1795_reg[11]_i_1 
       (.CI(\a2_sum3_reg_1795_reg[7]_i_1_n_2 ),
        .CO({\a2_sum3_reg_1795_reg[11]_i_1_n_2 ,\a2_sum3_reg_1795_reg[11]_i_1_n_3 ,\a2_sum3_reg_1795_reg[11]_i_1_n_4 ,\a2_sum3_reg_1795_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_7_cast_cast_fu_585_p1[11:8]),
        .O(a2_sum3_fu_589_p2[11:8]),
        .S({\a2_sum3_reg_1795[11]_i_3_n_2 ,\a2_sum3_reg_1795[11]_i_4_n_2 ,\a2_sum3_reg_1795[11]_i_5_n_2 ,\a2_sum3_reg_1795[11]_i_6_n_2 }));
  CARRY4 \a2_sum3_reg_1795_reg[11]_i_2 
       (.CI(\a2_sum3_reg_1795_reg[7]_i_2_n_2 ),
        .CO({\a2_sum3_reg_1795_reg[11]_i_2_n_2 ,\a2_sum3_reg_1795_reg[11]_i_2_n_3 ,\a2_sum3_reg_1795_reg[11]_i_2_n_4 ,\a2_sum3_reg_1795_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_7_cast_cast_fu_585_p1[9:6]),
        .S({\a2_sum3_reg_1795[11]_i_7_n_2 ,\a2_sum3_reg_1795[11]_i_8_n_2 ,\a2_sum3_reg_1795[11]_i_9_n_2 ,\a2_sum3_reg_1795[11]_i_10_n_2 }));
  FDRE \a2_sum3_reg_1795_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[12]),
        .Q(a2_sum3_reg_1795[12]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[13]),
        .Q(a2_sum3_reg_1795[13]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[14]),
        .Q(a2_sum3_reg_1795[14]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[15]),
        .Q(a2_sum3_reg_1795[15]),
        .R(1'b0));
  CARRY4 \a2_sum3_reg_1795_reg[15]_i_1 
       (.CI(\a2_sum3_reg_1795_reg[11]_i_1_n_2 ),
        .CO({\a2_sum3_reg_1795_reg[15]_i_1_n_2 ,\a2_sum3_reg_1795_reg[15]_i_1_n_3 ,\a2_sum3_reg_1795_reg[15]_i_1_n_4 ,\a2_sum3_reg_1795_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_7_cast_cast_fu_585_p1[15:12]),
        .O(a2_sum3_fu_589_p2[15:12]),
        .S({\a2_sum3_reg_1795[15]_i_4_n_2 ,\a2_sum3_reg_1795[15]_i_5_n_2 ,\a2_sum3_reg_1795[15]_i_6_n_2 ,\a2_sum3_reg_1795[15]_i_7_n_2 }));
  CARRY4 \a2_sum3_reg_1795_reg[15]_i_2 
       (.CI(\a2_sum3_reg_1795_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum3_reg_1795_reg[15]_i_2_CO_UNCONNECTED [3:1],\a2_sum3_reg_1795_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum3_reg_1795_reg[15]_i_2_O_UNCONNECTED [3:2],i_1_7_cast_cast_fu_585_p1[15:14]}),
        .S({1'b0,1'b0,\a2_sum3_reg_1795[15]_i_8_n_2 ,\a2_sum3_reg_1795[15]_i_9_n_2 }));
  CARRY4 \a2_sum3_reg_1795_reg[15]_i_3 
       (.CI(\a2_sum3_reg_1795_reg[11]_i_2_n_2 ),
        .CO({\a2_sum3_reg_1795_reg[15]_i_3_n_2 ,\a2_sum3_reg_1795_reg[15]_i_3_n_3 ,\a2_sum3_reg_1795_reg[15]_i_3_n_4 ,\a2_sum3_reg_1795_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_7_cast_cast_fu_585_p1[13:10]),
        .S({\a2_sum3_reg_1795[15]_i_10_n_2 ,\a2_sum3_reg_1795[15]_i_11_n_2 ,\a2_sum3_reg_1795[15]_i_12_n_2 ,\a2_sum3_reg_1795[15]_i_13_n_2 }));
  FDRE \a2_sum3_reg_1795_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[16]),
        .Q(a2_sum3_reg_1795[16]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[17]),
        .Q(a2_sum3_reg_1795[17]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[18]),
        .Q(a2_sum3_reg_1795[18]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[19]),
        .Q(a2_sum3_reg_1795[19]),
        .R(1'b0));
  CARRY4 \a2_sum3_reg_1795_reg[19]_i_1 
       (.CI(\a2_sum3_reg_1795_reg[15]_i_1_n_2 ),
        .CO({\a2_sum3_reg_1795_reg[19]_i_1_n_2 ,\a2_sum3_reg_1795_reg[19]_i_1_n_3 ,\a2_sum3_reg_1795_reg[19]_i_1_n_4 ,\a2_sum3_reg_1795_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum3_fu_589_p2[19:16]),
        .S({\a2_sum3_reg_1795[19]_i_2_n_2 ,\a2_sum3_reg_1795[19]_i_3_n_2 ,\a2_sum3_reg_1795[19]_i_4_n_2 ,\a2_sum3_reg_1795[19]_i_5_n_2 }));
  FDRE \a2_sum3_reg_1795_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[1]),
        .Q(a2_sum3_reg_1795[1]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[20]),
        .Q(a2_sum3_reg_1795[20]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[21]),
        .Q(a2_sum3_reg_1795[21]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[22]),
        .Q(a2_sum3_reg_1795[22]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[23]),
        .Q(a2_sum3_reg_1795[23]),
        .R(1'b0));
  CARRY4 \a2_sum3_reg_1795_reg[23]_i_1 
       (.CI(\a2_sum3_reg_1795_reg[19]_i_1_n_2 ),
        .CO({\a2_sum3_reg_1795_reg[23]_i_1_n_2 ,\a2_sum3_reg_1795_reg[23]_i_1_n_3 ,\a2_sum3_reg_1795_reg[23]_i_1_n_4 ,\a2_sum3_reg_1795_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum3_fu_589_p2[23:20]),
        .S({\a2_sum3_reg_1795[23]_i_2_n_2 ,\a2_sum3_reg_1795[23]_i_3_n_2 ,\a2_sum3_reg_1795[23]_i_4_n_2 ,\a2_sum3_reg_1795[23]_i_5_n_2 }));
  FDRE \a2_sum3_reg_1795_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[24]),
        .Q(a2_sum3_reg_1795[24]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[25]),
        .Q(a2_sum3_reg_1795[25]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[26]),
        .Q(a2_sum3_reg_1795[26]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[27]),
        .Q(a2_sum3_reg_1795[27]),
        .R(1'b0));
  CARRY4 \a2_sum3_reg_1795_reg[27]_i_1 
       (.CI(\a2_sum3_reg_1795_reg[23]_i_1_n_2 ),
        .CO({\a2_sum3_reg_1795_reg[27]_i_1_n_2 ,\a2_sum3_reg_1795_reg[27]_i_1_n_3 ,\a2_sum3_reg_1795_reg[27]_i_1_n_4 ,\a2_sum3_reg_1795_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum3_fu_589_p2[27:24]),
        .S({\a2_sum3_reg_1795[27]_i_2_n_2 ,\a2_sum3_reg_1795[27]_i_3_n_2 ,\a2_sum3_reg_1795[27]_i_4_n_2 ,\a2_sum3_reg_1795[27]_i_5_n_2 }));
  FDRE \a2_sum3_reg_1795_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[28]),
        .Q(a2_sum3_reg_1795[28]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[29]),
        .Q(a2_sum3_reg_1795[29]),
        .R(1'b0));
  CARRY4 \a2_sum3_reg_1795_reg[29]_i_2 
       (.CI(\a2_sum3_reg_1795_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum3_reg_1795_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum3_reg_1795_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum3_reg_1795_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum3_fu_589_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum3_reg_1795[29]_i_3_n_2 ,\a2_sum3_reg_1795[29]_i_4_n_2 }));
  FDRE \a2_sum3_reg_1795_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[2]),
        .Q(a2_sum3_reg_1795[2]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[3]),
        .Q(a2_sum3_reg_1795[3]),
        .R(1'b0));
  CARRY4 \a2_sum3_reg_1795_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum3_reg_1795_reg[3]_i_1_n_2 ,\a2_sum3_reg_1795_reg[3]_i_1_n_3 ,\a2_sum3_reg_1795_reg[3]_i_1_n_4 ,\a2_sum3_reg_1795_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_7_cast_cast_fu_585_p1[3],i_1_cast_cast_fu_406_p1[2:1],i_1_49_fu_1592_p2[0]}),
        .O({a2_sum3_fu_589_p2[3:1],\NLW_a2_sum3_reg_1795_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum3_reg_1795[3]_i_2_n_2 ,\a2_sum3_reg_1795[3]_i_3_n_2 ,\a2_sum3_reg_1795[3]_i_4_n_2 ,\a2_sum3_reg_1795[3]_i_5_n_2 }));
  FDRE \a2_sum3_reg_1795_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[4]),
        .Q(a2_sum3_reg_1795[4]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[5]),
        .Q(a2_sum3_reg_1795[5]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[6]),
        .Q(a2_sum3_reg_1795[6]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[7]),
        .Q(a2_sum3_reg_1795[7]),
        .R(1'b0));
  CARRY4 \a2_sum3_reg_1795_reg[7]_i_1 
       (.CI(\a2_sum3_reg_1795_reg[3]_i_1_n_2 ),
        .CO({\a2_sum3_reg_1795_reg[7]_i_1_n_2 ,\a2_sum3_reg_1795_reg[7]_i_1_n_3 ,\a2_sum3_reg_1795_reg[7]_i_1_n_4 ,\a2_sum3_reg_1795_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_7_cast_cast_fu_585_p1[7:4]),
        .O(a2_sum3_fu_589_p2[7:4]),
        .S({\a2_sum3_reg_1795[7]_i_3_n_2 ,\a2_sum3_reg_1795[7]_i_4_n_2 ,\a2_sum3_reg_1795[7]_i_5_n_2 ,\a2_sum3_reg_1795[7]_i_6_n_2 }));
  CARRY4 \a2_sum3_reg_1795_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum3_reg_1795_reg[7]_i_2_n_2 ,\a2_sum3_reg_1795_reg[7]_i_2_n_3 ,\a2_sum3_reg_1795_reg[7]_i_2_n_4 ,\a2_sum3_reg_1795_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[3],1'b0}),
        .O({i_1_7_cast_cast_fu_585_p1[5:3],\NLW_a2_sum3_reg_1795_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum3_reg_1795[7]_i_7_n_2 ,\a2_sum3_reg_1795[7]_i_8_n_2 ,\a2_sum3_reg_1795[7]_i_9_n_2 ,\a2_sum3_reg_1795[7]_i_10_n_2 }));
  FDRE \a2_sum3_reg_1795_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[8]),
        .Q(a2_sum3_reg_1795[8]),
        .R(1'b0));
  FDRE \a2_sum3_reg_1795_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_96),
        .D(a2_sum3_fu_589_p2[9]),
        .Q(a2_sum3_reg_1795[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum40_reg_2152[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[11]_i_3 
       (.I0(i_1_39_cast_cast_fu_1385_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum40_reg_2152[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[11]_i_4 
       (.I0(i_1_39_cast_cast_fu_1385_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum40_reg_2152[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[11]_i_5 
       (.I0(i_1_39_cast_cast_fu_1385_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum40_reg_2152[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[11]_i_6 
       (.I0(i_1_39_cast_cast_fu_1385_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum40_reg_2152[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum40_reg_2152[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum40_reg_2152[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum40_reg_2152[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum40_reg_2152[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum40_reg_2152[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum40_reg_2152[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum40_reg_2152[15]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[15]_i_4 
       (.I0(i_1_39_cast_cast_fu_1385_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum40_reg_2152[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[15]_i_5 
       (.I0(i_1_39_cast_cast_fu_1385_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum40_reg_2152[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[15]_i_6 
       (.I0(i_1_39_cast_cast_fu_1385_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum40_reg_2152[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[15]_i_7 
       (.I0(i_1_39_cast_cast_fu_1385_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum40_reg_2152[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum40_reg_2152[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum40_reg_2152[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum40_reg_2152[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum40_reg_2152[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum40_reg_2152[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum40_reg_2152[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum40_reg_2152[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum40_reg_2152[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum40_reg_2152[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum40_reg_2152[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum40_reg_2152[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum40_reg_2152[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum40_reg_2152[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum40_reg_2152[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum40_reg_2152[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum40_reg_2152[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[3]_i_2 
       (.I0(i_1_39_cast_cast_fu_1385_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum40_reg_2152[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[3]_i_3 
       (.I0(i_1_39_cast_cast_fu_1385_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum40_reg_2152[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[3]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum40_reg_2152[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum40_reg_2152[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum40_reg_2152[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[7]_i_3 
       (.I0(i_1_39_cast_cast_fu_1385_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum40_reg_2152[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[7]_i_4 
       (.I0(i_1_39_cast_cast_fu_1385_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum40_reg_2152[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[7]_i_5 
       (.I0(i_1_39_cast_cast_fu_1385_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum40_reg_2152[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum40_reg_2152[7]_i_6 
       (.I0(i_1_39_cast_cast_fu_1385_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum40_reg_2152[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum40_reg_2152[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum40_reg_2152[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum40_reg_2152[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum40_reg_2152[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum40_reg_2152[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum40_reg_2152[7]_i_9_n_2 ));
  FDRE \a2_sum40_reg_2152_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum44_fu_1489_p2[0]),
        .Q(a2_sum40_reg_2152[0]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[10]),
        .Q(a2_sum40_reg_2152[10]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[11]),
        .Q(a2_sum40_reg_2152[11]),
        .R(1'b0));
  CARRY4 \a2_sum40_reg_2152_reg[11]_i_1 
       (.CI(\a2_sum40_reg_2152_reg[7]_i_1_n_2 ),
        .CO({\a2_sum40_reg_2152_reg[11]_i_1_n_2 ,\a2_sum40_reg_2152_reg[11]_i_1_n_3 ,\a2_sum40_reg_2152_reg[11]_i_1_n_4 ,\a2_sum40_reg_2152_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_39_cast_cast_fu_1385_p1[11:8]),
        .O(a2_sum40_fu_1389_p2[11:8]),
        .S({\a2_sum40_reg_2152[11]_i_3_n_2 ,\a2_sum40_reg_2152[11]_i_4_n_2 ,\a2_sum40_reg_2152[11]_i_5_n_2 ,\a2_sum40_reg_2152[11]_i_6_n_2 }));
  CARRY4 \a2_sum40_reg_2152_reg[11]_i_2 
       (.CI(\a2_sum40_reg_2152_reg[7]_i_2_n_2 ),
        .CO({\a2_sum40_reg_2152_reg[11]_i_2_n_2 ,\a2_sum40_reg_2152_reg[11]_i_2_n_3 ,\a2_sum40_reg_2152_reg[11]_i_2_n_4 ,\a2_sum40_reg_2152_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_39_cast_cast_fu_1385_p1[9:6]),
        .S({\a2_sum40_reg_2152[11]_i_7_n_2 ,\a2_sum40_reg_2152[11]_i_8_n_2 ,\a2_sum40_reg_2152[11]_i_9_n_2 ,\a2_sum40_reg_2152[11]_i_10_n_2 }));
  FDRE \a2_sum40_reg_2152_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[12]),
        .Q(a2_sum40_reg_2152[12]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[13]),
        .Q(a2_sum40_reg_2152[13]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[14]),
        .Q(a2_sum40_reg_2152[14]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[15]),
        .Q(a2_sum40_reg_2152[15]),
        .R(1'b0));
  CARRY4 \a2_sum40_reg_2152_reg[15]_i_1 
       (.CI(\a2_sum40_reg_2152_reg[11]_i_1_n_2 ),
        .CO({\a2_sum40_reg_2152_reg[15]_i_1_n_2 ,\a2_sum40_reg_2152_reg[15]_i_1_n_3 ,\a2_sum40_reg_2152_reg[15]_i_1_n_4 ,\a2_sum40_reg_2152_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_39_cast_cast_fu_1385_p1[15:12]),
        .O(a2_sum40_fu_1389_p2[15:12]),
        .S({\a2_sum40_reg_2152[15]_i_4_n_2 ,\a2_sum40_reg_2152[15]_i_5_n_2 ,\a2_sum40_reg_2152[15]_i_6_n_2 ,\a2_sum40_reg_2152[15]_i_7_n_2 }));
  CARRY4 \a2_sum40_reg_2152_reg[15]_i_2 
       (.CI(\a2_sum40_reg_2152_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum40_reg_2152_reg[15]_i_2_CO_UNCONNECTED [3:1],\a2_sum40_reg_2152_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum40_reg_2152_reg[15]_i_2_O_UNCONNECTED [3:2],i_1_39_cast_cast_fu_1385_p1[15:14]}),
        .S({1'b0,1'b0,\a2_sum40_reg_2152[15]_i_8_n_2 ,\a2_sum40_reg_2152[15]_i_9_n_2 }));
  CARRY4 \a2_sum40_reg_2152_reg[15]_i_3 
       (.CI(\a2_sum40_reg_2152_reg[11]_i_2_n_2 ),
        .CO({\a2_sum40_reg_2152_reg[15]_i_3_n_2 ,\a2_sum40_reg_2152_reg[15]_i_3_n_3 ,\a2_sum40_reg_2152_reg[15]_i_3_n_4 ,\a2_sum40_reg_2152_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_39_cast_cast_fu_1385_p1[13:10]),
        .S({\a2_sum40_reg_2152[15]_i_10_n_2 ,\a2_sum40_reg_2152[15]_i_11_n_2 ,\a2_sum40_reg_2152[15]_i_12_n_2 ,\a2_sum40_reg_2152[15]_i_13_n_2 }));
  FDRE \a2_sum40_reg_2152_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[16]),
        .Q(a2_sum40_reg_2152[16]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[17]),
        .Q(a2_sum40_reg_2152[17]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[18]),
        .Q(a2_sum40_reg_2152[18]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[19]),
        .Q(a2_sum40_reg_2152[19]),
        .R(1'b0));
  CARRY4 \a2_sum40_reg_2152_reg[19]_i_1 
       (.CI(\a2_sum40_reg_2152_reg[15]_i_1_n_2 ),
        .CO({\a2_sum40_reg_2152_reg[19]_i_1_n_2 ,\a2_sum40_reg_2152_reg[19]_i_1_n_3 ,\a2_sum40_reg_2152_reg[19]_i_1_n_4 ,\a2_sum40_reg_2152_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum40_fu_1389_p2[19:16]),
        .S({\a2_sum40_reg_2152[19]_i_2_n_2 ,\a2_sum40_reg_2152[19]_i_3_n_2 ,\a2_sum40_reg_2152[19]_i_4_n_2 ,\a2_sum40_reg_2152[19]_i_5_n_2 }));
  FDRE \a2_sum40_reg_2152_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[1]),
        .Q(a2_sum40_reg_2152[1]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[20]),
        .Q(a2_sum40_reg_2152[20]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[21]),
        .Q(a2_sum40_reg_2152[21]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[22]),
        .Q(a2_sum40_reg_2152[22]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[23]),
        .Q(a2_sum40_reg_2152[23]),
        .R(1'b0));
  CARRY4 \a2_sum40_reg_2152_reg[23]_i_1 
       (.CI(\a2_sum40_reg_2152_reg[19]_i_1_n_2 ),
        .CO({\a2_sum40_reg_2152_reg[23]_i_1_n_2 ,\a2_sum40_reg_2152_reg[23]_i_1_n_3 ,\a2_sum40_reg_2152_reg[23]_i_1_n_4 ,\a2_sum40_reg_2152_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum40_fu_1389_p2[23:20]),
        .S({\a2_sum40_reg_2152[23]_i_2_n_2 ,\a2_sum40_reg_2152[23]_i_3_n_2 ,\a2_sum40_reg_2152[23]_i_4_n_2 ,\a2_sum40_reg_2152[23]_i_5_n_2 }));
  FDRE \a2_sum40_reg_2152_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[24]),
        .Q(a2_sum40_reg_2152[24]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[25]),
        .Q(a2_sum40_reg_2152[25]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[26]),
        .Q(a2_sum40_reg_2152[26]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[27]),
        .Q(a2_sum40_reg_2152[27]),
        .R(1'b0));
  CARRY4 \a2_sum40_reg_2152_reg[27]_i_1 
       (.CI(\a2_sum40_reg_2152_reg[23]_i_1_n_2 ),
        .CO({\a2_sum40_reg_2152_reg[27]_i_1_n_2 ,\a2_sum40_reg_2152_reg[27]_i_1_n_3 ,\a2_sum40_reg_2152_reg[27]_i_1_n_4 ,\a2_sum40_reg_2152_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum40_fu_1389_p2[27:24]),
        .S({\a2_sum40_reg_2152[27]_i_2_n_2 ,\a2_sum40_reg_2152[27]_i_3_n_2 ,\a2_sum40_reg_2152[27]_i_4_n_2 ,\a2_sum40_reg_2152[27]_i_5_n_2 }));
  FDRE \a2_sum40_reg_2152_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[28]),
        .Q(a2_sum40_reg_2152[28]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[29]),
        .Q(a2_sum40_reg_2152[29]),
        .R(1'b0));
  CARRY4 \a2_sum40_reg_2152_reg[29]_i_2 
       (.CI(\a2_sum40_reg_2152_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum40_reg_2152_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum40_reg_2152_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum40_reg_2152_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum40_fu_1389_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum40_reg_2152[29]_i_3_n_2 ,\a2_sum40_reg_2152[29]_i_4_n_2 }));
  FDRE \a2_sum40_reg_2152_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[2]),
        .Q(a2_sum40_reg_2152[2]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[3]),
        .Q(a2_sum40_reg_2152[3]),
        .R(1'b0));
  CARRY4 \a2_sum40_reg_2152_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum40_reg_2152_reg[3]_i_1_n_2 ,\a2_sum40_reg_2152_reg[3]_i_1_n_3 ,\a2_sum40_reg_2152_reg[3]_i_1_n_4 ,\a2_sum40_reg_2152_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_39_cast_cast_fu_1385_p1[3:2],i_1_cast_cast_fu_406_p1[1],i_1_49_fu_1592_p2[0]}),
        .O({a2_sum40_fu_1389_p2[3:1],\NLW_a2_sum40_reg_2152_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum40_reg_2152[3]_i_2_n_2 ,\a2_sum40_reg_2152[3]_i_3_n_2 ,\a2_sum40_reg_2152[3]_i_4_n_2 ,\a2_sum40_reg_2152[3]_i_5_n_2 }));
  FDRE \a2_sum40_reg_2152_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[4]),
        .Q(a2_sum40_reg_2152[4]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[5]),
        .Q(a2_sum40_reg_2152[5]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[6]),
        .Q(a2_sum40_reg_2152[6]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[7]),
        .Q(a2_sum40_reg_2152[7]),
        .R(1'b0));
  CARRY4 \a2_sum40_reg_2152_reg[7]_i_1 
       (.CI(\a2_sum40_reg_2152_reg[3]_i_1_n_2 ),
        .CO({\a2_sum40_reg_2152_reg[7]_i_1_n_2 ,\a2_sum40_reg_2152_reg[7]_i_1_n_3 ,\a2_sum40_reg_2152_reg[7]_i_1_n_4 ,\a2_sum40_reg_2152_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_39_cast_cast_fu_1385_p1[7:4]),
        .O(a2_sum40_fu_1389_p2[7:4]),
        .S({\a2_sum40_reg_2152[7]_i_3_n_2 ,\a2_sum40_reg_2152[7]_i_4_n_2 ,\a2_sum40_reg_2152[7]_i_5_n_2 ,\a2_sum40_reg_2152[7]_i_6_n_2 }));
  CARRY4 \a2_sum40_reg_2152_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum40_reg_2152_reg[7]_i_2_n_2 ,\a2_sum40_reg_2152_reg[7]_i_2_n_3 ,\a2_sum40_reg_2152_reg[7]_i_2_n_4 ,\a2_sum40_reg_2152_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_cast_cast_fu_406_p1[5],1'b0,i_1_cast_cast_fu_406_p1[3],1'b0}),
        .O(i_1_39_cast_cast_fu_1385_p1[5:2]),
        .S({\a2_sum40_reg_2152[7]_i_7_n_2 ,\a2_sum40_reg_2152[7]_i_8_n_2 ,\a2_sum40_reg_2152[7]_i_9_n_2 ,\a2_sum40_reg_2152[7]_i_10_n_2 }));
  FDRE \a2_sum40_reg_2152_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[8]),
        .Q(a2_sum40_reg_2152[8]),
        .R(1'b0));
  FDRE \a2_sum40_reg_2152_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_69),
        .D(a2_sum40_fu_1389_p2[9]),
        .Q(a2_sum40_reg_2152[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum41_reg_2163[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum41_reg_2163[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[11]_i_3 
       (.I0(i_1_40_cast_cast_fu_1410_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum41_reg_2163[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[11]_i_4 
       (.I0(i_1_40_cast_cast_fu_1410_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum41_reg_2163[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[11]_i_5 
       (.I0(i_1_40_cast_cast_fu_1410_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum41_reg_2163[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[11]_i_6 
       (.I0(i_1_40_cast_cast_fu_1410_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum41_reg_2163[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum41_reg_2163[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum41_reg_2163[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum41_reg_2163[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum41_reg_2163[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum41_reg_2163[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum41_reg_2163[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum41_reg_2163[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum41_reg_2163[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[15]_i_4 
       (.I0(i_1_40_cast_cast_fu_1410_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum41_reg_2163[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[15]_i_5 
       (.I0(i_1_40_cast_cast_fu_1410_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum41_reg_2163[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[15]_i_6 
       (.I0(i_1_40_cast_cast_fu_1410_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum41_reg_2163[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[15]_i_7 
       (.I0(i_1_40_cast_cast_fu_1410_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum41_reg_2163[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum41_reg_2163[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum41_reg_2163[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum41_reg_2163[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum41_reg_2163[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum41_reg_2163[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum41_reg_2163[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum41_reg_2163[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum41_reg_2163[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum41_reg_2163[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum41_reg_2163[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum41_reg_2163[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum41_reg_2163[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum41_reg_2163[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum41_reg_2163[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum41_reg_2163[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum41_reg_2163[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[3]_i_3 
       (.I0(i_1_40_cast_cast_fu_1410_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum41_reg_2163[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[3]_i_4 
       (.I0(i_1_40_cast_cast_fu_1410_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum41_reg_2163[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[3]_i_5 
       (.I0(i_1_40_cast_cast_fu_1410_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum41_reg_2163[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum41_reg_2163[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum41_reg_2163[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum41_reg_2163[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[7]_i_3 
       (.I0(i_1_40_cast_cast_fu_1410_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum41_reg_2163[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[7]_i_4 
       (.I0(i_1_40_cast_cast_fu_1410_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum41_reg_2163[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[7]_i_5 
       (.I0(i_1_40_cast_cast_fu_1410_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum41_reg_2163[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum41_reg_2163[7]_i_6 
       (.I0(i_1_40_cast_cast_fu_1410_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum41_reg_2163[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum41_reg_2163[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum41_reg_2163[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum41_reg_2163[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum41_reg_2163[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum41_reg_2163[7]_i_9_n_2 ));
  FDRE \a2_sum41_reg_2163_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum41_reg_2163[0]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[10]),
        .Q(a2_sum41_reg_2163[10]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[11]),
        .Q(a2_sum41_reg_2163[11]),
        .R(1'b0));
  CARRY4 \a2_sum41_reg_2163_reg[11]_i_1 
       (.CI(\a2_sum41_reg_2163_reg[7]_i_1_n_2 ),
        .CO({\a2_sum41_reg_2163_reg[11]_i_1_n_2 ,\a2_sum41_reg_2163_reg[11]_i_1_n_3 ,\a2_sum41_reg_2163_reg[11]_i_1_n_4 ,\a2_sum41_reg_2163_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_40_cast_cast_fu_1410_p1[11:8]),
        .O(a2_sum41_fu_1414_p2[11:8]),
        .S({\a2_sum41_reg_2163[11]_i_3_n_2 ,\a2_sum41_reg_2163[11]_i_4_n_2 ,\a2_sum41_reg_2163[11]_i_5_n_2 ,\a2_sum41_reg_2163[11]_i_6_n_2 }));
  CARRY4 \a2_sum41_reg_2163_reg[11]_i_2 
       (.CI(\a2_sum41_reg_2163_reg[7]_i_2_n_2 ),
        .CO({\a2_sum41_reg_2163_reg[11]_i_2_n_2 ,\a2_sum41_reg_2163_reg[11]_i_2_n_3 ,\a2_sum41_reg_2163_reg[11]_i_2_n_4 ,\a2_sum41_reg_2163_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[5]}),
        .O(i_1_40_cast_cast_fu_1410_p1[8:5]),
        .S({\a2_sum41_reg_2163[11]_i_7_n_2 ,\a2_sum41_reg_2163[11]_i_8_n_2 ,\a2_sum41_reg_2163[11]_i_9_n_2 ,\a2_sum41_reg_2163[11]_i_10_n_2 }));
  FDRE \a2_sum41_reg_2163_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[12]),
        .Q(a2_sum41_reg_2163[12]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[13]),
        .Q(a2_sum41_reg_2163[13]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[14]),
        .Q(a2_sum41_reg_2163[14]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[15]),
        .Q(a2_sum41_reg_2163[15]),
        .R(1'b0));
  CARRY4 \a2_sum41_reg_2163_reg[15]_i_1 
       (.CI(\a2_sum41_reg_2163_reg[11]_i_1_n_2 ),
        .CO({\a2_sum41_reg_2163_reg[15]_i_1_n_2 ,\a2_sum41_reg_2163_reg[15]_i_1_n_3 ,\a2_sum41_reg_2163_reg[15]_i_1_n_4 ,\a2_sum41_reg_2163_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_40_cast_cast_fu_1410_p1[15:12]),
        .O(a2_sum41_fu_1414_p2[15:12]),
        .S({\a2_sum41_reg_2163[15]_i_4_n_2 ,\a2_sum41_reg_2163[15]_i_5_n_2 ,\a2_sum41_reg_2163[15]_i_6_n_2 ,\a2_sum41_reg_2163[15]_i_7_n_2 }));
  CARRY4 \a2_sum41_reg_2163_reg[15]_i_2 
       (.CI(\a2_sum41_reg_2163_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum41_reg_2163_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum41_reg_2163_reg[15]_i_2_n_4 ,\a2_sum41_reg_2163_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum41_reg_2163_reg[15]_i_2_O_UNCONNECTED [3],i_1_40_cast_cast_fu_1410_p1[15:13]}),
        .S({1'b0,\a2_sum41_reg_2163[15]_i_8_n_2 ,\a2_sum41_reg_2163[15]_i_9_n_2 ,\a2_sum41_reg_2163[15]_i_10_n_2 }));
  CARRY4 \a2_sum41_reg_2163_reg[15]_i_3 
       (.CI(\a2_sum41_reg_2163_reg[11]_i_2_n_2 ),
        .CO({\a2_sum41_reg_2163_reg[15]_i_3_n_2 ,\a2_sum41_reg_2163_reg[15]_i_3_n_3 ,\a2_sum41_reg_2163_reg[15]_i_3_n_4 ,\a2_sum41_reg_2163_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_40_cast_cast_fu_1410_p1[12:9]),
        .S({\a2_sum41_reg_2163[15]_i_11_n_2 ,\a2_sum41_reg_2163[15]_i_12_n_2 ,\a2_sum41_reg_2163[15]_i_13_n_2 ,\a2_sum41_reg_2163[15]_i_14_n_2 }));
  FDRE \a2_sum41_reg_2163_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[16]),
        .Q(a2_sum41_reg_2163[16]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[17]),
        .Q(a2_sum41_reg_2163[17]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[18]),
        .Q(a2_sum41_reg_2163[18]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[19]),
        .Q(a2_sum41_reg_2163[19]),
        .R(1'b0));
  CARRY4 \a2_sum41_reg_2163_reg[19]_i_1 
       (.CI(\a2_sum41_reg_2163_reg[15]_i_1_n_2 ),
        .CO({\a2_sum41_reg_2163_reg[19]_i_1_n_2 ,\a2_sum41_reg_2163_reg[19]_i_1_n_3 ,\a2_sum41_reg_2163_reg[19]_i_1_n_4 ,\a2_sum41_reg_2163_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum41_fu_1414_p2[19:16]),
        .S({\a2_sum41_reg_2163[19]_i_2_n_2 ,\a2_sum41_reg_2163[19]_i_3_n_2 ,\a2_sum41_reg_2163[19]_i_4_n_2 ,\a2_sum41_reg_2163[19]_i_5_n_2 }));
  FDRE \a2_sum41_reg_2163_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[1]),
        .Q(a2_sum41_reg_2163[1]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[20]),
        .Q(a2_sum41_reg_2163[20]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[21]),
        .Q(a2_sum41_reg_2163[21]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[22]),
        .Q(a2_sum41_reg_2163[22]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[23]),
        .Q(a2_sum41_reg_2163[23]),
        .R(1'b0));
  CARRY4 \a2_sum41_reg_2163_reg[23]_i_1 
       (.CI(\a2_sum41_reg_2163_reg[19]_i_1_n_2 ),
        .CO({\a2_sum41_reg_2163_reg[23]_i_1_n_2 ,\a2_sum41_reg_2163_reg[23]_i_1_n_3 ,\a2_sum41_reg_2163_reg[23]_i_1_n_4 ,\a2_sum41_reg_2163_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum41_fu_1414_p2[23:20]),
        .S({\a2_sum41_reg_2163[23]_i_2_n_2 ,\a2_sum41_reg_2163[23]_i_3_n_2 ,\a2_sum41_reg_2163[23]_i_4_n_2 ,\a2_sum41_reg_2163[23]_i_5_n_2 }));
  FDRE \a2_sum41_reg_2163_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[24]),
        .Q(a2_sum41_reg_2163[24]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[25]),
        .Q(a2_sum41_reg_2163[25]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[26]),
        .Q(a2_sum41_reg_2163[26]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[27]),
        .Q(a2_sum41_reg_2163[27]),
        .R(1'b0));
  CARRY4 \a2_sum41_reg_2163_reg[27]_i_1 
       (.CI(\a2_sum41_reg_2163_reg[23]_i_1_n_2 ),
        .CO({\a2_sum41_reg_2163_reg[27]_i_1_n_2 ,\a2_sum41_reg_2163_reg[27]_i_1_n_3 ,\a2_sum41_reg_2163_reg[27]_i_1_n_4 ,\a2_sum41_reg_2163_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum41_fu_1414_p2[27:24]),
        .S({\a2_sum41_reg_2163[27]_i_2_n_2 ,\a2_sum41_reg_2163[27]_i_3_n_2 ,\a2_sum41_reg_2163[27]_i_4_n_2 ,\a2_sum41_reg_2163[27]_i_5_n_2 }));
  FDRE \a2_sum41_reg_2163_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[28]),
        .Q(a2_sum41_reg_2163[28]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[29]),
        .Q(a2_sum41_reg_2163[29]),
        .R(1'b0));
  CARRY4 \a2_sum41_reg_2163_reg[29]_i_2 
       (.CI(\a2_sum41_reg_2163_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum41_reg_2163_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum41_reg_2163_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum41_reg_2163_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum41_fu_1414_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum41_reg_2163[29]_i_3_n_2 ,\a2_sum41_reg_2163[29]_i_4_n_2 }));
  FDRE \a2_sum41_reg_2163_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[2]),
        .Q(a2_sum41_reg_2163[2]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[3]),
        .Q(a2_sum41_reg_2163[3]),
        .R(1'b0));
  CARRY4 \a2_sum41_reg_2163_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum41_reg_2163_reg[3]_i_1_n_2 ,\a2_sum41_reg_2163_reg[3]_i_1_n_3 ,\a2_sum41_reg_2163_reg[3]_i_1_n_4 ,\a2_sum41_reg_2163_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_40_cast_cast_fu_1410_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum41_fu_1414_p2[3:1],\NLW_a2_sum41_reg_2163_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum41_reg_2163[3]_i_3_n_2 ,\a2_sum41_reg_2163[3]_i_4_n_2 ,\a2_sum41_reg_2163[3]_i_5_n_2 ,\a2_sum41_reg_2163[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum41_reg_2163_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum41_reg_2163_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum41_reg_2163_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum41_reg_2163_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_40_cast_cast_fu_1410_p1[1]}),
        .S({\NLW_a2_sum41_reg_2163_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],i_1_cast_cast_fu_406_p1[1]}));
  FDRE \a2_sum41_reg_2163_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[4]),
        .Q(a2_sum41_reg_2163[4]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[5]),
        .Q(a2_sum41_reg_2163[5]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[6]),
        .Q(a2_sum41_reg_2163[6]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[7]),
        .Q(a2_sum41_reg_2163[7]),
        .R(1'b0));
  CARRY4 \a2_sum41_reg_2163_reg[7]_i_1 
       (.CI(\a2_sum41_reg_2163_reg[3]_i_1_n_2 ),
        .CO({\a2_sum41_reg_2163_reg[7]_i_1_n_2 ,\a2_sum41_reg_2163_reg[7]_i_1_n_3 ,\a2_sum41_reg_2163_reg[7]_i_1_n_4 ,\a2_sum41_reg_2163_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_40_cast_cast_fu_1410_p1[7:4]),
        .O(a2_sum41_fu_1414_p2[7:4]),
        .S({\a2_sum41_reg_2163[7]_i_3_n_2 ,\a2_sum41_reg_2163[7]_i_4_n_2 ,\a2_sum41_reg_2163[7]_i_5_n_2 ,\a2_sum41_reg_2163[7]_i_6_n_2 }));
  CARRY4 \a2_sum41_reg_2163_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum41_reg_2163_reg[7]_i_2_n_2 ,\a2_sum41_reg_2163_reg[7]_i_2_n_3 ,\a2_sum41_reg_2163_reg[7]_i_2_n_4 ,\a2_sum41_reg_2163_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[3],1'b0,1'b0}),
        .O({i_1_40_cast_cast_fu_1410_p1[4:2],\NLW_a2_sum41_reg_2163_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum41_reg_2163[7]_i_7_n_2 ,\a2_sum41_reg_2163[7]_i_8_n_2 ,\a2_sum41_reg_2163[7]_i_9_n_2 ,\a2_sum41_reg_2163[7]_i_10_n_2 }));
  FDRE \a2_sum41_reg_2163_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[8]),
        .Q(a2_sum41_reg_2163[8]),
        .R(1'b0));
  FDRE \a2_sum41_reg_2163_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_80),
        .D(a2_sum41_fu_1414_p2[9]),
        .Q(a2_sum41_reg_2163[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum42_reg_2174[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[11]_i_3 
       (.I0(i_1_41_cast_cast_fu_1435_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum42_reg_2174[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[11]_i_4 
       (.I0(i_1_41_cast_cast_fu_1435_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum42_reg_2174[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[11]_i_5 
       (.I0(i_1_41_cast_cast_fu_1435_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum42_reg_2174[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[11]_i_6 
       (.I0(i_1_41_cast_cast_fu_1435_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum42_reg_2174[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum42_reg_2174[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum42_reg_2174[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum42_reg_2174[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum42_reg_2174[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[15]_i_3 
       (.I0(i_1_41_cast_cast_fu_1435_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum42_reg_2174[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[15]_i_4 
       (.I0(i_1_41_cast_cast_fu_1435_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum42_reg_2174[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[15]_i_5 
       (.I0(i_1_41_cast_cast_fu_1435_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum42_reg_2174[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[15]_i_6 
       (.I0(i_1_41_cast_cast_fu_1435_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum42_reg_2174[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[15]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum42_reg_2174[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum42_reg_2174[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum42_reg_2174[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum42_reg_2174[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum42_reg_2174[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum42_reg_2174[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum42_reg_2174[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum42_reg_2174[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum42_reg_2174[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum42_reg_2174[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum42_reg_2174[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum42_reg_2174[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum42_reg_2174[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum42_reg_2174[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum42_reg_2174[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum42_reg_2174[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum42_reg_2174[29]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[3]_i_10 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum42_reg_2174[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[3]_i_3 
       (.I0(i_1_41_cast_cast_fu_1435_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum42_reg_2174[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[3]_i_4 
       (.I0(i_1_41_cast_cast_fu_1435_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum42_reg_2174[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[3]_i_5 
       (.I0(i_1_41_cast_cast_fu_1435_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum42_reg_2174[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[3]_i_6 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum42_reg_2174[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum42_reg_2174[3]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum42_reg_2174[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[3]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum42_reg_2174[3]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum42_reg_2174[3]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum42_reg_2174[3]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum42_reg_2174[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[7]_i_3 
       (.I0(i_1_41_cast_cast_fu_1435_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum42_reg_2174[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[7]_i_4 
       (.I0(i_1_41_cast_cast_fu_1435_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum42_reg_2174[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[7]_i_5 
       (.I0(i_1_41_cast_cast_fu_1435_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum42_reg_2174[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum42_reg_2174[7]_i_6 
       (.I0(i_1_41_cast_cast_fu_1435_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum42_reg_2174[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum42_reg_2174[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum42_reg_2174[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum42_reg_2174[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum42_reg_2174[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum42_reg_2174[7]_i_9_n_2 ));
  FDRE \a2_sum42_reg_2174_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[0]),
        .Q(a2_sum42_reg_2174[0]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[10]),
        .Q(a2_sum42_reg_2174[10]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[11]),
        .Q(a2_sum42_reg_2174[11]),
        .R(1'b0));
  CARRY4 \a2_sum42_reg_2174_reg[11]_i_1 
       (.CI(\a2_sum42_reg_2174_reg[7]_i_1_n_2 ),
        .CO({\a2_sum42_reg_2174_reg[11]_i_1_n_2 ,\a2_sum42_reg_2174_reg[11]_i_1_n_3 ,\a2_sum42_reg_2174_reg[11]_i_1_n_4 ,\a2_sum42_reg_2174_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_41_cast_cast_fu_1435_p1[11:8]),
        .O(a2_sum42_fu_1439_p2[11:8]),
        .S({\a2_sum42_reg_2174[11]_i_3_n_2 ,\a2_sum42_reg_2174[11]_i_4_n_2 ,\a2_sum42_reg_2174[11]_i_5_n_2 ,\a2_sum42_reg_2174[11]_i_6_n_2 }));
  CARRY4 \a2_sum42_reg_2174_reg[11]_i_2 
       (.CI(\a2_sum42_reg_2174_reg[7]_i_2_n_2 ),
        .CO({\a2_sum42_reg_2174_reg[11]_i_2_n_2 ,\a2_sum42_reg_2174_reg[11]_i_2_n_3 ,\a2_sum42_reg_2174_reg[11]_i_2_n_4 ,\a2_sum42_reg_2174_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_41_cast_cast_fu_1435_p1[11:8]),
        .S({\a2_sum42_reg_2174[11]_i_7_n_2 ,\a2_sum42_reg_2174[11]_i_8_n_2 ,\a2_sum42_reg_2174[11]_i_9_n_2 ,\a2_sum42_reg_2174[11]_i_10_n_2 }));
  FDRE \a2_sum42_reg_2174_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[12]),
        .Q(a2_sum42_reg_2174[12]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[13]),
        .Q(a2_sum42_reg_2174[13]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[14]),
        .Q(a2_sum42_reg_2174[14]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[15]),
        .Q(a2_sum42_reg_2174[15]),
        .R(1'b0));
  CARRY4 \a2_sum42_reg_2174_reg[15]_i_1 
       (.CI(\a2_sum42_reg_2174_reg[11]_i_1_n_2 ),
        .CO({\a2_sum42_reg_2174_reg[15]_i_1_n_2 ,\a2_sum42_reg_2174_reg[15]_i_1_n_3 ,\a2_sum42_reg_2174_reg[15]_i_1_n_4 ,\a2_sum42_reg_2174_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_41_cast_cast_fu_1435_p1[15:12]),
        .O(a2_sum42_fu_1439_p2[15:12]),
        .S({\a2_sum42_reg_2174[15]_i_3_n_2 ,\a2_sum42_reg_2174[15]_i_4_n_2 ,\a2_sum42_reg_2174[15]_i_5_n_2 ,\a2_sum42_reg_2174[15]_i_6_n_2 }));
  CARRY4 \a2_sum42_reg_2174_reg[15]_i_2 
       (.CI(\a2_sum42_reg_2174_reg[11]_i_2_n_2 ),
        .CO({\NLW_a2_sum42_reg_2174_reg[15]_i_2_CO_UNCONNECTED [3],\a2_sum42_reg_2174_reg[15]_i_2_n_3 ,\a2_sum42_reg_2174_reg[15]_i_2_n_4 ,\a2_sum42_reg_2174_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_41_cast_cast_fu_1435_p1[15:12]),
        .S({\a2_sum42_reg_2174[15]_i_7_n_2 ,\a2_sum42_reg_2174[15]_i_8_n_2 ,\a2_sum42_reg_2174[15]_i_9_n_2 ,\a2_sum42_reg_2174[15]_i_10_n_2 }));
  FDRE \a2_sum42_reg_2174_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[16]),
        .Q(a2_sum42_reg_2174[16]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[17]),
        .Q(a2_sum42_reg_2174[17]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[18]),
        .Q(a2_sum42_reg_2174[18]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[19]),
        .Q(a2_sum42_reg_2174[19]),
        .R(1'b0));
  CARRY4 \a2_sum42_reg_2174_reg[19]_i_1 
       (.CI(\a2_sum42_reg_2174_reg[15]_i_1_n_2 ),
        .CO({\a2_sum42_reg_2174_reg[19]_i_1_n_2 ,\a2_sum42_reg_2174_reg[19]_i_1_n_3 ,\a2_sum42_reg_2174_reg[19]_i_1_n_4 ,\a2_sum42_reg_2174_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum42_fu_1439_p2[19:16]),
        .S({\a2_sum42_reg_2174[19]_i_2_n_2 ,\a2_sum42_reg_2174[19]_i_3_n_2 ,\a2_sum42_reg_2174[19]_i_4_n_2 ,\a2_sum42_reg_2174[19]_i_5_n_2 }));
  FDRE \a2_sum42_reg_2174_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[1]),
        .Q(a2_sum42_reg_2174[1]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[20]),
        .Q(a2_sum42_reg_2174[20]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[21]),
        .Q(a2_sum42_reg_2174[21]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[22]),
        .Q(a2_sum42_reg_2174[22]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[23]),
        .Q(a2_sum42_reg_2174[23]),
        .R(1'b0));
  CARRY4 \a2_sum42_reg_2174_reg[23]_i_1 
       (.CI(\a2_sum42_reg_2174_reg[19]_i_1_n_2 ),
        .CO({\a2_sum42_reg_2174_reg[23]_i_1_n_2 ,\a2_sum42_reg_2174_reg[23]_i_1_n_3 ,\a2_sum42_reg_2174_reg[23]_i_1_n_4 ,\a2_sum42_reg_2174_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum42_fu_1439_p2[23:20]),
        .S({\a2_sum42_reg_2174[23]_i_2_n_2 ,\a2_sum42_reg_2174[23]_i_3_n_2 ,\a2_sum42_reg_2174[23]_i_4_n_2 ,\a2_sum42_reg_2174[23]_i_5_n_2 }));
  FDRE \a2_sum42_reg_2174_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[24]),
        .Q(a2_sum42_reg_2174[24]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[25]),
        .Q(a2_sum42_reg_2174[25]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[26]),
        .Q(a2_sum42_reg_2174[26]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[27]),
        .Q(a2_sum42_reg_2174[27]),
        .R(1'b0));
  CARRY4 \a2_sum42_reg_2174_reg[27]_i_1 
       (.CI(\a2_sum42_reg_2174_reg[23]_i_1_n_2 ),
        .CO({\a2_sum42_reg_2174_reg[27]_i_1_n_2 ,\a2_sum42_reg_2174_reg[27]_i_1_n_3 ,\a2_sum42_reg_2174_reg[27]_i_1_n_4 ,\a2_sum42_reg_2174_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum42_fu_1439_p2[27:24]),
        .S({\a2_sum42_reg_2174[27]_i_2_n_2 ,\a2_sum42_reg_2174[27]_i_3_n_2 ,\a2_sum42_reg_2174[27]_i_4_n_2 ,\a2_sum42_reg_2174[27]_i_5_n_2 }));
  FDRE \a2_sum42_reg_2174_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[28]),
        .Q(a2_sum42_reg_2174[28]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[29]),
        .Q(a2_sum42_reg_2174[29]),
        .R(1'b0));
  CARRY4 \a2_sum42_reg_2174_reg[29]_i_2 
       (.CI(\a2_sum42_reg_2174_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum42_reg_2174_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum42_reg_2174_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum42_reg_2174_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum42_fu_1439_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum42_reg_2174[29]_i_3_n_2 ,\a2_sum42_reg_2174[29]_i_4_n_2 }));
  FDRE \a2_sum42_reg_2174_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[2]),
        .Q(a2_sum42_reg_2174[2]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[3]),
        .Q(a2_sum42_reg_2174[3]),
        .R(1'b0));
  CARRY4 \a2_sum42_reg_2174_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum42_reg_2174_reg[3]_i_1_n_2 ,\a2_sum42_reg_2174_reg[3]_i_1_n_3 ,\a2_sum42_reg_2174_reg[3]_i_1_n_4 ,\a2_sum42_reg_2174_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_41_cast_cast_fu_1435_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O(a2_sum42_fu_1439_p2[3:0]),
        .S({\a2_sum42_reg_2174[3]_i_3_n_2 ,\a2_sum42_reg_2174[3]_i_4_n_2 ,\a2_sum42_reg_2174[3]_i_5_n_2 ,\a2_sum42_reg_2174[3]_i_6_n_2 }));
  CARRY4 \a2_sum42_reg_2174_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum42_reg_2174_reg[3]_i_2_n_2 ,\a2_sum42_reg_2174_reg[3]_i_2_n_3 ,\a2_sum42_reg_2174_reg[3]_i_2_n_4 ,\a2_sum42_reg_2174_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_cast_cast_fu_406_p1[3],1'b0,i_1_cast_cast_fu_406_p1[1],1'b0}),
        .O({i_1_41_cast_cast_fu_1435_p1[3:1],\NLW_a2_sum42_reg_2174_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum42_reg_2174[3]_i_7_n_2 ,\a2_sum42_reg_2174[3]_i_8_n_2 ,\a2_sum42_reg_2174[3]_i_9_n_2 ,\a2_sum42_reg_2174[3]_i_10_n_2 }));
  FDRE \a2_sum42_reg_2174_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[4]),
        .Q(a2_sum42_reg_2174[4]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[5]),
        .Q(a2_sum42_reg_2174[5]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[6]),
        .Q(a2_sum42_reg_2174[6]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[7]),
        .Q(a2_sum42_reg_2174[7]),
        .R(1'b0));
  CARRY4 \a2_sum42_reg_2174_reg[7]_i_1 
       (.CI(\a2_sum42_reg_2174_reg[3]_i_1_n_2 ),
        .CO({\a2_sum42_reg_2174_reg[7]_i_1_n_2 ,\a2_sum42_reg_2174_reg[7]_i_1_n_3 ,\a2_sum42_reg_2174_reg[7]_i_1_n_4 ,\a2_sum42_reg_2174_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_41_cast_cast_fu_1435_p1[7:4]),
        .O(a2_sum42_fu_1439_p2[7:4]),
        .S({\a2_sum42_reg_2174[7]_i_3_n_2 ,\a2_sum42_reg_2174[7]_i_4_n_2 ,\a2_sum42_reg_2174[7]_i_5_n_2 ,\a2_sum42_reg_2174[7]_i_6_n_2 }));
  CARRY4 \a2_sum42_reg_2174_reg[7]_i_2 
       (.CI(\a2_sum42_reg_2174_reg[3]_i_2_n_2 ),
        .CO({\a2_sum42_reg_2174_reg[7]_i_2_n_2 ,\a2_sum42_reg_2174_reg[7]_i_2_n_3 ,\a2_sum42_reg_2174_reg[7]_i_2_n_4 ,\a2_sum42_reg_2174_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[5],1'b0}),
        .O(i_1_41_cast_cast_fu_1435_p1[7:4]),
        .S({\a2_sum42_reg_2174[7]_i_7_n_2 ,\a2_sum42_reg_2174[7]_i_8_n_2 ,\a2_sum42_reg_2174[7]_i_9_n_2 ,\a2_sum42_reg_2174[7]_i_10_n_2 }));
  FDRE \a2_sum42_reg_2174_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[8]),
        .Q(a2_sum42_reg_2174[8]),
        .R(1'b0));
  FDRE \a2_sum42_reg_2174_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_104),
        .D(a2_sum42_fu_1439_p2[9]),
        .Q(a2_sum42_reg_2174[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum43_reg_2185[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum43_reg_2185[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[11]_i_3 
       (.I0(i_1_42_cast_cast_fu_1460_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum43_reg_2185[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[11]_i_4 
       (.I0(i_1_42_cast_cast_fu_1460_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum43_reg_2185[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[11]_i_5 
       (.I0(i_1_42_cast_cast_fu_1460_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum43_reg_2185[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[11]_i_6 
       (.I0(i_1_42_cast_cast_fu_1460_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum43_reg_2185[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum43_reg_2185[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum43_reg_2185[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum43_reg_2185[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum43_reg_2185[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum43_reg_2185[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum43_reg_2185[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum43_reg_2185[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum43_reg_2185[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[15]_i_4 
       (.I0(i_1_42_cast_cast_fu_1460_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum43_reg_2185[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[15]_i_5 
       (.I0(i_1_42_cast_cast_fu_1460_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum43_reg_2185[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[15]_i_6 
       (.I0(i_1_42_cast_cast_fu_1460_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum43_reg_2185[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[15]_i_7 
       (.I0(i_1_42_cast_cast_fu_1460_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum43_reg_2185[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum43_reg_2185[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum43_reg_2185[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum43_reg_2185[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum43_reg_2185[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum43_reg_2185[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum43_reg_2185[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum43_reg_2185[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum43_reg_2185[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum43_reg_2185[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum43_reg_2185[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum43_reg_2185[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum43_reg_2185[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum43_reg_2185[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum43_reg_2185[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum43_reg_2185[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum43_reg_2185[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[3]_i_3 
       (.I0(i_1_42_cast_cast_fu_1460_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum43_reg_2185[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[3]_i_4 
       (.I0(i_1_42_cast_cast_fu_1460_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum43_reg_2185[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[3]_i_5 
       (.I0(i_1_42_cast_cast_fu_1460_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum43_reg_2185[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum43_reg_2185[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum43_reg_2185[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum43_reg_2185[3]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum43_reg_2185[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum43_reg_2185[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum43_reg_2185[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[7]_i_3 
       (.I0(i_1_42_cast_cast_fu_1460_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum43_reg_2185[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[7]_i_4 
       (.I0(i_1_42_cast_cast_fu_1460_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum43_reg_2185[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[7]_i_5 
       (.I0(i_1_42_cast_cast_fu_1460_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum43_reg_2185[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum43_reg_2185[7]_i_6 
       (.I0(i_1_42_cast_cast_fu_1460_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum43_reg_2185[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum43_reg_2185[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum43_reg_2185[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum43_reg_2185[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum43_reg_2185[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum43_reg_2185[7]_i_9_n_2 ));
  FDRE \a2_sum43_reg_2185_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum43_reg_2185[0]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[10]),
        .Q(a2_sum43_reg_2185[10]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[11]),
        .Q(a2_sum43_reg_2185[11]),
        .R(1'b0));
  CARRY4 \a2_sum43_reg_2185_reg[11]_i_1 
       (.CI(\a2_sum43_reg_2185_reg[7]_i_1_n_2 ),
        .CO({\a2_sum43_reg_2185_reg[11]_i_1_n_2 ,\a2_sum43_reg_2185_reg[11]_i_1_n_3 ,\a2_sum43_reg_2185_reg[11]_i_1_n_4 ,\a2_sum43_reg_2185_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_42_cast_cast_fu_1460_p1[11:8]),
        .O(a2_sum43_fu_1464_p2[11:8]),
        .S({\a2_sum43_reg_2185[11]_i_3_n_2 ,\a2_sum43_reg_2185[11]_i_4_n_2 ,\a2_sum43_reg_2185[11]_i_5_n_2 ,\a2_sum43_reg_2185[11]_i_6_n_2 }));
  CARRY4 \a2_sum43_reg_2185_reg[11]_i_2 
       (.CI(\a2_sum43_reg_2185_reg[7]_i_2_n_2 ),
        .CO({\a2_sum43_reg_2185_reg[11]_i_2_n_2 ,\a2_sum43_reg_2185_reg[11]_i_2_n_3 ,\a2_sum43_reg_2185_reg[11]_i_2_n_4 ,\a2_sum43_reg_2185_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[5]}),
        .O(i_1_42_cast_cast_fu_1460_p1[8:5]),
        .S({\a2_sum43_reg_2185[11]_i_7_n_2 ,\a2_sum43_reg_2185[11]_i_8_n_2 ,\a2_sum43_reg_2185[11]_i_9_n_2 ,\a2_sum43_reg_2185[11]_i_10_n_2 }));
  FDRE \a2_sum43_reg_2185_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[12]),
        .Q(a2_sum43_reg_2185[12]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[13]),
        .Q(a2_sum43_reg_2185[13]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[14]),
        .Q(a2_sum43_reg_2185[14]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[15]),
        .Q(a2_sum43_reg_2185[15]),
        .R(1'b0));
  CARRY4 \a2_sum43_reg_2185_reg[15]_i_1 
       (.CI(\a2_sum43_reg_2185_reg[11]_i_1_n_2 ),
        .CO({\a2_sum43_reg_2185_reg[15]_i_1_n_2 ,\a2_sum43_reg_2185_reg[15]_i_1_n_3 ,\a2_sum43_reg_2185_reg[15]_i_1_n_4 ,\a2_sum43_reg_2185_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_42_cast_cast_fu_1460_p1[15:12]),
        .O(a2_sum43_fu_1464_p2[15:12]),
        .S({\a2_sum43_reg_2185[15]_i_4_n_2 ,\a2_sum43_reg_2185[15]_i_5_n_2 ,\a2_sum43_reg_2185[15]_i_6_n_2 ,\a2_sum43_reg_2185[15]_i_7_n_2 }));
  CARRY4 \a2_sum43_reg_2185_reg[15]_i_2 
       (.CI(\a2_sum43_reg_2185_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum43_reg_2185_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum43_reg_2185_reg[15]_i_2_n_4 ,\a2_sum43_reg_2185_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum43_reg_2185_reg[15]_i_2_O_UNCONNECTED [3],i_1_42_cast_cast_fu_1460_p1[15:13]}),
        .S({1'b0,\a2_sum43_reg_2185[15]_i_8_n_2 ,\a2_sum43_reg_2185[15]_i_9_n_2 ,\a2_sum43_reg_2185[15]_i_10_n_2 }));
  CARRY4 \a2_sum43_reg_2185_reg[15]_i_3 
       (.CI(\a2_sum43_reg_2185_reg[11]_i_2_n_2 ),
        .CO({\a2_sum43_reg_2185_reg[15]_i_3_n_2 ,\a2_sum43_reg_2185_reg[15]_i_3_n_3 ,\a2_sum43_reg_2185_reg[15]_i_3_n_4 ,\a2_sum43_reg_2185_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_42_cast_cast_fu_1460_p1[12:9]),
        .S({\a2_sum43_reg_2185[15]_i_11_n_2 ,\a2_sum43_reg_2185[15]_i_12_n_2 ,\a2_sum43_reg_2185[15]_i_13_n_2 ,\a2_sum43_reg_2185[15]_i_14_n_2 }));
  FDRE \a2_sum43_reg_2185_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[16]),
        .Q(a2_sum43_reg_2185[16]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[17]),
        .Q(a2_sum43_reg_2185[17]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[18]),
        .Q(a2_sum43_reg_2185[18]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[19]),
        .Q(a2_sum43_reg_2185[19]),
        .R(1'b0));
  CARRY4 \a2_sum43_reg_2185_reg[19]_i_1 
       (.CI(\a2_sum43_reg_2185_reg[15]_i_1_n_2 ),
        .CO({\a2_sum43_reg_2185_reg[19]_i_1_n_2 ,\a2_sum43_reg_2185_reg[19]_i_1_n_3 ,\a2_sum43_reg_2185_reg[19]_i_1_n_4 ,\a2_sum43_reg_2185_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum43_fu_1464_p2[19:16]),
        .S({\a2_sum43_reg_2185[19]_i_2_n_2 ,\a2_sum43_reg_2185[19]_i_3_n_2 ,\a2_sum43_reg_2185[19]_i_4_n_2 ,\a2_sum43_reg_2185[19]_i_5_n_2 }));
  FDRE \a2_sum43_reg_2185_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[1]),
        .Q(a2_sum43_reg_2185[1]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[20]),
        .Q(a2_sum43_reg_2185[20]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[21]),
        .Q(a2_sum43_reg_2185[21]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[22]),
        .Q(a2_sum43_reg_2185[22]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[23]),
        .Q(a2_sum43_reg_2185[23]),
        .R(1'b0));
  CARRY4 \a2_sum43_reg_2185_reg[23]_i_1 
       (.CI(\a2_sum43_reg_2185_reg[19]_i_1_n_2 ),
        .CO({\a2_sum43_reg_2185_reg[23]_i_1_n_2 ,\a2_sum43_reg_2185_reg[23]_i_1_n_3 ,\a2_sum43_reg_2185_reg[23]_i_1_n_4 ,\a2_sum43_reg_2185_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum43_fu_1464_p2[23:20]),
        .S({\a2_sum43_reg_2185[23]_i_2_n_2 ,\a2_sum43_reg_2185[23]_i_3_n_2 ,\a2_sum43_reg_2185[23]_i_4_n_2 ,\a2_sum43_reg_2185[23]_i_5_n_2 }));
  FDRE \a2_sum43_reg_2185_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[24]),
        .Q(a2_sum43_reg_2185[24]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[25]),
        .Q(a2_sum43_reg_2185[25]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[26]),
        .Q(a2_sum43_reg_2185[26]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[27]),
        .Q(a2_sum43_reg_2185[27]),
        .R(1'b0));
  CARRY4 \a2_sum43_reg_2185_reg[27]_i_1 
       (.CI(\a2_sum43_reg_2185_reg[23]_i_1_n_2 ),
        .CO({\a2_sum43_reg_2185_reg[27]_i_1_n_2 ,\a2_sum43_reg_2185_reg[27]_i_1_n_3 ,\a2_sum43_reg_2185_reg[27]_i_1_n_4 ,\a2_sum43_reg_2185_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum43_fu_1464_p2[27:24]),
        .S({\a2_sum43_reg_2185[27]_i_2_n_2 ,\a2_sum43_reg_2185[27]_i_3_n_2 ,\a2_sum43_reg_2185[27]_i_4_n_2 ,\a2_sum43_reg_2185[27]_i_5_n_2 }));
  FDRE \a2_sum43_reg_2185_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[28]),
        .Q(a2_sum43_reg_2185[28]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[29]),
        .Q(a2_sum43_reg_2185[29]),
        .R(1'b0));
  CARRY4 \a2_sum43_reg_2185_reg[29]_i_2 
       (.CI(\a2_sum43_reg_2185_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum43_reg_2185_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum43_reg_2185_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum43_reg_2185_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum43_fu_1464_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum43_reg_2185[29]_i_3_n_2 ,\a2_sum43_reg_2185[29]_i_4_n_2 }));
  FDRE \a2_sum43_reg_2185_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[2]),
        .Q(a2_sum43_reg_2185[2]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[3]),
        .Q(a2_sum43_reg_2185[3]),
        .R(1'b0));
  CARRY4 \a2_sum43_reg_2185_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum43_reg_2185_reg[3]_i_1_n_2 ,\a2_sum43_reg_2185_reg[3]_i_1_n_3 ,\a2_sum43_reg_2185_reg[3]_i_1_n_4 ,\a2_sum43_reg_2185_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_42_cast_cast_fu_1460_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum43_fu_1464_p2[3:1],\NLW_a2_sum43_reg_2185_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum43_reg_2185[3]_i_3_n_2 ,\a2_sum43_reg_2185[3]_i_4_n_2 ,\a2_sum43_reg_2185[3]_i_5_n_2 ,\a2_sum43_reg_2185[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum43_reg_2185_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum43_reg_2185_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum43_reg_2185_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum43_reg_2185_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_42_cast_cast_fu_1460_p1[1]}),
        .S({\NLW_a2_sum43_reg_2185_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],\a2_sum43_reg_2185[3]_i_7_n_2 }));
  FDRE \a2_sum43_reg_2185_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[4]),
        .Q(a2_sum43_reg_2185[4]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[5]),
        .Q(a2_sum43_reg_2185[5]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[6]),
        .Q(a2_sum43_reg_2185[6]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[7]),
        .Q(a2_sum43_reg_2185[7]),
        .R(1'b0));
  CARRY4 \a2_sum43_reg_2185_reg[7]_i_1 
       (.CI(\a2_sum43_reg_2185_reg[3]_i_1_n_2 ),
        .CO({\a2_sum43_reg_2185_reg[7]_i_1_n_2 ,\a2_sum43_reg_2185_reg[7]_i_1_n_3 ,\a2_sum43_reg_2185_reg[7]_i_1_n_4 ,\a2_sum43_reg_2185_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_42_cast_cast_fu_1460_p1[7:4]),
        .O(a2_sum43_fu_1464_p2[7:4]),
        .S({\a2_sum43_reg_2185[7]_i_3_n_2 ,\a2_sum43_reg_2185[7]_i_4_n_2 ,\a2_sum43_reg_2185[7]_i_5_n_2 ,\a2_sum43_reg_2185[7]_i_6_n_2 }));
  CARRY4 \a2_sum43_reg_2185_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum43_reg_2185_reg[7]_i_2_n_2 ,\a2_sum43_reg_2185_reg[7]_i_2_n_3 ,\a2_sum43_reg_2185_reg[7]_i_2_n_4 ,\a2_sum43_reg_2185_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[3],1'b0,i_1_cast_cast_fu_406_p1[1]}),
        .O({i_1_42_cast_cast_fu_1460_p1[4:2],\NLW_a2_sum43_reg_2185_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum43_reg_2185[7]_i_7_n_2 ,\a2_sum43_reg_2185[7]_i_8_n_2 ,\a2_sum43_reg_2185[7]_i_9_n_2 ,\a2_sum43_reg_2185[7]_i_10_n_2 }));
  FDRE \a2_sum43_reg_2185_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[8]),
        .Q(a2_sum43_reg_2185[8]),
        .R(1'b0));
  FDRE \a2_sum43_reg_2185_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_74),
        .D(a2_sum43_fu_1464_p2[9]),
        .Q(a2_sum43_reg_2185[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[0]_i_1 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(a2_sum44_fu_1489_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum44_reg_2196[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum44_reg_2196[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[11]_i_3 
       (.I0(i_1_43_cast_cast_fu_1485_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum44_reg_2196[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[11]_i_4 
       (.I0(i_1_43_cast_cast_fu_1485_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum44_reg_2196[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[11]_i_5 
       (.I0(i_1_43_cast_cast_fu_1485_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum44_reg_2196[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[11]_i_6 
       (.I0(i_1_43_cast_cast_fu_1485_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum44_reg_2196[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum44_reg_2196[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum44_reg_2196[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum44_reg_2196[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum44_reg_2196[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum44_reg_2196[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum44_reg_2196[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum44_reg_2196[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum44_reg_2196[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[15]_i_4 
       (.I0(i_1_43_cast_cast_fu_1485_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum44_reg_2196[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[15]_i_5 
       (.I0(i_1_43_cast_cast_fu_1485_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum44_reg_2196[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[15]_i_6 
       (.I0(i_1_43_cast_cast_fu_1485_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum44_reg_2196[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[15]_i_7 
       (.I0(i_1_43_cast_cast_fu_1485_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum44_reg_2196[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum44_reg_2196[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum44_reg_2196[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum44_reg_2196[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum44_reg_2196[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum44_reg_2196[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum44_reg_2196[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum44_reg_2196[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum44_reg_2196[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum44_reg_2196[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum44_reg_2196[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum44_reg_2196[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum44_reg_2196[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum44_reg_2196[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum44_reg_2196[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum44_reg_2196[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum44_reg_2196[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[3]_i_2 
       (.I0(i_1_43_cast_cast_fu_1485_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum44_reg_2196[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[3]_i_3 
       (.I0(i_1_43_cast_cast_fu_1485_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum44_reg_2196[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[3]_i_4 
       (.I0(i_1_43_cast_cast_fu_1485_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum44_reg_2196[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum44_reg_2196[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum44_reg_2196[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[7]_i_3 
       (.I0(i_1_43_cast_cast_fu_1485_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum44_reg_2196[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[7]_i_4 
       (.I0(i_1_43_cast_cast_fu_1485_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum44_reg_2196[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[7]_i_5 
       (.I0(i_1_43_cast_cast_fu_1485_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum44_reg_2196[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum44_reg_2196[7]_i_6 
       (.I0(i_1_43_cast_cast_fu_1485_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum44_reg_2196[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum44_reg_2196[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum44_reg_2196[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum44_reg_2196[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum44_reg_2196[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum44_reg_2196[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum44_reg_2196[7]_i_9_n_2 ));
  FDRE \a2_sum44_reg_2196_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[0]),
        .Q(a2_sum44_reg_2196[0]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[10]),
        .Q(a2_sum44_reg_2196[10]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[11]),
        .Q(a2_sum44_reg_2196[11]),
        .R(1'b0));
  CARRY4 \a2_sum44_reg_2196_reg[11]_i_1 
       (.CI(\a2_sum44_reg_2196_reg[7]_i_1_n_2 ),
        .CO({\a2_sum44_reg_2196_reg[11]_i_1_n_2 ,\a2_sum44_reg_2196_reg[11]_i_1_n_3 ,\a2_sum44_reg_2196_reg[11]_i_1_n_4 ,\a2_sum44_reg_2196_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_43_cast_cast_fu_1485_p1[11:8]),
        .O(a2_sum44_fu_1489_p2[11:8]),
        .S({\a2_sum44_reg_2196[11]_i_3_n_2 ,\a2_sum44_reg_2196[11]_i_4_n_2 ,\a2_sum44_reg_2196[11]_i_5_n_2 ,\a2_sum44_reg_2196[11]_i_6_n_2 }));
  CARRY4 \a2_sum44_reg_2196_reg[11]_i_2 
       (.CI(\a2_sum44_reg_2196_reg[7]_i_2_n_2 ),
        .CO({\a2_sum44_reg_2196_reg[11]_i_2_n_2 ,\a2_sum44_reg_2196_reg[11]_i_2_n_3 ,\a2_sum44_reg_2196_reg[11]_i_2_n_4 ,\a2_sum44_reg_2196_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[5]}),
        .O(i_1_43_cast_cast_fu_1485_p1[8:5]),
        .S({\a2_sum44_reg_2196[11]_i_7_n_2 ,\a2_sum44_reg_2196[11]_i_8_n_2 ,\a2_sum44_reg_2196[11]_i_9_n_2 ,\a2_sum44_reg_2196[11]_i_10_n_2 }));
  FDRE \a2_sum44_reg_2196_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[12]),
        .Q(a2_sum44_reg_2196[12]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[13]),
        .Q(a2_sum44_reg_2196[13]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[14]),
        .Q(a2_sum44_reg_2196[14]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[15]),
        .Q(a2_sum44_reg_2196[15]),
        .R(1'b0));
  CARRY4 \a2_sum44_reg_2196_reg[15]_i_1 
       (.CI(\a2_sum44_reg_2196_reg[11]_i_1_n_2 ),
        .CO({\a2_sum44_reg_2196_reg[15]_i_1_n_2 ,\a2_sum44_reg_2196_reg[15]_i_1_n_3 ,\a2_sum44_reg_2196_reg[15]_i_1_n_4 ,\a2_sum44_reg_2196_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_43_cast_cast_fu_1485_p1[15:12]),
        .O(a2_sum44_fu_1489_p2[15:12]),
        .S({\a2_sum44_reg_2196[15]_i_4_n_2 ,\a2_sum44_reg_2196[15]_i_5_n_2 ,\a2_sum44_reg_2196[15]_i_6_n_2 ,\a2_sum44_reg_2196[15]_i_7_n_2 }));
  CARRY4 \a2_sum44_reg_2196_reg[15]_i_2 
       (.CI(\a2_sum44_reg_2196_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum44_reg_2196_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum44_reg_2196_reg[15]_i_2_n_4 ,\a2_sum44_reg_2196_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum44_reg_2196_reg[15]_i_2_O_UNCONNECTED [3],i_1_43_cast_cast_fu_1485_p1[15:13]}),
        .S({1'b0,\a2_sum44_reg_2196[15]_i_8_n_2 ,\a2_sum44_reg_2196[15]_i_9_n_2 ,\a2_sum44_reg_2196[15]_i_10_n_2 }));
  CARRY4 \a2_sum44_reg_2196_reg[15]_i_3 
       (.CI(\a2_sum44_reg_2196_reg[11]_i_2_n_2 ),
        .CO({\a2_sum44_reg_2196_reg[15]_i_3_n_2 ,\a2_sum44_reg_2196_reg[15]_i_3_n_3 ,\a2_sum44_reg_2196_reg[15]_i_3_n_4 ,\a2_sum44_reg_2196_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_43_cast_cast_fu_1485_p1[12:9]),
        .S({\a2_sum44_reg_2196[15]_i_11_n_2 ,\a2_sum44_reg_2196[15]_i_12_n_2 ,\a2_sum44_reg_2196[15]_i_13_n_2 ,\a2_sum44_reg_2196[15]_i_14_n_2 }));
  FDRE \a2_sum44_reg_2196_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[16]),
        .Q(a2_sum44_reg_2196[16]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[17]),
        .Q(a2_sum44_reg_2196[17]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[18]),
        .Q(a2_sum44_reg_2196[18]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[19]),
        .Q(a2_sum44_reg_2196[19]),
        .R(1'b0));
  CARRY4 \a2_sum44_reg_2196_reg[19]_i_1 
       (.CI(\a2_sum44_reg_2196_reg[15]_i_1_n_2 ),
        .CO({\a2_sum44_reg_2196_reg[19]_i_1_n_2 ,\a2_sum44_reg_2196_reg[19]_i_1_n_3 ,\a2_sum44_reg_2196_reg[19]_i_1_n_4 ,\a2_sum44_reg_2196_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum44_fu_1489_p2[19:16]),
        .S({\a2_sum44_reg_2196[19]_i_2_n_2 ,\a2_sum44_reg_2196[19]_i_3_n_2 ,\a2_sum44_reg_2196[19]_i_4_n_2 ,\a2_sum44_reg_2196[19]_i_5_n_2 }));
  FDRE \a2_sum44_reg_2196_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[1]),
        .Q(a2_sum44_reg_2196[1]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[20]),
        .Q(a2_sum44_reg_2196[20]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[21]),
        .Q(a2_sum44_reg_2196[21]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[22]),
        .Q(a2_sum44_reg_2196[22]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[23]),
        .Q(a2_sum44_reg_2196[23]),
        .R(1'b0));
  CARRY4 \a2_sum44_reg_2196_reg[23]_i_1 
       (.CI(\a2_sum44_reg_2196_reg[19]_i_1_n_2 ),
        .CO({\a2_sum44_reg_2196_reg[23]_i_1_n_2 ,\a2_sum44_reg_2196_reg[23]_i_1_n_3 ,\a2_sum44_reg_2196_reg[23]_i_1_n_4 ,\a2_sum44_reg_2196_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum44_fu_1489_p2[23:20]),
        .S({\a2_sum44_reg_2196[23]_i_2_n_2 ,\a2_sum44_reg_2196[23]_i_3_n_2 ,\a2_sum44_reg_2196[23]_i_4_n_2 ,\a2_sum44_reg_2196[23]_i_5_n_2 }));
  FDRE \a2_sum44_reg_2196_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[24]),
        .Q(a2_sum44_reg_2196[24]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[25]),
        .Q(a2_sum44_reg_2196[25]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[26]),
        .Q(a2_sum44_reg_2196[26]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[27]),
        .Q(a2_sum44_reg_2196[27]),
        .R(1'b0));
  CARRY4 \a2_sum44_reg_2196_reg[27]_i_1 
       (.CI(\a2_sum44_reg_2196_reg[23]_i_1_n_2 ),
        .CO({\a2_sum44_reg_2196_reg[27]_i_1_n_2 ,\a2_sum44_reg_2196_reg[27]_i_1_n_3 ,\a2_sum44_reg_2196_reg[27]_i_1_n_4 ,\a2_sum44_reg_2196_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum44_fu_1489_p2[27:24]),
        .S({\a2_sum44_reg_2196[27]_i_2_n_2 ,\a2_sum44_reg_2196[27]_i_3_n_2 ,\a2_sum44_reg_2196[27]_i_4_n_2 ,\a2_sum44_reg_2196[27]_i_5_n_2 }));
  FDRE \a2_sum44_reg_2196_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[28]),
        .Q(a2_sum44_reg_2196[28]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[29]),
        .Q(a2_sum44_reg_2196[29]),
        .R(1'b0));
  CARRY4 \a2_sum44_reg_2196_reg[29]_i_2 
       (.CI(\a2_sum44_reg_2196_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum44_reg_2196_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum44_reg_2196_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum44_reg_2196_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum44_fu_1489_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum44_reg_2196[29]_i_3_n_2 ,\a2_sum44_reg_2196[29]_i_4_n_2 }));
  FDRE \a2_sum44_reg_2196_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[2]),
        .Q(a2_sum44_reg_2196[2]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[3]),
        .Q(a2_sum44_reg_2196[3]),
        .R(1'b0));
  CARRY4 \a2_sum44_reg_2196_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum44_reg_2196_reg[3]_i_1_n_2 ,\a2_sum44_reg_2196_reg[3]_i_1_n_3 ,\a2_sum44_reg_2196_reg[3]_i_1_n_4 ,\a2_sum44_reg_2196_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_43_cast_cast_fu_1485_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O({a2_sum44_fu_1489_p2[3:1],\NLW_a2_sum44_reg_2196_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum44_reg_2196[3]_i_2_n_2 ,\a2_sum44_reg_2196[3]_i_3_n_2 ,\a2_sum44_reg_2196[3]_i_4_n_2 ,\a2_sum44_reg_2196[3]_i_5_n_2 }));
  FDRE \a2_sum44_reg_2196_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[4]),
        .Q(a2_sum44_reg_2196[4]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[5]),
        .Q(a2_sum44_reg_2196[5]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[6]),
        .Q(a2_sum44_reg_2196[6]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[7]),
        .Q(a2_sum44_reg_2196[7]),
        .R(1'b0));
  CARRY4 \a2_sum44_reg_2196_reg[7]_i_1 
       (.CI(\a2_sum44_reg_2196_reg[3]_i_1_n_2 ),
        .CO({\a2_sum44_reg_2196_reg[7]_i_1_n_2 ,\a2_sum44_reg_2196_reg[7]_i_1_n_3 ,\a2_sum44_reg_2196_reg[7]_i_1_n_4 ,\a2_sum44_reg_2196_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_43_cast_cast_fu_1485_p1[7:4]),
        .O(a2_sum44_fu_1489_p2[7:4]),
        .S({\a2_sum44_reg_2196[7]_i_3_n_2 ,\a2_sum44_reg_2196[7]_i_4_n_2 ,\a2_sum44_reg_2196[7]_i_5_n_2 ,\a2_sum44_reg_2196[7]_i_6_n_2 }));
  CARRY4 \a2_sum44_reg_2196_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum44_reg_2196_reg[7]_i_2_n_2 ,\a2_sum44_reg_2196_reg[7]_i_2_n_3 ,\a2_sum44_reg_2196_reg[7]_i_2_n_4 ,\a2_sum44_reg_2196_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[3:2],1'b0}),
        .O(i_1_43_cast_cast_fu_1485_p1[4:1]),
        .S({\a2_sum44_reg_2196[7]_i_7_n_2 ,\a2_sum44_reg_2196[7]_i_8_n_2 ,\a2_sum44_reg_2196[7]_i_9_n_2 ,\a2_sum44_reg_2196[7]_i_10_n_2 }));
  FDRE \a2_sum44_reg_2196_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[8]),
        .Q(a2_sum44_reg_2196[8]),
        .R(1'b0));
  FDRE \a2_sum44_reg_2196_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_83),
        .D(a2_sum44_fu_1489_p2[9]),
        .Q(a2_sum44_reg_2196[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum45_reg_2207[0]_i_1 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(a2_sum45_fu_1514_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum45_reg_2207[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum45_reg_2207[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[11]_i_3 
       (.I0(i_1_44_cast_cast_fu_1510_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum45_reg_2207[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[11]_i_4 
       (.I0(i_1_44_cast_cast_fu_1510_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum45_reg_2207[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[11]_i_5 
       (.I0(i_1_44_cast_cast_fu_1510_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum45_reg_2207[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[11]_i_6 
       (.I0(i_1_44_cast_cast_fu_1510_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum45_reg_2207[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum45_reg_2207[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum45_reg_2207[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum45_reg_2207[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum45_reg_2207[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum45_reg_2207[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum45_reg_2207[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum45_reg_2207[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum45_reg_2207[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[15]_i_4 
       (.I0(i_1_44_cast_cast_fu_1510_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum45_reg_2207[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[15]_i_5 
       (.I0(i_1_44_cast_cast_fu_1510_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum45_reg_2207[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[15]_i_6 
       (.I0(i_1_44_cast_cast_fu_1510_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum45_reg_2207[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[15]_i_7 
       (.I0(i_1_44_cast_cast_fu_1510_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum45_reg_2207[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum45_reg_2207[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum45_reg_2207[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum45_reg_2207[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum45_reg_2207[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum45_reg_2207[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum45_reg_2207[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum45_reg_2207[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum45_reg_2207[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum45_reg_2207[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum45_reg_2207[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum45_reg_2207[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum45_reg_2207[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum45_reg_2207[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum45_reg_2207[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum45_reg_2207[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum45_reg_2207[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[3]_i_3 
       (.I0(i_1_44_cast_cast_fu_1510_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum45_reg_2207[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[3]_i_4 
       (.I0(i_1_44_cast_cast_fu_1510_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum45_reg_2207[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[3]_i_5 
       (.I0(i_1_44_cast_cast_fu_1510_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum45_reg_2207[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum45_reg_2207[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum45_reg_2207[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum45_reg_2207[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[7]_i_3 
       (.I0(i_1_44_cast_cast_fu_1510_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum45_reg_2207[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[7]_i_4 
       (.I0(i_1_44_cast_cast_fu_1510_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum45_reg_2207[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[7]_i_5 
       (.I0(i_1_44_cast_cast_fu_1510_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum45_reg_2207[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum45_reg_2207[7]_i_6 
       (.I0(i_1_44_cast_cast_fu_1510_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum45_reg_2207[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum45_reg_2207[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum45_reg_2207[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum45_reg_2207[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum45_reg_2207[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum45_reg_2207[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum45_reg_2207[7]_i_9_n_2 ));
  FDRE \a2_sum45_reg_2207_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum45_reg_2207[0]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[10]),
        .Q(a2_sum45_reg_2207[10]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[11]),
        .Q(a2_sum45_reg_2207[11]),
        .R(1'b0));
  CARRY4 \a2_sum45_reg_2207_reg[11]_i_1 
       (.CI(\a2_sum45_reg_2207_reg[7]_i_1_n_2 ),
        .CO({\a2_sum45_reg_2207_reg[11]_i_1_n_2 ,\a2_sum45_reg_2207_reg[11]_i_1_n_3 ,\a2_sum45_reg_2207_reg[11]_i_1_n_4 ,\a2_sum45_reg_2207_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_44_cast_cast_fu_1510_p1[11:8]),
        .O(a2_sum45_fu_1514_p2[11:8]),
        .S({\a2_sum45_reg_2207[11]_i_3_n_2 ,\a2_sum45_reg_2207[11]_i_4_n_2 ,\a2_sum45_reg_2207[11]_i_5_n_2 ,\a2_sum45_reg_2207[11]_i_6_n_2 }));
  CARRY4 \a2_sum45_reg_2207_reg[11]_i_2 
       (.CI(\a2_sum45_reg_2207_reg[7]_i_2_n_2 ),
        .CO({\a2_sum45_reg_2207_reg[11]_i_2_n_2 ,\a2_sum45_reg_2207_reg[11]_i_2_n_3 ,\a2_sum45_reg_2207_reg[11]_i_2_n_4 ,\a2_sum45_reg_2207_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[5]}),
        .O(i_1_44_cast_cast_fu_1510_p1[8:5]),
        .S({\a2_sum45_reg_2207[11]_i_7_n_2 ,\a2_sum45_reg_2207[11]_i_8_n_2 ,\a2_sum45_reg_2207[11]_i_9_n_2 ,\a2_sum45_reg_2207[11]_i_10_n_2 }));
  FDRE \a2_sum45_reg_2207_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[12]),
        .Q(a2_sum45_reg_2207[12]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[13]),
        .Q(a2_sum45_reg_2207[13]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[14]),
        .Q(a2_sum45_reg_2207[14]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[15]),
        .Q(a2_sum45_reg_2207[15]),
        .R(1'b0));
  CARRY4 \a2_sum45_reg_2207_reg[15]_i_1 
       (.CI(\a2_sum45_reg_2207_reg[11]_i_1_n_2 ),
        .CO({\a2_sum45_reg_2207_reg[15]_i_1_n_2 ,\a2_sum45_reg_2207_reg[15]_i_1_n_3 ,\a2_sum45_reg_2207_reg[15]_i_1_n_4 ,\a2_sum45_reg_2207_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_44_cast_cast_fu_1510_p1[15:12]),
        .O(a2_sum45_fu_1514_p2[15:12]),
        .S({\a2_sum45_reg_2207[15]_i_4_n_2 ,\a2_sum45_reg_2207[15]_i_5_n_2 ,\a2_sum45_reg_2207[15]_i_6_n_2 ,\a2_sum45_reg_2207[15]_i_7_n_2 }));
  CARRY4 \a2_sum45_reg_2207_reg[15]_i_2 
       (.CI(\a2_sum45_reg_2207_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum45_reg_2207_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum45_reg_2207_reg[15]_i_2_n_4 ,\a2_sum45_reg_2207_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum45_reg_2207_reg[15]_i_2_O_UNCONNECTED [3],i_1_44_cast_cast_fu_1510_p1[15:13]}),
        .S({1'b0,\a2_sum45_reg_2207[15]_i_8_n_2 ,\a2_sum45_reg_2207[15]_i_9_n_2 ,\a2_sum45_reg_2207[15]_i_10_n_2 }));
  CARRY4 \a2_sum45_reg_2207_reg[15]_i_3 
       (.CI(\a2_sum45_reg_2207_reg[11]_i_2_n_2 ),
        .CO({\a2_sum45_reg_2207_reg[15]_i_3_n_2 ,\a2_sum45_reg_2207_reg[15]_i_3_n_3 ,\a2_sum45_reg_2207_reg[15]_i_3_n_4 ,\a2_sum45_reg_2207_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_44_cast_cast_fu_1510_p1[12:9]),
        .S({\a2_sum45_reg_2207[15]_i_11_n_2 ,\a2_sum45_reg_2207[15]_i_12_n_2 ,\a2_sum45_reg_2207[15]_i_13_n_2 ,\a2_sum45_reg_2207[15]_i_14_n_2 }));
  FDRE \a2_sum45_reg_2207_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[16]),
        .Q(a2_sum45_reg_2207[16]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[17]),
        .Q(a2_sum45_reg_2207[17]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[18]),
        .Q(a2_sum45_reg_2207[18]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[19]),
        .Q(a2_sum45_reg_2207[19]),
        .R(1'b0));
  CARRY4 \a2_sum45_reg_2207_reg[19]_i_1 
       (.CI(\a2_sum45_reg_2207_reg[15]_i_1_n_2 ),
        .CO({\a2_sum45_reg_2207_reg[19]_i_1_n_2 ,\a2_sum45_reg_2207_reg[19]_i_1_n_3 ,\a2_sum45_reg_2207_reg[19]_i_1_n_4 ,\a2_sum45_reg_2207_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum45_fu_1514_p2[19:16]),
        .S({\a2_sum45_reg_2207[19]_i_2_n_2 ,\a2_sum45_reg_2207[19]_i_3_n_2 ,\a2_sum45_reg_2207[19]_i_4_n_2 ,\a2_sum45_reg_2207[19]_i_5_n_2 }));
  FDRE \a2_sum45_reg_2207_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[1]),
        .Q(a2_sum45_reg_2207[1]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[20]),
        .Q(a2_sum45_reg_2207[20]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[21]),
        .Q(a2_sum45_reg_2207[21]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[22]),
        .Q(a2_sum45_reg_2207[22]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[23]),
        .Q(a2_sum45_reg_2207[23]),
        .R(1'b0));
  CARRY4 \a2_sum45_reg_2207_reg[23]_i_1 
       (.CI(\a2_sum45_reg_2207_reg[19]_i_1_n_2 ),
        .CO({\a2_sum45_reg_2207_reg[23]_i_1_n_2 ,\a2_sum45_reg_2207_reg[23]_i_1_n_3 ,\a2_sum45_reg_2207_reg[23]_i_1_n_4 ,\a2_sum45_reg_2207_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum45_fu_1514_p2[23:20]),
        .S({\a2_sum45_reg_2207[23]_i_2_n_2 ,\a2_sum45_reg_2207[23]_i_3_n_2 ,\a2_sum45_reg_2207[23]_i_4_n_2 ,\a2_sum45_reg_2207[23]_i_5_n_2 }));
  FDRE \a2_sum45_reg_2207_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[24]),
        .Q(a2_sum45_reg_2207[24]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[25]),
        .Q(a2_sum45_reg_2207[25]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[26]),
        .Q(a2_sum45_reg_2207[26]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[27]),
        .Q(a2_sum45_reg_2207[27]),
        .R(1'b0));
  CARRY4 \a2_sum45_reg_2207_reg[27]_i_1 
       (.CI(\a2_sum45_reg_2207_reg[23]_i_1_n_2 ),
        .CO({\a2_sum45_reg_2207_reg[27]_i_1_n_2 ,\a2_sum45_reg_2207_reg[27]_i_1_n_3 ,\a2_sum45_reg_2207_reg[27]_i_1_n_4 ,\a2_sum45_reg_2207_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum45_fu_1514_p2[27:24]),
        .S({\a2_sum45_reg_2207[27]_i_2_n_2 ,\a2_sum45_reg_2207[27]_i_3_n_2 ,\a2_sum45_reg_2207[27]_i_4_n_2 ,\a2_sum45_reg_2207[27]_i_5_n_2 }));
  FDRE \a2_sum45_reg_2207_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[28]),
        .Q(a2_sum45_reg_2207[28]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[29]),
        .Q(a2_sum45_reg_2207[29]),
        .R(1'b0));
  CARRY4 \a2_sum45_reg_2207_reg[29]_i_2 
       (.CI(\a2_sum45_reg_2207_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum45_reg_2207_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum45_reg_2207_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum45_reg_2207_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum45_fu_1514_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum45_reg_2207[29]_i_3_n_2 ,\a2_sum45_reg_2207[29]_i_4_n_2 }));
  FDRE \a2_sum45_reg_2207_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[2]),
        .Q(a2_sum45_reg_2207[2]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[3]),
        .Q(a2_sum45_reg_2207[3]),
        .R(1'b0));
  CARRY4 \a2_sum45_reg_2207_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum45_reg_2207_reg[3]_i_1_n_2 ,\a2_sum45_reg_2207_reg[3]_i_1_n_3 ,\a2_sum45_reg_2207_reg[3]_i_1_n_4 ,\a2_sum45_reg_2207_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_44_cast_cast_fu_1510_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum45_fu_1514_p2[3:1],\NLW_a2_sum45_reg_2207_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum45_reg_2207[3]_i_3_n_2 ,\a2_sum45_reg_2207[3]_i_4_n_2 ,\a2_sum45_reg_2207[3]_i_5_n_2 ,\a2_sum45_reg_2207[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum45_reg_2207_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum45_reg_2207_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum45_reg_2207_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum45_reg_2207_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_44_cast_cast_fu_1510_p1[1]}),
        .S({\NLW_a2_sum45_reg_2207_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],i_1_cast_cast_fu_406_p1[1]}));
  FDRE \a2_sum45_reg_2207_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[4]),
        .Q(a2_sum45_reg_2207[4]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[5]),
        .Q(a2_sum45_reg_2207[5]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[6]),
        .Q(a2_sum45_reg_2207[6]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[7]),
        .Q(a2_sum45_reg_2207[7]),
        .R(1'b0));
  CARRY4 \a2_sum45_reg_2207_reg[7]_i_1 
       (.CI(\a2_sum45_reg_2207_reg[3]_i_1_n_2 ),
        .CO({\a2_sum45_reg_2207_reg[7]_i_1_n_2 ,\a2_sum45_reg_2207_reg[7]_i_1_n_3 ,\a2_sum45_reg_2207_reg[7]_i_1_n_4 ,\a2_sum45_reg_2207_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_44_cast_cast_fu_1510_p1[7:4]),
        .O(a2_sum45_fu_1514_p2[7:4]),
        .S({\a2_sum45_reg_2207[7]_i_3_n_2 ,\a2_sum45_reg_2207[7]_i_4_n_2 ,\a2_sum45_reg_2207[7]_i_5_n_2 ,\a2_sum45_reg_2207[7]_i_6_n_2 }));
  CARRY4 \a2_sum45_reg_2207_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum45_reg_2207_reg[7]_i_2_n_2 ,\a2_sum45_reg_2207_reg[7]_i_2_n_3 ,\a2_sum45_reg_2207_reg[7]_i_2_n_4 ,\a2_sum45_reg_2207_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[3:2],1'b0}),
        .O({i_1_44_cast_cast_fu_1510_p1[4:2],\NLW_a2_sum45_reg_2207_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum45_reg_2207[7]_i_7_n_2 ,\a2_sum45_reg_2207[7]_i_8_n_2 ,\a2_sum45_reg_2207[7]_i_9_n_2 ,\a2_sum45_reg_2207[7]_i_10_n_2 }));
  FDRE \a2_sum45_reg_2207_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[8]),
        .Q(a2_sum45_reg_2207[8]),
        .R(1'b0));
  FDRE \a2_sum45_reg_2207_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_100),
        .D(a2_sum45_fu_1514_p2[9]),
        .Q(a2_sum45_reg_2207[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum46_reg_2218[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[11]_i_3 
       (.I0(i_1_45_cast_cast_fu_1535_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum46_reg_2218[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[11]_i_4 
       (.I0(i_1_45_cast_cast_fu_1535_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum46_reg_2218[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[11]_i_5 
       (.I0(i_1_45_cast_cast_fu_1535_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum46_reg_2218[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[11]_i_6 
       (.I0(i_1_45_cast_cast_fu_1535_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum46_reg_2218[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum46_reg_2218[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum46_reg_2218[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum46_reg_2218[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum46_reg_2218[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[15]_i_3 
       (.I0(i_1_45_cast_cast_fu_1535_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum46_reg_2218[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[15]_i_4 
       (.I0(i_1_45_cast_cast_fu_1535_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum46_reg_2218[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[15]_i_5 
       (.I0(i_1_45_cast_cast_fu_1535_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum46_reg_2218[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[15]_i_6 
       (.I0(i_1_45_cast_cast_fu_1535_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum46_reg_2218[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[15]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum46_reg_2218[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum46_reg_2218[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum46_reg_2218[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum46_reg_2218[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum46_reg_2218[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum46_reg_2218[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum46_reg_2218[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum46_reg_2218[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum46_reg_2218[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum46_reg_2218[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum46_reg_2218[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum46_reg_2218[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum46_reg_2218[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum46_reg_2218[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum46_reg_2218[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum46_reg_2218[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum46_reg_2218[29]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[3]_i_10 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum46_reg_2218[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[3]_i_3 
       (.I0(i_1_45_cast_cast_fu_1535_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum46_reg_2218[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[3]_i_4 
       (.I0(i_1_45_cast_cast_fu_1535_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum46_reg_2218[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[3]_i_5 
       (.I0(i_1_45_cast_cast_fu_1535_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum46_reg_2218[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[3]_i_6 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum46_reg_2218[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum46_reg_2218[3]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum46_reg_2218[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum46_reg_2218[3]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum46_reg_2218[3]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum46_reg_2218[3]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum46_reg_2218[3]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum46_reg_2218[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[7]_i_3 
       (.I0(i_1_45_cast_cast_fu_1535_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum46_reg_2218[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[7]_i_4 
       (.I0(i_1_45_cast_cast_fu_1535_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum46_reg_2218[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[7]_i_5 
       (.I0(i_1_45_cast_cast_fu_1535_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum46_reg_2218[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum46_reg_2218[7]_i_6 
       (.I0(i_1_45_cast_cast_fu_1535_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum46_reg_2218[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum46_reg_2218[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum46_reg_2218[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum46_reg_2218[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum46_reg_2218[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum46_reg_2218[7]_i_9_n_2 ));
  FDRE \a2_sum46_reg_2218_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[0]),
        .Q(a2_sum46_reg_2218[0]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[10]),
        .Q(a2_sum46_reg_2218[10]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[11]),
        .Q(a2_sum46_reg_2218[11]),
        .R(1'b0));
  CARRY4 \a2_sum46_reg_2218_reg[11]_i_1 
       (.CI(\a2_sum46_reg_2218_reg[7]_i_1_n_2 ),
        .CO({\a2_sum46_reg_2218_reg[11]_i_1_n_2 ,\a2_sum46_reg_2218_reg[11]_i_1_n_3 ,\a2_sum46_reg_2218_reg[11]_i_1_n_4 ,\a2_sum46_reg_2218_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_45_cast_cast_fu_1535_p1[11:8]),
        .O(a2_sum46_fu_1539_p2[11:8]),
        .S({\a2_sum46_reg_2218[11]_i_3_n_2 ,\a2_sum46_reg_2218[11]_i_4_n_2 ,\a2_sum46_reg_2218[11]_i_5_n_2 ,\a2_sum46_reg_2218[11]_i_6_n_2 }));
  CARRY4 \a2_sum46_reg_2218_reg[11]_i_2 
       (.CI(\a2_sum46_reg_2218_reg[7]_i_2_n_2 ),
        .CO({\a2_sum46_reg_2218_reg[11]_i_2_n_2 ,\a2_sum46_reg_2218_reg[11]_i_2_n_3 ,\a2_sum46_reg_2218_reg[11]_i_2_n_4 ,\a2_sum46_reg_2218_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_45_cast_cast_fu_1535_p1[11:8]),
        .S({\a2_sum46_reg_2218[11]_i_7_n_2 ,\a2_sum46_reg_2218[11]_i_8_n_2 ,\a2_sum46_reg_2218[11]_i_9_n_2 ,\a2_sum46_reg_2218[11]_i_10_n_2 }));
  FDRE \a2_sum46_reg_2218_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[12]),
        .Q(a2_sum46_reg_2218[12]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[13]),
        .Q(a2_sum46_reg_2218[13]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[14]),
        .Q(a2_sum46_reg_2218[14]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[15]),
        .Q(a2_sum46_reg_2218[15]),
        .R(1'b0));
  CARRY4 \a2_sum46_reg_2218_reg[15]_i_1 
       (.CI(\a2_sum46_reg_2218_reg[11]_i_1_n_2 ),
        .CO({\a2_sum46_reg_2218_reg[15]_i_1_n_2 ,\a2_sum46_reg_2218_reg[15]_i_1_n_3 ,\a2_sum46_reg_2218_reg[15]_i_1_n_4 ,\a2_sum46_reg_2218_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_45_cast_cast_fu_1535_p1[15:12]),
        .O(a2_sum46_fu_1539_p2[15:12]),
        .S({\a2_sum46_reg_2218[15]_i_3_n_2 ,\a2_sum46_reg_2218[15]_i_4_n_2 ,\a2_sum46_reg_2218[15]_i_5_n_2 ,\a2_sum46_reg_2218[15]_i_6_n_2 }));
  CARRY4 \a2_sum46_reg_2218_reg[15]_i_2 
       (.CI(\a2_sum46_reg_2218_reg[11]_i_2_n_2 ),
        .CO({\NLW_a2_sum46_reg_2218_reg[15]_i_2_CO_UNCONNECTED [3],\a2_sum46_reg_2218_reg[15]_i_2_n_3 ,\a2_sum46_reg_2218_reg[15]_i_2_n_4 ,\a2_sum46_reg_2218_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_45_cast_cast_fu_1535_p1[15:12]),
        .S({\a2_sum46_reg_2218[15]_i_7_n_2 ,\a2_sum46_reg_2218[15]_i_8_n_2 ,\a2_sum46_reg_2218[15]_i_9_n_2 ,\a2_sum46_reg_2218[15]_i_10_n_2 }));
  FDRE \a2_sum46_reg_2218_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[16]),
        .Q(a2_sum46_reg_2218[16]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[17]),
        .Q(a2_sum46_reg_2218[17]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[18]),
        .Q(a2_sum46_reg_2218[18]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[19]),
        .Q(a2_sum46_reg_2218[19]),
        .R(1'b0));
  CARRY4 \a2_sum46_reg_2218_reg[19]_i_1 
       (.CI(\a2_sum46_reg_2218_reg[15]_i_1_n_2 ),
        .CO({\a2_sum46_reg_2218_reg[19]_i_1_n_2 ,\a2_sum46_reg_2218_reg[19]_i_1_n_3 ,\a2_sum46_reg_2218_reg[19]_i_1_n_4 ,\a2_sum46_reg_2218_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum46_fu_1539_p2[19:16]),
        .S({\a2_sum46_reg_2218[19]_i_2_n_2 ,\a2_sum46_reg_2218[19]_i_3_n_2 ,\a2_sum46_reg_2218[19]_i_4_n_2 ,\a2_sum46_reg_2218[19]_i_5_n_2 }));
  FDRE \a2_sum46_reg_2218_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[1]),
        .Q(a2_sum46_reg_2218[1]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[20]),
        .Q(a2_sum46_reg_2218[20]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[21]),
        .Q(a2_sum46_reg_2218[21]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[22]),
        .Q(a2_sum46_reg_2218[22]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[23]),
        .Q(a2_sum46_reg_2218[23]),
        .R(1'b0));
  CARRY4 \a2_sum46_reg_2218_reg[23]_i_1 
       (.CI(\a2_sum46_reg_2218_reg[19]_i_1_n_2 ),
        .CO({\a2_sum46_reg_2218_reg[23]_i_1_n_2 ,\a2_sum46_reg_2218_reg[23]_i_1_n_3 ,\a2_sum46_reg_2218_reg[23]_i_1_n_4 ,\a2_sum46_reg_2218_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum46_fu_1539_p2[23:20]),
        .S({\a2_sum46_reg_2218[23]_i_2_n_2 ,\a2_sum46_reg_2218[23]_i_3_n_2 ,\a2_sum46_reg_2218[23]_i_4_n_2 ,\a2_sum46_reg_2218[23]_i_5_n_2 }));
  FDRE \a2_sum46_reg_2218_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[24]),
        .Q(a2_sum46_reg_2218[24]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[25]),
        .Q(a2_sum46_reg_2218[25]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[26]),
        .Q(a2_sum46_reg_2218[26]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[27]),
        .Q(a2_sum46_reg_2218[27]),
        .R(1'b0));
  CARRY4 \a2_sum46_reg_2218_reg[27]_i_1 
       (.CI(\a2_sum46_reg_2218_reg[23]_i_1_n_2 ),
        .CO({\a2_sum46_reg_2218_reg[27]_i_1_n_2 ,\a2_sum46_reg_2218_reg[27]_i_1_n_3 ,\a2_sum46_reg_2218_reg[27]_i_1_n_4 ,\a2_sum46_reg_2218_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum46_fu_1539_p2[27:24]),
        .S({\a2_sum46_reg_2218[27]_i_2_n_2 ,\a2_sum46_reg_2218[27]_i_3_n_2 ,\a2_sum46_reg_2218[27]_i_4_n_2 ,\a2_sum46_reg_2218[27]_i_5_n_2 }));
  FDRE \a2_sum46_reg_2218_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[28]),
        .Q(a2_sum46_reg_2218[28]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[29]),
        .Q(a2_sum46_reg_2218[29]),
        .R(1'b0));
  CARRY4 \a2_sum46_reg_2218_reg[29]_i_2 
       (.CI(\a2_sum46_reg_2218_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum46_reg_2218_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum46_reg_2218_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum46_reg_2218_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum46_fu_1539_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum46_reg_2218[29]_i_3_n_2 ,\a2_sum46_reg_2218[29]_i_4_n_2 }));
  FDRE \a2_sum46_reg_2218_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[2]),
        .Q(a2_sum46_reg_2218[2]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[3]),
        .Q(a2_sum46_reg_2218[3]),
        .R(1'b0));
  CARRY4 \a2_sum46_reg_2218_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum46_reg_2218_reg[3]_i_1_n_2 ,\a2_sum46_reg_2218_reg[3]_i_1_n_3 ,\a2_sum46_reg_2218_reg[3]_i_1_n_4 ,\a2_sum46_reg_2218_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_45_cast_cast_fu_1535_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O(a2_sum46_fu_1539_p2[3:0]),
        .S({\a2_sum46_reg_2218[3]_i_3_n_2 ,\a2_sum46_reg_2218[3]_i_4_n_2 ,\a2_sum46_reg_2218[3]_i_5_n_2 ,\a2_sum46_reg_2218[3]_i_6_n_2 }));
  CARRY4 \a2_sum46_reg_2218_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum46_reg_2218_reg[3]_i_2_n_2 ,\a2_sum46_reg_2218_reg[3]_i_2_n_3 ,\a2_sum46_reg_2218_reg[3]_i_2_n_4 ,\a2_sum46_reg_2218_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_cast_cast_fu_406_p1[3:1],1'b0}),
        .O({i_1_45_cast_cast_fu_1535_p1[3:1],\NLW_a2_sum46_reg_2218_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum46_reg_2218[3]_i_7_n_2 ,\a2_sum46_reg_2218[3]_i_8_n_2 ,\a2_sum46_reg_2218[3]_i_9_n_2 ,\a2_sum46_reg_2218[3]_i_10_n_2 }));
  FDRE \a2_sum46_reg_2218_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[4]),
        .Q(a2_sum46_reg_2218[4]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[5]),
        .Q(a2_sum46_reg_2218[5]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[6]),
        .Q(a2_sum46_reg_2218[6]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[7]),
        .Q(a2_sum46_reg_2218[7]),
        .R(1'b0));
  CARRY4 \a2_sum46_reg_2218_reg[7]_i_1 
       (.CI(\a2_sum46_reg_2218_reg[3]_i_1_n_2 ),
        .CO({\a2_sum46_reg_2218_reg[7]_i_1_n_2 ,\a2_sum46_reg_2218_reg[7]_i_1_n_3 ,\a2_sum46_reg_2218_reg[7]_i_1_n_4 ,\a2_sum46_reg_2218_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_45_cast_cast_fu_1535_p1[7:4]),
        .O(a2_sum46_fu_1539_p2[7:4]),
        .S({\a2_sum46_reg_2218[7]_i_3_n_2 ,\a2_sum46_reg_2218[7]_i_4_n_2 ,\a2_sum46_reg_2218[7]_i_5_n_2 ,\a2_sum46_reg_2218[7]_i_6_n_2 }));
  CARRY4 \a2_sum46_reg_2218_reg[7]_i_2 
       (.CI(\a2_sum46_reg_2218_reg[3]_i_2_n_2 ),
        .CO({\a2_sum46_reg_2218_reg[7]_i_2_n_2 ,\a2_sum46_reg_2218_reg[7]_i_2_n_3 ,\a2_sum46_reg_2218_reg[7]_i_2_n_4 ,\a2_sum46_reg_2218_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[5],1'b0}),
        .O(i_1_45_cast_cast_fu_1535_p1[7:4]),
        .S({\a2_sum46_reg_2218[7]_i_7_n_2 ,\a2_sum46_reg_2218[7]_i_8_n_2 ,\a2_sum46_reg_2218[7]_i_9_n_2 ,\a2_sum46_reg_2218[7]_i_10_n_2 }));
  FDRE \a2_sum46_reg_2218_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[8]),
        .Q(a2_sum46_reg_2218[8]),
        .R(1'b0));
  FDRE \a2_sum46_reg_2218_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_68),
        .D(a2_sum46_fu_1539_p2[9]),
        .Q(a2_sum46_reg_2218[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum47_reg_2229[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum47_reg_2229[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[11]_i_3 
       (.I0(i_1_46_cast_cast_fu_1560_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum47_reg_2229[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[11]_i_4 
       (.I0(i_1_46_cast_cast_fu_1560_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum47_reg_2229[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[11]_i_5 
       (.I0(i_1_46_cast_cast_fu_1560_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum47_reg_2229[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[11]_i_6 
       (.I0(i_1_46_cast_cast_fu_1560_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum47_reg_2229[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum47_reg_2229[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum47_reg_2229[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum47_reg_2229[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum47_reg_2229[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum47_reg_2229[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum47_reg_2229[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum47_reg_2229[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum47_reg_2229[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[15]_i_4 
       (.I0(i_1_46_cast_cast_fu_1560_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum47_reg_2229[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[15]_i_5 
       (.I0(i_1_46_cast_cast_fu_1560_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum47_reg_2229[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[15]_i_6 
       (.I0(i_1_46_cast_cast_fu_1560_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum47_reg_2229[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[15]_i_7 
       (.I0(i_1_46_cast_cast_fu_1560_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum47_reg_2229[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum47_reg_2229[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum47_reg_2229[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum47_reg_2229[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum47_reg_2229[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum47_reg_2229[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum47_reg_2229[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum47_reg_2229[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum47_reg_2229[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum47_reg_2229[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum47_reg_2229[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum47_reg_2229[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum47_reg_2229[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum47_reg_2229[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum47_reg_2229[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[29]_i_2 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum47_reg_2229[29]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum47_reg_2229[29]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[3]_i_2 
       (.I0(i_1_46_cast_cast_fu_1560_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum47_reg_2229[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[3]_i_3 
       (.I0(i_1_46_cast_cast_fu_1560_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum47_reg_2229[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[3]_i_4 
       (.I0(i_1_46_cast_cast_fu_1560_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum47_reg_2229[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum47_reg_2229[3]_i_5 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum47_reg_2229[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum47_reg_2229[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum47_reg_2229[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[7]_i_3 
       (.I0(i_1_46_cast_cast_fu_1560_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum47_reg_2229[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[7]_i_4 
       (.I0(i_1_46_cast_cast_fu_1560_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum47_reg_2229[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[7]_i_5 
       (.I0(i_1_46_cast_cast_fu_1560_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum47_reg_2229[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum47_reg_2229[7]_i_6 
       (.I0(i_1_46_cast_cast_fu_1560_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum47_reg_2229[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum47_reg_2229[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum47_reg_2229[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum47_reg_2229[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum47_reg_2229[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum47_reg_2229[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum47_reg_2229[7]_i_9_n_2 ));
  FDRE \a2_sum47_reg_2229_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[0]),
        .Q(a2_sum47_reg_2229[0]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[10]),
        .Q(a2_sum47_reg_2229[10]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[11]),
        .Q(a2_sum47_reg_2229[11]),
        .R(1'b0));
  CARRY4 \a2_sum47_reg_2229_reg[11]_i_1 
       (.CI(\a2_sum47_reg_2229_reg[7]_i_1_n_2 ),
        .CO({\a2_sum47_reg_2229_reg[11]_i_1_n_2 ,\a2_sum47_reg_2229_reg[11]_i_1_n_3 ,\a2_sum47_reg_2229_reg[11]_i_1_n_4 ,\a2_sum47_reg_2229_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_46_cast_cast_fu_1560_p1[11:8]),
        .O(a2_sum47_fu_1564_p2[11:8]),
        .S({\a2_sum47_reg_2229[11]_i_3_n_2 ,\a2_sum47_reg_2229[11]_i_4_n_2 ,\a2_sum47_reg_2229[11]_i_5_n_2 ,\a2_sum47_reg_2229[11]_i_6_n_2 }));
  CARRY4 \a2_sum47_reg_2229_reg[11]_i_2 
       (.CI(\a2_sum47_reg_2229_reg[7]_i_2_n_2 ),
        .CO({\a2_sum47_reg_2229_reg[11]_i_2_n_2 ,\a2_sum47_reg_2229_reg[11]_i_2_n_3 ,\a2_sum47_reg_2229_reg[11]_i_2_n_4 ,\a2_sum47_reg_2229_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[5]}),
        .O(i_1_46_cast_cast_fu_1560_p1[8:5]),
        .S({\a2_sum47_reg_2229[11]_i_7_n_2 ,\a2_sum47_reg_2229[11]_i_8_n_2 ,\a2_sum47_reg_2229[11]_i_9_n_2 ,\a2_sum47_reg_2229[11]_i_10_n_2 }));
  FDRE \a2_sum47_reg_2229_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[12]),
        .Q(a2_sum47_reg_2229[12]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[13]),
        .Q(a2_sum47_reg_2229[13]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[14]),
        .Q(a2_sum47_reg_2229[14]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[15]),
        .Q(a2_sum47_reg_2229[15]),
        .R(1'b0));
  CARRY4 \a2_sum47_reg_2229_reg[15]_i_1 
       (.CI(\a2_sum47_reg_2229_reg[11]_i_1_n_2 ),
        .CO({\a2_sum47_reg_2229_reg[15]_i_1_n_2 ,\a2_sum47_reg_2229_reg[15]_i_1_n_3 ,\a2_sum47_reg_2229_reg[15]_i_1_n_4 ,\a2_sum47_reg_2229_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_46_cast_cast_fu_1560_p1[15:12]),
        .O(a2_sum47_fu_1564_p2[15:12]),
        .S({\a2_sum47_reg_2229[15]_i_4_n_2 ,\a2_sum47_reg_2229[15]_i_5_n_2 ,\a2_sum47_reg_2229[15]_i_6_n_2 ,\a2_sum47_reg_2229[15]_i_7_n_2 }));
  CARRY4 \a2_sum47_reg_2229_reg[15]_i_2 
       (.CI(\a2_sum47_reg_2229_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum47_reg_2229_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum47_reg_2229_reg[15]_i_2_n_4 ,\a2_sum47_reg_2229_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum47_reg_2229_reg[15]_i_2_O_UNCONNECTED [3],i_1_46_cast_cast_fu_1560_p1[15:13]}),
        .S({1'b0,\a2_sum47_reg_2229[15]_i_8_n_2 ,\a2_sum47_reg_2229[15]_i_9_n_2 ,\a2_sum47_reg_2229[15]_i_10_n_2 }));
  CARRY4 \a2_sum47_reg_2229_reg[15]_i_3 
       (.CI(\a2_sum47_reg_2229_reg[11]_i_2_n_2 ),
        .CO({\a2_sum47_reg_2229_reg[15]_i_3_n_2 ,\a2_sum47_reg_2229_reg[15]_i_3_n_3 ,\a2_sum47_reg_2229_reg[15]_i_3_n_4 ,\a2_sum47_reg_2229_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_46_cast_cast_fu_1560_p1[12:9]),
        .S({\a2_sum47_reg_2229[15]_i_11_n_2 ,\a2_sum47_reg_2229[15]_i_12_n_2 ,\a2_sum47_reg_2229[15]_i_13_n_2 ,\a2_sum47_reg_2229[15]_i_14_n_2 }));
  FDRE \a2_sum47_reg_2229_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[16]),
        .Q(a2_sum47_reg_2229[16]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[17]),
        .Q(a2_sum47_reg_2229[17]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[18]),
        .Q(a2_sum47_reg_2229[18]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[19]),
        .Q(a2_sum47_reg_2229[19]),
        .R(1'b0));
  CARRY4 \a2_sum47_reg_2229_reg[19]_i_1 
       (.CI(\a2_sum47_reg_2229_reg[15]_i_1_n_2 ),
        .CO({\a2_sum47_reg_2229_reg[19]_i_1_n_2 ,\a2_sum47_reg_2229_reg[19]_i_1_n_3 ,\a2_sum47_reg_2229_reg[19]_i_1_n_4 ,\a2_sum47_reg_2229_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum47_fu_1564_p2[19:16]),
        .S({\a2_sum47_reg_2229[19]_i_2_n_2 ,\a2_sum47_reg_2229[19]_i_3_n_2 ,\a2_sum47_reg_2229[19]_i_4_n_2 ,\a2_sum47_reg_2229[19]_i_5_n_2 }));
  FDRE \a2_sum47_reg_2229_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[1]),
        .Q(a2_sum47_reg_2229[1]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[20]),
        .Q(a2_sum47_reg_2229[20]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[21]),
        .Q(a2_sum47_reg_2229[21]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[22]),
        .Q(a2_sum47_reg_2229[22]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[23]),
        .Q(a2_sum47_reg_2229[23]),
        .R(1'b0));
  CARRY4 \a2_sum47_reg_2229_reg[23]_i_1 
       (.CI(\a2_sum47_reg_2229_reg[19]_i_1_n_2 ),
        .CO({\a2_sum47_reg_2229_reg[23]_i_1_n_2 ,\a2_sum47_reg_2229_reg[23]_i_1_n_3 ,\a2_sum47_reg_2229_reg[23]_i_1_n_4 ,\a2_sum47_reg_2229_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum47_fu_1564_p2[23:20]),
        .S({\a2_sum47_reg_2229[23]_i_2_n_2 ,\a2_sum47_reg_2229[23]_i_3_n_2 ,\a2_sum47_reg_2229[23]_i_4_n_2 ,\a2_sum47_reg_2229[23]_i_5_n_2 }));
  FDRE \a2_sum47_reg_2229_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[24]),
        .Q(a2_sum47_reg_2229[24]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[25]),
        .Q(a2_sum47_reg_2229[25]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[26]),
        .Q(a2_sum47_reg_2229[26]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[27]),
        .Q(a2_sum47_reg_2229[27]),
        .R(1'b0));
  CARRY4 \a2_sum47_reg_2229_reg[27]_i_1 
       (.CI(\a2_sum47_reg_2229_reg[23]_i_1_n_2 ),
        .CO({\a2_sum47_reg_2229_reg[27]_i_1_n_2 ,\a2_sum47_reg_2229_reg[27]_i_1_n_3 ,\a2_sum47_reg_2229_reg[27]_i_1_n_4 ,\a2_sum47_reg_2229_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum47_fu_1564_p2[27:24]),
        .S({\a2_sum47_reg_2229[27]_i_2_n_2 ,\a2_sum47_reg_2229[27]_i_3_n_2 ,\a2_sum47_reg_2229[27]_i_4_n_2 ,\a2_sum47_reg_2229[27]_i_5_n_2 }));
  FDRE \a2_sum47_reg_2229_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[28]),
        .Q(a2_sum47_reg_2229[28]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[29]),
        .Q(a2_sum47_reg_2229[29]),
        .R(1'b0));
  CARRY4 \a2_sum47_reg_2229_reg[29]_i_1 
       (.CI(\a2_sum47_reg_2229_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum47_reg_2229_reg[29]_i_1_CO_UNCONNECTED [3:1],\a2_sum47_reg_2229_reg[29]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum47_reg_2229_reg[29]_i_1_O_UNCONNECTED [3:2],a2_sum47_fu_1564_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum47_reg_2229[29]_i_2_n_2 ,\a2_sum47_reg_2229[29]_i_3_n_2 }));
  FDRE \a2_sum47_reg_2229_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[2]),
        .Q(a2_sum47_reg_2229[2]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[3]),
        .Q(a2_sum47_reg_2229[3]),
        .R(1'b0));
  CARRY4 \a2_sum47_reg_2229_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum47_reg_2229_reg[3]_i_1_n_2 ,\a2_sum47_reg_2229_reg[3]_i_1_n_3 ,\a2_sum47_reg_2229_reg[3]_i_1_n_4 ,\a2_sum47_reg_2229_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_46_cast_cast_fu_1560_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O(a2_sum47_fu_1564_p2[3:0]),
        .S({\a2_sum47_reg_2229[3]_i_2_n_2 ,\a2_sum47_reg_2229[3]_i_3_n_2 ,\a2_sum47_reg_2229[3]_i_4_n_2 ,\a2_sum47_reg_2229[3]_i_5_n_2 }));
  FDRE \a2_sum47_reg_2229_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[4]),
        .Q(a2_sum47_reg_2229[4]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[5]),
        .Q(a2_sum47_reg_2229[5]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[6]),
        .Q(a2_sum47_reg_2229[6]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[7]),
        .Q(a2_sum47_reg_2229[7]),
        .R(1'b0));
  CARRY4 \a2_sum47_reg_2229_reg[7]_i_1 
       (.CI(\a2_sum47_reg_2229_reg[3]_i_1_n_2 ),
        .CO({\a2_sum47_reg_2229_reg[7]_i_1_n_2 ,\a2_sum47_reg_2229_reg[7]_i_1_n_3 ,\a2_sum47_reg_2229_reg[7]_i_1_n_4 ,\a2_sum47_reg_2229_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_46_cast_cast_fu_1560_p1[7:4]),
        .O(a2_sum47_fu_1564_p2[7:4]),
        .S({\a2_sum47_reg_2229[7]_i_3_n_2 ,\a2_sum47_reg_2229[7]_i_4_n_2 ,\a2_sum47_reg_2229[7]_i_5_n_2 ,\a2_sum47_reg_2229[7]_i_6_n_2 }));
  CARRY4 \a2_sum47_reg_2229_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum47_reg_2229_reg[7]_i_2_n_2 ,\a2_sum47_reg_2229_reg[7]_i_2_n_3 ,\a2_sum47_reg_2229_reg[7]_i_2_n_4 ,\a2_sum47_reg_2229_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[3:1]}),
        .O(i_1_46_cast_cast_fu_1560_p1[4:1]),
        .S({\a2_sum47_reg_2229[7]_i_7_n_2 ,\a2_sum47_reg_2229[7]_i_8_n_2 ,\a2_sum47_reg_2229[7]_i_9_n_2 ,\a2_sum47_reg_2229[7]_i_10_n_2 }));
  FDRE \a2_sum47_reg_2229_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[8]),
        .Q(a2_sum47_reg_2229[8]),
        .R(1'b0));
  FDRE \a2_sum47_reg_2229_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum47_fu_1564_p2[9]),
        .Q(a2_sum47_reg_2229[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum48_reg_2234[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[11]_i_3 
       (.I0(i_1_47_cast_cast_fu_1575_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum48_reg_2234[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[11]_i_4 
       (.I0(i_1_47_cast_cast_fu_1575_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum48_reg_2234[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[11]_i_5 
       (.I0(i_1_47_cast_cast_fu_1575_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum48_reg_2234[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[11]_i_6 
       (.I0(i_1_47_cast_cast_fu_1575_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum48_reg_2234[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum48_reg_2234[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum48_reg_2234[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum48_reg_2234[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum48_reg_2234[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum48_reg_2234[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum48_reg_2234[15]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[15]_i_4 
       (.I0(i_1_47_cast_cast_fu_1575_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum48_reg_2234[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[15]_i_5 
       (.I0(i_1_47_cast_cast_fu_1575_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum48_reg_2234[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[15]_i_6 
       (.I0(i_1_47_cast_cast_fu_1575_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum48_reg_2234[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[15]_i_7 
       (.I0(i_1_47_cast_cast_fu_1575_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum48_reg_2234[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum48_reg_2234[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum48_reg_2234[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum48_reg_2234[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum48_reg_2234[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum48_reg_2234[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum48_reg_2234[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum48_reg_2234[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum48_reg_2234[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum48_reg_2234[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum48_reg_2234[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum48_reg_2234[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum48_reg_2234[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum48_reg_2234[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum48_reg_2234[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[29]_i_2 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum48_reg_2234[29]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum48_reg_2234[29]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[3]_i_2 
       (.I0(i_1_47_cast_cast_fu_1575_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum48_reg_2234[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[3]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum48_reg_2234[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[3]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum48_reg_2234[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum48_reg_2234[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum48_reg_2234[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[7]_i_3 
       (.I0(i_1_47_cast_cast_fu_1575_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum48_reg_2234[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[7]_i_4 
       (.I0(i_1_47_cast_cast_fu_1575_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum48_reg_2234[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[7]_i_5 
       (.I0(i_1_47_cast_cast_fu_1575_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum48_reg_2234[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum48_reg_2234[7]_i_6 
       (.I0(i_1_47_cast_cast_fu_1575_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum48_reg_2234[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum48_reg_2234[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum48_reg_2234[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum48_reg_2234[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum48_reg_2234[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum48_reg_2234[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum48_reg_2234[7]_i_9_n_2 ));
  FDRE \a2_sum48_reg_2234_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[0]),
        .Q(a2_sum48_reg_2234[0]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[10]),
        .Q(a2_sum48_reg_2234[10]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[11]),
        .Q(a2_sum48_reg_2234[11]),
        .R(1'b0));
  CARRY4 \a2_sum48_reg_2234_reg[11]_i_1 
       (.CI(\a2_sum48_reg_2234_reg[7]_i_1_n_2 ),
        .CO({\a2_sum48_reg_2234_reg[11]_i_1_n_2 ,\a2_sum48_reg_2234_reg[11]_i_1_n_3 ,\a2_sum48_reg_2234_reg[11]_i_1_n_4 ,\a2_sum48_reg_2234_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_47_cast_cast_fu_1575_p1[11:8]),
        .O(a2_sum48_fu_1579_p2[11:8]),
        .S({\a2_sum48_reg_2234[11]_i_3_n_2 ,\a2_sum48_reg_2234[11]_i_4_n_2 ,\a2_sum48_reg_2234[11]_i_5_n_2 ,\a2_sum48_reg_2234[11]_i_6_n_2 }));
  CARRY4 \a2_sum48_reg_2234_reg[11]_i_2 
       (.CI(\a2_sum48_reg_2234_reg[7]_i_2_n_2 ),
        .CO({\a2_sum48_reg_2234_reg[11]_i_2_n_2 ,\a2_sum48_reg_2234_reg[11]_i_2_n_3 ,\a2_sum48_reg_2234_reg[11]_i_2_n_4 ,\a2_sum48_reg_2234_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_47_cast_cast_fu_1575_p1[10:7]),
        .S({\a2_sum48_reg_2234[11]_i_7_n_2 ,\a2_sum48_reg_2234[11]_i_8_n_2 ,\a2_sum48_reg_2234[11]_i_9_n_2 ,\a2_sum48_reg_2234[11]_i_10_n_2 }));
  FDRE \a2_sum48_reg_2234_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[12]),
        .Q(a2_sum48_reg_2234[12]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[13]),
        .Q(a2_sum48_reg_2234[13]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[14]),
        .Q(a2_sum48_reg_2234[14]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[15]),
        .Q(a2_sum48_reg_2234[15]),
        .R(1'b0));
  CARRY4 \a2_sum48_reg_2234_reg[15]_i_1 
       (.CI(\a2_sum48_reg_2234_reg[11]_i_1_n_2 ),
        .CO({\a2_sum48_reg_2234_reg[15]_i_1_n_2 ,\a2_sum48_reg_2234_reg[15]_i_1_n_3 ,\a2_sum48_reg_2234_reg[15]_i_1_n_4 ,\a2_sum48_reg_2234_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_47_cast_cast_fu_1575_p1[15:12]),
        .O(a2_sum48_fu_1579_p2[15:12]),
        .S({\a2_sum48_reg_2234[15]_i_4_n_2 ,\a2_sum48_reg_2234[15]_i_5_n_2 ,\a2_sum48_reg_2234[15]_i_6_n_2 ,\a2_sum48_reg_2234[15]_i_7_n_2 }));
  CARRY4 \a2_sum48_reg_2234_reg[15]_i_2 
       (.CI(\a2_sum48_reg_2234_reg[15]_i_3_n_2 ),
        .CO(\NLW_a2_sum48_reg_2234_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum48_reg_2234_reg[15]_i_2_O_UNCONNECTED [3:1],i_1_47_cast_cast_fu_1575_p1[15]}),
        .S({1'b0,1'b0,1'b0,\a2_sum48_reg_2234[15]_i_8_n_2 }));
  CARRY4 \a2_sum48_reg_2234_reg[15]_i_3 
       (.CI(\a2_sum48_reg_2234_reg[11]_i_2_n_2 ),
        .CO({\a2_sum48_reg_2234_reg[15]_i_3_n_2 ,\a2_sum48_reg_2234_reg[15]_i_3_n_3 ,\a2_sum48_reg_2234_reg[15]_i_3_n_4 ,\a2_sum48_reg_2234_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_47_cast_cast_fu_1575_p1[14:11]),
        .S({\a2_sum48_reg_2234[15]_i_9_n_2 ,\a2_sum48_reg_2234[15]_i_10_n_2 ,\a2_sum48_reg_2234[15]_i_11_n_2 ,\a2_sum48_reg_2234[15]_i_12_n_2 }));
  FDRE \a2_sum48_reg_2234_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[16]),
        .Q(a2_sum48_reg_2234[16]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[17]),
        .Q(a2_sum48_reg_2234[17]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[18]),
        .Q(a2_sum48_reg_2234[18]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[19]),
        .Q(a2_sum48_reg_2234[19]),
        .R(1'b0));
  CARRY4 \a2_sum48_reg_2234_reg[19]_i_1 
       (.CI(\a2_sum48_reg_2234_reg[15]_i_1_n_2 ),
        .CO({\a2_sum48_reg_2234_reg[19]_i_1_n_2 ,\a2_sum48_reg_2234_reg[19]_i_1_n_3 ,\a2_sum48_reg_2234_reg[19]_i_1_n_4 ,\a2_sum48_reg_2234_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum48_fu_1579_p2[19:16]),
        .S({\a2_sum48_reg_2234[19]_i_2_n_2 ,\a2_sum48_reg_2234[19]_i_3_n_2 ,\a2_sum48_reg_2234[19]_i_4_n_2 ,\a2_sum48_reg_2234[19]_i_5_n_2 }));
  FDRE \a2_sum48_reg_2234_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[1]),
        .Q(a2_sum48_reg_2234[1]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[20]),
        .Q(a2_sum48_reg_2234[20]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[21]),
        .Q(a2_sum48_reg_2234[21]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[22]),
        .Q(a2_sum48_reg_2234[22]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[23]),
        .Q(a2_sum48_reg_2234[23]),
        .R(1'b0));
  CARRY4 \a2_sum48_reg_2234_reg[23]_i_1 
       (.CI(\a2_sum48_reg_2234_reg[19]_i_1_n_2 ),
        .CO({\a2_sum48_reg_2234_reg[23]_i_1_n_2 ,\a2_sum48_reg_2234_reg[23]_i_1_n_3 ,\a2_sum48_reg_2234_reg[23]_i_1_n_4 ,\a2_sum48_reg_2234_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum48_fu_1579_p2[23:20]),
        .S({\a2_sum48_reg_2234[23]_i_2_n_2 ,\a2_sum48_reg_2234[23]_i_3_n_2 ,\a2_sum48_reg_2234[23]_i_4_n_2 ,\a2_sum48_reg_2234[23]_i_5_n_2 }));
  FDRE \a2_sum48_reg_2234_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[24]),
        .Q(a2_sum48_reg_2234[24]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[25]),
        .Q(a2_sum48_reg_2234[25]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[26]),
        .Q(a2_sum48_reg_2234[26]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[27]),
        .Q(a2_sum48_reg_2234[27]),
        .R(1'b0));
  CARRY4 \a2_sum48_reg_2234_reg[27]_i_1 
       (.CI(\a2_sum48_reg_2234_reg[23]_i_1_n_2 ),
        .CO({\a2_sum48_reg_2234_reg[27]_i_1_n_2 ,\a2_sum48_reg_2234_reg[27]_i_1_n_3 ,\a2_sum48_reg_2234_reg[27]_i_1_n_4 ,\a2_sum48_reg_2234_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum48_fu_1579_p2[27:24]),
        .S({\a2_sum48_reg_2234[27]_i_2_n_2 ,\a2_sum48_reg_2234[27]_i_3_n_2 ,\a2_sum48_reg_2234[27]_i_4_n_2 ,\a2_sum48_reg_2234[27]_i_5_n_2 }));
  FDRE \a2_sum48_reg_2234_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[28]),
        .Q(a2_sum48_reg_2234[28]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[29]),
        .Q(a2_sum48_reg_2234[29]),
        .R(1'b0));
  CARRY4 \a2_sum48_reg_2234_reg[29]_i_1 
       (.CI(\a2_sum48_reg_2234_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum48_reg_2234_reg[29]_i_1_CO_UNCONNECTED [3:1],\a2_sum48_reg_2234_reg[29]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum48_reg_2234_reg[29]_i_1_O_UNCONNECTED [3:2],a2_sum48_fu_1579_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum48_reg_2234[29]_i_2_n_2 ,\a2_sum48_reg_2234[29]_i_3_n_2 }));
  FDRE \a2_sum48_reg_2234_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[2]),
        .Q(a2_sum48_reg_2234[2]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[3]),
        .Q(a2_sum48_reg_2234[3]),
        .R(1'b0));
  CARRY4 \a2_sum48_reg_2234_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum48_reg_2234_reg[3]_i_1_n_2 ,\a2_sum48_reg_2234_reg[3]_i_1_n_3 ,\a2_sum48_reg_2234_reg[3]_i_1_n_4 ,\a2_sum48_reg_2234_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_47_cast_cast_fu_1575_p1[3],i_1_cast_cast_fu_406_p1[2:1],i_1_49_fu_1592_p2[0]}),
        .O(a2_sum48_fu_1579_p2[3:0]),
        .S({\a2_sum48_reg_2234[3]_i_2_n_2 ,\a2_sum48_reg_2234[3]_i_3_n_2 ,\a2_sum48_reg_2234[3]_i_4_n_2 ,\a2_sum48_reg_2234[3]_i_5_n_2 }));
  FDRE \a2_sum48_reg_2234_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[4]),
        .Q(a2_sum48_reg_2234[4]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[5]),
        .Q(a2_sum48_reg_2234[5]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[6]),
        .Q(a2_sum48_reg_2234[6]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[7]),
        .Q(a2_sum48_reg_2234[7]),
        .R(1'b0));
  CARRY4 \a2_sum48_reg_2234_reg[7]_i_1 
       (.CI(\a2_sum48_reg_2234_reg[3]_i_1_n_2 ),
        .CO({\a2_sum48_reg_2234_reg[7]_i_1_n_2 ,\a2_sum48_reg_2234_reg[7]_i_1_n_3 ,\a2_sum48_reg_2234_reg[7]_i_1_n_4 ,\a2_sum48_reg_2234_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_47_cast_cast_fu_1575_p1[7:4]),
        .O(a2_sum48_fu_1579_p2[7:4]),
        .S({\a2_sum48_reg_2234[7]_i_3_n_2 ,\a2_sum48_reg_2234[7]_i_4_n_2 ,\a2_sum48_reg_2234[7]_i_5_n_2 ,\a2_sum48_reg_2234[7]_i_6_n_2 }));
  CARRY4 \a2_sum48_reg_2234_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum48_reg_2234_reg[7]_i_2_n_2 ,\a2_sum48_reg_2234_reg[7]_i_2_n_3 ,\a2_sum48_reg_2234_reg[7]_i_2_n_4 ,\a2_sum48_reg_2234_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[5:4],1'b0}),
        .O(i_1_47_cast_cast_fu_1575_p1[6:3]),
        .S({\a2_sum48_reg_2234[7]_i_7_n_2 ,\a2_sum48_reg_2234[7]_i_8_n_2 ,\a2_sum48_reg_2234[7]_i_9_n_2 ,\a2_sum48_reg_2234[7]_i_10_n_2 }));
  FDRE \a2_sum48_reg_2234_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[8]),
        .Q(a2_sum48_reg_2234[8]),
        .R(1'b0));
  FDRE \a2_sum48_reg_2234_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum48_fu_1579_p2[9]),
        .Q(a2_sum48_reg_2234[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[11]_i_2 
       (.I0(i_1_48_reg_1706[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum49_reg_2239[11]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[11]_i_3 
       (.I0(i_1_48_reg_1706[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum49_reg_2239[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[11]_i_4 
       (.I0(i_1_48_reg_1706[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum49_reg_2239[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[11]_i_5 
       (.I0(i_1_48_reg_1706[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum49_reg_2239[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[15]_i_2 
       (.I0(i_1_48_reg_1706[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum49_reg_2239[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[15]_i_3 
       (.I0(i_1_48_reg_1706[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum49_reg_2239[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[15]_i_4 
       (.I0(i_1_48_reg_1706[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum49_reg_2239[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[15]_i_5 
       (.I0(i_1_48_reg_1706[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum49_reg_2239[15]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum49_reg_2239[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum49_reg_2239[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum49_reg_2239[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum49_reg_2239[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum49_reg_2239[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum49_reg_2239[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum49_reg_2239[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum49_reg_2239[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum49_reg_2239[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum49_reg_2239[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum49_reg_2239[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum49_reg_2239[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[29]_i_2 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum49_reg_2239[29]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum49_reg_2239[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum49_reg_2239[29]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[3]_i_2 
       (.I0(i_1_48_reg_1706[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum49_reg_2239[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[3]_i_3 
       (.I0(i_1_48_reg_1706[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum49_reg_2239[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[3]_i_4 
       (.I0(i_1_48_reg_1706[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum49_reg_2239[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[3]_i_5 
       (.I0(i_1_48_reg_1706[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum49_reg_2239[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[7]_i_2 
       (.I0(i_1_48_reg_1706[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum49_reg_2239[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[7]_i_3 
       (.I0(i_1_48_reg_1706[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum49_reg_2239[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[7]_i_4 
       (.I0(i_1_48_reg_1706[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum49_reg_2239[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum49_reg_2239[7]_i_5 
       (.I0(i_1_48_reg_1706[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum49_reg_2239[7]_i_5_n_2 ));
  FDRE \a2_sum49_reg_2239_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[0]),
        .Q(a2_sum49_reg_2239[0]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[10]),
        .Q(a2_sum49_reg_2239[10]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[11]),
        .Q(a2_sum49_reg_2239[11]),
        .R(1'b0));
  CARRY4 \a2_sum49_reg_2239_reg[11]_i_1 
       (.CI(\a2_sum49_reg_2239_reg[7]_i_1_n_2 ),
        .CO({\a2_sum49_reg_2239_reg[11]_i_1_n_2 ,\a2_sum49_reg_2239_reg[11]_i_1_n_3 ,\a2_sum49_reg_2239_reg[11]_i_1_n_4 ,\a2_sum49_reg_2239_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_48_reg_1706[11:8]),
        .O(a2_sum49_fu_1587_p2[11:8]),
        .S({\a2_sum49_reg_2239[11]_i_2_n_2 ,\a2_sum49_reg_2239[11]_i_3_n_2 ,\a2_sum49_reg_2239[11]_i_4_n_2 ,\a2_sum49_reg_2239[11]_i_5_n_2 }));
  FDRE \a2_sum49_reg_2239_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[12]),
        .Q(a2_sum49_reg_2239[12]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[13]),
        .Q(a2_sum49_reg_2239[13]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[14]),
        .Q(a2_sum49_reg_2239[14]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[15]),
        .Q(a2_sum49_reg_2239[15]),
        .R(1'b0));
  CARRY4 \a2_sum49_reg_2239_reg[15]_i_1 
       (.CI(\a2_sum49_reg_2239_reg[11]_i_1_n_2 ),
        .CO({\a2_sum49_reg_2239_reg[15]_i_1_n_2 ,\a2_sum49_reg_2239_reg[15]_i_1_n_3 ,\a2_sum49_reg_2239_reg[15]_i_1_n_4 ,\a2_sum49_reg_2239_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_48_reg_1706[15:12]),
        .O(a2_sum49_fu_1587_p2[15:12]),
        .S({\a2_sum49_reg_2239[15]_i_2_n_2 ,\a2_sum49_reg_2239[15]_i_3_n_2 ,\a2_sum49_reg_2239[15]_i_4_n_2 ,\a2_sum49_reg_2239[15]_i_5_n_2 }));
  FDRE \a2_sum49_reg_2239_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[16]),
        .Q(a2_sum49_reg_2239[16]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[17]),
        .Q(a2_sum49_reg_2239[17]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[18]),
        .Q(a2_sum49_reg_2239[18]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[19]),
        .Q(a2_sum49_reg_2239[19]),
        .R(1'b0));
  CARRY4 \a2_sum49_reg_2239_reg[19]_i_1 
       (.CI(\a2_sum49_reg_2239_reg[15]_i_1_n_2 ),
        .CO({\a2_sum49_reg_2239_reg[19]_i_1_n_2 ,\a2_sum49_reg_2239_reg[19]_i_1_n_3 ,\a2_sum49_reg_2239_reg[19]_i_1_n_4 ,\a2_sum49_reg_2239_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum49_fu_1587_p2[19:16]),
        .S({\a2_sum49_reg_2239[19]_i_2_n_2 ,\a2_sum49_reg_2239[19]_i_3_n_2 ,\a2_sum49_reg_2239[19]_i_4_n_2 ,\a2_sum49_reg_2239[19]_i_5_n_2 }));
  FDRE \a2_sum49_reg_2239_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[1]),
        .Q(a2_sum49_reg_2239[1]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[20]),
        .Q(a2_sum49_reg_2239[20]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[21]),
        .Q(a2_sum49_reg_2239[21]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[22]),
        .Q(a2_sum49_reg_2239[22]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[23]),
        .Q(a2_sum49_reg_2239[23]),
        .R(1'b0));
  CARRY4 \a2_sum49_reg_2239_reg[23]_i_1 
       (.CI(\a2_sum49_reg_2239_reg[19]_i_1_n_2 ),
        .CO({\a2_sum49_reg_2239_reg[23]_i_1_n_2 ,\a2_sum49_reg_2239_reg[23]_i_1_n_3 ,\a2_sum49_reg_2239_reg[23]_i_1_n_4 ,\a2_sum49_reg_2239_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum49_fu_1587_p2[23:20]),
        .S({\a2_sum49_reg_2239[23]_i_2_n_2 ,\a2_sum49_reg_2239[23]_i_3_n_2 ,\a2_sum49_reg_2239[23]_i_4_n_2 ,\a2_sum49_reg_2239[23]_i_5_n_2 }));
  FDRE \a2_sum49_reg_2239_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[24]),
        .Q(a2_sum49_reg_2239[24]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[25]),
        .Q(a2_sum49_reg_2239[25]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[26]),
        .Q(a2_sum49_reg_2239[26]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[27]),
        .Q(a2_sum49_reg_2239[27]),
        .R(1'b0));
  CARRY4 \a2_sum49_reg_2239_reg[27]_i_1 
       (.CI(\a2_sum49_reg_2239_reg[23]_i_1_n_2 ),
        .CO({\a2_sum49_reg_2239_reg[27]_i_1_n_2 ,\a2_sum49_reg_2239_reg[27]_i_1_n_3 ,\a2_sum49_reg_2239_reg[27]_i_1_n_4 ,\a2_sum49_reg_2239_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum49_fu_1587_p2[27:24]),
        .S({\a2_sum49_reg_2239[27]_i_2_n_2 ,\a2_sum49_reg_2239[27]_i_3_n_2 ,\a2_sum49_reg_2239[27]_i_4_n_2 ,\a2_sum49_reg_2239[27]_i_5_n_2 }));
  FDRE \a2_sum49_reg_2239_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[28]),
        .Q(a2_sum49_reg_2239[28]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[29]),
        .Q(a2_sum49_reg_2239[29]),
        .R(1'b0));
  CARRY4 \a2_sum49_reg_2239_reg[29]_i_1 
       (.CI(\a2_sum49_reg_2239_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum49_reg_2239_reg[29]_i_1_CO_UNCONNECTED [3:1],\a2_sum49_reg_2239_reg[29]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum49_reg_2239_reg[29]_i_1_O_UNCONNECTED [3:2],a2_sum49_fu_1587_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum49_reg_2239[29]_i_2_n_2 ,\a2_sum49_reg_2239[29]_i_3_n_2 }));
  FDRE \a2_sum49_reg_2239_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[2]),
        .Q(a2_sum49_reg_2239[2]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[3]),
        .Q(a2_sum49_reg_2239[3]),
        .R(1'b0));
  CARRY4 \a2_sum49_reg_2239_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum49_reg_2239_reg[3]_i_1_n_2 ,\a2_sum49_reg_2239_reg[3]_i_1_n_3 ,\a2_sum49_reg_2239_reg[3]_i_1_n_4 ,\a2_sum49_reg_2239_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_48_reg_1706[3:0]),
        .O(a2_sum49_fu_1587_p2[3:0]),
        .S({\a2_sum49_reg_2239[3]_i_2_n_2 ,\a2_sum49_reg_2239[3]_i_3_n_2 ,\a2_sum49_reg_2239[3]_i_4_n_2 ,\a2_sum49_reg_2239[3]_i_5_n_2 }));
  FDRE \a2_sum49_reg_2239_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[4]),
        .Q(a2_sum49_reg_2239[4]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[5]),
        .Q(a2_sum49_reg_2239[5]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[6]),
        .Q(a2_sum49_reg_2239[6]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[7]),
        .Q(a2_sum49_reg_2239[7]),
        .R(1'b0));
  CARRY4 \a2_sum49_reg_2239_reg[7]_i_1 
       (.CI(\a2_sum49_reg_2239_reg[3]_i_1_n_2 ),
        .CO({\a2_sum49_reg_2239_reg[7]_i_1_n_2 ,\a2_sum49_reg_2239_reg[7]_i_1_n_3 ,\a2_sum49_reg_2239_reg[7]_i_1_n_4 ,\a2_sum49_reg_2239_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_48_reg_1706[7:4]),
        .O(a2_sum49_fu_1587_p2[7:4]),
        .S({\a2_sum49_reg_2239[7]_i_2_n_2 ,\a2_sum49_reg_2239[7]_i_3_n_2 ,\a2_sum49_reg_2239[7]_i_4_n_2 ,\a2_sum49_reg_2239[7]_i_5_n_2 }));
  FDRE \a2_sum49_reg_2239_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[8]),
        .Q(a2_sum49_reg_2239[8]),
        .R(1'b0));
  FDRE \a2_sum49_reg_2239_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(a2_sum49_fu_1587_p2[9]),
        .Q(a2_sum49_reg_2239[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum4_reg_1806[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[11]_i_3 
       (.I0(i_1_8_cast_cast_fu_610_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum4_reg_1806[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[11]_i_4 
       (.I0(i_1_8_cast_cast_fu_610_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum4_reg_1806[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[11]_i_5 
       (.I0(i_1_8_cast_cast_fu_610_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum4_reg_1806[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[11]_i_6 
       (.I0(i_1_8_cast_cast_fu_610_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum4_reg_1806[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum4_reg_1806[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum4_reg_1806[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum4_reg_1806[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum4_reg_1806[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum4_reg_1806[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum4_reg_1806[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum4_reg_1806[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum4_reg_1806[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[15]_i_4 
       (.I0(i_1_8_cast_cast_fu_610_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum4_reg_1806[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[15]_i_5 
       (.I0(i_1_8_cast_cast_fu_610_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum4_reg_1806[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[15]_i_6 
       (.I0(i_1_8_cast_cast_fu_610_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum4_reg_1806[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[15]_i_7 
       (.I0(i_1_8_cast_cast_fu_610_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum4_reg_1806[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum4_reg_1806[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum4_reg_1806[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum4_reg_1806[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum4_reg_1806[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum4_reg_1806[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum4_reg_1806[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum4_reg_1806[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum4_reg_1806[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum4_reg_1806[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum4_reg_1806[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum4_reg_1806[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum4_reg_1806[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum4_reg_1806[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum4_reg_1806[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum4_reg_1806[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum4_reg_1806[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[3]_i_3 
       (.I0(i_1_8_cast_cast_fu_610_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum4_reg_1806[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[3]_i_4 
       (.I0(i_1_8_cast_cast_fu_610_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum4_reg_1806[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[3]_i_5 
       (.I0(i_1_8_cast_cast_fu_610_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum4_reg_1806[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum4_reg_1806[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum4_reg_1806[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum4_reg_1806[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[7]_i_3 
       (.I0(i_1_8_cast_cast_fu_610_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum4_reg_1806[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[7]_i_4 
       (.I0(i_1_8_cast_cast_fu_610_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum4_reg_1806[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[7]_i_5 
       (.I0(i_1_8_cast_cast_fu_610_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum4_reg_1806[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum4_reg_1806[7]_i_6 
       (.I0(i_1_8_cast_cast_fu_610_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum4_reg_1806[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum4_reg_1806[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum4_reg_1806[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum4_reg_1806[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum4_reg_1806[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum4_reg_1806[7]_i_9_n_2 ));
  FDRE \a2_sum4_reg_1806_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum4_reg_1806[0]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[10]),
        .Q(a2_sum4_reg_1806[10]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[11]),
        .Q(a2_sum4_reg_1806[11]),
        .R(1'b0));
  CARRY4 \a2_sum4_reg_1806_reg[11]_i_1 
       (.CI(\a2_sum4_reg_1806_reg[7]_i_1_n_2 ),
        .CO({\a2_sum4_reg_1806_reg[11]_i_1_n_2 ,\a2_sum4_reg_1806_reg[11]_i_1_n_3 ,\a2_sum4_reg_1806_reg[11]_i_1_n_4 ,\a2_sum4_reg_1806_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_8_cast_cast_fu_610_p1[11:8]),
        .O(a2_sum4_fu_614_p2[11:8]),
        .S({\a2_sum4_reg_1806[11]_i_3_n_2 ,\a2_sum4_reg_1806[11]_i_4_n_2 ,\a2_sum4_reg_1806[11]_i_5_n_2 ,\a2_sum4_reg_1806[11]_i_6_n_2 }));
  CARRY4 \a2_sum4_reg_1806_reg[11]_i_2 
       (.CI(\a2_sum4_reg_1806_reg[7]_i_2_n_2 ),
        .CO({\a2_sum4_reg_1806_reg[11]_i_2_n_2 ,\a2_sum4_reg_1806_reg[11]_i_2_n_3 ,\a2_sum4_reg_1806_reg[11]_i_2_n_4 ,\a2_sum4_reg_1806_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_8_cast_cast_fu_610_p1[8:5]),
        .S({\a2_sum4_reg_1806[11]_i_7_n_2 ,\a2_sum4_reg_1806[11]_i_8_n_2 ,\a2_sum4_reg_1806[11]_i_9_n_2 ,\a2_sum4_reg_1806[11]_i_10_n_2 }));
  FDRE \a2_sum4_reg_1806_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[12]),
        .Q(a2_sum4_reg_1806[12]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[13]),
        .Q(a2_sum4_reg_1806[13]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[14]),
        .Q(a2_sum4_reg_1806[14]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[15]),
        .Q(a2_sum4_reg_1806[15]),
        .R(1'b0));
  CARRY4 \a2_sum4_reg_1806_reg[15]_i_1 
       (.CI(\a2_sum4_reg_1806_reg[11]_i_1_n_2 ),
        .CO({\a2_sum4_reg_1806_reg[15]_i_1_n_2 ,\a2_sum4_reg_1806_reg[15]_i_1_n_3 ,\a2_sum4_reg_1806_reg[15]_i_1_n_4 ,\a2_sum4_reg_1806_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_8_cast_cast_fu_610_p1[15:12]),
        .O(a2_sum4_fu_614_p2[15:12]),
        .S({\a2_sum4_reg_1806[15]_i_4_n_2 ,\a2_sum4_reg_1806[15]_i_5_n_2 ,\a2_sum4_reg_1806[15]_i_6_n_2 ,\a2_sum4_reg_1806[15]_i_7_n_2 }));
  CARRY4 \a2_sum4_reg_1806_reg[15]_i_2 
       (.CI(\a2_sum4_reg_1806_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum4_reg_1806_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum4_reg_1806_reg[15]_i_2_n_4 ,\a2_sum4_reg_1806_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum4_reg_1806_reg[15]_i_2_O_UNCONNECTED [3],i_1_8_cast_cast_fu_610_p1[15:13]}),
        .S({1'b0,\a2_sum4_reg_1806[15]_i_8_n_2 ,\a2_sum4_reg_1806[15]_i_9_n_2 ,\a2_sum4_reg_1806[15]_i_10_n_2 }));
  CARRY4 \a2_sum4_reg_1806_reg[15]_i_3 
       (.CI(\a2_sum4_reg_1806_reg[11]_i_2_n_2 ),
        .CO({\a2_sum4_reg_1806_reg[15]_i_3_n_2 ,\a2_sum4_reg_1806_reg[15]_i_3_n_3 ,\a2_sum4_reg_1806_reg[15]_i_3_n_4 ,\a2_sum4_reg_1806_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_8_cast_cast_fu_610_p1[12:9]),
        .S({\a2_sum4_reg_1806[15]_i_11_n_2 ,\a2_sum4_reg_1806[15]_i_12_n_2 ,\a2_sum4_reg_1806[15]_i_13_n_2 ,\a2_sum4_reg_1806[15]_i_14_n_2 }));
  FDRE \a2_sum4_reg_1806_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[16]),
        .Q(a2_sum4_reg_1806[16]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[17]),
        .Q(a2_sum4_reg_1806[17]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[18]),
        .Q(a2_sum4_reg_1806[18]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[19]),
        .Q(a2_sum4_reg_1806[19]),
        .R(1'b0));
  CARRY4 \a2_sum4_reg_1806_reg[19]_i_1 
       (.CI(\a2_sum4_reg_1806_reg[15]_i_1_n_2 ),
        .CO({\a2_sum4_reg_1806_reg[19]_i_1_n_2 ,\a2_sum4_reg_1806_reg[19]_i_1_n_3 ,\a2_sum4_reg_1806_reg[19]_i_1_n_4 ,\a2_sum4_reg_1806_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum4_fu_614_p2[19:16]),
        .S({\a2_sum4_reg_1806[19]_i_2_n_2 ,\a2_sum4_reg_1806[19]_i_3_n_2 ,\a2_sum4_reg_1806[19]_i_4_n_2 ,\a2_sum4_reg_1806[19]_i_5_n_2 }));
  FDRE \a2_sum4_reg_1806_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[1]),
        .Q(a2_sum4_reg_1806[1]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[20]),
        .Q(a2_sum4_reg_1806[20]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[21]),
        .Q(a2_sum4_reg_1806[21]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[22]),
        .Q(a2_sum4_reg_1806[22]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[23]),
        .Q(a2_sum4_reg_1806[23]),
        .R(1'b0));
  CARRY4 \a2_sum4_reg_1806_reg[23]_i_1 
       (.CI(\a2_sum4_reg_1806_reg[19]_i_1_n_2 ),
        .CO({\a2_sum4_reg_1806_reg[23]_i_1_n_2 ,\a2_sum4_reg_1806_reg[23]_i_1_n_3 ,\a2_sum4_reg_1806_reg[23]_i_1_n_4 ,\a2_sum4_reg_1806_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum4_fu_614_p2[23:20]),
        .S({\a2_sum4_reg_1806[23]_i_2_n_2 ,\a2_sum4_reg_1806[23]_i_3_n_2 ,\a2_sum4_reg_1806[23]_i_4_n_2 ,\a2_sum4_reg_1806[23]_i_5_n_2 }));
  FDRE \a2_sum4_reg_1806_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[24]),
        .Q(a2_sum4_reg_1806[24]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[25]),
        .Q(a2_sum4_reg_1806[25]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[26]),
        .Q(a2_sum4_reg_1806[26]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[27]),
        .Q(a2_sum4_reg_1806[27]),
        .R(1'b0));
  CARRY4 \a2_sum4_reg_1806_reg[27]_i_1 
       (.CI(\a2_sum4_reg_1806_reg[23]_i_1_n_2 ),
        .CO({\a2_sum4_reg_1806_reg[27]_i_1_n_2 ,\a2_sum4_reg_1806_reg[27]_i_1_n_3 ,\a2_sum4_reg_1806_reg[27]_i_1_n_4 ,\a2_sum4_reg_1806_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum4_fu_614_p2[27:24]),
        .S({\a2_sum4_reg_1806[27]_i_2_n_2 ,\a2_sum4_reg_1806[27]_i_3_n_2 ,\a2_sum4_reg_1806[27]_i_4_n_2 ,\a2_sum4_reg_1806[27]_i_5_n_2 }));
  FDRE \a2_sum4_reg_1806_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[28]),
        .Q(a2_sum4_reg_1806[28]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[29]),
        .Q(a2_sum4_reg_1806[29]),
        .R(1'b0));
  CARRY4 \a2_sum4_reg_1806_reg[29]_i_2 
       (.CI(\a2_sum4_reg_1806_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum4_reg_1806_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum4_reg_1806_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum4_reg_1806_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum4_fu_614_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum4_reg_1806[29]_i_3_n_2 ,\a2_sum4_reg_1806[29]_i_4_n_2 }));
  FDRE \a2_sum4_reg_1806_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[2]),
        .Q(a2_sum4_reg_1806[2]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[3]),
        .Q(a2_sum4_reg_1806[3]),
        .R(1'b0));
  CARRY4 \a2_sum4_reg_1806_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum4_reg_1806_reg[3]_i_1_n_2 ,\a2_sum4_reg_1806_reg[3]_i_1_n_3 ,\a2_sum4_reg_1806_reg[3]_i_1_n_4 ,\a2_sum4_reg_1806_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_8_cast_cast_fu_610_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum4_fu_614_p2[3:1],\NLW_a2_sum4_reg_1806_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum4_reg_1806[3]_i_3_n_2 ,\a2_sum4_reg_1806[3]_i_4_n_2 ,\a2_sum4_reg_1806[3]_i_5_n_2 ,\a2_sum4_reg_1806[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum4_reg_1806_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum4_reg_1806_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum4_reg_1806_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum4_reg_1806_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_8_cast_cast_fu_610_p1[1]}),
        .S({\NLW_a2_sum4_reg_1806_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],i_1_cast_cast_fu_406_p1[1]}));
  FDRE \a2_sum4_reg_1806_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[4]),
        .Q(a2_sum4_reg_1806[4]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[5]),
        .Q(a2_sum4_reg_1806[5]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[6]),
        .Q(a2_sum4_reg_1806[6]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[7]),
        .Q(a2_sum4_reg_1806[7]),
        .R(1'b0));
  CARRY4 \a2_sum4_reg_1806_reg[7]_i_1 
       (.CI(\a2_sum4_reg_1806_reg[3]_i_1_n_2 ),
        .CO({\a2_sum4_reg_1806_reg[7]_i_1_n_2 ,\a2_sum4_reg_1806_reg[7]_i_1_n_3 ,\a2_sum4_reg_1806_reg[7]_i_1_n_4 ,\a2_sum4_reg_1806_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_8_cast_cast_fu_610_p1[7:4]),
        .O(a2_sum4_fu_614_p2[7:4]),
        .S({\a2_sum4_reg_1806[7]_i_3_n_2 ,\a2_sum4_reg_1806[7]_i_4_n_2 ,\a2_sum4_reg_1806[7]_i_5_n_2 ,\a2_sum4_reg_1806[7]_i_6_n_2 }));
  CARRY4 \a2_sum4_reg_1806_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum4_reg_1806_reg[7]_i_2_n_2 ,\a2_sum4_reg_1806_reg[7]_i_2_n_3 ,\a2_sum4_reg_1806_reg[7]_i_2_n_4 ,\a2_sum4_reg_1806_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[3],1'b0,1'b0}),
        .O({i_1_8_cast_cast_fu_610_p1[4:2],\NLW_a2_sum4_reg_1806_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum4_reg_1806[7]_i_7_n_2 ,\a2_sum4_reg_1806[7]_i_8_n_2 ,\a2_sum4_reg_1806[7]_i_9_n_2 ,\a2_sum4_reg_1806[7]_i_10_n_2 }));
  FDRE \a2_sum4_reg_1806_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[8]),
        .Q(a2_sum4_reg_1806[8]),
        .R(1'b0));
  FDRE \a2_sum4_reg_1806_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_112),
        .D(a2_sum4_fu_614_p2[9]),
        .Q(a2_sum4_reg_1806[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum5_reg_1718[0]_i_1 
       (.I0(tmp_2_cast_reg_1644[0]),
        .O(a2_sum5_fu_410_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[12]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum5_reg_1718[12]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[12]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum5_reg_1718[12]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[12]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum5_reg_1718[12]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[12]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum5_reg_1718[12]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[16]_i_2 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum5_reg_1718[16]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[16]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum5_reg_1718[16]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[16]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum5_reg_1718[16]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[16]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum5_reg_1718[16]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[20]_i_2 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum5_reg_1718[20]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[20]_i_3 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum5_reg_1718[20]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[20]_i_4 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum5_reg_1718[20]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[20]_i_5 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum5_reg_1718[20]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[24]_i_2 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum5_reg_1718[24]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[24]_i_3 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum5_reg_1718[24]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[24]_i_4 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum5_reg_1718[24]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[24]_i_5 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum5_reg_1718[24]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[28]_i_2 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum5_reg_1718[28]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[28]_i_3 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum5_reg_1718[28]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[28]_i_4 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum5_reg_1718[28]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[28]_i_5 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum5_reg_1718[28]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum5_reg_1718[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum5_reg_1718[29]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[4]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum5_reg_1718[4]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[4]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum5_reg_1718[4]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[4]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum5_reg_1718[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[4]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum5_reg_1718[4]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[8]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum5_reg_1718[8]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[8]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum5_reg_1718[8]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[8]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum5_reg_1718[8]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum5_reg_1718[8]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum5_reg_1718[8]_i_5_n_2 ));
  FDRE \a2_sum5_reg_1718_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[0]),
        .Q(a2_sum5_reg_1718[0]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[10]),
        .Q(a2_sum5_reg_1718[10]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[11]),
        .Q(a2_sum5_reg_1718[11]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[12]),
        .Q(a2_sum5_reg_1718[12]),
        .R(1'b0));
  CARRY4 \a2_sum5_reg_1718_reg[12]_i_1 
       (.CI(\a2_sum5_reg_1718_reg[8]_i_1_n_2 ),
        .CO({\a2_sum5_reg_1718_reg[12]_i_1_n_2 ,\a2_sum5_reg_1718_reg[12]_i_1_n_3 ,\a2_sum5_reg_1718_reg[12]_i_1_n_4 ,\a2_sum5_reg_1718_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_cast_cast_fu_406_p1[12:9]),
        .O(a2_sum5_fu_410_p2[12:9]),
        .S({\a2_sum5_reg_1718[12]_i_2_n_2 ,\a2_sum5_reg_1718[12]_i_3_n_2 ,\a2_sum5_reg_1718[12]_i_4_n_2 ,\a2_sum5_reg_1718[12]_i_5_n_2 }));
  FDRE \a2_sum5_reg_1718_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[13]),
        .Q(a2_sum5_reg_1718[13]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[14]),
        .Q(a2_sum5_reg_1718[14]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[15]),
        .Q(a2_sum5_reg_1718[15]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[16]),
        .Q(a2_sum5_reg_1718[16]),
        .R(1'b0));
  CARRY4 \a2_sum5_reg_1718_reg[16]_i_1 
       (.CI(\a2_sum5_reg_1718_reg[12]_i_1_n_2 ),
        .CO({\a2_sum5_reg_1718_reg[16]_i_1_n_2 ,\a2_sum5_reg_1718_reg[16]_i_1_n_3 ,\a2_sum5_reg_1718_reg[16]_i_1_n_4 ,\a2_sum5_reg_1718_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_1_cast_cast_fu_406_p1[15:13]}),
        .O(a2_sum5_fu_410_p2[16:13]),
        .S({\a2_sum5_reg_1718[16]_i_2_n_2 ,\a2_sum5_reg_1718[16]_i_3_n_2 ,\a2_sum5_reg_1718[16]_i_4_n_2 ,\a2_sum5_reg_1718[16]_i_5_n_2 }));
  FDRE \a2_sum5_reg_1718_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[17]),
        .Q(a2_sum5_reg_1718[17]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[18]),
        .Q(a2_sum5_reg_1718[18]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[19]),
        .Q(a2_sum5_reg_1718[19]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[1]),
        .Q(a2_sum5_reg_1718[1]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[20]),
        .Q(a2_sum5_reg_1718[20]),
        .R(1'b0));
  CARRY4 \a2_sum5_reg_1718_reg[20]_i_1 
       (.CI(\a2_sum5_reg_1718_reg[16]_i_1_n_2 ),
        .CO({\a2_sum5_reg_1718_reg[20]_i_1_n_2 ,\a2_sum5_reg_1718_reg[20]_i_1_n_3 ,\a2_sum5_reg_1718_reg[20]_i_1_n_4 ,\a2_sum5_reg_1718_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum5_fu_410_p2[20:17]),
        .S({\a2_sum5_reg_1718[20]_i_2_n_2 ,\a2_sum5_reg_1718[20]_i_3_n_2 ,\a2_sum5_reg_1718[20]_i_4_n_2 ,\a2_sum5_reg_1718[20]_i_5_n_2 }));
  FDRE \a2_sum5_reg_1718_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[21]),
        .Q(a2_sum5_reg_1718[21]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[22]),
        .Q(a2_sum5_reg_1718[22]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[23]),
        .Q(a2_sum5_reg_1718[23]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[24]),
        .Q(a2_sum5_reg_1718[24]),
        .R(1'b0));
  CARRY4 \a2_sum5_reg_1718_reg[24]_i_1 
       (.CI(\a2_sum5_reg_1718_reg[20]_i_1_n_2 ),
        .CO({\a2_sum5_reg_1718_reg[24]_i_1_n_2 ,\a2_sum5_reg_1718_reg[24]_i_1_n_3 ,\a2_sum5_reg_1718_reg[24]_i_1_n_4 ,\a2_sum5_reg_1718_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum5_fu_410_p2[24:21]),
        .S({\a2_sum5_reg_1718[24]_i_2_n_2 ,\a2_sum5_reg_1718[24]_i_3_n_2 ,\a2_sum5_reg_1718[24]_i_4_n_2 ,\a2_sum5_reg_1718[24]_i_5_n_2 }));
  FDRE \a2_sum5_reg_1718_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[25]),
        .Q(a2_sum5_reg_1718[25]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[26]),
        .Q(a2_sum5_reg_1718[26]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[27]),
        .Q(a2_sum5_reg_1718[27]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[28]),
        .Q(a2_sum5_reg_1718[28]),
        .R(1'b0));
  CARRY4 \a2_sum5_reg_1718_reg[28]_i_1 
       (.CI(\a2_sum5_reg_1718_reg[24]_i_1_n_2 ),
        .CO({\a2_sum5_reg_1718_reg[28]_i_1_n_2 ,\a2_sum5_reg_1718_reg[28]_i_1_n_3 ,\a2_sum5_reg_1718_reg[28]_i_1_n_4 ,\a2_sum5_reg_1718_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum5_fu_410_p2[28:25]),
        .S({\a2_sum5_reg_1718[28]_i_2_n_2 ,\a2_sum5_reg_1718[28]_i_3_n_2 ,\a2_sum5_reg_1718[28]_i_4_n_2 ,\a2_sum5_reg_1718[28]_i_5_n_2 }));
  FDRE \a2_sum5_reg_1718_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[29]),
        .Q(a2_sum5_reg_1718[29]),
        .R(1'b0));
  CARRY4 \a2_sum5_reg_1718_reg[29]_i_2 
       (.CI(\a2_sum5_reg_1718_reg[28]_i_1_n_2 ),
        .CO(\NLW_a2_sum5_reg_1718_reg[29]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum5_reg_1718_reg[29]_i_2_O_UNCONNECTED [3:1],a2_sum5_fu_410_p2[29]}),
        .S({1'b0,1'b0,1'b0,\a2_sum5_reg_1718[29]_i_3_n_2 }));
  FDRE \a2_sum5_reg_1718_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[2]),
        .Q(a2_sum5_reg_1718[2]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[3]),
        .Q(a2_sum5_reg_1718[3]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[4]),
        .Q(a2_sum5_reg_1718[4]),
        .R(1'b0));
  CARRY4 \a2_sum5_reg_1718_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum5_reg_1718_reg[4]_i_1_n_2 ,\a2_sum5_reg_1718_reg[4]_i_1_n_3 ,\a2_sum5_reg_1718_reg[4]_i_1_n_4 ,\a2_sum5_reg_1718_reg[4]_i_1_n_5 }),
        .CYINIT(tmp_2_cast_reg_1644[0]),
        .DI(i_1_cast_cast_fu_406_p1[4:1]),
        .O(a2_sum5_fu_410_p2[4:1]),
        .S({\a2_sum5_reg_1718[4]_i_2_n_2 ,\a2_sum5_reg_1718[4]_i_3_n_2 ,\a2_sum5_reg_1718[4]_i_4_n_2 ,\a2_sum5_reg_1718[4]_i_5_n_2 }));
  FDRE \a2_sum5_reg_1718_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[5]),
        .Q(a2_sum5_reg_1718[5]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[6]),
        .Q(a2_sum5_reg_1718[6]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[7]),
        .Q(a2_sum5_reg_1718[7]),
        .R(1'b0));
  FDRE \a2_sum5_reg_1718_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[8]),
        .Q(a2_sum5_reg_1718[8]),
        .R(1'b0));
  CARRY4 \a2_sum5_reg_1718_reg[8]_i_1 
       (.CI(\a2_sum5_reg_1718_reg[4]_i_1_n_2 ),
        .CO({\a2_sum5_reg_1718_reg[8]_i_1_n_2 ,\a2_sum5_reg_1718_reg[8]_i_1_n_3 ,\a2_sum5_reg_1718_reg[8]_i_1_n_4 ,\a2_sum5_reg_1718_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_cast_cast_fu_406_p1[8:5]),
        .O(a2_sum5_fu_410_p2[8:5]),
        .S({\a2_sum5_reg_1718[8]_i_2_n_2 ,\a2_sum5_reg_1718[8]_i_3_n_2 ,\a2_sum5_reg_1718[8]_i_4_n_2 ,\a2_sum5_reg_1718[8]_i_5_n_2 }));
  FDRE \a2_sum5_reg_1718_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .D(a2_sum5_fu_410_p2[9]),
        .Q(a2_sum5_reg_1718[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum6_reg_1729[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[11]_i_3 
       (.I0(i_1_1_cast_cast_fu_435_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum6_reg_1729[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[11]_i_4 
       (.I0(i_1_1_cast_cast_fu_435_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum6_reg_1729[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[11]_i_5 
       (.I0(i_1_1_cast_cast_fu_435_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum6_reg_1729[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[11]_i_6 
       (.I0(i_1_1_cast_cast_fu_435_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum6_reg_1729[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum6_reg_1729[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum6_reg_1729[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum6_reg_1729[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum6_reg_1729[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[15]_i_3 
       (.I0(i_1_1_cast_cast_fu_435_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum6_reg_1729[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[15]_i_4 
       (.I0(i_1_1_cast_cast_fu_435_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum6_reg_1729[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[15]_i_5 
       (.I0(i_1_1_cast_cast_fu_435_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum6_reg_1729[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[15]_i_6 
       (.I0(i_1_1_cast_cast_fu_435_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum6_reg_1729[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[15]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum6_reg_1729[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum6_reg_1729[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum6_reg_1729[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum6_reg_1729[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum6_reg_1729[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum6_reg_1729[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum6_reg_1729[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum6_reg_1729[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum6_reg_1729[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum6_reg_1729[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum6_reg_1729[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum6_reg_1729[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum6_reg_1729[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum6_reg_1729[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum6_reg_1729[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum6_reg_1729[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum6_reg_1729[29]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[3]_i_10 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum6_reg_1729[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[3]_i_3 
       (.I0(i_1_1_cast_cast_fu_435_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum6_reg_1729[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[3]_i_4 
       (.I0(i_1_1_cast_cast_fu_435_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum6_reg_1729[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[3]_i_5 
       (.I0(i_1_1_cast_cast_fu_435_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum6_reg_1729[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[3]_i_6 
       (.I0(i_1_1_cast_cast_fu_435_p1[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum6_reg_1729[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[3]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum6_reg_1729[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[3]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum6_reg_1729[3]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum6_reg_1729[3]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum6_reg_1729[3]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum6_reg_1729[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[7]_i_3 
       (.I0(i_1_1_cast_cast_fu_435_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum6_reg_1729[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[7]_i_4 
       (.I0(i_1_1_cast_cast_fu_435_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum6_reg_1729[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[7]_i_5 
       (.I0(i_1_1_cast_cast_fu_435_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum6_reg_1729[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum6_reg_1729[7]_i_6 
       (.I0(i_1_1_cast_cast_fu_435_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum6_reg_1729[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum6_reg_1729[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum6_reg_1729[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum6_reg_1729[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum6_reg_1729[7]_i_9_n_2 ));
  FDRE \a2_sum6_reg_1729_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[0]),
        .Q(a2_sum6_reg_1729[0]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[10]),
        .Q(a2_sum6_reg_1729[10]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[11]),
        .Q(a2_sum6_reg_1729[11]),
        .R(1'b0));
  CARRY4 \a2_sum6_reg_1729_reg[11]_i_1 
       (.CI(\a2_sum6_reg_1729_reg[7]_i_1_n_2 ),
        .CO({\a2_sum6_reg_1729_reg[11]_i_1_n_2 ,\a2_sum6_reg_1729_reg[11]_i_1_n_3 ,\a2_sum6_reg_1729_reg[11]_i_1_n_4 ,\a2_sum6_reg_1729_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_1_cast_cast_fu_435_p1[11:8]),
        .O(a2_sum6_fu_439_p2[11:8]),
        .S({\a2_sum6_reg_1729[11]_i_3_n_2 ,\a2_sum6_reg_1729[11]_i_4_n_2 ,\a2_sum6_reg_1729[11]_i_5_n_2 ,\a2_sum6_reg_1729[11]_i_6_n_2 }));
  CARRY4 \a2_sum6_reg_1729_reg[11]_i_2 
       (.CI(\a2_sum6_reg_1729_reg[7]_i_2_n_2 ),
        .CO({\a2_sum6_reg_1729_reg[11]_i_2_n_2 ,\a2_sum6_reg_1729_reg[11]_i_2_n_3 ,\a2_sum6_reg_1729_reg[11]_i_2_n_4 ,\a2_sum6_reg_1729_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_1_cast_cast_fu_435_p1[11:8]),
        .S({\a2_sum6_reg_1729[11]_i_7_n_2 ,\a2_sum6_reg_1729[11]_i_8_n_2 ,\a2_sum6_reg_1729[11]_i_9_n_2 ,\a2_sum6_reg_1729[11]_i_10_n_2 }));
  FDRE \a2_sum6_reg_1729_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[12]),
        .Q(a2_sum6_reg_1729[12]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[13]),
        .Q(a2_sum6_reg_1729[13]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[14]),
        .Q(a2_sum6_reg_1729[14]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[15]),
        .Q(a2_sum6_reg_1729[15]),
        .R(1'b0));
  CARRY4 \a2_sum6_reg_1729_reg[15]_i_1 
       (.CI(\a2_sum6_reg_1729_reg[11]_i_1_n_2 ),
        .CO({\a2_sum6_reg_1729_reg[15]_i_1_n_2 ,\a2_sum6_reg_1729_reg[15]_i_1_n_3 ,\a2_sum6_reg_1729_reg[15]_i_1_n_4 ,\a2_sum6_reg_1729_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_1_cast_cast_fu_435_p1[15:12]),
        .O(a2_sum6_fu_439_p2[15:12]),
        .S({\a2_sum6_reg_1729[15]_i_3_n_2 ,\a2_sum6_reg_1729[15]_i_4_n_2 ,\a2_sum6_reg_1729[15]_i_5_n_2 ,\a2_sum6_reg_1729[15]_i_6_n_2 }));
  CARRY4 \a2_sum6_reg_1729_reg[15]_i_2 
       (.CI(\a2_sum6_reg_1729_reg[11]_i_2_n_2 ),
        .CO({\NLW_a2_sum6_reg_1729_reg[15]_i_2_CO_UNCONNECTED [3],\a2_sum6_reg_1729_reg[15]_i_2_n_3 ,\a2_sum6_reg_1729_reg[15]_i_2_n_4 ,\a2_sum6_reg_1729_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_1_cast_cast_fu_435_p1[15:12]),
        .S({\a2_sum6_reg_1729[15]_i_7_n_2 ,\a2_sum6_reg_1729[15]_i_8_n_2 ,\a2_sum6_reg_1729[15]_i_9_n_2 ,\a2_sum6_reg_1729[15]_i_10_n_2 }));
  FDRE \a2_sum6_reg_1729_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[16]),
        .Q(a2_sum6_reg_1729[16]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[17]),
        .Q(a2_sum6_reg_1729[17]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[18]),
        .Q(a2_sum6_reg_1729[18]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[19]),
        .Q(a2_sum6_reg_1729[19]),
        .R(1'b0));
  CARRY4 \a2_sum6_reg_1729_reg[19]_i_1 
       (.CI(\a2_sum6_reg_1729_reg[15]_i_1_n_2 ),
        .CO({\a2_sum6_reg_1729_reg[19]_i_1_n_2 ,\a2_sum6_reg_1729_reg[19]_i_1_n_3 ,\a2_sum6_reg_1729_reg[19]_i_1_n_4 ,\a2_sum6_reg_1729_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum6_fu_439_p2[19:16]),
        .S({\a2_sum6_reg_1729[19]_i_2_n_2 ,\a2_sum6_reg_1729[19]_i_3_n_2 ,\a2_sum6_reg_1729[19]_i_4_n_2 ,\a2_sum6_reg_1729[19]_i_5_n_2 }));
  FDRE \a2_sum6_reg_1729_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[1]),
        .Q(a2_sum6_reg_1729[1]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[20]),
        .Q(a2_sum6_reg_1729[20]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[21]),
        .Q(a2_sum6_reg_1729[21]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[22]),
        .Q(a2_sum6_reg_1729[22]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[23]),
        .Q(a2_sum6_reg_1729[23]),
        .R(1'b0));
  CARRY4 \a2_sum6_reg_1729_reg[23]_i_1 
       (.CI(\a2_sum6_reg_1729_reg[19]_i_1_n_2 ),
        .CO({\a2_sum6_reg_1729_reg[23]_i_1_n_2 ,\a2_sum6_reg_1729_reg[23]_i_1_n_3 ,\a2_sum6_reg_1729_reg[23]_i_1_n_4 ,\a2_sum6_reg_1729_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum6_fu_439_p2[23:20]),
        .S({\a2_sum6_reg_1729[23]_i_2_n_2 ,\a2_sum6_reg_1729[23]_i_3_n_2 ,\a2_sum6_reg_1729[23]_i_4_n_2 ,\a2_sum6_reg_1729[23]_i_5_n_2 }));
  FDRE \a2_sum6_reg_1729_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[24]),
        .Q(a2_sum6_reg_1729[24]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[25]),
        .Q(a2_sum6_reg_1729[25]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[26]),
        .Q(a2_sum6_reg_1729[26]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[27]),
        .Q(a2_sum6_reg_1729[27]),
        .R(1'b0));
  CARRY4 \a2_sum6_reg_1729_reg[27]_i_1 
       (.CI(\a2_sum6_reg_1729_reg[23]_i_1_n_2 ),
        .CO({\a2_sum6_reg_1729_reg[27]_i_1_n_2 ,\a2_sum6_reg_1729_reg[27]_i_1_n_3 ,\a2_sum6_reg_1729_reg[27]_i_1_n_4 ,\a2_sum6_reg_1729_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum6_fu_439_p2[27:24]),
        .S({\a2_sum6_reg_1729[27]_i_2_n_2 ,\a2_sum6_reg_1729[27]_i_3_n_2 ,\a2_sum6_reg_1729[27]_i_4_n_2 ,\a2_sum6_reg_1729[27]_i_5_n_2 }));
  FDRE \a2_sum6_reg_1729_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[28]),
        .Q(a2_sum6_reg_1729[28]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[29]),
        .Q(a2_sum6_reg_1729[29]),
        .R(1'b0));
  CARRY4 \a2_sum6_reg_1729_reg[29]_i_2 
       (.CI(\a2_sum6_reg_1729_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum6_reg_1729_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum6_reg_1729_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum6_reg_1729_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum6_fu_439_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum6_reg_1729[29]_i_3_n_2 ,\a2_sum6_reg_1729[29]_i_4_n_2 }));
  FDRE \a2_sum6_reg_1729_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[2]),
        .Q(a2_sum6_reg_1729[2]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[3]),
        .Q(a2_sum6_reg_1729[3]),
        .R(1'b0));
  CARRY4 \a2_sum6_reg_1729_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum6_reg_1729_reg[3]_i_1_n_2 ,\a2_sum6_reg_1729_reg[3]_i_1_n_3 ,\a2_sum6_reg_1729_reg[3]_i_1_n_4 ,\a2_sum6_reg_1729_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_1_cast_cast_fu_435_p1[3:0]),
        .O(a2_sum6_fu_439_p2[3:0]),
        .S({\a2_sum6_reg_1729[3]_i_3_n_2 ,\a2_sum6_reg_1729[3]_i_4_n_2 ,\a2_sum6_reg_1729[3]_i_5_n_2 ,\a2_sum6_reg_1729[3]_i_6_n_2 }));
  CARRY4 \a2_sum6_reg_1729_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum6_reg_1729_reg[3]_i_2_n_2 ,\a2_sum6_reg_1729_reg[3]_i_2_n_3 ,\a2_sum6_reg_1729_reg[3]_i_2_n_4 ,\a2_sum6_reg_1729_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[1],1'b0}),
        .O({i_1_1_cast_cast_fu_435_p1[3:1],\NLW_a2_sum6_reg_1729_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum6_reg_1729[3]_i_7_n_2 ,\a2_sum6_reg_1729[3]_i_8_n_2 ,\a2_sum6_reg_1729[3]_i_9_n_2 ,\a2_sum6_reg_1729[3]_i_10_n_2 }));
  FDRE \a2_sum6_reg_1729_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[4]),
        .Q(a2_sum6_reg_1729[4]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[5]),
        .Q(a2_sum6_reg_1729[5]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[6]),
        .Q(a2_sum6_reg_1729[6]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[7]),
        .Q(a2_sum6_reg_1729[7]),
        .R(1'b0));
  CARRY4 \a2_sum6_reg_1729_reg[7]_i_1 
       (.CI(\a2_sum6_reg_1729_reg[3]_i_1_n_2 ),
        .CO({\a2_sum6_reg_1729_reg[7]_i_1_n_2 ,\a2_sum6_reg_1729_reg[7]_i_1_n_3 ,\a2_sum6_reg_1729_reg[7]_i_1_n_4 ,\a2_sum6_reg_1729_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_1_cast_cast_fu_435_p1[7:4]),
        .O(a2_sum6_fu_439_p2[7:4]),
        .S({\a2_sum6_reg_1729[7]_i_3_n_2 ,\a2_sum6_reg_1729[7]_i_4_n_2 ,\a2_sum6_reg_1729[7]_i_5_n_2 ,\a2_sum6_reg_1729[7]_i_6_n_2 }));
  CARRY4 \a2_sum6_reg_1729_reg[7]_i_2 
       (.CI(\a2_sum6_reg_1729_reg[3]_i_2_n_2 ),
        .CO({\a2_sum6_reg_1729_reg[7]_i_2_n_2 ,\a2_sum6_reg_1729_reg[7]_i_2_n_3 ,\a2_sum6_reg_1729_reg[7]_i_2_n_4 ,\a2_sum6_reg_1729_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_1_cast_cast_fu_435_p1[7:4]),
        .S({\a2_sum6_reg_1729[7]_i_7_n_2 ,\a2_sum6_reg_1729[7]_i_8_n_2 ,\a2_sum6_reg_1729[7]_i_9_n_2 ,\a2_sum6_reg_1729[7]_i_10_n_2 }));
  FDRE \a2_sum6_reg_1729_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[8]),
        .Q(a2_sum6_reg_1729[8]),
        .R(1'b0));
  FDRE \a2_sum6_reg_1729_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_90),
        .D(a2_sum6_fu_439_p2[9]),
        .Q(a2_sum6_reg_1729[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum7_reg_1740[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[11]_i_3 
       (.I0(i_1_2_cast_cast_fu_460_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum7_reg_1740[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[11]_i_4 
       (.I0(i_1_2_cast_cast_fu_460_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum7_reg_1740[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[11]_i_5 
       (.I0(i_1_2_cast_cast_fu_460_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum7_reg_1740[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[11]_i_6 
       (.I0(i_1_2_cast_cast_fu_460_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum7_reg_1740[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum7_reg_1740[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum7_reg_1740[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum7_reg_1740[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum7_reg_1740[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum7_reg_1740[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum7_reg_1740[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum7_reg_1740[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum7_reg_1740[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[15]_i_4 
       (.I0(i_1_2_cast_cast_fu_460_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum7_reg_1740[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[15]_i_5 
       (.I0(i_1_2_cast_cast_fu_460_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum7_reg_1740[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[15]_i_6 
       (.I0(i_1_2_cast_cast_fu_460_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum7_reg_1740[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[15]_i_7 
       (.I0(i_1_2_cast_cast_fu_460_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum7_reg_1740[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum7_reg_1740[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum7_reg_1740[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum7_reg_1740[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum7_reg_1740[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum7_reg_1740[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum7_reg_1740[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum7_reg_1740[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum7_reg_1740[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum7_reg_1740[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum7_reg_1740[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum7_reg_1740[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum7_reg_1740[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum7_reg_1740[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum7_reg_1740[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum7_reg_1740[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum7_reg_1740[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[3]_i_3 
       (.I0(i_1_2_cast_cast_fu_460_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum7_reg_1740[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[3]_i_4 
       (.I0(i_1_2_cast_cast_fu_460_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum7_reg_1740[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[3]_i_5 
       (.I0(i_1_2_cast_cast_fu_460_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum7_reg_1740[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum7_reg_1740[3]_i_6 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum7_reg_1740[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum7_reg_1740[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum7_reg_1740[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[7]_i_3 
       (.I0(i_1_2_cast_cast_fu_460_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum7_reg_1740[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[7]_i_4 
       (.I0(i_1_2_cast_cast_fu_460_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum7_reg_1740[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[7]_i_5 
       (.I0(i_1_2_cast_cast_fu_460_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum7_reg_1740[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum7_reg_1740[7]_i_6 
       (.I0(i_1_2_cast_cast_fu_460_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum7_reg_1740[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum7_reg_1740[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum7_reg_1740[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum7_reg_1740[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum7_reg_1740[7]_i_9_n_2 ));
  FDRE \a2_sum7_reg_1740_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum7_reg_1740[0]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[10]),
        .Q(a2_sum7_reg_1740[10]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[11]),
        .Q(a2_sum7_reg_1740[11]),
        .R(1'b0));
  CARRY4 \a2_sum7_reg_1740_reg[11]_i_1 
       (.CI(\a2_sum7_reg_1740_reg[7]_i_1_n_2 ),
        .CO({\a2_sum7_reg_1740_reg[11]_i_1_n_2 ,\a2_sum7_reg_1740_reg[11]_i_1_n_3 ,\a2_sum7_reg_1740_reg[11]_i_1_n_4 ,\a2_sum7_reg_1740_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_2_cast_cast_fu_460_p1[11:8]),
        .O(a2_sum7_fu_464_p2[11:8]),
        .S({\a2_sum7_reg_1740[11]_i_3_n_2 ,\a2_sum7_reg_1740[11]_i_4_n_2 ,\a2_sum7_reg_1740[11]_i_5_n_2 ,\a2_sum7_reg_1740[11]_i_6_n_2 }));
  CARRY4 \a2_sum7_reg_1740_reg[11]_i_2 
       (.CI(\a2_sum7_reg_1740_reg[7]_i_2_n_2 ),
        .CO({\a2_sum7_reg_1740_reg[11]_i_2_n_2 ,\a2_sum7_reg_1740_reg[11]_i_2_n_3 ,\a2_sum7_reg_1740_reg[11]_i_2_n_4 ,\a2_sum7_reg_1740_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_2_cast_cast_fu_460_p1[8:5]),
        .S({\a2_sum7_reg_1740[11]_i_7_n_2 ,\a2_sum7_reg_1740[11]_i_8_n_2 ,\a2_sum7_reg_1740[11]_i_9_n_2 ,\a2_sum7_reg_1740[11]_i_10_n_2 }));
  FDRE \a2_sum7_reg_1740_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[12]),
        .Q(a2_sum7_reg_1740[12]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[13]),
        .Q(a2_sum7_reg_1740[13]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[14]),
        .Q(a2_sum7_reg_1740[14]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[15]),
        .Q(a2_sum7_reg_1740[15]),
        .R(1'b0));
  CARRY4 \a2_sum7_reg_1740_reg[15]_i_1 
       (.CI(\a2_sum7_reg_1740_reg[11]_i_1_n_2 ),
        .CO({\a2_sum7_reg_1740_reg[15]_i_1_n_2 ,\a2_sum7_reg_1740_reg[15]_i_1_n_3 ,\a2_sum7_reg_1740_reg[15]_i_1_n_4 ,\a2_sum7_reg_1740_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_2_cast_cast_fu_460_p1[15:12]),
        .O(a2_sum7_fu_464_p2[15:12]),
        .S({\a2_sum7_reg_1740[15]_i_4_n_2 ,\a2_sum7_reg_1740[15]_i_5_n_2 ,\a2_sum7_reg_1740[15]_i_6_n_2 ,\a2_sum7_reg_1740[15]_i_7_n_2 }));
  CARRY4 \a2_sum7_reg_1740_reg[15]_i_2 
       (.CI(\a2_sum7_reg_1740_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum7_reg_1740_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum7_reg_1740_reg[15]_i_2_n_4 ,\a2_sum7_reg_1740_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum7_reg_1740_reg[15]_i_2_O_UNCONNECTED [3],i_1_2_cast_cast_fu_460_p1[15:13]}),
        .S({1'b0,\a2_sum7_reg_1740[15]_i_8_n_2 ,\a2_sum7_reg_1740[15]_i_9_n_2 ,\a2_sum7_reg_1740[15]_i_10_n_2 }));
  CARRY4 \a2_sum7_reg_1740_reg[15]_i_3 
       (.CI(\a2_sum7_reg_1740_reg[11]_i_2_n_2 ),
        .CO({\a2_sum7_reg_1740_reg[15]_i_3_n_2 ,\a2_sum7_reg_1740_reg[15]_i_3_n_3 ,\a2_sum7_reg_1740_reg[15]_i_3_n_4 ,\a2_sum7_reg_1740_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_2_cast_cast_fu_460_p1[12:9]),
        .S({\a2_sum7_reg_1740[15]_i_11_n_2 ,\a2_sum7_reg_1740[15]_i_12_n_2 ,\a2_sum7_reg_1740[15]_i_13_n_2 ,\a2_sum7_reg_1740[15]_i_14_n_2 }));
  FDRE \a2_sum7_reg_1740_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[16]),
        .Q(a2_sum7_reg_1740[16]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[17]),
        .Q(a2_sum7_reg_1740[17]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[18]),
        .Q(a2_sum7_reg_1740[18]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[19]),
        .Q(a2_sum7_reg_1740[19]),
        .R(1'b0));
  CARRY4 \a2_sum7_reg_1740_reg[19]_i_1 
       (.CI(\a2_sum7_reg_1740_reg[15]_i_1_n_2 ),
        .CO({\a2_sum7_reg_1740_reg[19]_i_1_n_2 ,\a2_sum7_reg_1740_reg[19]_i_1_n_3 ,\a2_sum7_reg_1740_reg[19]_i_1_n_4 ,\a2_sum7_reg_1740_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum7_fu_464_p2[19:16]),
        .S({\a2_sum7_reg_1740[19]_i_2_n_2 ,\a2_sum7_reg_1740[19]_i_3_n_2 ,\a2_sum7_reg_1740[19]_i_4_n_2 ,\a2_sum7_reg_1740[19]_i_5_n_2 }));
  FDRE \a2_sum7_reg_1740_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[1]),
        .Q(a2_sum7_reg_1740[1]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[20]),
        .Q(a2_sum7_reg_1740[20]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[21]),
        .Q(a2_sum7_reg_1740[21]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[22]),
        .Q(a2_sum7_reg_1740[22]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[23]),
        .Q(a2_sum7_reg_1740[23]),
        .R(1'b0));
  CARRY4 \a2_sum7_reg_1740_reg[23]_i_1 
       (.CI(\a2_sum7_reg_1740_reg[19]_i_1_n_2 ),
        .CO({\a2_sum7_reg_1740_reg[23]_i_1_n_2 ,\a2_sum7_reg_1740_reg[23]_i_1_n_3 ,\a2_sum7_reg_1740_reg[23]_i_1_n_4 ,\a2_sum7_reg_1740_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum7_fu_464_p2[23:20]),
        .S({\a2_sum7_reg_1740[23]_i_2_n_2 ,\a2_sum7_reg_1740[23]_i_3_n_2 ,\a2_sum7_reg_1740[23]_i_4_n_2 ,\a2_sum7_reg_1740[23]_i_5_n_2 }));
  FDRE \a2_sum7_reg_1740_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[24]),
        .Q(a2_sum7_reg_1740[24]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[25]),
        .Q(a2_sum7_reg_1740[25]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[26]),
        .Q(a2_sum7_reg_1740[26]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[27]),
        .Q(a2_sum7_reg_1740[27]),
        .R(1'b0));
  CARRY4 \a2_sum7_reg_1740_reg[27]_i_1 
       (.CI(\a2_sum7_reg_1740_reg[23]_i_1_n_2 ),
        .CO({\a2_sum7_reg_1740_reg[27]_i_1_n_2 ,\a2_sum7_reg_1740_reg[27]_i_1_n_3 ,\a2_sum7_reg_1740_reg[27]_i_1_n_4 ,\a2_sum7_reg_1740_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum7_fu_464_p2[27:24]),
        .S({\a2_sum7_reg_1740[27]_i_2_n_2 ,\a2_sum7_reg_1740[27]_i_3_n_2 ,\a2_sum7_reg_1740[27]_i_4_n_2 ,\a2_sum7_reg_1740[27]_i_5_n_2 }));
  FDRE \a2_sum7_reg_1740_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[28]),
        .Q(a2_sum7_reg_1740[28]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[29]),
        .Q(a2_sum7_reg_1740[29]),
        .R(1'b0));
  CARRY4 \a2_sum7_reg_1740_reg[29]_i_2 
       (.CI(\a2_sum7_reg_1740_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum7_reg_1740_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum7_reg_1740_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum7_reg_1740_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum7_fu_464_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum7_reg_1740[29]_i_3_n_2 ,\a2_sum7_reg_1740[29]_i_4_n_2 }));
  FDRE \a2_sum7_reg_1740_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[2]),
        .Q(a2_sum7_reg_1740[2]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[3]),
        .Q(a2_sum7_reg_1740[3]),
        .R(1'b0));
  CARRY4 \a2_sum7_reg_1740_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum7_reg_1740_reg[3]_i_1_n_2 ,\a2_sum7_reg_1740_reg[3]_i_1_n_3 ,\a2_sum7_reg_1740_reg[3]_i_1_n_4 ,\a2_sum7_reg_1740_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_2_cast_cast_fu_460_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum7_fu_464_p2[3:1],\NLW_a2_sum7_reg_1740_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum7_reg_1740[3]_i_3_n_2 ,\a2_sum7_reg_1740[3]_i_4_n_2 ,\a2_sum7_reg_1740[3]_i_5_n_2 ,\a2_sum7_reg_1740[3]_i_6_n_2 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \a2_sum7_reg_1740_reg[3]_i_2_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_a2_sum7_reg_1740_reg[3]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_a2_sum7_reg_1740_reg[3]_i_2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_a2_sum7_reg_1740_reg[3]_i_2_CARRY4_O_UNCONNECTED [3:1],i_1_2_cast_cast_fu_460_p1[1]}),
        .S({\NLW_a2_sum7_reg_1740_reg[3]_i_2_CARRY4_S_UNCONNECTED [3:1],\a2_sum43_reg_2185[3]_i_7_n_2 }));
  FDRE \a2_sum7_reg_1740_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[4]),
        .Q(a2_sum7_reg_1740[4]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[5]),
        .Q(a2_sum7_reg_1740[5]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[6]),
        .Q(a2_sum7_reg_1740[6]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[7]),
        .Q(a2_sum7_reg_1740[7]),
        .R(1'b0));
  CARRY4 \a2_sum7_reg_1740_reg[7]_i_1 
       (.CI(\a2_sum7_reg_1740_reg[3]_i_1_n_2 ),
        .CO({\a2_sum7_reg_1740_reg[7]_i_1_n_2 ,\a2_sum7_reg_1740_reg[7]_i_1_n_3 ,\a2_sum7_reg_1740_reg[7]_i_1_n_4 ,\a2_sum7_reg_1740_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_2_cast_cast_fu_460_p1[7:4]),
        .O(a2_sum7_fu_464_p2[7:4]),
        .S({\a2_sum7_reg_1740[7]_i_3_n_2 ,\a2_sum7_reg_1740[7]_i_4_n_2 ,\a2_sum7_reg_1740[7]_i_5_n_2 ,\a2_sum7_reg_1740[7]_i_6_n_2 }));
  CARRY4 \a2_sum7_reg_1740_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum7_reg_1740_reg[7]_i_2_n_2 ,\a2_sum7_reg_1740_reg[7]_i_2_n_3 ,\a2_sum7_reg_1740_reg[7]_i_2_n_4 ,\a2_sum7_reg_1740_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[1]}),
        .O({i_1_2_cast_cast_fu_460_p1[4:2],\NLW_a2_sum7_reg_1740_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum7_reg_1740[7]_i_7_n_2 ,\a2_sum7_reg_1740[7]_i_8_n_2 ,\a2_sum7_reg_1740[7]_i_9_n_2 ,\a2_sum7_reg_1740[7]_i_10_n_2 }));
  FDRE \a2_sum7_reg_1740_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[8]),
        .Q(a2_sum7_reg_1740[8]),
        .R(1'b0));
  FDRE \a2_sum7_reg_1740_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_89),
        .D(a2_sum7_fu_464_p2[9]),
        .Q(a2_sum7_reg_1740[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum8_reg_1751[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[11]_i_3 
       (.I0(i_1_3_cast_cast_fu_485_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum8_reg_1751[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[11]_i_4 
       (.I0(i_1_3_cast_cast_fu_485_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum8_reg_1751[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[11]_i_5 
       (.I0(i_1_3_cast_cast_fu_485_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum8_reg_1751[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[11]_i_6 
       (.I0(i_1_3_cast_cast_fu_485_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum8_reg_1751[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum8_reg_1751[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum8_reg_1751[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum8_reg_1751[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum8_reg_1751[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum8_reg_1751[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum8_reg_1751[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum8_reg_1751[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum8_reg_1751[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[15]_i_4 
       (.I0(i_1_3_cast_cast_fu_485_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum8_reg_1751[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[15]_i_5 
       (.I0(i_1_3_cast_cast_fu_485_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum8_reg_1751[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[15]_i_6 
       (.I0(i_1_3_cast_cast_fu_485_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum8_reg_1751[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[15]_i_7 
       (.I0(i_1_3_cast_cast_fu_485_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum8_reg_1751[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum8_reg_1751[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum8_reg_1751[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum8_reg_1751[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum8_reg_1751[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum8_reg_1751[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum8_reg_1751[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum8_reg_1751[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum8_reg_1751[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum8_reg_1751[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum8_reg_1751[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum8_reg_1751[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum8_reg_1751[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum8_reg_1751[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum8_reg_1751[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum8_reg_1751[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum8_reg_1751[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[3]_i_2 
       (.I0(i_1_3_cast_cast_fu_485_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum8_reg_1751[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[3]_i_3 
       (.I0(i_1_3_cast_cast_fu_485_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum8_reg_1751[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[3]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum8_reg_1751[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum8_reg_1751[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum8_reg_1751[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[7]_i_3 
       (.I0(i_1_3_cast_cast_fu_485_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum8_reg_1751[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[7]_i_4 
       (.I0(i_1_3_cast_cast_fu_485_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum8_reg_1751[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[7]_i_5 
       (.I0(i_1_3_cast_cast_fu_485_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum8_reg_1751[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum8_reg_1751[7]_i_6 
       (.I0(i_1_3_cast_cast_fu_485_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum8_reg_1751[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum8_reg_1751[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum8_reg_1751[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum8_reg_1751[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum8_reg_1751[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum8_reg_1751[7]_i_9_n_2 ));
  FDRE \a2_sum8_reg_1751_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum44_fu_1489_p2[0]),
        .Q(a2_sum8_reg_1751[0]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[10]),
        .Q(a2_sum8_reg_1751[10]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[11]),
        .Q(a2_sum8_reg_1751[11]),
        .R(1'b0));
  CARRY4 \a2_sum8_reg_1751_reg[11]_i_1 
       (.CI(\a2_sum8_reg_1751_reg[7]_i_1_n_2 ),
        .CO({\a2_sum8_reg_1751_reg[11]_i_1_n_2 ,\a2_sum8_reg_1751_reg[11]_i_1_n_3 ,\a2_sum8_reg_1751_reg[11]_i_1_n_4 ,\a2_sum8_reg_1751_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_3_cast_cast_fu_485_p1[11:8]),
        .O(a2_sum8_fu_489_p2[11:8]),
        .S({\a2_sum8_reg_1751[11]_i_3_n_2 ,\a2_sum8_reg_1751[11]_i_4_n_2 ,\a2_sum8_reg_1751[11]_i_5_n_2 ,\a2_sum8_reg_1751[11]_i_6_n_2 }));
  CARRY4 \a2_sum8_reg_1751_reg[11]_i_2 
       (.CI(\a2_sum8_reg_1751_reg[7]_i_2_n_2 ),
        .CO({\a2_sum8_reg_1751_reg[11]_i_2_n_2 ,\a2_sum8_reg_1751_reg[11]_i_2_n_3 ,\a2_sum8_reg_1751_reg[11]_i_2_n_4 ,\a2_sum8_reg_1751_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_3_cast_cast_fu_485_p1[8:5]),
        .S({\a2_sum8_reg_1751[11]_i_7_n_2 ,\a2_sum8_reg_1751[11]_i_8_n_2 ,\a2_sum8_reg_1751[11]_i_9_n_2 ,\a2_sum8_reg_1751[11]_i_10_n_2 }));
  FDRE \a2_sum8_reg_1751_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[12]),
        .Q(a2_sum8_reg_1751[12]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[13]),
        .Q(a2_sum8_reg_1751[13]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[14]),
        .Q(a2_sum8_reg_1751[14]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[15]),
        .Q(a2_sum8_reg_1751[15]),
        .R(1'b0));
  CARRY4 \a2_sum8_reg_1751_reg[15]_i_1 
       (.CI(\a2_sum8_reg_1751_reg[11]_i_1_n_2 ),
        .CO({\a2_sum8_reg_1751_reg[15]_i_1_n_2 ,\a2_sum8_reg_1751_reg[15]_i_1_n_3 ,\a2_sum8_reg_1751_reg[15]_i_1_n_4 ,\a2_sum8_reg_1751_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_3_cast_cast_fu_485_p1[15:12]),
        .O(a2_sum8_fu_489_p2[15:12]),
        .S({\a2_sum8_reg_1751[15]_i_4_n_2 ,\a2_sum8_reg_1751[15]_i_5_n_2 ,\a2_sum8_reg_1751[15]_i_6_n_2 ,\a2_sum8_reg_1751[15]_i_7_n_2 }));
  CARRY4 \a2_sum8_reg_1751_reg[15]_i_2 
       (.CI(\a2_sum8_reg_1751_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum8_reg_1751_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum8_reg_1751_reg[15]_i_2_n_4 ,\a2_sum8_reg_1751_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum8_reg_1751_reg[15]_i_2_O_UNCONNECTED [3],i_1_3_cast_cast_fu_485_p1[15:13]}),
        .S({1'b0,\a2_sum8_reg_1751[15]_i_8_n_2 ,\a2_sum8_reg_1751[15]_i_9_n_2 ,\a2_sum8_reg_1751[15]_i_10_n_2 }));
  CARRY4 \a2_sum8_reg_1751_reg[15]_i_3 
       (.CI(\a2_sum8_reg_1751_reg[11]_i_2_n_2 ),
        .CO({\a2_sum8_reg_1751_reg[15]_i_3_n_2 ,\a2_sum8_reg_1751_reg[15]_i_3_n_3 ,\a2_sum8_reg_1751_reg[15]_i_3_n_4 ,\a2_sum8_reg_1751_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_3_cast_cast_fu_485_p1[12:9]),
        .S({\a2_sum8_reg_1751[15]_i_11_n_2 ,\a2_sum8_reg_1751[15]_i_12_n_2 ,\a2_sum8_reg_1751[15]_i_13_n_2 ,\a2_sum8_reg_1751[15]_i_14_n_2 }));
  FDRE \a2_sum8_reg_1751_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[16]),
        .Q(a2_sum8_reg_1751[16]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[17]),
        .Q(a2_sum8_reg_1751[17]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[18]),
        .Q(a2_sum8_reg_1751[18]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[19]),
        .Q(a2_sum8_reg_1751[19]),
        .R(1'b0));
  CARRY4 \a2_sum8_reg_1751_reg[19]_i_1 
       (.CI(\a2_sum8_reg_1751_reg[15]_i_1_n_2 ),
        .CO({\a2_sum8_reg_1751_reg[19]_i_1_n_2 ,\a2_sum8_reg_1751_reg[19]_i_1_n_3 ,\a2_sum8_reg_1751_reg[19]_i_1_n_4 ,\a2_sum8_reg_1751_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum8_fu_489_p2[19:16]),
        .S({\a2_sum8_reg_1751[19]_i_2_n_2 ,\a2_sum8_reg_1751[19]_i_3_n_2 ,\a2_sum8_reg_1751[19]_i_4_n_2 ,\a2_sum8_reg_1751[19]_i_5_n_2 }));
  FDRE \a2_sum8_reg_1751_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[1]),
        .Q(a2_sum8_reg_1751[1]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[20]),
        .Q(a2_sum8_reg_1751[20]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[21]),
        .Q(a2_sum8_reg_1751[21]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[22]),
        .Q(a2_sum8_reg_1751[22]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[23]),
        .Q(a2_sum8_reg_1751[23]),
        .R(1'b0));
  CARRY4 \a2_sum8_reg_1751_reg[23]_i_1 
       (.CI(\a2_sum8_reg_1751_reg[19]_i_1_n_2 ),
        .CO({\a2_sum8_reg_1751_reg[23]_i_1_n_2 ,\a2_sum8_reg_1751_reg[23]_i_1_n_3 ,\a2_sum8_reg_1751_reg[23]_i_1_n_4 ,\a2_sum8_reg_1751_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum8_fu_489_p2[23:20]),
        .S({\a2_sum8_reg_1751[23]_i_2_n_2 ,\a2_sum8_reg_1751[23]_i_3_n_2 ,\a2_sum8_reg_1751[23]_i_4_n_2 ,\a2_sum8_reg_1751[23]_i_5_n_2 }));
  FDRE \a2_sum8_reg_1751_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[24]),
        .Q(a2_sum8_reg_1751[24]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[25]),
        .Q(a2_sum8_reg_1751[25]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[26]),
        .Q(a2_sum8_reg_1751[26]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[27]),
        .Q(a2_sum8_reg_1751[27]),
        .R(1'b0));
  CARRY4 \a2_sum8_reg_1751_reg[27]_i_1 
       (.CI(\a2_sum8_reg_1751_reg[23]_i_1_n_2 ),
        .CO({\a2_sum8_reg_1751_reg[27]_i_1_n_2 ,\a2_sum8_reg_1751_reg[27]_i_1_n_3 ,\a2_sum8_reg_1751_reg[27]_i_1_n_4 ,\a2_sum8_reg_1751_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum8_fu_489_p2[27:24]),
        .S({\a2_sum8_reg_1751[27]_i_2_n_2 ,\a2_sum8_reg_1751[27]_i_3_n_2 ,\a2_sum8_reg_1751[27]_i_4_n_2 ,\a2_sum8_reg_1751[27]_i_5_n_2 }));
  FDRE \a2_sum8_reg_1751_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[28]),
        .Q(a2_sum8_reg_1751[28]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[29]),
        .Q(a2_sum8_reg_1751[29]),
        .R(1'b0));
  CARRY4 \a2_sum8_reg_1751_reg[29]_i_2 
       (.CI(\a2_sum8_reg_1751_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum8_reg_1751_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum8_reg_1751_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum8_reg_1751_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum8_fu_489_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum8_reg_1751[29]_i_3_n_2 ,\a2_sum8_reg_1751[29]_i_4_n_2 }));
  FDRE \a2_sum8_reg_1751_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[2]),
        .Q(a2_sum8_reg_1751[2]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[3]),
        .Q(a2_sum8_reg_1751[3]),
        .R(1'b0));
  CARRY4 \a2_sum8_reg_1751_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum8_reg_1751_reg[3]_i_1_n_2 ,\a2_sum8_reg_1751_reg[3]_i_1_n_3 ,\a2_sum8_reg_1751_reg[3]_i_1_n_4 ,\a2_sum8_reg_1751_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_3_cast_cast_fu_485_p1[3:2],i_1_cast_cast_fu_406_p1[1],i_1_49_fu_1592_p2[0]}),
        .O({a2_sum8_fu_489_p2[3:1],\NLW_a2_sum8_reg_1751_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum8_reg_1751[3]_i_2_n_2 ,\a2_sum8_reg_1751[3]_i_3_n_2 ,\a2_sum8_reg_1751[3]_i_4_n_2 ,\a2_sum8_reg_1751[3]_i_5_n_2 }));
  FDRE \a2_sum8_reg_1751_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[4]),
        .Q(a2_sum8_reg_1751[4]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[5]),
        .Q(a2_sum8_reg_1751[5]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[6]),
        .Q(a2_sum8_reg_1751[6]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[7]),
        .Q(a2_sum8_reg_1751[7]),
        .R(1'b0));
  CARRY4 \a2_sum8_reg_1751_reg[7]_i_1 
       (.CI(\a2_sum8_reg_1751_reg[3]_i_1_n_2 ),
        .CO({\a2_sum8_reg_1751_reg[7]_i_1_n_2 ,\a2_sum8_reg_1751_reg[7]_i_1_n_3 ,\a2_sum8_reg_1751_reg[7]_i_1_n_4 ,\a2_sum8_reg_1751_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_3_cast_cast_fu_485_p1[7:4]),
        .O(a2_sum8_fu_489_p2[7:4]),
        .S({\a2_sum8_reg_1751[7]_i_3_n_2 ,\a2_sum8_reg_1751[7]_i_4_n_2 ,\a2_sum8_reg_1751[7]_i_5_n_2 ,\a2_sum8_reg_1751[7]_i_6_n_2 }));
  CARRY4 \a2_sum8_reg_1751_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum8_reg_1751_reg[7]_i_2_n_2 ,\a2_sum8_reg_1751_reg[7]_i_2_n_3 ,\a2_sum8_reg_1751_reg[7]_i_2_n_4 ,\a2_sum8_reg_1751_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[2],1'b0}),
        .O({i_1_3_cast_cast_fu_485_p1[4:2],\NLW_a2_sum8_reg_1751_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum8_reg_1751[7]_i_7_n_2 ,\a2_sum8_reg_1751[7]_i_8_n_2 ,\a2_sum8_reg_1751[7]_i_9_n_2 ,\a2_sum8_reg_1751[7]_i_10_n_2 }));
  FDRE \a2_sum8_reg_1751_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[8]),
        .Q(a2_sum8_reg_1751[8]),
        .R(1'b0));
  FDRE \a2_sum8_reg_1751_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_91),
        .D(a2_sum8_fu_489_p2[9]),
        .Q(a2_sum8_reg_1751[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[11]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\a2_sum9_reg_1762[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[11]_i_3 
       (.I0(i_1_4_cast_cast_fu_510_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum9_reg_1762[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[11]_i_4 
       (.I0(i_1_4_cast_cast_fu_510_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum9_reg_1762[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[11]_i_5 
       (.I0(i_1_4_cast_cast_fu_510_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum9_reg_1762[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[11]_i_6 
       (.I0(i_1_4_cast_cast_fu_510_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum9_reg_1762[11]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[11]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\a2_sum9_reg_1762[11]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[11]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\a2_sum9_reg_1762[11]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[11]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\a2_sum9_reg_1762[11]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[15]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\a2_sum9_reg_1762[15]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[15]_i_11 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\a2_sum9_reg_1762[15]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[15]_i_12 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\a2_sum9_reg_1762[15]_i_12_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[15]_i_13 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\a2_sum9_reg_1762[15]_i_13_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[15]_i_14 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\a2_sum9_reg_1762[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[15]_i_4 
       (.I0(i_1_4_cast_cast_fu_510_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum9_reg_1762[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[15]_i_5 
       (.I0(i_1_4_cast_cast_fu_510_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum9_reg_1762[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[15]_i_6 
       (.I0(i_1_4_cast_cast_fu_510_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum9_reg_1762[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[15]_i_7 
       (.I0(i_1_4_cast_cast_fu_510_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum9_reg_1762[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[15]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\a2_sum9_reg_1762[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[15]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\a2_sum9_reg_1762[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum9_reg_1762[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum9_reg_1762[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum9_reg_1762[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum9_reg_1762[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum9_reg_1762[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum9_reg_1762[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum9_reg_1762[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum9_reg_1762[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum9_reg_1762[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum9_reg_1762[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum9_reg_1762[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum9_reg_1762[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum9_reg_1762[29]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[29]_i_4 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum9_reg_1762[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[3]_i_2 
       (.I0(i_1_4_cast_cast_fu_510_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum9_reg_1762[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[3]_i_3 
       (.I0(i_1_4_cast_cast_fu_510_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum9_reg_1762[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[3]_i_4 
       (.I0(i_1_4_cast_cast_fu_510_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum9_reg_1762[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a2_sum9_reg_1762[3]_i_5 
       (.I0(tmp_2_cast_reg_1644[0]),
        .I1(i_1_49_fu_1592_p2[0]),
        .O(\a2_sum9_reg_1762[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[7]_i_10 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\a2_sum9_reg_1762[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[7]_i_3 
       (.I0(i_1_4_cast_cast_fu_510_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum9_reg_1762[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[7]_i_4 
       (.I0(i_1_4_cast_cast_fu_510_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum9_reg_1762[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[7]_i_5 
       (.I0(i_1_4_cast_cast_fu_510_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum9_reg_1762[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum9_reg_1762[7]_i_6 
       (.I0(i_1_4_cast_cast_fu_510_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum9_reg_1762[7]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[7]_i_7 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\a2_sum9_reg_1762[7]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum9_reg_1762[7]_i_8 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\a2_sum9_reg_1762[7]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a2_sum9_reg_1762[7]_i_9 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\a2_sum9_reg_1762[7]_i_9_n_2 ));
  FDRE \a2_sum9_reg_1762_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum45_fu_1514_p2[0]),
        .Q(a2_sum9_reg_1762[0]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[10]),
        .Q(a2_sum9_reg_1762[10]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[11]),
        .Q(a2_sum9_reg_1762[11]),
        .R(1'b0));
  CARRY4 \a2_sum9_reg_1762_reg[11]_i_1 
       (.CI(\a2_sum9_reg_1762_reg[7]_i_1_n_2 ),
        .CO({\a2_sum9_reg_1762_reg[11]_i_1_n_2 ,\a2_sum9_reg_1762_reg[11]_i_1_n_3 ,\a2_sum9_reg_1762_reg[11]_i_1_n_4 ,\a2_sum9_reg_1762_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_4_cast_cast_fu_510_p1[11:8]),
        .O(a2_sum9_fu_514_p2[11:8]),
        .S({\a2_sum9_reg_1762[11]_i_3_n_2 ,\a2_sum9_reg_1762[11]_i_4_n_2 ,\a2_sum9_reg_1762[11]_i_5_n_2 ,\a2_sum9_reg_1762[11]_i_6_n_2 }));
  CARRY4 \a2_sum9_reg_1762_reg[11]_i_2 
       (.CI(\a2_sum9_reg_1762_reg[7]_i_2_n_2 ),
        .CO({\a2_sum9_reg_1762_reg[11]_i_2_n_2 ,\a2_sum9_reg_1762_reg[11]_i_2_n_3 ,\a2_sum9_reg_1762_reg[11]_i_2_n_4 ,\a2_sum9_reg_1762_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_4_cast_cast_fu_510_p1[8:5]),
        .S({\a2_sum9_reg_1762[11]_i_7_n_2 ,\a2_sum9_reg_1762[11]_i_8_n_2 ,\a2_sum9_reg_1762[11]_i_9_n_2 ,\a2_sum9_reg_1762[11]_i_10_n_2 }));
  FDRE \a2_sum9_reg_1762_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[12]),
        .Q(a2_sum9_reg_1762[12]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[13]),
        .Q(a2_sum9_reg_1762[13]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[14]),
        .Q(a2_sum9_reg_1762[14]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[15]),
        .Q(a2_sum9_reg_1762[15]),
        .R(1'b0));
  CARRY4 \a2_sum9_reg_1762_reg[15]_i_1 
       (.CI(\a2_sum9_reg_1762_reg[11]_i_1_n_2 ),
        .CO({\a2_sum9_reg_1762_reg[15]_i_1_n_2 ,\a2_sum9_reg_1762_reg[15]_i_1_n_3 ,\a2_sum9_reg_1762_reg[15]_i_1_n_4 ,\a2_sum9_reg_1762_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_4_cast_cast_fu_510_p1[15:12]),
        .O(a2_sum9_fu_514_p2[15:12]),
        .S({\a2_sum9_reg_1762[15]_i_4_n_2 ,\a2_sum9_reg_1762[15]_i_5_n_2 ,\a2_sum9_reg_1762[15]_i_6_n_2 ,\a2_sum9_reg_1762[15]_i_7_n_2 }));
  CARRY4 \a2_sum9_reg_1762_reg[15]_i_2 
       (.CI(\a2_sum9_reg_1762_reg[15]_i_3_n_2 ),
        .CO({\NLW_a2_sum9_reg_1762_reg[15]_i_2_CO_UNCONNECTED [3:2],\a2_sum9_reg_1762_reg[15]_i_2_n_4 ,\a2_sum9_reg_1762_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum9_reg_1762_reg[15]_i_2_O_UNCONNECTED [3],i_1_4_cast_cast_fu_510_p1[15:13]}),
        .S({1'b0,\a2_sum9_reg_1762[15]_i_8_n_2 ,\a2_sum9_reg_1762[15]_i_9_n_2 ,\a2_sum9_reg_1762[15]_i_10_n_2 }));
  CARRY4 \a2_sum9_reg_1762_reg[15]_i_3 
       (.CI(\a2_sum9_reg_1762_reg[11]_i_2_n_2 ),
        .CO({\a2_sum9_reg_1762_reg[15]_i_3_n_2 ,\a2_sum9_reg_1762_reg[15]_i_3_n_3 ,\a2_sum9_reg_1762_reg[15]_i_3_n_4 ,\a2_sum9_reg_1762_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_4_cast_cast_fu_510_p1[12:9]),
        .S({\a2_sum9_reg_1762[15]_i_11_n_2 ,\a2_sum9_reg_1762[15]_i_12_n_2 ,\a2_sum9_reg_1762[15]_i_13_n_2 ,\a2_sum9_reg_1762[15]_i_14_n_2 }));
  FDRE \a2_sum9_reg_1762_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[16]),
        .Q(a2_sum9_reg_1762[16]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[17]),
        .Q(a2_sum9_reg_1762[17]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[18]),
        .Q(a2_sum9_reg_1762[18]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[19]),
        .Q(a2_sum9_reg_1762[19]),
        .R(1'b0));
  CARRY4 \a2_sum9_reg_1762_reg[19]_i_1 
       (.CI(\a2_sum9_reg_1762_reg[15]_i_1_n_2 ),
        .CO({\a2_sum9_reg_1762_reg[19]_i_1_n_2 ,\a2_sum9_reg_1762_reg[19]_i_1_n_3 ,\a2_sum9_reg_1762_reg[19]_i_1_n_4 ,\a2_sum9_reg_1762_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum9_fu_514_p2[19:16]),
        .S({\a2_sum9_reg_1762[19]_i_2_n_2 ,\a2_sum9_reg_1762[19]_i_3_n_2 ,\a2_sum9_reg_1762[19]_i_4_n_2 ,\a2_sum9_reg_1762[19]_i_5_n_2 }));
  FDRE \a2_sum9_reg_1762_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[1]),
        .Q(a2_sum9_reg_1762[1]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[20]),
        .Q(a2_sum9_reg_1762[20]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[21]),
        .Q(a2_sum9_reg_1762[21]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[22]),
        .Q(a2_sum9_reg_1762[22]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[23]),
        .Q(a2_sum9_reg_1762[23]),
        .R(1'b0));
  CARRY4 \a2_sum9_reg_1762_reg[23]_i_1 
       (.CI(\a2_sum9_reg_1762_reg[19]_i_1_n_2 ),
        .CO({\a2_sum9_reg_1762_reg[23]_i_1_n_2 ,\a2_sum9_reg_1762_reg[23]_i_1_n_3 ,\a2_sum9_reg_1762_reg[23]_i_1_n_4 ,\a2_sum9_reg_1762_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum9_fu_514_p2[23:20]),
        .S({\a2_sum9_reg_1762[23]_i_2_n_2 ,\a2_sum9_reg_1762[23]_i_3_n_2 ,\a2_sum9_reg_1762[23]_i_4_n_2 ,\a2_sum9_reg_1762[23]_i_5_n_2 }));
  FDRE \a2_sum9_reg_1762_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[24]),
        .Q(a2_sum9_reg_1762[24]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[25]),
        .Q(a2_sum9_reg_1762[25]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[26]),
        .Q(a2_sum9_reg_1762[26]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[27]),
        .Q(a2_sum9_reg_1762[27]),
        .R(1'b0));
  CARRY4 \a2_sum9_reg_1762_reg[27]_i_1 
       (.CI(\a2_sum9_reg_1762_reg[23]_i_1_n_2 ),
        .CO({\a2_sum9_reg_1762_reg[27]_i_1_n_2 ,\a2_sum9_reg_1762_reg[27]_i_1_n_3 ,\a2_sum9_reg_1762_reg[27]_i_1_n_4 ,\a2_sum9_reg_1762_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum9_fu_514_p2[27:24]),
        .S({\a2_sum9_reg_1762[27]_i_2_n_2 ,\a2_sum9_reg_1762[27]_i_3_n_2 ,\a2_sum9_reg_1762[27]_i_4_n_2 ,\a2_sum9_reg_1762[27]_i_5_n_2 }));
  FDRE \a2_sum9_reg_1762_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[28]),
        .Q(a2_sum9_reg_1762[28]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[29]),
        .Q(a2_sum9_reg_1762[29]),
        .R(1'b0));
  CARRY4 \a2_sum9_reg_1762_reg[29]_i_2 
       (.CI(\a2_sum9_reg_1762_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum9_reg_1762_reg[29]_i_2_CO_UNCONNECTED [3:1],\a2_sum9_reg_1762_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum9_reg_1762_reg[29]_i_2_O_UNCONNECTED [3:2],a2_sum9_fu_514_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum9_reg_1762[29]_i_3_n_2 ,\a2_sum9_reg_1762[29]_i_4_n_2 }));
  FDRE \a2_sum9_reg_1762_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[2]),
        .Q(a2_sum9_reg_1762[2]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[3]),
        .Q(a2_sum9_reg_1762[3]),
        .R(1'b0));
  CARRY4 \a2_sum9_reg_1762_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum9_reg_1762_reg[3]_i_1_n_2 ,\a2_sum9_reg_1762_reg[3]_i_1_n_3 ,\a2_sum9_reg_1762_reg[3]_i_1_n_4 ,\a2_sum9_reg_1762_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_4_cast_cast_fu_510_p1[3:1],tmp_2_cast_reg_1644[0]}),
        .O({a2_sum9_fu_514_p2[3:1],\NLW_a2_sum9_reg_1762_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum9_reg_1762[3]_i_2_n_2 ,\a2_sum9_reg_1762[3]_i_3_n_2 ,\a2_sum9_reg_1762[3]_i_4_n_2 ,\a2_sum9_reg_1762[3]_i_5_n_2 }));
  FDRE \a2_sum9_reg_1762_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[4]),
        .Q(a2_sum9_reg_1762[4]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[5]),
        .Q(a2_sum9_reg_1762[5]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[6]),
        .Q(a2_sum9_reg_1762[6]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[7]),
        .Q(a2_sum9_reg_1762[7]),
        .R(1'b0));
  CARRY4 \a2_sum9_reg_1762_reg[7]_i_1 
       (.CI(\a2_sum9_reg_1762_reg[3]_i_1_n_2 ),
        .CO({\a2_sum9_reg_1762_reg[7]_i_1_n_2 ,\a2_sum9_reg_1762_reg[7]_i_1_n_3 ,\a2_sum9_reg_1762_reg[7]_i_1_n_4 ,\a2_sum9_reg_1762_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_4_cast_cast_fu_510_p1[7:4]),
        .O(a2_sum9_fu_514_p2[7:4]),
        .S({\a2_sum9_reg_1762[7]_i_3_n_2 ,\a2_sum9_reg_1762[7]_i_4_n_2 ,\a2_sum9_reg_1762[7]_i_5_n_2 ,\a2_sum9_reg_1762[7]_i_6_n_2 }));
  CARRY4 \a2_sum9_reg_1762_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\a2_sum9_reg_1762_reg[7]_i_2_n_2 ,\a2_sum9_reg_1762_reg[7]_i_2_n_3 ,\a2_sum9_reg_1762_reg[7]_i_2_n_4 ,\a2_sum9_reg_1762_reg[7]_i_2_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[2],1'b0}),
        .O({i_1_4_cast_cast_fu_510_p1[4:2],\NLW_a2_sum9_reg_1762_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\a2_sum9_reg_1762[7]_i_7_n_2 ,\a2_sum9_reg_1762[7]_i_8_n_2 ,\a2_sum9_reg_1762[7]_i_9_n_2 ,\a2_sum9_reg_1762[7]_i_10_n_2 }));
  FDRE \a2_sum9_reg_1762_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[8]),
        .Q(a2_sum9_reg_1762[8]),
        .R(1'b0));
  FDRE \a2_sum9_reg_1762_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_92),
        .D(a2_sum9_fu_514_p2[9]),
        .Q(a2_sum9_reg_1762[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[11]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .I1(tmp_2_cast_reg_1644[11]),
        .O(\a2_sum_reg_1701[11]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[11]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .I1(tmp_2_cast_reg_1644[10]),
        .O(\a2_sum_reg_1701[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[11]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .I1(tmp_2_cast_reg_1644[9]),
        .O(\a2_sum_reg_1701[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[11]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .I1(tmp_2_cast_reg_1644[8]),
        .O(\a2_sum_reg_1701[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[15]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .I1(tmp_2_cast_reg_1644[15]),
        .O(\a2_sum_reg_1701[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[15]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .I1(tmp_2_cast_reg_1644[14]),
        .O(\a2_sum_reg_1701[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[15]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .I1(tmp_2_cast_reg_1644[13]),
        .O(\a2_sum_reg_1701[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[15]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .I1(tmp_2_cast_reg_1644[12]),
        .O(\a2_sum_reg_1701[15]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[19]_i_2 
       (.I0(tmp_2_cast_reg_1644[19]),
        .O(\a2_sum_reg_1701[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[19]_i_3 
       (.I0(tmp_2_cast_reg_1644[18]),
        .O(\a2_sum_reg_1701[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[19]_i_4 
       (.I0(tmp_2_cast_reg_1644[17]),
        .O(\a2_sum_reg_1701[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[19]_i_5 
       (.I0(tmp_2_cast_reg_1644[16]),
        .O(\a2_sum_reg_1701[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[23]_i_2 
       (.I0(tmp_2_cast_reg_1644[23]),
        .O(\a2_sum_reg_1701[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[23]_i_3 
       (.I0(tmp_2_cast_reg_1644[22]),
        .O(\a2_sum_reg_1701[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[23]_i_4 
       (.I0(tmp_2_cast_reg_1644[21]),
        .O(\a2_sum_reg_1701[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[23]_i_5 
       (.I0(tmp_2_cast_reg_1644[20]),
        .O(\a2_sum_reg_1701[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[27]_i_2 
       (.I0(tmp_2_cast_reg_1644[27]),
        .O(\a2_sum_reg_1701[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[27]_i_3 
       (.I0(tmp_2_cast_reg_1644[26]),
        .O(\a2_sum_reg_1701[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[27]_i_4 
       (.I0(tmp_2_cast_reg_1644[25]),
        .O(\a2_sum_reg_1701[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[27]_i_5 
       (.I0(tmp_2_cast_reg_1644[24]),
        .O(\a2_sum_reg_1701[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[29]_i_2 
       (.I0(tmp_2_cast_reg_1644[29]),
        .O(\a2_sum_reg_1701[29]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \a2_sum_reg_1701[29]_i_3 
       (.I0(tmp_2_cast_reg_1644[28]),
        .O(\a2_sum_reg_1701[29]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[3]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .I1(tmp_2_cast_reg_1644[3]),
        .O(\a2_sum_reg_1701[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[3]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .I1(tmp_2_cast_reg_1644[2]),
        .O(\a2_sum_reg_1701[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[3]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .I1(tmp_2_cast_reg_1644[1]),
        .O(\a2_sum_reg_1701[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .I1(tmp_2_cast_reg_1644[0]),
        .O(\a2_sum_reg_1701[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[7]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .I1(tmp_2_cast_reg_1644[7]),
        .O(\a2_sum_reg_1701[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[7]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .I1(tmp_2_cast_reg_1644[6]),
        .O(\a2_sum_reg_1701[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[7]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .I1(tmp_2_cast_reg_1644[5]),
        .O(\a2_sum_reg_1701[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a2_sum_reg_1701[7]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .I1(tmp_2_cast_reg_1644[4]),
        .O(\a2_sum_reg_1701[7]_i_5_n_2 ));
  FDRE \a2_sum_reg_1701_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum44_fu_1489_p2[0]),
        .Q(a2_sum_reg_1701[0]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[10]),
        .Q(a2_sum_reg_1701[10]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[11]),
        .Q(a2_sum_reg_1701[11]),
        .R(1'b0));
  CARRY4 \a2_sum_reg_1701_reg[11]_i_1 
       (.CI(\a2_sum_reg_1701_reg[7]_i_1_n_2 ),
        .CO({\a2_sum_reg_1701_reg[11]_i_1_n_2 ,\a2_sum_reg_1701_reg[11]_i_1_n_3 ,\a2_sum_reg_1701_reg[11]_i_1_n_4 ,\a2_sum_reg_1701_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_cast_cast_fu_406_p1[11:8]),
        .O(a2_sum_fu_379_p2[11:8]),
        .S({\a2_sum_reg_1701[11]_i_2_n_2 ,\a2_sum_reg_1701[11]_i_3_n_2 ,\a2_sum_reg_1701[11]_i_4_n_2 ,\a2_sum_reg_1701[11]_i_5_n_2 }));
  FDRE \a2_sum_reg_1701_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[12]),
        .Q(a2_sum_reg_1701[12]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[13]),
        .Q(a2_sum_reg_1701[13]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[14]),
        .Q(a2_sum_reg_1701[14]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[15]),
        .Q(a2_sum_reg_1701[15]),
        .R(1'b0));
  CARRY4 \a2_sum_reg_1701_reg[15]_i_1 
       (.CI(\a2_sum_reg_1701_reg[11]_i_1_n_2 ),
        .CO({\a2_sum_reg_1701_reg[15]_i_1_n_2 ,\a2_sum_reg_1701_reg[15]_i_1_n_3 ,\a2_sum_reg_1701_reg[15]_i_1_n_4 ,\a2_sum_reg_1701_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_cast_cast_fu_406_p1[15:12]),
        .O(a2_sum_fu_379_p2[15:12]),
        .S({\a2_sum_reg_1701[15]_i_2_n_2 ,\a2_sum_reg_1701[15]_i_3_n_2 ,\a2_sum_reg_1701[15]_i_4_n_2 ,\a2_sum_reg_1701[15]_i_5_n_2 }));
  FDRE \a2_sum_reg_1701_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[16]),
        .Q(a2_sum_reg_1701[16]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[17]),
        .Q(a2_sum_reg_1701[17]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[18]),
        .Q(a2_sum_reg_1701[18]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[19]),
        .Q(a2_sum_reg_1701[19]),
        .R(1'b0));
  CARRY4 \a2_sum_reg_1701_reg[19]_i_1 
       (.CI(\a2_sum_reg_1701_reg[15]_i_1_n_2 ),
        .CO({\a2_sum_reg_1701_reg[19]_i_1_n_2 ,\a2_sum_reg_1701_reg[19]_i_1_n_3 ,\a2_sum_reg_1701_reg[19]_i_1_n_4 ,\a2_sum_reg_1701_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum_fu_379_p2[19:16]),
        .S({\a2_sum_reg_1701[19]_i_2_n_2 ,\a2_sum_reg_1701[19]_i_3_n_2 ,\a2_sum_reg_1701[19]_i_4_n_2 ,\a2_sum_reg_1701[19]_i_5_n_2 }));
  FDRE \a2_sum_reg_1701_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[1]),
        .Q(a2_sum_reg_1701[1]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[20]),
        .Q(a2_sum_reg_1701[20]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[21]),
        .Q(a2_sum_reg_1701[21]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[22]),
        .Q(a2_sum_reg_1701[22]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[23]),
        .Q(a2_sum_reg_1701[23]),
        .R(1'b0));
  CARRY4 \a2_sum_reg_1701_reg[23]_i_1 
       (.CI(\a2_sum_reg_1701_reg[19]_i_1_n_2 ),
        .CO({\a2_sum_reg_1701_reg[23]_i_1_n_2 ,\a2_sum_reg_1701_reg[23]_i_1_n_3 ,\a2_sum_reg_1701_reg[23]_i_1_n_4 ,\a2_sum_reg_1701_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum_fu_379_p2[23:20]),
        .S({\a2_sum_reg_1701[23]_i_2_n_2 ,\a2_sum_reg_1701[23]_i_3_n_2 ,\a2_sum_reg_1701[23]_i_4_n_2 ,\a2_sum_reg_1701[23]_i_5_n_2 }));
  FDRE \a2_sum_reg_1701_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[24]),
        .Q(a2_sum_reg_1701[24]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[25]),
        .Q(a2_sum_reg_1701[25]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[26]),
        .Q(a2_sum_reg_1701[26]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[27]),
        .Q(a2_sum_reg_1701[27]),
        .R(1'b0));
  CARRY4 \a2_sum_reg_1701_reg[27]_i_1 
       (.CI(\a2_sum_reg_1701_reg[23]_i_1_n_2 ),
        .CO({\a2_sum_reg_1701_reg[27]_i_1_n_2 ,\a2_sum_reg_1701_reg[27]_i_1_n_3 ,\a2_sum_reg_1701_reg[27]_i_1_n_4 ,\a2_sum_reg_1701_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a2_sum_fu_379_p2[27:24]),
        .S({\a2_sum_reg_1701[27]_i_2_n_2 ,\a2_sum_reg_1701[27]_i_3_n_2 ,\a2_sum_reg_1701[27]_i_4_n_2 ,\a2_sum_reg_1701[27]_i_5_n_2 }));
  FDRE \a2_sum_reg_1701_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[28]),
        .Q(a2_sum_reg_1701[28]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[29]),
        .Q(a2_sum_reg_1701[29]),
        .R(1'b0));
  CARRY4 \a2_sum_reg_1701_reg[29]_i_1 
       (.CI(\a2_sum_reg_1701_reg[27]_i_1_n_2 ),
        .CO({\NLW_a2_sum_reg_1701_reg[29]_i_1_CO_UNCONNECTED [3:1],\a2_sum_reg_1701_reg[29]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a2_sum_reg_1701_reg[29]_i_1_O_UNCONNECTED [3:2],a2_sum_fu_379_p2[29:28]}),
        .S({1'b0,1'b0,\a2_sum_reg_1701[29]_i_2_n_2 ,\a2_sum_reg_1701[29]_i_3_n_2 }));
  FDRE \a2_sum_reg_1701_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[2]),
        .Q(a2_sum_reg_1701[2]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[3]),
        .Q(a2_sum_reg_1701[3]),
        .R(1'b0));
  CARRY4 \a2_sum_reg_1701_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\a2_sum_reg_1701_reg[3]_i_1_n_2 ,\a2_sum_reg_1701_reg[3]_i_1_n_3 ,\a2_sum_reg_1701_reg[3]_i_1_n_4 ,\a2_sum_reg_1701_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_1_cast_cast_fu_406_p1[3:1],i_1_49_fu_1592_p2[0]}),
        .O({a2_sum_fu_379_p2[3:1],\NLW_a2_sum_reg_1701_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\a2_sum_reg_1701[3]_i_2_n_2 ,\a2_sum_reg_1701[3]_i_3_n_2 ,\a2_sum_reg_1701[3]_i_4_n_2 ,\a2_sum_reg_1701[3]_i_5_n_2 }));
  FDRE \a2_sum_reg_1701_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[4]),
        .Q(a2_sum_reg_1701[4]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[5]),
        .Q(a2_sum_reg_1701[5]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[6]),
        .Q(a2_sum_reg_1701[6]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[7]),
        .Q(a2_sum_reg_1701[7]),
        .R(1'b0));
  CARRY4 \a2_sum_reg_1701_reg[7]_i_1 
       (.CI(\a2_sum_reg_1701_reg[3]_i_1_n_2 ),
        .CO({\a2_sum_reg_1701_reg[7]_i_1_n_2 ,\a2_sum_reg_1701_reg[7]_i_1_n_3 ,\a2_sum_reg_1701_reg[7]_i_1_n_4 ,\a2_sum_reg_1701_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_1_cast_cast_fu_406_p1[7:4]),
        .O(a2_sum_fu_379_p2[7:4]),
        .S({\a2_sum_reg_1701[7]_i_2_n_2 ,\a2_sum_reg_1701[7]_i_3_n_2 ,\a2_sum_reg_1701[7]_i_4_n_2 ,\a2_sum_reg_1701[7]_i_5_n_2 }));
  FDRE \a2_sum_reg_1701_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[8]),
        .Q(a2_sum_reg_1701[8]),
        .R(1'b0));
  FDRE \a2_sum_reg_1701_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(a2_sum_fu_379_p2[9]),
        .Q(a2_sum_reg_1701[9]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[46]),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[47]),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[50]),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[52]),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[53]),
        .Q(\ap_CS_fsm_reg_n_2_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[54]),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[55]),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[56]),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[57]),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[58]),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[59]),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_A_BUS_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fetch_readalloc_A_BUS_m_axi_U_n_88),
        .Q(ap_reg_ioackin_A_BUS_ARREADY_reg_n_2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4C00)) 
    ap_reg_ioackin_LOG_BUS_AWREADY_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(ap_reg_ioackin_LOG_BUS_AWREADY),
        .I2(exitcond_fu_373_p2),
        .I3(ap_rst_n),
        .O(ap_reg_ioackin_LOG_BUS_AWREADY_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_LOG_BUS_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_LOG_BUS_AWREADY_i_1_n_2),
        .Q(ap_reg_ioackin_LOG_BUS_AWREADY),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_LOG_BUS_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fetch_readalloc_LOG_BUS_m_axi_U_n_79),
        .Q(ap_reg_ioackin_LOG_BUS_WREADY),
        .R(1'b0));
  design_1_fetch_readalloc_0_1_fetch_readalloc_AXILiteS_s_axi fetch_readalloc_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[0]),
        .E(i_reg_2190),
        .Q({ap_CS_fsm_state61,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_2_[0] }),
        .SR(fetch_readalloc_AXILiteS_s_axi_U_n_7),
        .a(a),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .exitcond_fu_373_p2(exitcond_fu_373_p2),
        .\i_reg_219_reg[15] ({i_1_cast_cast_fu_406_p1,i_1_49_fu_1592_p2[0]}),
        .interrupt(interrupt),
        .log(log),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .\sum_reg_207_reg[31] (sum_reg_207));
  design_1_fetch_readalloc_0_1_fetch_readalloc_A_BUS_m_axi fetch_readalloc_A_BUS_m_axi_U
       (.ARLEN(\^m_axi_A_BUS_ARLEN ),
        .A_BUS_ARADDR1(A_BUS_ARADDR1),
        .A_BUS_ARREADY(A_BUS_ARREADY),
        .D({ap_NS_fsm[59:9],ap_NS_fsm[7:4]}),
        .E(fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .I_RDATA(A_BUS_RDATA),
        .LOG_BUS_WREADY(LOG_BUS_WREADY),
        .Q({ap_CS_fsm_state60,ap_CS_fsm_state59,ap_CS_fsm_state58,ap_CS_fsm_state57,ap_CS_fsm_state56,ap_CS_fsm_state55,\ap_CS_fsm_reg_n_2_[53] ,ap_CS_fsm_state53,ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state38,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\a2_sum10_reg_1817_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_71),
        .\a2_sum10_reg_1817_reg[29]_0 (a2_sum10_reg_1817),
        .\a2_sum11_reg_1828_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_105),
        .\a2_sum11_reg_1828_reg[29]_0 (a2_sum11_reg_1828),
        .\a2_sum12_reg_1839_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_111),
        .\a2_sum12_reg_1839_reg[29]_0 (a2_sum12_reg_1839),
        .\a2_sum13_reg_1850_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_78),
        .\a2_sum13_reg_1850_reg[29]_0 (a2_sum13_reg_1850),
        .\a2_sum14_reg_1861_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_98),
        .\a2_sum14_reg_1861_reg[29]_0 (a2_sum14_reg_1861),
        .\a2_sum15_reg_1872_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_110),
        .\a2_sum15_reg_1872_reg[29]_0 (a2_sum15_reg_1872),
        .\a2_sum16_reg_1883_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_79),
        .\a2_sum16_reg_1883_reg[29]_0 (a2_sum16_reg_1883),
        .\a2_sum17_reg_1894_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_106),
        .\a2_sum17_reg_1894_reg[29]_0 (a2_sum17_reg_1894),
        .\a2_sum18_reg_1905_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_109),
        .\a2_sum18_reg_1905_reg[29]_0 (a2_sum18_reg_1905),
        .\a2_sum19_reg_1916_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_82),
        .\a2_sum19_reg_1916_reg[29]_0 (a2_sum19_reg_1916),
        .\a2_sum1_reg_1773_reg[29] (a2_sum1_reg_1773),
        .\a2_sum20_reg_1927_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_99),
        .\a2_sum20_reg_1927_reg[29]_0 (a2_sum20_reg_1927),
        .\a2_sum21_reg_1938_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_114),
        .\a2_sum21_reg_1938_reg[29]_0 (a2_sum21_reg_1938),
        .\a2_sum22_reg_1949_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_81),
        .\a2_sum22_reg_1949_reg[29]_0 (a2_sum22_reg_1949),
        .\a2_sum23_reg_1960_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_101),
        .\a2_sum23_reg_1960_reg[29]_0 (a2_sum23_reg_1960),
        .\a2_sum24_reg_1971_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_107),
        .\a2_sum24_reg_1971_reg[29]_0 (a2_sum24_reg_1971),
        .\a2_sum25_reg_1982_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_77),
        .\a2_sum25_reg_1982_reg[29]_0 (a2_sum25_reg_1982),
        .\a2_sum26_reg_1993_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_97),
        .\a2_sum26_reg_1993_reg[29]_0 (a2_sum26_reg_1993),
        .\a2_sum27_reg_2004_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_108),
        .\a2_sum27_reg_2004_reg[29]_0 (a2_sum27_reg_2004),
        .\a2_sum28_reg_2015_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_93),
        .\a2_sum28_reg_2015_reg[29]_0 (a2_sum28_reg_2015),
        .\a2_sum29_reg_2026_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_102),
        .\a2_sum29_reg_2026_reg[29]_0 (a2_sum29_reg_2026),
        .\a2_sum2_reg_1784_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_67),
        .\a2_sum2_reg_1784_reg[29]_0 (a2_sum2_reg_1784),
        .\a2_sum30_reg_2037_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_73),
        .\a2_sum30_reg_2037_reg[29]_0 (a2_sum30_reg_2037),
        .\a2_sum31_reg_2048_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_8),
        .\a2_sum31_reg_2048_reg[29]_0 (a2_sum31_reg_2048),
        .\a2_sum32_reg_2059_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_76),
        .\a2_sum32_reg_2059_reg[29]_0 (a2_sum32_reg_2059),
        .\a2_sum33_reg_2070_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_9),
        .\a2_sum33_reg_2070_reg[29]_0 (a2_sum33_reg_2070),
        .\a2_sum34_reg_2081_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_113),
        .\a2_sum34_reg_2081_reg[29]_0 (a2_sum34_reg_2081),
        .\a2_sum35_reg_2097_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_94),
        .\a2_sum35_reg_2097_reg[29]_0 (a2_sum35_reg_2097),
        .\a2_sum36_reg_2108_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_103),
        .\a2_sum36_reg_2108_reg[29]_0 (a2_sum36_reg_2108),
        .\a2_sum37_reg_2119_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_75),
        .\a2_sum37_reg_2119_reg[29]_0 (a2_sum37_reg_2119),
        .\a2_sum38_reg_2130_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_95),
        .\a2_sum38_reg_2130_reg[29]_0 (a2_sum38_reg_2130),
        .\a2_sum39_reg_2141_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_7),
        .\a2_sum39_reg_2141_reg[29]_0 (a2_sum39_reg_2141),
        .\a2_sum3_reg_1795_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_96),
        .\a2_sum3_reg_1795_reg[29]_0 (a2_sum3_reg_1795),
        .\a2_sum40_reg_2152_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_69),
        .\a2_sum40_reg_2152_reg[29]_0 (a2_sum40_reg_2152),
        .\a2_sum41_reg_2163_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_80),
        .\a2_sum41_reg_2163_reg[29]_0 (a2_sum41_reg_2163),
        .\a2_sum42_reg_2174_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_104),
        .\a2_sum42_reg_2174_reg[29]_0 (a2_sum42_reg_2174),
        .\a2_sum43_reg_2185_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_74),
        .\a2_sum43_reg_2185_reg[29]_0 (a2_sum43_reg_2185),
        .\a2_sum44_reg_2196_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_83),
        .\a2_sum44_reg_2196_reg[29]_0 (a2_sum44_reg_2196),
        .\a2_sum45_reg_2207_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_100),
        .\a2_sum45_reg_2207_reg[29]_0 (a2_sum45_reg_2207),
        .\a2_sum46_reg_2218_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_68),
        .\a2_sum46_reg_2218_reg[29]_0 (a2_sum46_reg_2218),
        .\a2_sum47_reg_2229_reg[29] (a2_sum47_reg_2229),
        .\a2_sum48_reg_2234_reg[29] (a2_sum48_reg_2234),
        .\a2_sum49_reg_2239_reg[29] (a2_sum49_reg_2239),
        .\a2_sum4_reg_1806_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_112),
        .\a2_sum4_reg_1806_reg[29]_0 (a2_sum4_reg_1806),
        .\a2_sum6_reg_1729_reg[0] (fetch_readalloc_LOG_BUS_m_axi_U_n_112),
        .\a2_sum6_reg_1729_reg[10] (fetch_readalloc_LOG_BUS_m_axi_U_n_102),
        .\a2_sum6_reg_1729_reg[11] (fetch_readalloc_LOG_BUS_m_axi_U_n_101),
        .\a2_sum6_reg_1729_reg[12] (fetch_readalloc_LOG_BUS_m_axi_U_n_100),
        .\a2_sum6_reg_1729_reg[13] (fetch_readalloc_LOG_BUS_m_axi_U_n_99),
        .\a2_sum6_reg_1729_reg[14] (fetch_readalloc_LOG_BUS_m_axi_U_n_98),
        .\a2_sum6_reg_1729_reg[15] (fetch_readalloc_LOG_BUS_m_axi_U_n_97),
        .\a2_sum6_reg_1729_reg[16] (fetch_readalloc_LOG_BUS_m_axi_U_n_96),
        .\a2_sum6_reg_1729_reg[17] (fetch_readalloc_LOG_BUS_m_axi_U_n_95),
        .\a2_sum6_reg_1729_reg[18] (fetch_readalloc_LOG_BUS_m_axi_U_n_94),
        .\a2_sum6_reg_1729_reg[19] (fetch_readalloc_LOG_BUS_m_axi_U_n_93),
        .\a2_sum6_reg_1729_reg[1] (fetch_readalloc_LOG_BUS_m_axi_U_n_111),
        .\a2_sum6_reg_1729_reg[20] (fetch_readalloc_LOG_BUS_m_axi_U_n_92),
        .\a2_sum6_reg_1729_reg[21] (fetch_readalloc_LOG_BUS_m_axi_U_n_91),
        .\a2_sum6_reg_1729_reg[22] (fetch_readalloc_LOG_BUS_m_axi_U_n_90),
        .\a2_sum6_reg_1729_reg[23] (fetch_readalloc_LOG_BUS_m_axi_U_n_89),
        .\a2_sum6_reg_1729_reg[24] (fetch_readalloc_LOG_BUS_m_axi_U_n_88),
        .\a2_sum6_reg_1729_reg[25] (fetch_readalloc_LOG_BUS_m_axi_U_n_87),
        .\a2_sum6_reg_1729_reg[26] (fetch_readalloc_LOG_BUS_m_axi_U_n_86),
        .\a2_sum6_reg_1729_reg[27] (fetch_readalloc_LOG_BUS_m_axi_U_n_85),
        .\a2_sum6_reg_1729_reg[28] (fetch_readalloc_LOG_BUS_m_axi_U_n_84),
        .\a2_sum6_reg_1729_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_90),
        .\a2_sum6_reg_1729_reg[29]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_83),
        .\a2_sum6_reg_1729_reg[2] (fetch_readalloc_LOG_BUS_m_axi_U_n_110),
        .\a2_sum6_reg_1729_reg[3] (fetch_readalloc_LOG_BUS_m_axi_U_n_109),
        .\a2_sum6_reg_1729_reg[4] (fetch_readalloc_LOG_BUS_m_axi_U_n_108),
        .\a2_sum6_reg_1729_reg[5] (fetch_readalloc_LOG_BUS_m_axi_U_n_107),
        .\a2_sum6_reg_1729_reg[6] (fetch_readalloc_LOG_BUS_m_axi_U_n_106),
        .\a2_sum6_reg_1729_reg[7] (fetch_readalloc_LOG_BUS_m_axi_U_n_105),
        .\a2_sum6_reg_1729_reg[8] (fetch_readalloc_LOG_BUS_m_axi_U_n_104),
        .\a2_sum6_reg_1729_reg[9] (fetch_readalloc_LOG_BUS_m_axi_U_n_103),
        .\a2_sum7_reg_1740_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_89),
        .\a2_sum8_reg_1751_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_91),
        .\a2_sum9_reg_1762_reg[0] (fetch_readalloc_LOG_BUS_m_axi_U_n_78),
        .\a2_sum9_reg_1762_reg[10] (fetch_readalloc_LOG_BUS_m_axi_U_n_68),
        .\a2_sum9_reg_1762_reg[11] (fetch_readalloc_LOG_BUS_m_axi_U_n_67),
        .\a2_sum9_reg_1762_reg[12] (fetch_readalloc_LOG_BUS_m_axi_U_n_66),
        .\a2_sum9_reg_1762_reg[13] (fetch_readalloc_LOG_BUS_m_axi_U_n_65),
        .\a2_sum9_reg_1762_reg[14] (fetch_readalloc_LOG_BUS_m_axi_U_n_64),
        .\a2_sum9_reg_1762_reg[15] (fetch_readalloc_LOG_BUS_m_axi_U_n_63),
        .\a2_sum9_reg_1762_reg[16] (fetch_readalloc_LOG_BUS_m_axi_U_n_62),
        .\a2_sum9_reg_1762_reg[17] (fetch_readalloc_LOG_BUS_m_axi_U_n_61),
        .\a2_sum9_reg_1762_reg[18] (fetch_readalloc_LOG_BUS_m_axi_U_n_60),
        .\a2_sum9_reg_1762_reg[19] (fetch_readalloc_LOG_BUS_m_axi_U_n_59),
        .\a2_sum9_reg_1762_reg[1] (fetch_readalloc_LOG_BUS_m_axi_U_n_77),
        .\a2_sum9_reg_1762_reg[20] (fetch_readalloc_LOG_BUS_m_axi_U_n_58),
        .\a2_sum9_reg_1762_reg[21] (fetch_readalloc_LOG_BUS_m_axi_U_n_57),
        .\a2_sum9_reg_1762_reg[22] (fetch_readalloc_LOG_BUS_m_axi_U_n_56),
        .\a2_sum9_reg_1762_reg[23] (fetch_readalloc_LOG_BUS_m_axi_U_n_55),
        .\a2_sum9_reg_1762_reg[24] (fetch_readalloc_LOG_BUS_m_axi_U_n_54),
        .\a2_sum9_reg_1762_reg[25] (fetch_readalloc_LOG_BUS_m_axi_U_n_53),
        .\a2_sum9_reg_1762_reg[26] (fetch_readalloc_LOG_BUS_m_axi_U_n_52),
        .\a2_sum9_reg_1762_reg[27] (fetch_readalloc_LOG_BUS_m_axi_U_n_51),
        .\a2_sum9_reg_1762_reg[28] (fetch_readalloc_LOG_BUS_m_axi_U_n_50),
        .\a2_sum9_reg_1762_reg[29] (fetch_readalloc_A_BUS_m_axi_U_n_92),
        .\a2_sum9_reg_1762_reg[29]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_48),
        .\a2_sum9_reg_1762_reg[2] (fetch_readalloc_LOG_BUS_m_axi_U_n_76),
        .\a2_sum9_reg_1762_reg[3] (fetch_readalloc_LOG_BUS_m_axi_U_n_75),
        .\a2_sum9_reg_1762_reg[4] (fetch_readalloc_LOG_BUS_m_axi_U_n_74),
        .\a2_sum9_reg_1762_reg[5] (fetch_readalloc_LOG_BUS_m_axi_U_n_73),
        .\a2_sum9_reg_1762_reg[6] (fetch_readalloc_LOG_BUS_m_axi_U_n_72),
        .\a2_sum9_reg_1762_reg[7] (fetch_readalloc_LOG_BUS_m_axi_U_n_71),
        .\a2_sum9_reg_1762_reg[8] (fetch_readalloc_LOG_BUS_m_axi_U_n_70),
        .\a2_sum9_reg_1762_reg[9] (fetch_readalloc_LOG_BUS_m_axi_U_n_69),
        .\ap_CS_fsm_reg[7] (fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_A_BUS_ARREADY_reg(fetch_readalloc_A_BUS_m_axi_U_n_88),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_0(ap_reg_ioackin_A_BUS_ARREADY_reg_n_2),
        .ap_reg_ioackin_LOG_BUS_WREADY(ap_reg_ioackin_LOG_BUS_WREADY),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(fetch_readalloc_LOG_BUS_m_axi_U_n_4),
        .\i_1_49_reg_2244_reg[15] (fetch_readalloc_A_BUS_m_axi_U_n_70),
        .m_axi_A_BUS_ARADDR(\^m_axi_A_BUS_ARADDR ),
        .m_axi_A_BUS_ARREADY(m_axi_A_BUS_ARREADY),
        .m_axi_A_BUS_ARVALID(m_axi_A_BUS_ARVALID),
        .m_axi_A_BUS_RLAST({m_axi_A_BUS_RLAST,m_axi_A_BUS_RDATA}),
        .m_axi_A_BUS_RREADY(m_axi_A_BUS_RREADY),
        .m_axi_A_BUS_RRESP(m_axi_A_BUS_RRESP),
        .m_axi_A_BUS_RVALID(m_axi_A_BUS_RVALID),
        .p_5_in(p_5_in),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ),
        .\reg_235_reg[0] (reg_2350),
        .reg_2390(reg_2390),
        .\reg_273_reg[0] (reg_2730),
        .\reg_277_reg[0] (reg_2770),
        .\reg_305_reg[0] (reg_3050),
        .\reg_309_reg[0] (reg_3090),
        .\reg_325_reg[0] (reg_3250));
  design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi fetch_readalloc_LOG_BUS_m_axi_U
       (.A_BUS_ARADDR1(A_BUS_ARADDR1),
        .A_BUS_ARREADY(A_BUS_ARREADY),
        .D({ap_NS_fsm[8],ap_NS_fsm[3:1]}),
        .E(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .LOG_BUS_WREADY(LOG_BUS_WREADY),
        .\LOG_BUS_addr_reg_1639_reg[29] (LOG_BUS_addr_reg_1639),
        .Q(i_1_48_reg_1706),
        .\a2_sum1_reg_1773_reg[29] (fetch_readalloc_LOG_BUS_m_axi_U_n_82),
        .\a2_sum5_reg_1718_reg[29] (fetch_readalloc_LOG_BUS_m_axi_U_n_81),
        .\a2_sum5_reg_1718_reg[29]_0 (a2_sum5_reg_1718),
        .\a2_sum6_reg_1729_reg[29] (a2_sum6_reg_1729),
        .\a2_sum7_reg_1740_reg[29] (a2_sum7_reg_1740),
        .\a2_sum8_reg_1751_reg[29] (a2_sum8_reg_1751),
        .\a2_sum9_reg_1762_reg[29] (a2_sum9_reg_1762),
        .\a2_sum_reg_1701_reg[29] (a2_sum_reg_1701),
        .\ap_CS_fsm_reg[60] ({ap_CS_fsm_state61,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_2_[0] }),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_A_BUS_ARREADY_reg(ap_reg_ioackin_A_BUS_ARREADY_reg_n_2),
        .ap_reg_ioackin_LOG_BUS_AWREADY(ap_reg_ioackin_LOG_BUS_AWREADY),
        .ap_reg_ioackin_LOG_BUS_WREADY(ap_reg_ioackin_LOG_BUS_WREADY),
        .ap_reg_ioackin_LOG_BUS_WREADY_reg(fetch_readalloc_LOG_BUS_m_axi_U_n_79),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .empty_n_reg(fetch_readalloc_LOG_BUS_m_axi_U_n_4),
        .exitcond_fu_373_p2(exitcond_fu_373_p2),
        .m_axi_LOG_BUS_AWADDR(\^m_axi_LOG_BUS_AWADDR ),
        .\m_axi_LOG_BUS_AWLEN[3] (\^m_axi_LOG_BUS_AWLEN ),
        .m_axi_LOG_BUS_AWREADY(m_axi_LOG_BUS_AWREADY),
        .m_axi_LOG_BUS_AWVALID(m_axi_LOG_BUS_AWVALID),
        .m_axi_LOG_BUS_BREADY(m_axi_LOG_BUS_BREADY),
        .m_axi_LOG_BUS_BVALID(m_axi_LOG_BUS_BVALID),
        .m_axi_LOG_BUS_RREADY(m_axi_LOG_BUS_RREADY),
        .m_axi_LOG_BUS_RVALID(m_axi_LOG_BUS_RVALID),
        .m_axi_LOG_BUS_WDATA(m_axi_LOG_BUS_WDATA),
        .m_axi_LOG_BUS_WLAST(m_axi_LOG_BUS_WLAST),
        .m_axi_LOG_BUS_WREADY(m_axi_LOG_BUS_WREADY),
        .m_axi_LOG_BUS_WSTRB(m_axi_LOG_BUS_WSTRB),
        .m_axi_LOG_BUS_WVALID(m_axi_LOG_BUS_WVALID),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ),
        .\q_reg[0] (fetch_readalloc_LOG_BUS_m_axi_U_n_78),
        .\q_reg[0]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_112),
        .\q_reg[10] (fetch_readalloc_LOG_BUS_m_axi_U_n_68),
        .\q_reg[10]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_102),
        .\q_reg[11] (fetch_readalloc_LOG_BUS_m_axi_U_n_67),
        .\q_reg[11]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_101),
        .\q_reg[12] (fetch_readalloc_LOG_BUS_m_axi_U_n_66),
        .\q_reg[12]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_100),
        .\q_reg[13] (fetch_readalloc_LOG_BUS_m_axi_U_n_65),
        .\q_reg[13]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_99),
        .\q_reg[14] (fetch_readalloc_LOG_BUS_m_axi_U_n_64),
        .\q_reg[14]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_98),
        .\q_reg[15] (fetch_readalloc_LOG_BUS_m_axi_U_n_63),
        .\q_reg[15]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_97),
        .\q_reg[16] (fetch_readalloc_LOG_BUS_m_axi_U_n_62),
        .\q_reg[16]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_96),
        .\q_reg[17] (fetch_readalloc_LOG_BUS_m_axi_U_n_61),
        .\q_reg[17]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_95),
        .\q_reg[18] (fetch_readalloc_LOG_BUS_m_axi_U_n_60),
        .\q_reg[18]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_94),
        .\q_reg[19] (fetch_readalloc_LOG_BUS_m_axi_U_n_59),
        .\q_reg[19]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_93),
        .\q_reg[1] (fetch_readalloc_LOG_BUS_m_axi_U_n_77),
        .\q_reg[1]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_111),
        .\q_reg[20] (fetch_readalloc_LOG_BUS_m_axi_U_n_58),
        .\q_reg[20]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_92),
        .\q_reg[21] (fetch_readalloc_LOG_BUS_m_axi_U_n_57),
        .\q_reg[21]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_91),
        .\q_reg[22] (fetch_readalloc_LOG_BUS_m_axi_U_n_56),
        .\q_reg[22]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_90),
        .\q_reg[23] (fetch_readalloc_LOG_BUS_m_axi_U_n_55),
        .\q_reg[23]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_89),
        .\q_reg[24] (fetch_readalloc_LOG_BUS_m_axi_U_n_54),
        .\q_reg[24]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_88),
        .\q_reg[25] (fetch_readalloc_LOG_BUS_m_axi_U_n_53),
        .\q_reg[25]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_87),
        .\q_reg[26] (fetch_readalloc_LOG_BUS_m_axi_U_n_52),
        .\q_reg[26]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_86),
        .\q_reg[27] (fetch_readalloc_LOG_BUS_m_axi_U_n_51),
        .\q_reg[27]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_85),
        .\q_reg[28] (fetch_readalloc_LOG_BUS_m_axi_U_n_50),
        .\q_reg[28]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_84),
        .\q_reg[29] (fetch_readalloc_LOG_BUS_m_axi_U_n_48),
        .\q_reg[29]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_83),
        .\q_reg[2] (fetch_readalloc_LOG_BUS_m_axi_U_n_76),
        .\q_reg[2]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_110),
        .\q_reg[3] (fetch_readalloc_LOG_BUS_m_axi_U_n_75),
        .\q_reg[3]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_109),
        .\q_reg[4] (fetch_readalloc_LOG_BUS_m_axi_U_n_74),
        .\q_reg[4]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_108),
        .\q_reg[5] (fetch_readalloc_LOG_BUS_m_axi_U_n_73),
        .\q_reg[5]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_107),
        .\q_reg[6] (fetch_readalloc_LOG_BUS_m_axi_U_n_72),
        .\q_reg[6]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_106),
        .\q_reg[7] (fetch_readalloc_LOG_BUS_m_axi_U_n_71),
        .\q_reg[7]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_105),
        .\q_reg[8] (fetch_readalloc_LOG_BUS_m_axi_U_n_70),
        .\q_reg[8]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_104),
        .\q_reg[9] (fetch_readalloc_LOG_BUS_m_axi_U_n_69),
        .\q_reg[9]_0 (fetch_readalloc_LOG_BUS_m_axi_U_n_103));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_48_reg_1706[0]_i_1 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(i_1_48_fu_384_p2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_48_reg_1706[12]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\i_1_48_reg_1706[12]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_48_reg_1706[12]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\i_1_48_reg_1706[12]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_48_reg_1706[12]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\i_1_48_reg_1706[12]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_48_reg_1706[12]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\i_1_48_reg_1706[12]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_48_reg_1706[15]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\i_1_48_reg_1706[15]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_48_reg_1706[15]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\i_1_48_reg_1706[15]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_48_reg_1706[15]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\i_1_48_reg_1706[15]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_48_reg_1706[4]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\i_1_48_reg_1706[4]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_48_reg_1706[4]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\i_1_48_reg_1706[4]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_48_reg_1706[4]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\i_1_48_reg_1706[4]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_48_reg_1706[4]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\i_1_48_reg_1706[4]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_48_reg_1706[8]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\i_1_48_reg_1706[8]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_48_reg_1706[8]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\i_1_48_reg_1706[8]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_48_reg_1706[8]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\i_1_48_reg_1706[8]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_48_reg_1706[8]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\i_1_48_reg_1706[8]_i_5_n_2 ));
  FDRE \i_1_48_reg_1706_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[0]),
        .Q(i_1_48_reg_1706[0]),
        .R(1'b0));
  FDRE \i_1_48_reg_1706_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[10]),
        .Q(i_1_48_reg_1706[10]),
        .R(1'b0));
  FDRE \i_1_48_reg_1706_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[11]),
        .Q(i_1_48_reg_1706[11]),
        .R(1'b0));
  FDRE \i_1_48_reg_1706_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[12]),
        .Q(i_1_48_reg_1706[12]),
        .R(1'b0));
  CARRY4 \i_1_48_reg_1706_reg[12]_i_1 
       (.CI(\i_1_48_reg_1706_reg[8]_i_1_n_2 ),
        .CO({\i_1_48_reg_1706_reg[12]_i_1_n_2 ,\i_1_48_reg_1706_reg[12]_i_1_n_3 ,\i_1_48_reg_1706_reg[12]_i_1_n_4 ,\i_1_48_reg_1706_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_48_fu_384_p2[12:9]),
        .S({\i_1_48_reg_1706[12]_i_2_n_2 ,\i_1_48_reg_1706[12]_i_3_n_2 ,\i_1_48_reg_1706[12]_i_4_n_2 ,\i_1_48_reg_1706[12]_i_5_n_2 }));
  FDRE \i_1_48_reg_1706_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[13]),
        .Q(i_1_48_reg_1706[13]),
        .R(1'b0));
  FDRE \i_1_48_reg_1706_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[14]),
        .Q(i_1_48_reg_1706[14]),
        .R(1'b0));
  FDRE \i_1_48_reg_1706_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[15]),
        .Q(i_1_48_reg_1706[15]),
        .R(1'b0));
  CARRY4 \i_1_48_reg_1706_reg[15]_i_2 
       (.CI(\i_1_48_reg_1706_reg[12]_i_1_n_2 ),
        .CO({\NLW_i_1_48_reg_1706_reg[15]_i_2_CO_UNCONNECTED [3:2],\i_1_48_reg_1706_reg[15]_i_2_n_4 ,\i_1_48_reg_1706_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_1_48_reg_1706_reg[15]_i_2_O_UNCONNECTED [3],i_1_48_fu_384_p2[15:13]}),
        .S({1'b0,\i_1_48_reg_1706[15]_i_3_n_2 ,\i_1_48_reg_1706[15]_i_4_n_2 ,\i_1_48_reg_1706[15]_i_5_n_2 }));
  FDRE \i_1_48_reg_1706_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[1]),
        .Q(i_1_48_reg_1706[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \i_1_48_reg_1706_reg[1]_i_1_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_i_1_48_reg_1706_reg[1]_i_1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI(\NLW_i_1_48_reg_1706_reg[1]_i_1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_i_1_48_reg_1706_reg[1]_i_1_CARRY4_O_UNCONNECTED [3:1],i_1_48_fu_384_p2[1]}),
        .S({\NLW_i_1_48_reg_1706_reg[1]_i_1_CARRY4_S_UNCONNECTED [3:1],i_1_cast_cast_fu_406_p1[1]}));
  FDRE \i_1_48_reg_1706_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[2]),
        .Q(i_1_48_reg_1706[2]),
        .R(1'b0));
  FDRE \i_1_48_reg_1706_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[3]),
        .Q(i_1_48_reg_1706[3]),
        .R(1'b0));
  FDRE \i_1_48_reg_1706_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[4]),
        .Q(i_1_48_reg_1706[4]),
        .R(1'b0));
  CARRY4 \i_1_48_reg_1706_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_1_48_reg_1706_reg[4]_i_1_n_2 ,\i_1_48_reg_1706_reg[4]_i_1_n_3 ,\i_1_48_reg_1706_reg[4]_i_1_n_4 ,\i_1_48_reg_1706_reg[4]_i_1_n_5 }),
        .CYINIT(i_1_49_fu_1592_p2[0]),
        .DI({i_1_cast_cast_fu_406_p1[4],1'b0,1'b0,1'b0}),
        .O({i_1_48_fu_384_p2[4:2],i_1_4_cast_cast_fu_510_p1[1]}),
        .S({\i_1_48_reg_1706[4]_i_2_n_2 ,\i_1_48_reg_1706[4]_i_3_n_2 ,\i_1_48_reg_1706[4]_i_4_n_2 ,\i_1_48_reg_1706[4]_i_5_n_2 }));
  FDRE \i_1_48_reg_1706_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[5]),
        .Q(i_1_48_reg_1706[5]),
        .R(1'b0));
  FDRE \i_1_48_reg_1706_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[6]),
        .Q(i_1_48_reg_1706[6]),
        .R(1'b0));
  FDRE \i_1_48_reg_1706_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[7]),
        .Q(i_1_48_reg_1706[7]),
        .R(1'b0));
  FDRE \i_1_48_reg_1706_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[8]),
        .Q(i_1_48_reg_1706[8]),
        .R(1'b0));
  CARRY4 \i_1_48_reg_1706_reg[8]_i_1 
       (.CI(\i_1_48_reg_1706_reg[4]_i_1_n_2 ),
        .CO({\i_1_48_reg_1706_reg[8]_i_1_n_2 ,\i_1_48_reg_1706_reg[8]_i_1_n_3 ,\i_1_48_reg_1706_reg[8]_i_1_n_4 ,\i_1_48_reg_1706_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_1_cast_cast_fu_406_p1[5]}),
        .O(i_1_48_fu_384_p2[8:5]),
        .S({\i_1_48_reg_1706[8]_i_2_n_2 ,\i_1_48_reg_1706[8]_i_3_n_2 ,\i_1_48_reg_1706[8]_i_4_n_2 ,\i_1_48_reg_1706[8]_i_5_n_2 }));
  FDRE \i_1_48_reg_1706_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_LOG_BUS_m_axi_U_n_80),
        .D(i_1_48_fu_384_p2[9]),
        .Q(i_1_48_reg_1706[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_49_reg_2244[11]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[11]),
        .O(\i_1_49_reg_2244[11]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_49_reg_2244[11]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[10]),
        .O(\i_1_49_reg_2244[11]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_49_reg_2244[11]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[9]),
        .O(\i_1_49_reg_2244[11]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_49_reg_2244[11]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[8]),
        .O(\i_1_49_reg_2244[11]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_49_reg_2244[15]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[15]),
        .O(\i_1_49_reg_2244[15]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_49_reg_2244[15]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[14]),
        .O(\i_1_49_reg_2244[15]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_49_reg_2244[15]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[13]),
        .O(\i_1_49_reg_2244[15]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_49_reg_2244[15]_i_6 
       (.I0(i_1_cast_cast_fu_406_p1[12]),
        .O(\i_1_49_reg_2244[15]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_49_reg_2244[3]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[3]),
        .O(\i_1_49_reg_2244[3]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_49_reg_2244[3]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[2]),
        .O(\i_1_49_reg_2244[3]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_49_reg_2244[3]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[1]),
        .O(\i_1_49_reg_2244[3]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_49_reg_2244[3]_i_5 
       (.I0(i_1_49_fu_1592_p2[0]),
        .O(\i_1_49_reg_2244[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_49_reg_2244[7]_i_2 
       (.I0(i_1_cast_cast_fu_406_p1[7]),
        .O(\i_1_49_reg_2244[7]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_1_49_reg_2244[7]_i_3 
       (.I0(i_1_cast_cast_fu_406_p1[6]),
        .O(\i_1_49_reg_2244[7]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_49_reg_2244[7]_i_4 
       (.I0(i_1_cast_cast_fu_406_p1[5]),
        .O(\i_1_49_reg_2244[7]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_49_reg_2244[7]_i_5 
       (.I0(i_1_cast_cast_fu_406_p1[4]),
        .O(\i_1_49_reg_2244[7]_i_5_n_2 ));
  FDRE \i_1_49_reg_2244_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[0]),
        .Q(i_1_49_reg_2244[0]),
        .R(1'b0));
  FDRE \i_1_49_reg_2244_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[10]),
        .Q(i_1_49_reg_2244[10]),
        .R(1'b0));
  FDRE \i_1_49_reg_2244_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[11]),
        .Q(i_1_49_reg_2244[11]),
        .R(1'b0));
  CARRY4 \i_1_49_reg_2244_reg[11]_i_1 
       (.CI(\i_1_49_reg_2244_reg[7]_i_1_n_2 ),
        .CO({\i_1_49_reg_2244_reg[11]_i_1_n_2 ,\i_1_49_reg_2244_reg[11]_i_1_n_3 ,\i_1_49_reg_2244_reg[11]_i_1_n_4 ,\i_1_49_reg_2244_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_49_fu_1592_p2[11:8]),
        .S({\i_1_49_reg_2244[11]_i_2_n_2 ,\i_1_49_reg_2244[11]_i_3_n_2 ,\i_1_49_reg_2244[11]_i_4_n_2 ,\i_1_49_reg_2244[11]_i_5_n_2 }));
  FDRE \i_1_49_reg_2244_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[12]),
        .Q(i_1_49_reg_2244[12]),
        .R(1'b0));
  FDRE \i_1_49_reg_2244_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[13]),
        .Q(i_1_49_reg_2244[13]),
        .R(1'b0));
  FDRE \i_1_49_reg_2244_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[14]),
        .Q(i_1_49_reg_2244[14]),
        .R(1'b0));
  FDRE \i_1_49_reg_2244_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[15]),
        .Q(i_1_49_reg_2244[15]),
        .R(1'b0));
  CARRY4 \i_1_49_reg_2244_reg[15]_i_2 
       (.CI(\i_1_49_reg_2244_reg[11]_i_1_n_2 ),
        .CO({\NLW_i_1_49_reg_2244_reg[15]_i_2_CO_UNCONNECTED [3],\i_1_49_reg_2244_reg[15]_i_2_n_3 ,\i_1_49_reg_2244_reg[15]_i_2_n_4 ,\i_1_49_reg_2244_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_49_fu_1592_p2[15:12]),
        .S({\i_1_49_reg_2244[15]_i_3_n_2 ,\i_1_49_reg_2244[15]_i_4_n_2 ,\i_1_49_reg_2244[15]_i_5_n_2 ,\i_1_49_reg_2244[15]_i_6_n_2 }));
  FDRE \i_1_49_reg_2244_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[1]),
        .Q(i_1_49_reg_2244[1]),
        .R(1'b0));
  FDRE \i_1_49_reg_2244_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[2]),
        .Q(i_1_49_reg_2244[2]),
        .R(1'b0));
  FDRE \i_1_49_reg_2244_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[3]),
        .Q(i_1_49_reg_2244[3]),
        .R(1'b0));
  CARRY4 \i_1_49_reg_2244_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\i_1_49_reg_2244_reg[3]_i_1_n_2 ,\i_1_49_reg_2244_reg[3]_i_1_n_3 ,\i_1_49_reg_2244_reg[3]_i_1_n_4 ,\i_1_49_reg_2244_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[1],1'b0}),
        .O({i_1_49_fu_1592_p2[3:1],i_1_1_cast_cast_fu_435_p1[0]}),
        .S({\i_1_49_reg_2244[3]_i_2_n_2 ,\i_1_49_reg_2244[3]_i_3_n_2 ,\i_1_49_reg_2244[3]_i_4_n_2 ,\i_1_49_reg_2244[3]_i_5_n_2 }));
  FDRE \i_1_49_reg_2244_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[4]),
        .Q(i_1_49_reg_2244[4]),
        .R(1'b0));
  FDRE \i_1_49_reg_2244_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[5]),
        .Q(i_1_49_reg_2244[5]),
        .R(1'b0));
  FDRE \i_1_49_reg_2244_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[6]),
        .Q(i_1_49_reg_2244[6]),
        .R(1'b0));
  FDRE \i_1_49_reg_2244_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[7]),
        .Q(i_1_49_reg_2244[7]),
        .R(1'b0));
  CARRY4 \i_1_49_reg_2244_reg[7]_i_1 
       (.CI(\i_1_49_reg_2244_reg[3]_i_1_n_2 ),
        .CO({\i_1_49_reg_2244_reg[7]_i_1_n_2 ,\i_1_49_reg_2244_reg[7]_i_1_n_3 ,\i_1_49_reg_2244_reg[7]_i_1_n_4 ,\i_1_49_reg_2244_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_1_cast_cast_fu_406_p1[5:4]}),
        .O(i_1_49_fu_1592_p2[7:4]),
        .S({\i_1_49_reg_2244[7]_i_2_n_2 ,\i_1_49_reg_2244[7]_i_3_n_2 ,\i_1_49_reg_2244[7]_i_4_n_2 ,\i_1_49_reg_2244[7]_i_5_n_2 }));
  FDRE \i_1_49_reg_2244_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[8]),
        .Q(i_1_49_reg_2244[8]),
        .R(1'b0));
  FDRE \i_1_49_reg_2244_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_70),
        .D(i_1_49_fu_1592_p2[9]),
        .Q(i_1_49_reg_2244[9]),
        .R(1'b0));
  FDRE \i_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[0]),
        .Q(i_1_49_fu_1592_p2[0]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[10]),
        .Q(i_1_cast_cast_fu_406_p1[10]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[11]),
        .Q(i_1_cast_cast_fu_406_p1[11]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[12]),
        .Q(i_1_cast_cast_fu_406_p1[12]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[13]),
        .Q(i_1_cast_cast_fu_406_p1[13]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[14]),
        .Q(i_1_cast_cast_fu_406_p1[14]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[15]),
        .Q(i_1_cast_cast_fu_406_p1[15]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[1]),
        .Q(i_1_cast_cast_fu_406_p1[1]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[2]),
        .Q(i_1_cast_cast_fu_406_p1[2]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[3]),
        .Q(i_1_cast_cast_fu_406_p1[3]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[4]),
        .Q(i_1_cast_cast_fu_406_p1[4]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[5]),
        .Q(i_1_cast_cast_fu_406_p1[5]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[6]),
        .Q(i_1_cast_cast_fu_406_p1[6]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[7]),
        .Q(i_1_cast_cast_fu_406_p1[7]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[8]),
        .Q(i_1_cast_cast_fu_406_p1[8]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \i_reg_219_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(i_1_49_reg_2244[9]),
        .Q(i_1_cast_cast_fu_406_p1[9]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \reg_231_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[0]),
        .Q(reg_231[0]),
        .R(1'b0));
  FDRE \reg_231_reg[10] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[10]),
        .Q(reg_231[10]),
        .R(1'b0));
  FDRE \reg_231_reg[11] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[11]),
        .Q(reg_231[11]),
        .R(1'b0));
  FDRE \reg_231_reg[12] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[12]),
        .Q(reg_231[12]),
        .R(1'b0));
  FDRE \reg_231_reg[13] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[13]),
        .Q(reg_231[13]),
        .R(1'b0));
  FDRE \reg_231_reg[14] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[14]),
        .Q(reg_231[14]),
        .R(1'b0));
  FDRE \reg_231_reg[15] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[15]),
        .Q(reg_231[15]),
        .R(1'b0));
  FDRE \reg_231_reg[16] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[16]),
        .Q(reg_231[16]),
        .R(1'b0));
  FDRE \reg_231_reg[17] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[17]),
        .Q(reg_231[17]),
        .R(1'b0));
  FDRE \reg_231_reg[18] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[18]),
        .Q(reg_231[18]),
        .R(1'b0));
  FDRE \reg_231_reg[19] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[19]),
        .Q(reg_231[19]),
        .R(1'b0));
  FDRE \reg_231_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[1]),
        .Q(reg_231[1]),
        .R(1'b0));
  FDRE \reg_231_reg[20] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[20]),
        .Q(reg_231[20]),
        .R(1'b0));
  FDRE \reg_231_reg[21] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[21]),
        .Q(reg_231[21]),
        .R(1'b0));
  FDRE \reg_231_reg[22] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[22]),
        .Q(reg_231[22]),
        .R(1'b0));
  FDRE \reg_231_reg[23] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[23]),
        .Q(reg_231[23]),
        .R(1'b0));
  FDRE \reg_231_reg[24] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[24]),
        .Q(reg_231[24]),
        .R(1'b0));
  FDRE \reg_231_reg[25] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[25]),
        .Q(reg_231[25]),
        .R(1'b0));
  FDRE \reg_231_reg[26] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[26]),
        .Q(reg_231[26]),
        .R(1'b0));
  FDRE \reg_231_reg[27] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[27]),
        .Q(reg_231[27]),
        .R(1'b0));
  FDRE \reg_231_reg[28] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[28]),
        .Q(reg_231[28]),
        .R(1'b0));
  FDRE \reg_231_reg[29] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[29]),
        .Q(reg_231[29]),
        .R(1'b0));
  FDRE \reg_231_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[2]),
        .Q(reg_231[2]),
        .R(1'b0));
  FDRE \reg_231_reg[30] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[30]),
        .Q(reg_231[30]),
        .R(1'b0));
  FDRE \reg_231_reg[31] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[31]),
        .Q(reg_231[31]),
        .R(1'b0));
  FDRE \reg_231_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[3]),
        .Q(reg_231[3]),
        .R(1'b0));
  FDRE \reg_231_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[4]),
        .Q(reg_231[4]),
        .R(1'b0));
  FDRE \reg_231_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[5]),
        .Q(reg_231[5]),
        .R(1'b0));
  FDRE \reg_231_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[6]),
        .Q(reg_231[6]),
        .R(1'b0));
  FDRE \reg_231_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[7]),
        .Q(reg_231[7]),
        .R(1'b0));
  FDRE \reg_231_reg[8] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[8]),
        .Q(reg_231[8]),
        .R(1'b0));
  FDRE \reg_231_reg[9] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(A_BUS_RDATA[9]),
        .Q(reg_231[9]),
        .R(1'b0));
  FDRE \reg_235_reg[0] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[0]),
        .Q(reg_235[0]),
        .R(1'b0));
  FDRE \reg_235_reg[10] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[10]),
        .Q(reg_235[10]),
        .R(1'b0));
  FDRE \reg_235_reg[11] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[11]),
        .Q(reg_235[11]),
        .R(1'b0));
  FDRE \reg_235_reg[12] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[12]),
        .Q(reg_235[12]),
        .R(1'b0));
  FDRE \reg_235_reg[13] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[13]),
        .Q(reg_235[13]),
        .R(1'b0));
  FDRE \reg_235_reg[14] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[14]),
        .Q(reg_235[14]),
        .R(1'b0));
  FDRE \reg_235_reg[15] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[15]),
        .Q(reg_235[15]),
        .R(1'b0));
  FDRE \reg_235_reg[16] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[16]),
        .Q(reg_235[16]),
        .R(1'b0));
  FDRE \reg_235_reg[17] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[17]),
        .Q(reg_235[17]),
        .R(1'b0));
  FDRE \reg_235_reg[18] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[18]),
        .Q(reg_235[18]),
        .R(1'b0));
  FDRE \reg_235_reg[19] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[19]),
        .Q(reg_235[19]),
        .R(1'b0));
  FDRE \reg_235_reg[1] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[1]),
        .Q(reg_235[1]),
        .R(1'b0));
  FDRE \reg_235_reg[20] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[20]),
        .Q(reg_235[20]),
        .R(1'b0));
  FDRE \reg_235_reg[21] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[21]),
        .Q(reg_235[21]),
        .R(1'b0));
  FDRE \reg_235_reg[22] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[22]),
        .Q(reg_235[22]),
        .R(1'b0));
  FDRE \reg_235_reg[23] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[23]),
        .Q(reg_235[23]),
        .R(1'b0));
  FDRE \reg_235_reg[24] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[24]),
        .Q(reg_235[24]),
        .R(1'b0));
  FDRE \reg_235_reg[25] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[25]),
        .Q(reg_235[25]),
        .R(1'b0));
  FDRE \reg_235_reg[26] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[26]),
        .Q(reg_235[26]),
        .R(1'b0));
  FDRE \reg_235_reg[27] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[27]),
        .Q(reg_235[27]),
        .R(1'b0));
  FDRE \reg_235_reg[28] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[28]),
        .Q(reg_235[28]),
        .R(1'b0));
  FDRE \reg_235_reg[29] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[29]),
        .Q(reg_235[29]),
        .R(1'b0));
  FDRE \reg_235_reg[2] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[2]),
        .Q(reg_235[2]),
        .R(1'b0));
  FDRE \reg_235_reg[30] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[30]),
        .Q(reg_235[30]),
        .R(1'b0));
  FDRE \reg_235_reg[31] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[31]),
        .Q(reg_235[31]),
        .R(1'b0));
  FDRE \reg_235_reg[3] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[3]),
        .Q(reg_235[3]),
        .R(1'b0));
  FDRE \reg_235_reg[4] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[4]),
        .Q(reg_235[4]),
        .R(1'b0));
  FDRE \reg_235_reg[5] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[5]),
        .Q(reg_235[5]),
        .R(1'b0));
  FDRE \reg_235_reg[6] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[6]),
        .Q(reg_235[6]),
        .R(1'b0));
  FDRE \reg_235_reg[7] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[7]),
        .Q(reg_235[7]),
        .R(1'b0));
  FDRE \reg_235_reg[8] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[8]),
        .Q(reg_235[8]),
        .R(1'b0));
  FDRE \reg_235_reg[9] 
       (.C(ap_clk),
        .CE(reg_2350),
        .D(A_BUS_RDATA[9]),
        .Q(reg_235[9]),
        .R(1'b0));
  FDRE \reg_239_reg[0] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[0]),
        .Q(reg_239[0]),
        .R(1'b0));
  FDRE \reg_239_reg[10] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[10]),
        .Q(reg_239[10]),
        .R(1'b0));
  FDRE \reg_239_reg[11] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[11]),
        .Q(reg_239[11]),
        .R(1'b0));
  FDRE \reg_239_reg[12] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[12]),
        .Q(reg_239[12]),
        .R(1'b0));
  FDRE \reg_239_reg[13] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[13]),
        .Q(reg_239[13]),
        .R(1'b0));
  FDRE \reg_239_reg[14] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[14]),
        .Q(reg_239[14]),
        .R(1'b0));
  FDRE \reg_239_reg[15] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[15]),
        .Q(reg_239[15]),
        .R(1'b0));
  FDRE \reg_239_reg[16] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[16]),
        .Q(reg_239[16]),
        .R(1'b0));
  FDRE \reg_239_reg[17] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[17]),
        .Q(reg_239[17]),
        .R(1'b0));
  FDRE \reg_239_reg[18] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[18]),
        .Q(reg_239[18]),
        .R(1'b0));
  FDRE \reg_239_reg[19] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[19]),
        .Q(reg_239[19]),
        .R(1'b0));
  FDRE \reg_239_reg[1] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[1]),
        .Q(reg_239[1]),
        .R(1'b0));
  FDRE \reg_239_reg[20] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[20]),
        .Q(reg_239[20]),
        .R(1'b0));
  FDRE \reg_239_reg[21] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[21]),
        .Q(reg_239[21]),
        .R(1'b0));
  FDRE \reg_239_reg[22] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[22]),
        .Q(reg_239[22]),
        .R(1'b0));
  FDRE \reg_239_reg[23] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[23]),
        .Q(reg_239[23]),
        .R(1'b0));
  FDRE \reg_239_reg[24] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[24]),
        .Q(reg_239[24]),
        .R(1'b0));
  FDRE \reg_239_reg[25] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[25]),
        .Q(reg_239[25]),
        .R(1'b0));
  FDRE \reg_239_reg[26] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[26]),
        .Q(reg_239[26]),
        .R(1'b0));
  FDRE \reg_239_reg[27] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[27]),
        .Q(reg_239[27]),
        .R(1'b0));
  FDRE \reg_239_reg[28] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[28]),
        .Q(reg_239[28]),
        .R(1'b0));
  FDRE \reg_239_reg[29] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[29]),
        .Q(reg_239[29]),
        .R(1'b0));
  FDRE \reg_239_reg[2] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[2]),
        .Q(reg_239[2]),
        .R(1'b0));
  FDRE \reg_239_reg[30] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[30]),
        .Q(reg_239[30]),
        .R(1'b0));
  FDRE \reg_239_reg[31] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[31]),
        .Q(reg_239[31]),
        .R(1'b0));
  FDRE \reg_239_reg[3] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[3]),
        .Q(reg_239[3]),
        .R(1'b0));
  FDRE \reg_239_reg[4] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[4]),
        .Q(reg_239[4]),
        .R(1'b0));
  FDRE \reg_239_reg[5] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[5]),
        .Q(reg_239[5]),
        .R(1'b0));
  FDRE \reg_239_reg[6] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[6]),
        .Q(reg_239[6]),
        .R(1'b0));
  FDRE \reg_239_reg[7] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[7]),
        .Q(reg_239[7]),
        .R(1'b0));
  FDRE \reg_239_reg[8] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[8]),
        .Q(reg_239[8]),
        .R(1'b0));
  FDRE \reg_239_reg[9] 
       (.C(ap_clk),
        .CE(reg_2390),
        .D(A_BUS_RDATA[9]),
        .Q(reg_239[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[11]_i_2 
       (.I0(reg_235[10]),
        .I1(reg_239[10]),
        .I2(reg_231[10]),
        .O(\reg_273[11]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[11]_i_3 
       (.I0(reg_235[9]),
        .I1(reg_239[9]),
        .I2(reg_231[9]),
        .O(\reg_273[11]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[11]_i_4 
       (.I0(reg_235[8]),
        .I1(reg_239[8]),
        .I2(reg_231[8]),
        .O(\reg_273[11]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[11]_i_5 
       (.I0(reg_235[7]),
        .I1(reg_239[7]),
        .I2(reg_231[7]),
        .O(\reg_273[11]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[11]_i_6 
       (.I0(reg_235[11]),
        .I1(reg_239[11]),
        .I2(reg_231[11]),
        .I3(\reg_273[11]_i_2_n_2 ),
        .O(\reg_273[11]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[11]_i_7 
       (.I0(reg_235[10]),
        .I1(reg_239[10]),
        .I2(reg_231[10]),
        .I3(\reg_273[11]_i_3_n_2 ),
        .O(\reg_273[11]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[11]_i_8 
       (.I0(reg_235[9]),
        .I1(reg_239[9]),
        .I2(reg_231[9]),
        .I3(\reg_273[11]_i_4_n_2 ),
        .O(\reg_273[11]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[11]_i_9 
       (.I0(reg_235[8]),
        .I1(reg_239[8]),
        .I2(reg_231[8]),
        .I3(\reg_273[11]_i_5_n_2 ),
        .O(\reg_273[11]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[15]_i_2 
       (.I0(reg_235[14]),
        .I1(reg_239[14]),
        .I2(reg_231[14]),
        .O(\reg_273[15]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[15]_i_3 
       (.I0(reg_235[13]),
        .I1(reg_239[13]),
        .I2(reg_231[13]),
        .O(\reg_273[15]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[15]_i_4 
       (.I0(reg_235[12]),
        .I1(reg_239[12]),
        .I2(reg_231[12]),
        .O(\reg_273[15]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[15]_i_5 
       (.I0(reg_235[11]),
        .I1(reg_239[11]),
        .I2(reg_231[11]),
        .O(\reg_273[15]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[15]_i_6 
       (.I0(reg_235[15]),
        .I1(reg_239[15]),
        .I2(reg_231[15]),
        .I3(\reg_273[15]_i_2_n_2 ),
        .O(\reg_273[15]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[15]_i_7 
       (.I0(reg_235[14]),
        .I1(reg_239[14]),
        .I2(reg_231[14]),
        .I3(\reg_273[15]_i_3_n_2 ),
        .O(\reg_273[15]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[15]_i_8 
       (.I0(reg_235[13]),
        .I1(reg_239[13]),
        .I2(reg_231[13]),
        .I3(\reg_273[15]_i_4_n_2 ),
        .O(\reg_273[15]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[15]_i_9 
       (.I0(reg_235[12]),
        .I1(reg_239[12]),
        .I2(reg_231[12]),
        .I3(\reg_273[15]_i_5_n_2 ),
        .O(\reg_273[15]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[19]_i_2 
       (.I0(reg_235[18]),
        .I1(reg_239[18]),
        .I2(reg_231[18]),
        .O(\reg_273[19]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[19]_i_3 
       (.I0(reg_235[17]),
        .I1(reg_239[17]),
        .I2(reg_231[17]),
        .O(\reg_273[19]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[19]_i_4 
       (.I0(reg_235[16]),
        .I1(reg_239[16]),
        .I2(reg_231[16]),
        .O(\reg_273[19]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[19]_i_5 
       (.I0(reg_235[15]),
        .I1(reg_239[15]),
        .I2(reg_231[15]),
        .O(\reg_273[19]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[19]_i_6 
       (.I0(reg_235[19]),
        .I1(reg_239[19]),
        .I2(reg_231[19]),
        .I3(\reg_273[19]_i_2_n_2 ),
        .O(\reg_273[19]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[19]_i_7 
       (.I0(reg_235[18]),
        .I1(reg_239[18]),
        .I2(reg_231[18]),
        .I3(\reg_273[19]_i_3_n_2 ),
        .O(\reg_273[19]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[19]_i_8 
       (.I0(reg_235[17]),
        .I1(reg_239[17]),
        .I2(reg_231[17]),
        .I3(\reg_273[19]_i_4_n_2 ),
        .O(\reg_273[19]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[19]_i_9 
       (.I0(reg_235[16]),
        .I1(reg_239[16]),
        .I2(reg_231[16]),
        .I3(\reg_273[19]_i_5_n_2 ),
        .O(\reg_273[19]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[23]_i_2 
       (.I0(reg_235[22]),
        .I1(reg_239[22]),
        .I2(reg_231[22]),
        .O(\reg_273[23]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[23]_i_3 
       (.I0(reg_235[21]),
        .I1(reg_239[21]),
        .I2(reg_231[21]),
        .O(\reg_273[23]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[23]_i_4 
       (.I0(reg_235[20]),
        .I1(reg_239[20]),
        .I2(reg_231[20]),
        .O(\reg_273[23]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[23]_i_5 
       (.I0(reg_235[19]),
        .I1(reg_239[19]),
        .I2(reg_231[19]),
        .O(\reg_273[23]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[23]_i_6 
       (.I0(reg_235[23]),
        .I1(reg_239[23]),
        .I2(reg_231[23]),
        .I3(\reg_273[23]_i_2_n_2 ),
        .O(\reg_273[23]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[23]_i_7 
       (.I0(reg_235[22]),
        .I1(reg_239[22]),
        .I2(reg_231[22]),
        .I3(\reg_273[23]_i_3_n_2 ),
        .O(\reg_273[23]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[23]_i_8 
       (.I0(reg_235[21]),
        .I1(reg_239[21]),
        .I2(reg_231[21]),
        .I3(\reg_273[23]_i_4_n_2 ),
        .O(\reg_273[23]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[23]_i_9 
       (.I0(reg_235[20]),
        .I1(reg_239[20]),
        .I2(reg_231[20]),
        .I3(\reg_273[23]_i_5_n_2 ),
        .O(\reg_273[23]_i_9_n_2 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[27]_i_2 
       (.I0(reg_235[26]),
        .I1(reg_239[26]),
        .I2(reg_231[26]),
        .O(\reg_273[27]_i_2_n_2 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[27]_i_3 
       (.I0(reg_235[25]),
        .I1(reg_239[25]),
        .I2(reg_231[25]),
        .O(\reg_273[27]_i_3_n_2 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[27]_i_4 
       (.I0(reg_235[24]),
        .I1(reg_239[24]),
        .I2(reg_231[24]),
        .O(\reg_273[27]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[27]_i_5 
       (.I0(reg_235[23]),
        .I1(reg_239[23]),
        .I2(reg_231[23]),
        .O(\reg_273[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[27]_i_6 
       (.I0(reg_235[27]),
        .I1(reg_239[27]),
        .I2(reg_231[27]),
        .I3(\reg_273[27]_i_2_n_2 ),
        .O(\reg_273[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[27]_i_7 
       (.I0(reg_235[26]),
        .I1(reg_239[26]),
        .I2(reg_231[26]),
        .I3(\reg_273[27]_i_3_n_2 ),
        .O(\reg_273[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[27]_i_8 
       (.I0(reg_235[25]),
        .I1(reg_239[25]),
        .I2(reg_231[25]),
        .I3(\reg_273[27]_i_4_n_2 ),
        .O(\reg_273[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[27]_i_9 
       (.I0(reg_235[24]),
        .I1(reg_239[24]),
        .I2(reg_231[24]),
        .I3(\reg_273[27]_i_5_n_2 ),
        .O(\reg_273[27]_i_9_n_2 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[31]_i_10 
       (.I0(reg_235[28]),
        .I1(reg_239[28]),
        .I2(reg_231[28]),
        .I3(\reg_273[31]_i_6_n_2 ),
        .O(\reg_273[31]_i_10_n_2 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[31]_i_4 
       (.I0(reg_235[29]),
        .I1(reg_239[29]),
        .I2(reg_231[29]),
        .O(\reg_273[31]_i_4_n_2 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[31]_i_5 
       (.I0(reg_235[28]),
        .I1(reg_239[28]),
        .I2(reg_231[28]),
        .O(\reg_273[31]_i_5_n_2 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[31]_i_6 
       (.I0(reg_235[27]),
        .I1(reg_239[27]),
        .I2(reg_231[27]),
        .O(\reg_273[31]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \reg_273[31]_i_7 
       (.I0(reg_231[30]),
        .I1(reg_239[30]),
        .I2(reg_235[30]),
        .I3(reg_239[31]),
        .I4(reg_235[31]),
        .I5(reg_231[31]),
        .O(\reg_273[31]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[31]_i_8 
       (.I0(\reg_273[31]_i_4_n_2 ),
        .I1(reg_239[30]),
        .I2(reg_235[30]),
        .I3(reg_231[30]),
        .O(\reg_273[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[31]_i_9 
       (.I0(reg_235[29]),
        .I1(reg_239[29]),
        .I2(reg_231[29]),
        .I3(\reg_273[31]_i_5_n_2 ),
        .O(\reg_273[31]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[3]_i_2 
       (.I0(reg_235[2]),
        .I1(reg_239[2]),
        .I2(reg_231[2]),
        .O(\reg_273[3]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[3]_i_3 
       (.I0(reg_235[1]),
        .I1(reg_239[1]),
        .I2(reg_231[1]),
        .O(\reg_273[3]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[3]_i_4 
       (.I0(reg_235[0]),
        .I1(reg_239[0]),
        .I2(reg_231[0]),
        .O(\reg_273[3]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[3]_i_5 
       (.I0(reg_235[3]),
        .I1(reg_239[3]),
        .I2(reg_231[3]),
        .I3(\reg_273[3]_i_2_n_2 ),
        .O(\reg_273[3]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[3]_i_6 
       (.I0(reg_235[2]),
        .I1(reg_239[2]),
        .I2(reg_231[2]),
        .I3(\reg_273[3]_i_3_n_2 ),
        .O(\reg_273[3]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[3]_i_7 
       (.I0(reg_235[1]),
        .I1(reg_239[1]),
        .I2(reg_231[1]),
        .I3(\reg_273[3]_i_4_n_2 ),
        .O(\reg_273[3]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_273[3]_i_8 
       (.I0(reg_235[0]),
        .I1(reg_239[0]),
        .I2(reg_231[0]),
        .O(\reg_273[3]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[7]_i_2 
       (.I0(reg_235[6]),
        .I1(reg_239[6]),
        .I2(reg_231[6]),
        .O(\reg_273[7]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[7]_i_3 
       (.I0(reg_235[5]),
        .I1(reg_239[5]),
        .I2(reg_231[5]),
        .O(\reg_273[7]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[7]_i_4 
       (.I0(reg_235[4]),
        .I1(reg_239[4]),
        .I2(reg_231[4]),
        .O(\reg_273[7]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_273[7]_i_5 
       (.I0(reg_235[3]),
        .I1(reg_239[3]),
        .I2(reg_231[3]),
        .O(\reg_273[7]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[7]_i_6 
       (.I0(reg_235[7]),
        .I1(reg_239[7]),
        .I2(reg_231[7]),
        .I3(\reg_273[7]_i_2_n_2 ),
        .O(\reg_273[7]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[7]_i_7 
       (.I0(reg_235[6]),
        .I1(reg_239[6]),
        .I2(reg_231[6]),
        .I3(\reg_273[7]_i_3_n_2 ),
        .O(\reg_273[7]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[7]_i_8 
       (.I0(reg_235[5]),
        .I1(reg_239[5]),
        .I2(reg_231[5]),
        .I3(\reg_273[7]_i_4_n_2 ),
        .O(\reg_273[7]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_273[7]_i_9 
       (.I0(reg_235[4]),
        .I1(reg_239[4]),
        .I2(reg_231[4]),
        .I3(\reg_273[7]_i_5_n_2 ),
        .O(\reg_273[7]_i_9_n_2 ));
  FDRE \reg_273_reg[0] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[0]),
        .Q(reg_273[0]),
        .R(1'b0));
  FDRE \reg_273_reg[10] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[10]),
        .Q(reg_273[10]),
        .R(1'b0));
  FDRE \reg_273_reg[11] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[11]),
        .Q(reg_273[11]),
        .R(1'b0));
  CARRY4 \reg_273_reg[11]_i_1 
       (.CI(\reg_273_reg[7]_i_1_n_2 ),
        .CO({\reg_273_reg[11]_i_1_n_2 ,\reg_273_reg[11]_i_1_n_3 ,\reg_273_reg[11]_i_1_n_4 ,\reg_273_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_273[11]_i_2_n_2 ,\reg_273[11]_i_3_n_2 ,\reg_273[11]_i_4_n_2 ,\reg_273[11]_i_5_n_2 }),
        .O(grp_fu_249_p2[11:8]),
        .S({\reg_273[11]_i_6_n_2 ,\reg_273[11]_i_7_n_2 ,\reg_273[11]_i_8_n_2 ,\reg_273[11]_i_9_n_2 }));
  FDRE \reg_273_reg[12] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[12]),
        .Q(reg_273[12]),
        .R(1'b0));
  FDRE \reg_273_reg[13] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[13]),
        .Q(reg_273[13]),
        .R(1'b0));
  FDRE \reg_273_reg[14] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[14]),
        .Q(reg_273[14]),
        .R(1'b0));
  FDRE \reg_273_reg[15] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[15]),
        .Q(reg_273[15]),
        .R(1'b0));
  CARRY4 \reg_273_reg[15]_i_1 
       (.CI(\reg_273_reg[11]_i_1_n_2 ),
        .CO({\reg_273_reg[15]_i_1_n_2 ,\reg_273_reg[15]_i_1_n_3 ,\reg_273_reg[15]_i_1_n_4 ,\reg_273_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_273[15]_i_2_n_2 ,\reg_273[15]_i_3_n_2 ,\reg_273[15]_i_4_n_2 ,\reg_273[15]_i_5_n_2 }),
        .O(grp_fu_249_p2[15:12]),
        .S({\reg_273[15]_i_6_n_2 ,\reg_273[15]_i_7_n_2 ,\reg_273[15]_i_8_n_2 ,\reg_273[15]_i_9_n_2 }));
  FDRE \reg_273_reg[16] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[16]),
        .Q(reg_273[16]),
        .R(1'b0));
  FDRE \reg_273_reg[17] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[17]),
        .Q(reg_273[17]),
        .R(1'b0));
  FDRE \reg_273_reg[18] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[18]),
        .Q(reg_273[18]),
        .R(1'b0));
  FDRE \reg_273_reg[19] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[19]),
        .Q(reg_273[19]),
        .R(1'b0));
  CARRY4 \reg_273_reg[19]_i_1 
       (.CI(\reg_273_reg[15]_i_1_n_2 ),
        .CO({\reg_273_reg[19]_i_1_n_2 ,\reg_273_reg[19]_i_1_n_3 ,\reg_273_reg[19]_i_1_n_4 ,\reg_273_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_273[19]_i_2_n_2 ,\reg_273[19]_i_3_n_2 ,\reg_273[19]_i_4_n_2 ,\reg_273[19]_i_5_n_2 }),
        .O(grp_fu_249_p2[19:16]),
        .S({\reg_273[19]_i_6_n_2 ,\reg_273[19]_i_7_n_2 ,\reg_273[19]_i_8_n_2 ,\reg_273[19]_i_9_n_2 }));
  FDRE \reg_273_reg[1] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[1]),
        .Q(reg_273[1]),
        .R(1'b0));
  FDRE \reg_273_reg[20] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[20]),
        .Q(reg_273[20]),
        .R(1'b0));
  FDRE \reg_273_reg[21] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[21]),
        .Q(reg_273[21]),
        .R(1'b0));
  FDRE \reg_273_reg[22] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[22]),
        .Q(reg_273[22]),
        .R(1'b0));
  FDRE \reg_273_reg[23] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[23]),
        .Q(reg_273[23]),
        .R(1'b0));
  CARRY4 \reg_273_reg[23]_i_1 
       (.CI(\reg_273_reg[19]_i_1_n_2 ),
        .CO({\reg_273_reg[23]_i_1_n_2 ,\reg_273_reg[23]_i_1_n_3 ,\reg_273_reg[23]_i_1_n_4 ,\reg_273_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_273[23]_i_2_n_2 ,\reg_273[23]_i_3_n_2 ,\reg_273[23]_i_4_n_2 ,\reg_273[23]_i_5_n_2 }),
        .O(grp_fu_249_p2[23:20]),
        .S({\reg_273[23]_i_6_n_2 ,\reg_273[23]_i_7_n_2 ,\reg_273[23]_i_8_n_2 ,\reg_273[23]_i_9_n_2 }));
  FDRE \reg_273_reg[24] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[24]),
        .Q(reg_273[24]),
        .R(1'b0));
  FDRE \reg_273_reg[25] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[25]),
        .Q(reg_273[25]),
        .R(1'b0));
  FDRE \reg_273_reg[26] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[26]),
        .Q(reg_273[26]),
        .R(1'b0));
  FDRE \reg_273_reg[27] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[27]),
        .Q(reg_273[27]),
        .R(1'b0));
  CARRY4 \reg_273_reg[27]_i_1 
       (.CI(\reg_273_reg[23]_i_1_n_2 ),
        .CO({\reg_273_reg[27]_i_1_n_2 ,\reg_273_reg[27]_i_1_n_3 ,\reg_273_reg[27]_i_1_n_4 ,\reg_273_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_273[27]_i_2_n_2 ,\reg_273[27]_i_3_n_2 ,\reg_273[27]_i_4_n_2 ,\reg_273[27]_i_5_n_2 }),
        .O(grp_fu_249_p2[27:24]),
        .S({\reg_273[27]_i_6_n_2 ,\reg_273[27]_i_7_n_2 ,\reg_273[27]_i_8_n_2 ,\reg_273[27]_i_9_n_2 }));
  FDRE \reg_273_reg[28] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[28]),
        .Q(reg_273[28]),
        .R(1'b0));
  FDRE \reg_273_reg[29] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[29]),
        .Q(reg_273[29]),
        .R(1'b0));
  FDRE \reg_273_reg[2] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[2]),
        .Q(reg_273[2]),
        .R(1'b0));
  FDRE \reg_273_reg[30] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[30]),
        .Q(reg_273[30]),
        .R(1'b0));
  FDRE \reg_273_reg[31] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[31]),
        .Q(reg_273[31]),
        .R(1'b0));
  CARRY4 \reg_273_reg[31]_i_2 
       (.CI(\reg_273_reg[27]_i_1_n_2 ),
        .CO({\NLW_reg_273_reg[31]_i_2_CO_UNCONNECTED [3],\reg_273_reg[31]_i_2_n_3 ,\reg_273_reg[31]_i_2_n_4 ,\reg_273_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\reg_273[31]_i_4_n_2 ,\reg_273[31]_i_5_n_2 ,\reg_273[31]_i_6_n_2 }),
        .O(grp_fu_249_p2[31:28]),
        .S({\reg_273[31]_i_7_n_2 ,\reg_273[31]_i_8_n_2 ,\reg_273[31]_i_9_n_2 ,\reg_273[31]_i_10_n_2 }));
  FDRE \reg_273_reg[3] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[3]),
        .Q(reg_273[3]),
        .R(1'b0));
  CARRY4 \reg_273_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reg_273_reg[3]_i_1_n_2 ,\reg_273_reg[3]_i_1_n_3 ,\reg_273_reg[3]_i_1_n_4 ,\reg_273_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_273[3]_i_2_n_2 ,\reg_273[3]_i_3_n_2 ,\reg_273[3]_i_4_n_2 ,1'b0}),
        .O(grp_fu_249_p2[3:0]),
        .S({\reg_273[3]_i_5_n_2 ,\reg_273[3]_i_6_n_2 ,\reg_273[3]_i_7_n_2 ,\reg_273[3]_i_8_n_2 }));
  FDRE \reg_273_reg[4] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[4]),
        .Q(reg_273[4]),
        .R(1'b0));
  FDRE \reg_273_reg[5] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[5]),
        .Q(reg_273[5]),
        .R(1'b0));
  FDRE \reg_273_reg[6] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[6]),
        .Q(reg_273[6]),
        .R(1'b0));
  FDRE \reg_273_reg[7] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[7]),
        .Q(reg_273[7]),
        .R(1'b0));
  CARRY4 \reg_273_reg[7]_i_1 
       (.CI(\reg_273_reg[3]_i_1_n_2 ),
        .CO({\reg_273_reg[7]_i_1_n_2 ,\reg_273_reg[7]_i_1_n_3 ,\reg_273_reg[7]_i_1_n_4 ,\reg_273_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_273[7]_i_2_n_2 ,\reg_273[7]_i_3_n_2 ,\reg_273[7]_i_4_n_2 ,\reg_273[7]_i_5_n_2 }),
        .O(grp_fu_249_p2[7:4]),
        .S({\reg_273[7]_i_6_n_2 ,\reg_273[7]_i_7_n_2 ,\reg_273[7]_i_8_n_2 ,\reg_273[7]_i_9_n_2 }));
  FDRE \reg_273_reg[8] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[8]),
        .Q(reg_273[8]),
        .R(1'b0));
  FDRE \reg_273_reg[9] 
       (.C(ap_clk),
        .CE(reg_2730),
        .D(grp_fu_249_p2[9]),
        .Q(reg_273[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[11]_i_2 
       (.I0(reg_235[11]),
        .I1(reg_231[11]),
        .O(\reg_277[11]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[11]_i_3 
       (.I0(reg_235[10]),
        .I1(reg_231[10]),
        .O(\reg_277[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[11]_i_4 
       (.I0(reg_235[9]),
        .I1(reg_231[9]),
        .O(\reg_277[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[11]_i_5 
       (.I0(reg_235[8]),
        .I1(reg_231[8]),
        .O(\reg_277[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[15]_i_2 
       (.I0(reg_235[15]),
        .I1(reg_231[15]),
        .O(\reg_277[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[15]_i_3 
       (.I0(reg_235[14]),
        .I1(reg_231[14]),
        .O(\reg_277[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[15]_i_4 
       (.I0(reg_235[13]),
        .I1(reg_231[13]),
        .O(\reg_277[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[15]_i_5 
       (.I0(reg_235[12]),
        .I1(reg_231[12]),
        .O(\reg_277[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[19]_i_2 
       (.I0(reg_235[19]),
        .I1(reg_231[19]),
        .O(\reg_277[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[19]_i_3 
       (.I0(reg_235[18]),
        .I1(reg_231[18]),
        .O(\reg_277[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[19]_i_4 
       (.I0(reg_235[17]),
        .I1(reg_231[17]),
        .O(\reg_277[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[19]_i_5 
       (.I0(reg_235[16]),
        .I1(reg_231[16]),
        .O(\reg_277[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[23]_i_2 
       (.I0(reg_235[23]),
        .I1(reg_231[23]),
        .O(\reg_277[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[23]_i_3 
       (.I0(reg_235[22]),
        .I1(reg_231[22]),
        .O(\reg_277[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[23]_i_4 
       (.I0(reg_235[21]),
        .I1(reg_231[21]),
        .O(\reg_277[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[23]_i_5 
       (.I0(reg_235[20]),
        .I1(reg_231[20]),
        .O(\reg_277[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[27]_i_2 
       (.I0(reg_235[27]),
        .I1(reg_231[27]),
        .O(\reg_277[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[27]_i_3 
       (.I0(reg_235[26]),
        .I1(reg_231[26]),
        .O(\reg_277[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[27]_i_4 
       (.I0(reg_235[25]),
        .I1(reg_231[25]),
        .O(\reg_277[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[27]_i_5 
       (.I0(reg_235[24]),
        .I1(reg_231[24]),
        .O(\reg_277[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[31]_i_3 
       (.I0(reg_235[31]),
        .I1(reg_231[31]),
        .O(\reg_277[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[31]_i_4 
       (.I0(reg_235[30]),
        .I1(reg_231[30]),
        .O(\reg_277[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[31]_i_5 
       (.I0(reg_235[29]),
        .I1(reg_231[29]),
        .O(\reg_277[31]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[31]_i_6 
       (.I0(reg_235[28]),
        .I1(reg_231[28]),
        .O(\reg_277[31]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[3]_i_2 
       (.I0(reg_235[3]),
        .I1(reg_231[3]),
        .O(\reg_277[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[3]_i_3 
       (.I0(reg_235[2]),
        .I1(reg_231[2]),
        .O(\reg_277[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[3]_i_4 
       (.I0(reg_235[1]),
        .I1(reg_231[1]),
        .O(\reg_277[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[3]_i_5 
       (.I0(reg_235[0]),
        .I1(reg_231[0]),
        .O(\reg_277[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[7]_i_2 
       (.I0(reg_235[7]),
        .I1(reg_231[7]),
        .O(\reg_277[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[7]_i_3 
       (.I0(reg_235[6]),
        .I1(reg_231[6]),
        .O(\reg_277[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[7]_i_4 
       (.I0(reg_235[5]),
        .I1(reg_231[5]),
        .O(\reg_277[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_277[7]_i_5 
       (.I0(reg_235[4]),
        .I1(reg_231[4]),
        .O(\reg_277[7]_i_5_n_2 ));
  FDRE \reg_277_reg[0] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[0]),
        .Q(reg_277[0]),
        .R(1'b0));
  FDRE \reg_277_reg[10] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[10]),
        .Q(reg_277[10]),
        .R(1'b0));
  FDRE \reg_277_reg[11] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[11]),
        .Q(reg_277[11]),
        .R(1'b0));
  CARRY4 \reg_277_reg[11]_i_1 
       (.CI(\reg_277_reg[7]_i_1_n_2 ),
        .CO({\reg_277_reg[11]_i_1_n_2 ,\reg_277_reg[11]_i_1_n_3 ,\reg_277_reg[11]_i_1_n_4 ,\reg_277_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_235[11:8]),
        .O(grp_fu_267_p2[11:8]),
        .S({\reg_277[11]_i_2_n_2 ,\reg_277[11]_i_3_n_2 ,\reg_277[11]_i_4_n_2 ,\reg_277[11]_i_5_n_2 }));
  FDRE \reg_277_reg[12] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[12]),
        .Q(reg_277[12]),
        .R(1'b0));
  FDRE \reg_277_reg[13] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[13]),
        .Q(reg_277[13]),
        .R(1'b0));
  FDRE \reg_277_reg[14] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[14]),
        .Q(reg_277[14]),
        .R(1'b0));
  FDRE \reg_277_reg[15] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[15]),
        .Q(reg_277[15]),
        .R(1'b0));
  CARRY4 \reg_277_reg[15]_i_1 
       (.CI(\reg_277_reg[11]_i_1_n_2 ),
        .CO({\reg_277_reg[15]_i_1_n_2 ,\reg_277_reg[15]_i_1_n_3 ,\reg_277_reg[15]_i_1_n_4 ,\reg_277_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_235[15:12]),
        .O(grp_fu_267_p2[15:12]),
        .S({\reg_277[15]_i_2_n_2 ,\reg_277[15]_i_3_n_2 ,\reg_277[15]_i_4_n_2 ,\reg_277[15]_i_5_n_2 }));
  FDRE \reg_277_reg[16] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[16]),
        .Q(reg_277[16]),
        .R(1'b0));
  FDRE \reg_277_reg[17] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[17]),
        .Q(reg_277[17]),
        .R(1'b0));
  FDRE \reg_277_reg[18] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[18]),
        .Q(reg_277[18]),
        .R(1'b0));
  FDRE \reg_277_reg[19] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[19]),
        .Q(reg_277[19]),
        .R(1'b0));
  CARRY4 \reg_277_reg[19]_i_1 
       (.CI(\reg_277_reg[15]_i_1_n_2 ),
        .CO({\reg_277_reg[19]_i_1_n_2 ,\reg_277_reg[19]_i_1_n_3 ,\reg_277_reg[19]_i_1_n_4 ,\reg_277_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_235[19:16]),
        .O(grp_fu_267_p2[19:16]),
        .S({\reg_277[19]_i_2_n_2 ,\reg_277[19]_i_3_n_2 ,\reg_277[19]_i_4_n_2 ,\reg_277[19]_i_5_n_2 }));
  FDRE \reg_277_reg[1] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[1]),
        .Q(reg_277[1]),
        .R(1'b0));
  FDRE \reg_277_reg[20] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[20]),
        .Q(reg_277[20]),
        .R(1'b0));
  FDRE \reg_277_reg[21] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[21]),
        .Q(reg_277[21]),
        .R(1'b0));
  FDRE \reg_277_reg[22] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[22]),
        .Q(reg_277[22]),
        .R(1'b0));
  FDRE \reg_277_reg[23] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[23]),
        .Q(reg_277[23]),
        .R(1'b0));
  CARRY4 \reg_277_reg[23]_i_1 
       (.CI(\reg_277_reg[19]_i_1_n_2 ),
        .CO({\reg_277_reg[23]_i_1_n_2 ,\reg_277_reg[23]_i_1_n_3 ,\reg_277_reg[23]_i_1_n_4 ,\reg_277_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_235[23:20]),
        .O(grp_fu_267_p2[23:20]),
        .S({\reg_277[23]_i_2_n_2 ,\reg_277[23]_i_3_n_2 ,\reg_277[23]_i_4_n_2 ,\reg_277[23]_i_5_n_2 }));
  FDRE \reg_277_reg[24] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[24]),
        .Q(reg_277[24]),
        .R(1'b0));
  FDRE \reg_277_reg[25] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[25]),
        .Q(reg_277[25]),
        .R(1'b0));
  FDRE \reg_277_reg[26] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[26]),
        .Q(reg_277[26]),
        .R(1'b0));
  FDRE \reg_277_reg[27] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[27]),
        .Q(reg_277[27]),
        .R(1'b0));
  CARRY4 \reg_277_reg[27]_i_1 
       (.CI(\reg_277_reg[23]_i_1_n_2 ),
        .CO({\reg_277_reg[27]_i_1_n_2 ,\reg_277_reg[27]_i_1_n_3 ,\reg_277_reg[27]_i_1_n_4 ,\reg_277_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_235[27:24]),
        .O(grp_fu_267_p2[27:24]),
        .S({\reg_277[27]_i_2_n_2 ,\reg_277[27]_i_3_n_2 ,\reg_277[27]_i_4_n_2 ,\reg_277[27]_i_5_n_2 }));
  FDRE \reg_277_reg[28] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[28]),
        .Q(reg_277[28]),
        .R(1'b0));
  FDRE \reg_277_reg[29] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[29]),
        .Q(reg_277[29]),
        .R(1'b0));
  FDRE \reg_277_reg[2] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[2]),
        .Q(reg_277[2]),
        .R(1'b0));
  FDRE \reg_277_reg[30] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[30]),
        .Q(reg_277[30]),
        .R(1'b0));
  FDRE \reg_277_reg[31] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[31]),
        .Q(reg_277[31]),
        .R(1'b0));
  CARRY4 \reg_277_reg[31]_i_2 
       (.CI(\reg_277_reg[27]_i_1_n_2 ),
        .CO({\NLW_reg_277_reg[31]_i_2_CO_UNCONNECTED [3],\reg_277_reg[31]_i_2_n_3 ,\reg_277_reg[31]_i_2_n_4 ,\reg_277_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,reg_235[30:28]}),
        .O(grp_fu_267_p2[31:28]),
        .S({\reg_277[31]_i_3_n_2 ,\reg_277[31]_i_4_n_2 ,\reg_277[31]_i_5_n_2 ,\reg_277[31]_i_6_n_2 }));
  FDRE \reg_277_reg[3] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[3]),
        .Q(reg_277[3]),
        .R(1'b0));
  CARRY4 \reg_277_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reg_277_reg[3]_i_1_n_2 ,\reg_277_reg[3]_i_1_n_3 ,\reg_277_reg[3]_i_1_n_4 ,\reg_277_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_235[3:0]),
        .O(grp_fu_267_p2[3:0]),
        .S({\reg_277[3]_i_2_n_2 ,\reg_277[3]_i_3_n_2 ,\reg_277[3]_i_4_n_2 ,\reg_277[3]_i_5_n_2 }));
  FDRE \reg_277_reg[4] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[4]),
        .Q(reg_277[4]),
        .R(1'b0));
  FDRE \reg_277_reg[5] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[5]),
        .Q(reg_277[5]),
        .R(1'b0));
  FDRE \reg_277_reg[6] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[6]),
        .Q(reg_277[6]),
        .R(1'b0));
  FDRE \reg_277_reg[7] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[7]),
        .Q(reg_277[7]),
        .R(1'b0));
  CARRY4 \reg_277_reg[7]_i_1 
       (.CI(\reg_277_reg[3]_i_1_n_2 ),
        .CO({\reg_277_reg[7]_i_1_n_2 ,\reg_277_reg[7]_i_1_n_3 ,\reg_277_reg[7]_i_1_n_4 ,\reg_277_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_235[7:4]),
        .O(grp_fu_267_p2[7:4]),
        .S({\reg_277[7]_i_2_n_2 ,\reg_277[7]_i_3_n_2 ,\reg_277[7]_i_4_n_2 ,\reg_277[7]_i_5_n_2 }));
  FDRE \reg_277_reg[8] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[8]),
        .Q(reg_277[8]),
        .R(1'b0));
  FDRE \reg_277_reg[9] 
       (.C(ap_clk),
        .CE(reg_2770),
        .D(grp_fu_267_p2[9]),
        .Q(reg_277[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[11]_i_2 
       (.I0(reg_273[11]),
        .I1(grp_fu_249_p2[11]),
        .O(\reg_305[11]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[11]_i_3 
       (.I0(reg_273[10]),
        .I1(grp_fu_249_p2[10]),
        .O(\reg_305[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[11]_i_4 
       (.I0(reg_273[9]),
        .I1(grp_fu_249_p2[9]),
        .O(\reg_305[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[11]_i_5 
       (.I0(reg_273[8]),
        .I1(grp_fu_249_p2[8]),
        .O(\reg_305[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[15]_i_2 
       (.I0(reg_273[15]),
        .I1(grp_fu_249_p2[15]),
        .O(\reg_305[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[15]_i_3 
       (.I0(reg_273[14]),
        .I1(grp_fu_249_p2[14]),
        .O(\reg_305[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[15]_i_4 
       (.I0(reg_273[13]),
        .I1(grp_fu_249_p2[13]),
        .O(\reg_305[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[15]_i_5 
       (.I0(reg_273[12]),
        .I1(grp_fu_249_p2[12]),
        .O(\reg_305[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[19]_i_2 
       (.I0(reg_273[19]),
        .I1(grp_fu_249_p2[19]),
        .O(\reg_305[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[19]_i_3 
       (.I0(reg_273[18]),
        .I1(grp_fu_249_p2[18]),
        .O(\reg_305[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[19]_i_4 
       (.I0(reg_273[17]),
        .I1(grp_fu_249_p2[17]),
        .O(\reg_305[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[19]_i_5 
       (.I0(reg_273[16]),
        .I1(grp_fu_249_p2[16]),
        .O(\reg_305[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[23]_i_2 
       (.I0(reg_273[23]),
        .I1(grp_fu_249_p2[23]),
        .O(\reg_305[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[23]_i_3 
       (.I0(reg_273[22]),
        .I1(grp_fu_249_p2[22]),
        .O(\reg_305[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[23]_i_4 
       (.I0(reg_273[21]),
        .I1(grp_fu_249_p2[21]),
        .O(\reg_305[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[23]_i_5 
       (.I0(reg_273[20]),
        .I1(grp_fu_249_p2[20]),
        .O(\reg_305[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[27]_i_2 
       (.I0(reg_273[27]),
        .I1(grp_fu_249_p2[27]),
        .O(\reg_305[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[27]_i_3 
       (.I0(reg_273[26]),
        .I1(grp_fu_249_p2[26]),
        .O(\reg_305[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[27]_i_4 
       (.I0(reg_273[25]),
        .I1(grp_fu_249_p2[25]),
        .O(\reg_305[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[27]_i_5 
       (.I0(reg_273[24]),
        .I1(grp_fu_249_p2[24]),
        .O(\reg_305[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[31]_i_4 
       (.I0(reg_273[31]),
        .I1(grp_fu_249_p2[31]),
        .O(\reg_305[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[31]_i_5 
       (.I0(reg_273[30]),
        .I1(grp_fu_249_p2[30]),
        .O(\reg_305[31]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[31]_i_6 
       (.I0(reg_273[29]),
        .I1(grp_fu_249_p2[29]),
        .O(\reg_305[31]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[31]_i_7 
       (.I0(reg_273[28]),
        .I1(grp_fu_249_p2[28]),
        .O(\reg_305[31]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[3]_i_2 
       (.I0(reg_273[3]),
        .I1(grp_fu_249_p2[3]),
        .O(\reg_305[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[3]_i_3 
       (.I0(reg_273[2]),
        .I1(grp_fu_249_p2[2]),
        .O(\reg_305[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[3]_i_4 
       (.I0(reg_273[1]),
        .I1(grp_fu_249_p2[1]),
        .O(\reg_305[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[3]_i_5 
       (.I0(reg_273[0]),
        .I1(grp_fu_249_p2[0]),
        .O(\reg_305[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[7]_i_2 
       (.I0(reg_273[7]),
        .I1(grp_fu_249_p2[7]),
        .O(\reg_305[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[7]_i_3 
       (.I0(reg_273[6]),
        .I1(grp_fu_249_p2[6]),
        .O(\reg_305[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[7]_i_4 
       (.I0(reg_273[5]),
        .I1(grp_fu_249_p2[5]),
        .O(\reg_305[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_305[7]_i_5 
       (.I0(reg_273[4]),
        .I1(grp_fu_249_p2[4]),
        .O(\reg_305[7]_i_5_n_2 ));
  FDRE \reg_305_reg[0] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[0]),
        .Q(reg_305[0]),
        .R(1'b0));
  FDRE \reg_305_reg[10] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[10]),
        .Q(reg_305[10]),
        .R(1'b0));
  FDRE \reg_305_reg[11] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[11]),
        .Q(reg_305[11]),
        .R(1'b0));
  CARRY4 \reg_305_reg[11]_i_1 
       (.CI(\reg_305_reg[7]_i_1_n_2 ),
        .CO({\reg_305_reg[11]_i_1_n_2 ,\reg_305_reg[11]_i_1_n_3 ,\reg_305_reg[11]_i_1_n_4 ,\reg_305_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_273[11:8]),
        .O(grp_fu_287_p2[11:8]),
        .S({\reg_305[11]_i_2_n_2 ,\reg_305[11]_i_3_n_2 ,\reg_305[11]_i_4_n_2 ,\reg_305[11]_i_5_n_2 }));
  FDRE \reg_305_reg[12] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[12]),
        .Q(reg_305[12]),
        .R(1'b0));
  FDRE \reg_305_reg[13] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[13]),
        .Q(reg_305[13]),
        .R(1'b0));
  FDRE \reg_305_reg[14] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[14]),
        .Q(reg_305[14]),
        .R(1'b0));
  FDRE \reg_305_reg[15] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[15]),
        .Q(reg_305[15]),
        .R(1'b0));
  CARRY4 \reg_305_reg[15]_i_1 
       (.CI(\reg_305_reg[11]_i_1_n_2 ),
        .CO({\reg_305_reg[15]_i_1_n_2 ,\reg_305_reg[15]_i_1_n_3 ,\reg_305_reg[15]_i_1_n_4 ,\reg_305_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_273[15:12]),
        .O(grp_fu_287_p2[15:12]),
        .S({\reg_305[15]_i_2_n_2 ,\reg_305[15]_i_3_n_2 ,\reg_305[15]_i_4_n_2 ,\reg_305[15]_i_5_n_2 }));
  FDRE \reg_305_reg[16] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[16]),
        .Q(reg_305[16]),
        .R(1'b0));
  FDRE \reg_305_reg[17] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[17]),
        .Q(reg_305[17]),
        .R(1'b0));
  FDRE \reg_305_reg[18] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[18]),
        .Q(reg_305[18]),
        .R(1'b0));
  FDRE \reg_305_reg[19] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[19]),
        .Q(reg_305[19]),
        .R(1'b0));
  CARRY4 \reg_305_reg[19]_i_1 
       (.CI(\reg_305_reg[15]_i_1_n_2 ),
        .CO({\reg_305_reg[19]_i_1_n_2 ,\reg_305_reg[19]_i_1_n_3 ,\reg_305_reg[19]_i_1_n_4 ,\reg_305_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_273[19:16]),
        .O(grp_fu_287_p2[19:16]),
        .S({\reg_305[19]_i_2_n_2 ,\reg_305[19]_i_3_n_2 ,\reg_305[19]_i_4_n_2 ,\reg_305[19]_i_5_n_2 }));
  FDRE \reg_305_reg[1] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[1]),
        .Q(reg_305[1]),
        .R(1'b0));
  FDRE \reg_305_reg[20] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[20]),
        .Q(reg_305[20]),
        .R(1'b0));
  FDRE \reg_305_reg[21] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[21]),
        .Q(reg_305[21]),
        .R(1'b0));
  FDRE \reg_305_reg[22] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[22]),
        .Q(reg_305[22]),
        .R(1'b0));
  FDRE \reg_305_reg[23] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[23]),
        .Q(reg_305[23]),
        .R(1'b0));
  CARRY4 \reg_305_reg[23]_i_1 
       (.CI(\reg_305_reg[19]_i_1_n_2 ),
        .CO({\reg_305_reg[23]_i_1_n_2 ,\reg_305_reg[23]_i_1_n_3 ,\reg_305_reg[23]_i_1_n_4 ,\reg_305_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_273[23:20]),
        .O(grp_fu_287_p2[23:20]),
        .S({\reg_305[23]_i_2_n_2 ,\reg_305[23]_i_3_n_2 ,\reg_305[23]_i_4_n_2 ,\reg_305[23]_i_5_n_2 }));
  FDRE \reg_305_reg[24] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[24]),
        .Q(reg_305[24]),
        .R(1'b0));
  FDRE \reg_305_reg[25] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[25]),
        .Q(reg_305[25]),
        .R(1'b0));
  FDRE \reg_305_reg[26] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[26]),
        .Q(reg_305[26]),
        .R(1'b0));
  FDRE \reg_305_reg[27] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[27]),
        .Q(reg_305[27]),
        .R(1'b0));
  CARRY4 \reg_305_reg[27]_i_1 
       (.CI(\reg_305_reg[23]_i_1_n_2 ),
        .CO({\reg_305_reg[27]_i_1_n_2 ,\reg_305_reg[27]_i_1_n_3 ,\reg_305_reg[27]_i_1_n_4 ,\reg_305_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_273[27:24]),
        .O(grp_fu_287_p2[27:24]),
        .S({\reg_305[27]_i_2_n_2 ,\reg_305[27]_i_3_n_2 ,\reg_305[27]_i_4_n_2 ,\reg_305[27]_i_5_n_2 }));
  FDRE \reg_305_reg[28] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[28]),
        .Q(reg_305[28]),
        .R(1'b0));
  FDRE \reg_305_reg[29] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[29]),
        .Q(reg_305[29]),
        .R(1'b0));
  FDRE \reg_305_reg[2] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[2]),
        .Q(reg_305[2]),
        .R(1'b0));
  FDRE \reg_305_reg[30] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[30]),
        .Q(reg_305[30]),
        .R(1'b0));
  FDRE \reg_305_reg[31] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[31]),
        .Q(reg_305[31]),
        .R(1'b0));
  CARRY4 \reg_305_reg[31]_i_2 
       (.CI(\reg_305_reg[27]_i_1_n_2 ),
        .CO({\NLW_reg_305_reg[31]_i_2_CO_UNCONNECTED [3],\reg_305_reg[31]_i_2_n_3 ,\reg_305_reg[31]_i_2_n_4 ,\reg_305_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,reg_273[30:28]}),
        .O(grp_fu_287_p2[31:28]),
        .S({\reg_305[31]_i_4_n_2 ,\reg_305[31]_i_5_n_2 ,\reg_305[31]_i_6_n_2 ,\reg_305[31]_i_7_n_2 }));
  FDRE \reg_305_reg[3] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[3]),
        .Q(reg_305[3]),
        .R(1'b0));
  CARRY4 \reg_305_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reg_305_reg[3]_i_1_n_2 ,\reg_305_reg[3]_i_1_n_3 ,\reg_305_reg[3]_i_1_n_4 ,\reg_305_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_273[3:0]),
        .O(grp_fu_287_p2[3:0]),
        .S({\reg_305[3]_i_2_n_2 ,\reg_305[3]_i_3_n_2 ,\reg_305[3]_i_4_n_2 ,\reg_305[3]_i_5_n_2 }));
  FDRE \reg_305_reg[4] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[4]),
        .Q(reg_305[4]),
        .R(1'b0));
  FDRE \reg_305_reg[5] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[5]),
        .Q(reg_305[5]),
        .R(1'b0));
  FDRE \reg_305_reg[6] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[6]),
        .Q(reg_305[6]),
        .R(1'b0));
  FDRE \reg_305_reg[7] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[7]),
        .Q(reg_305[7]),
        .R(1'b0));
  CARRY4 \reg_305_reg[7]_i_1 
       (.CI(\reg_305_reg[3]_i_1_n_2 ),
        .CO({\reg_305_reg[7]_i_1_n_2 ,\reg_305_reg[7]_i_1_n_3 ,\reg_305_reg[7]_i_1_n_4 ,\reg_305_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_273[7:4]),
        .O(grp_fu_287_p2[7:4]),
        .S({\reg_305[7]_i_2_n_2 ,\reg_305[7]_i_3_n_2 ,\reg_305[7]_i_4_n_2 ,\reg_305[7]_i_5_n_2 }));
  FDRE \reg_305_reg[8] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[8]),
        .Q(reg_305[8]),
        .R(1'b0));
  FDRE \reg_305_reg[9] 
       (.C(ap_clk),
        .CE(reg_3050),
        .D(grp_fu_287_p2[9]),
        .Q(reg_305[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[11]_i_2 
       (.I0(grp_fu_267_p2[10]),
        .I1(reg_277[10]),
        .I2(reg_273[10]),
        .O(\reg_309[11]_i_2_n_2 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[11]_i_3 
       (.I0(grp_fu_267_p2[9]),
        .I1(reg_277[9]),
        .I2(reg_273[9]),
        .O(\reg_309[11]_i_3_n_2 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[11]_i_4 
       (.I0(grp_fu_267_p2[8]),
        .I1(reg_277[8]),
        .I2(reg_273[8]),
        .O(\reg_309[11]_i_4_n_2 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[11]_i_5 
       (.I0(grp_fu_267_p2[7]),
        .I1(reg_277[7]),
        .I2(reg_273[7]),
        .O(\reg_309[11]_i_5_n_2 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[11]_i_6 
       (.I0(grp_fu_267_p2[11]),
        .I1(reg_277[11]),
        .I2(reg_273[11]),
        .I3(\reg_309[11]_i_2_n_2 ),
        .O(\reg_309[11]_i_6_n_2 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[11]_i_7 
       (.I0(grp_fu_267_p2[10]),
        .I1(reg_277[10]),
        .I2(reg_273[10]),
        .I3(\reg_309[11]_i_3_n_2 ),
        .O(\reg_309[11]_i_7_n_2 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[11]_i_8 
       (.I0(grp_fu_267_p2[9]),
        .I1(reg_277[9]),
        .I2(reg_273[9]),
        .I3(\reg_309[11]_i_4_n_2 ),
        .O(\reg_309[11]_i_8_n_2 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[11]_i_9 
       (.I0(grp_fu_267_p2[8]),
        .I1(reg_277[8]),
        .I2(reg_273[8]),
        .I3(\reg_309[11]_i_5_n_2 ),
        .O(\reg_309[11]_i_9_n_2 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[15]_i_2 
       (.I0(grp_fu_267_p2[14]),
        .I1(reg_277[14]),
        .I2(reg_273[14]),
        .O(\reg_309[15]_i_2_n_2 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[15]_i_3 
       (.I0(grp_fu_267_p2[13]),
        .I1(reg_277[13]),
        .I2(reg_273[13]),
        .O(\reg_309[15]_i_3_n_2 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[15]_i_4 
       (.I0(grp_fu_267_p2[12]),
        .I1(reg_277[12]),
        .I2(reg_273[12]),
        .O(\reg_309[15]_i_4_n_2 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[15]_i_5 
       (.I0(grp_fu_267_p2[11]),
        .I1(reg_277[11]),
        .I2(reg_273[11]),
        .O(\reg_309[15]_i_5_n_2 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[15]_i_6 
       (.I0(grp_fu_267_p2[15]),
        .I1(reg_277[15]),
        .I2(reg_273[15]),
        .I3(\reg_309[15]_i_2_n_2 ),
        .O(\reg_309[15]_i_6_n_2 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[15]_i_7 
       (.I0(grp_fu_267_p2[14]),
        .I1(reg_277[14]),
        .I2(reg_273[14]),
        .I3(\reg_309[15]_i_3_n_2 ),
        .O(\reg_309[15]_i_7_n_2 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[15]_i_8 
       (.I0(grp_fu_267_p2[13]),
        .I1(reg_277[13]),
        .I2(reg_273[13]),
        .I3(\reg_309[15]_i_4_n_2 ),
        .O(\reg_309[15]_i_8_n_2 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[15]_i_9 
       (.I0(grp_fu_267_p2[12]),
        .I1(reg_277[12]),
        .I2(reg_273[12]),
        .I3(\reg_309[15]_i_5_n_2 ),
        .O(\reg_309[15]_i_9_n_2 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[19]_i_2 
       (.I0(grp_fu_267_p2[18]),
        .I1(reg_277[18]),
        .I2(reg_273[18]),
        .O(\reg_309[19]_i_2_n_2 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[19]_i_3 
       (.I0(grp_fu_267_p2[17]),
        .I1(reg_277[17]),
        .I2(reg_273[17]),
        .O(\reg_309[19]_i_3_n_2 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[19]_i_4 
       (.I0(grp_fu_267_p2[16]),
        .I1(reg_277[16]),
        .I2(reg_273[16]),
        .O(\reg_309[19]_i_4_n_2 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[19]_i_5 
       (.I0(grp_fu_267_p2[15]),
        .I1(reg_277[15]),
        .I2(reg_273[15]),
        .O(\reg_309[19]_i_5_n_2 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[19]_i_6 
       (.I0(grp_fu_267_p2[19]),
        .I1(reg_277[19]),
        .I2(reg_273[19]),
        .I3(\reg_309[19]_i_2_n_2 ),
        .O(\reg_309[19]_i_6_n_2 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[19]_i_7 
       (.I0(grp_fu_267_p2[18]),
        .I1(reg_277[18]),
        .I2(reg_273[18]),
        .I3(\reg_309[19]_i_3_n_2 ),
        .O(\reg_309[19]_i_7_n_2 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[19]_i_8 
       (.I0(grp_fu_267_p2[17]),
        .I1(reg_277[17]),
        .I2(reg_273[17]),
        .I3(\reg_309[19]_i_4_n_2 ),
        .O(\reg_309[19]_i_8_n_2 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[19]_i_9 
       (.I0(grp_fu_267_p2[16]),
        .I1(reg_277[16]),
        .I2(reg_273[16]),
        .I3(\reg_309[19]_i_5_n_2 ),
        .O(\reg_309[19]_i_9_n_2 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[23]_i_2 
       (.I0(grp_fu_267_p2[22]),
        .I1(reg_277[22]),
        .I2(reg_273[22]),
        .O(\reg_309[23]_i_2_n_2 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[23]_i_3 
       (.I0(grp_fu_267_p2[21]),
        .I1(reg_277[21]),
        .I2(reg_273[21]),
        .O(\reg_309[23]_i_3_n_2 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[23]_i_4 
       (.I0(grp_fu_267_p2[20]),
        .I1(reg_277[20]),
        .I2(reg_273[20]),
        .O(\reg_309[23]_i_4_n_2 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[23]_i_5 
       (.I0(grp_fu_267_p2[19]),
        .I1(reg_277[19]),
        .I2(reg_273[19]),
        .O(\reg_309[23]_i_5_n_2 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[23]_i_6 
       (.I0(grp_fu_267_p2[23]),
        .I1(reg_277[23]),
        .I2(reg_273[23]),
        .I3(\reg_309[23]_i_2_n_2 ),
        .O(\reg_309[23]_i_6_n_2 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[23]_i_7 
       (.I0(grp_fu_267_p2[22]),
        .I1(reg_277[22]),
        .I2(reg_273[22]),
        .I3(\reg_309[23]_i_3_n_2 ),
        .O(\reg_309[23]_i_7_n_2 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[23]_i_8 
       (.I0(grp_fu_267_p2[21]),
        .I1(reg_277[21]),
        .I2(reg_273[21]),
        .I3(\reg_309[23]_i_4_n_2 ),
        .O(\reg_309[23]_i_8_n_2 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[23]_i_9 
       (.I0(grp_fu_267_p2[20]),
        .I1(reg_277[20]),
        .I2(reg_273[20]),
        .I3(\reg_309[23]_i_5_n_2 ),
        .O(\reg_309[23]_i_9_n_2 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[27]_i_2 
       (.I0(grp_fu_267_p2[26]),
        .I1(reg_277[26]),
        .I2(reg_273[26]),
        .O(\reg_309[27]_i_2_n_2 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[27]_i_3 
       (.I0(grp_fu_267_p2[25]),
        .I1(reg_277[25]),
        .I2(reg_273[25]),
        .O(\reg_309[27]_i_3_n_2 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[27]_i_4 
       (.I0(grp_fu_267_p2[24]),
        .I1(reg_277[24]),
        .I2(reg_273[24]),
        .O(\reg_309[27]_i_4_n_2 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[27]_i_5 
       (.I0(grp_fu_267_p2[23]),
        .I1(reg_277[23]),
        .I2(reg_273[23]),
        .O(\reg_309[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[27]_i_6 
       (.I0(grp_fu_267_p2[27]),
        .I1(reg_277[27]),
        .I2(reg_273[27]),
        .I3(\reg_309[27]_i_2_n_2 ),
        .O(\reg_309[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[27]_i_7 
       (.I0(grp_fu_267_p2[26]),
        .I1(reg_277[26]),
        .I2(reg_273[26]),
        .I3(\reg_309[27]_i_3_n_2 ),
        .O(\reg_309[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[27]_i_8 
       (.I0(grp_fu_267_p2[25]),
        .I1(reg_277[25]),
        .I2(reg_273[25]),
        .I3(\reg_309[27]_i_4_n_2 ),
        .O(\reg_309[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[27]_i_9 
       (.I0(grp_fu_267_p2[24]),
        .I1(reg_277[24]),
        .I2(reg_273[24]),
        .I3(\reg_309[27]_i_5_n_2 ),
        .O(\reg_309[27]_i_9_n_2 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[31]_i_3 
       (.I0(grp_fu_267_p2[29]),
        .I1(reg_277[29]),
        .I2(reg_273[29]),
        .O(\reg_309[31]_i_3_n_2 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[31]_i_4 
       (.I0(grp_fu_267_p2[28]),
        .I1(reg_277[28]),
        .I2(reg_273[28]),
        .O(\reg_309[31]_i_4_n_2 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[31]_i_5 
       (.I0(grp_fu_267_p2[27]),
        .I1(reg_277[27]),
        .I2(reg_273[27]),
        .O(\reg_309[31]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \reg_309[31]_i_6 
       (.I0(reg_273[30]),
        .I1(reg_277[30]),
        .I2(grp_fu_267_p2[30]),
        .I3(reg_277[31]),
        .I4(grp_fu_267_p2[31]),
        .I5(reg_273[31]),
        .O(\reg_309[31]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[31]_i_7 
       (.I0(\reg_309[31]_i_3_n_2 ),
        .I1(reg_277[30]),
        .I2(grp_fu_267_p2[30]),
        .I3(reg_273[30]),
        .O(\reg_309[31]_i_7_n_2 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[31]_i_8 
       (.I0(grp_fu_267_p2[29]),
        .I1(reg_277[29]),
        .I2(reg_273[29]),
        .I3(\reg_309[31]_i_4_n_2 ),
        .O(\reg_309[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[31]_i_9 
       (.I0(grp_fu_267_p2[28]),
        .I1(reg_277[28]),
        .I2(reg_273[28]),
        .I3(\reg_309[31]_i_5_n_2 ),
        .O(\reg_309[31]_i_9_n_2 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[3]_i_2 
       (.I0(grp_fu_267_p2[2]),
        .I1(reg_277[2]),
        .I2(reg_273[2]),
        .O(\reg_309[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[3]_i_3 
       (.I0(grp_fu_267_p2[1]),
        .I1(reg_277[1]),
        .I2(reg_273[1]),
        .O(\reg_309[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[3]_i_4 
       (.I0(grp_fu_267_p2[0]),
        .I1(reg_277[0]),
        .I2(reg_273[0]),
        .O(\reg_309[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[3]_i_5 
       (.I0(grp_fu_267_p2[3]),
        .I1(reg_277[3]),
        .I2(reg_273[3]),
        .I3(\reg_309[3]_i_2_n_2 ),
        .O(\reg_309[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[3]_i_6 
       (.I0(grp_fu_267_p2[2]),
        .I1(reg_277[2]),
        .I2(reg_273[2]),
        .I3(\reg_309[3]_i_3_n_2 ),
        .O(\reg_309[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[3]_i_7 
       (.I0(grp_fu_267_p2[1]),
        .I1(reg_277[1]),
        .I2(reg_273[1]),
        .I3(\reg_309[3]_i_4_n_2 ),
        .O(\reg_309[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \reg_309[3]_i_8 
       (.I0(grp_fu_267_p2[0]),
        .I1(reg_277[0]),
        .I2(reg_273[0]),
        .O(\reg_309[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[7]_i_2 
       (.I0(grp_fu_267_p2[6]),
        .I1(reg_277[6]),
        .I2(reg_273[6]),
        .O(\reg_309[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[7]_i_3 
       (.I0(grp_fu_267_p2[5]),
        .I1(reg_277[5]),
        .I2(reg_273[5]),
        .O(\reg_309[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[7]_i_4 
       (.I0(grp_fu_267_p2[4]),
        .I1(reg_277[4]),
        .I2(reg_273[4]),
        .O(\reg_309[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \reg_309[7]_i_5 
       (.I0(grp_fu_267_p2[3]),
        .I1(reg_277[3]),
        .I2(reg_273[3]),
        .O(\reg_309[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[7]_i_6 
       (.I0(grp_fu_267_p2[7]),
        .I1(reg_277[7]),
        .I2(reg_273[7]),
        .I3(\reg_309[7]_i_2_n_2 ),
        .O(\reg_309[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[7]_i_7 
       (.I0(grp_fu_267_p2[6]),
        .I1(reg_277[6]),
        .I2(reg_273[6]),
        .I3(\reg_309[7]_i_3_n_2 ),
        .O(\reg_309[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[7]_i_8 
       (.I0(grp_fu_267_p2[5]),
        .I1(reg_277[5]),
        .I2(reg_273[5]),
        .I3(\reg_309[7]_i_4_n_2 ),
        .O(\reg_309[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_309[7]_i_9 
       (.I0(grp_fu_267_p2[4]),
        .I1(reg_277[4]),
        .I2(reg_273[4]),
        .I3(\reg_309[7]_i_5_n_2 ),
        .O(\reg_309[7]_i_9_n_2 ));
  FDRE \reg_309_reg[0] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[0]),
        .Q(reg_309[0]),
        .R(1'b0));
  FDRE \reg_309_reg[10] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[10]),
        .Q(reg_309[10]),
        .R(1'b0));
  FDRE \reg_309_reg[11] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[11]),
        .Q(reg_309[11]),
        .R(1'b0));
  CARRY4 \reg_309_reg[11]_i_1 
       (.CI(\reg_309_reg[7]_i_1_n_2 ),
        .CO({\reg_309_reg[11]_i_1_n_2 ,\reg_309_reg[11]_i_1_n_3 ,\reg_309_reg[11]_i_1_n_4 ,\reg_309_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_309[11]_i_2_n_2 ,\reg_309[11]_i_3_n_2 ,\reg_309[11]_i_4_n_2 ,\reg_309[11]_i_5_n_2 }),
        .O(grp_fu_299_p2[11:8]),
        .S({\reg_309[11]_i_6_n_2 ,\reg_309[11]_i_7_n_2 ,\reg_309[11]_i_8_n_2 ,\reg_309[11]_i_9_n_2 }));
  FDRE \reg_309_reg[12] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[12]),
        .Q(reg_309[12]),
        .R(1'b0));
  FDRE \reg_309_reg[13] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[13]),
        .Q(reg_309[13]),
        .R(1'b0));
  FDRE \reg_309_reg[14] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[14]),
        .Q(reg_309[14]),
        .R(1'b0));
  FDRE \reg_309_reg[15] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[15]),
        .Q(reg_309[15]),
        .R(1'b0));
  CARRY4 \reg_309_reg[15]_i_1 
       (.CI(\reg_309_reg[11]_i_1_n_2 ),
        .CO({\reg_309_reg[15]_i_1_n_2 ,\reg_309_reg[15]_i_1_n_3 ,\reg_309_reg[15]_i_1_n_4 ,\reg_309_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_309[15]_i_2_n_2 ,\reg_309[15]_i_3_n_2 ,\reg_309[15]_i_4_n_2 ,\reg_309[15]_i_5_n_2 }),
        .O(grp_fu_299_p2[15:12]),
        .S({\reg_309[15]_i_6_n_2 ,\reg_309[15]_i_7_n_2 ,\reg_309[15]_i_8_n_2 ,\reg_309[15]_i_9_n_2 }));
  FDRE \reg_309_reg[16] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[16]),
        .Q(reg_309[16]),
        .R(1'b0));
  FDRE \reg_309_reg[17] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[17]),
        .Q(reg_309[17]),
        .R(1'b0));
  FDRE \reg_309_reg[18] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[18]),
        .Q(reg_309[18]),
        .R(1'b0));
  FDRE \reg_309_reg[19] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[19]),
        .Q(reg_309[19]),
        .R(1'b0));
  CARRY4 \reg_309_reg[19]_i_1 
       (.CI(\reg_309_reg[15]_i_1_n_2 ),
        .CO({\reg_309_reg[19]_i_1_n_2 ,\reg_309_reg[19]_i_1_n_3 ,\reg_309_reg[19]_i_1_n_4 ,\reg_309_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_309[19]_i_2_n_2 ,\reg_309[19]_i_3_n_2 ,\reg_309[19]_i_4_n_2 ,\reg_309[19]_i_5_n_2 }),
        .O(grp_fu_299_p2[19:16]),
        .S({\reg_309[19]_i_6_n_2 ,\reg_309[19]_i_7_n_2 ,\reg_309[19]_i_8_n_2 ,\reg_309[19]_i_9_n_2 }));
  FDRE \reg_309_reg[1] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[1]),
        .Q(reg_309[1]),
        .R(1'b0));
  FDRE \reg_309_reg[20] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[20]),
        .Q(reg_309[20]),
        .R(1'b0));
  FDRE \reg_309_reg[21] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[21]),
        .Q(reg_309[21]),
        .R(1'b0));
  FDRE \reg_309_reg[22] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[22]),
        .Q(reg_309[22]),
        .R(1'b0));
  FDRE \reg_309_reg[23] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[23]),
        .Q(reg_309[23]),
        .R(1'b0));
  CARRY4 \reg_309_reg[23]_i_1 
       (.CI(\reg_309_reg[19]_i_1_n_2 ),
        .CO({\reg_309_reg[23]_i_1_n_2 ,\reg_309_reg[23]_i_1_n_3 ,\reg_309_reg[23]_i_1_n_4 ,\reg_309_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_309[23]_i_2_n_2 ,\reg_309[23]_i_3_n_2 ,\reg_309[23]_i_4_n_2 ,\reg_309[23]_i_5_n_2 }),
        .O(grp_fu_299_p2[23:20]),
        .S({\reg_309[23]_i_6_n_2 ,\reg_309[23]_i_7_n_2 ,\reg_309[23]_i_8_n_2 ,\reg_309[23]_i_9_n_2 }));
  FDRE \reg_309_reg[24] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[24]),
        .Q(reg_309[24]),
        .R(1'b0));
  FDRE \reg_309_reg[25] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[25]),
        .Q(reg_309[25]),
        .R(1'b0));
  FDRE \reg_309_reg[26] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[26]),
        .Q(reg_309[26]),
        .R(1'b0));
  FDRE \reg_309_reg[27] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[27]),
        .Q(reg_309[27]),
        .R(1'b0));
  CARRY4 \reg_309_reg[27]_i_1 
       (.CI(\reg_309_reg[23]_i_1_n_2 ),
        .CO({\reg_309_reg[27]_i_1_n_2 ,\reg_309_reg[27]_i_1_n_3 ,\reg_309_reg[27]_i_1_n_4 ,\reg_309_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_309[27]_i_2_n_2 ,\reg_309[27]_i_3_n_2 ,\reg_309[27]_i_4_n_2 ,\reg_309[27]_i_5_n_2 }),
        .O(grp_fu_299_p2[27:24]),
        .S({\reg_309[27]_i_6_n_2 ,\reg_309[27]_i_7_n_2 ,\reg_309[27]_i_8_n_2 ,\reg_309[27]_i_9_n_2 }));
  FDRE \reg_309_reg[28] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[28]),
        .Q(reg_309[28]),
        .R(1'b0));
  FDRE \reg_309_reg[29] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[29]),
        .Q(reg_309[29]),
        .R(1'b0));
  FDRE \reg_309_reg[2] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[2]),
        .Q(reg_309[2]),
        .R(1'b0));
  FDRE \reg_309_reg[30] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[30]),
        .Q(reg_309[30]),
        .R(1'b0));
  FDRE \reg_309_reg[31] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[31]),
        .Q(reg_309[31]),
        .R(1'b0));
  CARRY4 \reg_309_reg[31]_i_2 
       (.CI(\reg_309_reg[27]_i_1_n_2 ),
        .CO({\NLW_reg_309_reg[31]_i_2_CO_UNCONNECTED [3],\reg_309_reg[31]_i_2_n_3 ,\reg_309_reg[31]_i_2_n_4 ,\reg_309_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\reg_309[31]_i_3_n_2 ,\reg_309[31]_i_4_n_2 ,\reg_309[31]_i_5_n_2 }),
        .O(grp_fu_299_p2[31:28]),
        .S({\reg_309[31]_i_6_n_2 ,\reg_309[31]_i_7_n_2 ,\reg_309[31]_i_8_n_2 ,\reg_309[31]_i_9_n_2 }));
  FDRE \reg_309_reg[3] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[3]),
        .Q(reg_309[3]),
        .R(1'b0));
  CARRY4 \reg_309_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reg_309_reg[3]_i_1_n_2 ,\reg_309_reg[3]_i_1_n_3 ,\reg_309_reg[3]_i_1_n_4 ,\reg_309_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_309[3]_i_2_n_2 ,\reg_309[3]_i_3_n_2 ,\reg_309[3]_i_4_n_2 ,1'b0}),
        .O(grp_fu_299_p2[3:0]),
        .S({\reg_309[3]_i_5_n_2 ,\reg_309[3]_i_6_n_2 ,\reg_309[3]_i_7_n_2 ,\reg_309[3]_i_8_n_2 }));
  FDRE \reg_309_reg[4] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[4]),
        .Q(reg_309[4]),
        .R(1'b0));
  FDRE \reg_309_reg[5] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[5]),
        .Q(reg_309[5]),
        .R(1'b0));
  FDRE \reg_309_reg[6] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[6]),
        .Q(reg_309[6]),
        .R(1'b0));
  FDRE \reg_309_reg[7] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[7]),
        .Q(reg_309[7]),
        .R(1'b0));
  CARRY4 \reg_309_reg[7]_i_1 
       (.CI(\reg_309_reg[3]_i_1_n_2 ),
        .CO({\reg_309_reg[7]_i_1_n_2 ,\reg_309_reg[7]_i_1_n_3 ,\reg_309_reg[7]_i_1_n_4 ,\reg_309_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\reg_309[7]_i_2_n_2 ,\reg_309[7]_i_3_n_2 ,\reg_309[7]_i_4_n_2 ,\reg_309[7]_i_5_n_2 }),
        .O(grp_fu_299_p2[7:4]),
        .S({\reg_309[7]_i_6_n_2 ,\reg_309[7]_i_7_n_2 ,\reg_309[7]_i_8_n_2 ,\reg_309[7]_i_9_n_2 }));
  FDRE \reg_309_reg[8] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[8]),
        .Q(reg_309[8]),
        .R(1'b0));
  FDRE \reg_309_reg[9] 
       (.C(ap_clk),
        .CE(reg_3090),
        .D(grp_fu_299_p2[9]),
        .Q(reg_309[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[11]_i_2 
       (.I0(reg_305[11]),
        .I1(grp_fu_287_p2[11]),
        .O(\reg_325[11]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[11]_i_3 
       (.I0(reg_305[10]),
        .I1(grp_fu_287_p2[10]),
        .O(\reg_325[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[11]_i_4 
       (.I0(reg_305[9]),
        .I1(grp_fu_287_p2[9]),
        .O(\reg_325[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[11]_i_5 
       (.I0(reg_305[8]),
        .I1(grp_fu_287_p2[8]),
        .O(\reg_325[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[15]_i_2 
       (.I0(reg_305[15]),
        .I1(grp_fu_287_p2[15]),
        .O(\reg_325[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[15]_i_3 
       (.I0(reg_305[14]),
        .I1(grp_fu_287_p2[14]),
        .O(\reg_325[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[15]_i_4 
       (.I0(reg_305[13]),
        .I1(grp_fu_287_p2[13]),
        .O(\reg_325[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[15]_i_5 
       (.I0(reg_305[12]),
        .I1(grp_fu_287_p2[12]),
        .O(\reg_325[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[19]_i_2 
       (.I0(reg_305[19]),
        .I1(grp_fu_287_p2[19]),
        .O(\reg_325[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[19]_i_3 
       (.I0(reg_305[18]),
        .I1(grp_fu_287_p2[18]),
        .O(\reg_325[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[19]_i_4 
       (.I0(reg_305[17]),
        .I1(grp_fu_287_p2[17]),
        .O(\reg_325[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[19]_i_5 
       (.I0(reg_305[16]),
        .I1(grp_fu_287_p2[16]),
        .O(\reg_325[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[23]_i_2 
       (.I0(reg_305[23]),
        .I1(grp_fu_287_p2[23]),
        .O(\reg_325[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[23]_i_3 
       (.I0(reg_305[22]),
        .I1(grp_fu_287_p2[22]),
        .O(\reg_325[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[23]_i_4 
       (.I0(reg_305[21]),
        .I1(grp_fu_287_p2[21]),
        .O(\reg_325[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[23]_i_5 
       (.I0(reg_305[20]),
        .I1(grp_fu_287_p2[20]),
        .O(\reg_325[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[27]_i_2 
       (.I0(reg_305[27]),
        .I1(grp_fu_287_p2[27]),
        .O(\reg_325[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[27]_i_3 
       (.I0(reg_305[26]),
        .I1(grp_fu_287_p2[26]),
        .O(\reg_325[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[27]_i_4 
       (.I0(reg_305[25]),
        .I1(grp_fu_287_p2[25]),
        .O(\reg_325[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[27]_i_5 
       (.I0(reg_305[24]),
        .I1(grp_fu_287_p2[24]),
        .O(\reg_325[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[31]_i_3 
       (.I0(reg_305[31]),
        .I1(grp_fu_287_p2[31]),
        .O(\reg_325[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[31]_i_4 
       (.I0(reg_305[30]),
        .I1(grp_fu_287_p2[30]),
        .O(\reg_325[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[31]_i_5 
       (.I0(reg_305[29]),
        .I1(grp_fu_287_p2[29]),
        .O(\reg_325[31]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[31]_i_6 
       (.I0(reg_305[28]),
        .I1(grp_fu_287_p2[28]),
        .O(\reg_325[31]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[3]_i_2 
       (.I0(reg_305[3]),
        .I1(grp_fu_287_p2[3]),
        .O(\reg_325[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[3]_i_3 
       (.I0(reg_305[2]),
        .I1(grp_fu_287_p2[2]),
        .O(\reg_325[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[3]_i_4 
       (.I0(reg_305[1]),
        .I1(grp_fu_287_p2[1]),
        .O(\reg_325[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[3]_i_5 
       (.I0(reg_305[0]),
        .I1(grp_fu_287_p2[0]),
        .O(\reg_325[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[7]_i_2 
       (.I0(reg_305[7]),
        .I1(grp_fu_287_p2[7]),
        .O(\reg_325[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[7]_i_3 
       (.I0(reg_305[6]),
        .I1(grp_fu_287_p2[6]),
        .O(\reg_325[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[7]_i_4 
       (.I0(reg_305[5]),
        .I1(grp_fu_287_p2[5]),
        .O(\reg_325[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_325[7]_i_5 
       (.I0(reg_305[4]),
        .I1(grp_fu_287_p2[4]),
        .O(\reg_325[7]_i_5_n_2 ));
  FDRE \reg_325_reg[0] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[0]),
        .Q(reg_325[0]),
        .R(1'b0));
  FDRE \reg_325_reg[10] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[10]),
        .Q(reg_325[10]),
        .R(1'b0));
  FDRE \reg_325_reg[11] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[11]),
        .Q(reg_325[11]),
        .R(1'b0));
  CARRY4 \reg_325_reg[11]_i_1 
       (.CI(\reg_325_reg[7]_i_1_n_2 ),
        .CO({\reg_325_reg[11]_i_1_n_2 ,\reg_325_reg[11]_i_1_n_3 ,\reg_325_reg[11]_i_1_n_4 ,\reg_325_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_305[11:8]),
        .O(grp_fu_313_p2[11:8]),
        .S({\reg_325[11]_i_2_n_2 ,\reg_325[11]_i_3_n_2 ,\reg_325[11]_i_4_n_2 ,\reg_325[11]_i_5_n_2 }));
  FDRE \reg_325_reg[12] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[12]),
        .Q(reg_325[12]),
        .R(1'b0));
  FDRE \reg_325_reg[13] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[13]),
        .Q(reg_325[13]),
        .R(1'b0));
  FDRE \reg_325_reg[14] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[14]),
        .Q(reg_325[14]),
        .R(1'b0));
  FDRE \reg_325_reg[15] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[15]),
        .Q(reg_325[15]),
        .R(1'b0));
  CARRY4 \reg_325_reg[15]_i_1 
       (.CI(\reg_325_reg[11]_i_1_n_2 ),
        .CO({\reg_325_reg[15]_i_1_n_2 ,\reg_325_reg[15]_i_1_n_3 ,\reg_325_reg[15]_i_1_n_4 ,\reg_325_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_305[15:12]),
        .O(grp_fu_313_p2[15:12]),
        .S({\reg_325[15]_i_2_n_2 ,\reg_325[15]_i_3_n_2 ,\reg_325[15]_i_4_n_2 ,\reg_325[15]_i_5_n_2 }));
  FDRE \reg_325_reg[16] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[16]),
        .Q(reg_325[16]),
        .R(1'b0));
  FDRE \reg_325_reg[17] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[17]),
        .Q(reg_325[17]),
        .R(1'b0));
  FDRE \reg_325_reg[18] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[18]),
        .Q(reg_325[18]),
        .R(1'b0));
  FDRE \reg_325_reg[19] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[19]),
        .Q(reg_325[19]),
        .R(1'b0));
  CARRY4 \reg_325_reg[19]_i_1 
       (.CI(\reg_325_reg[15]_i_1_n_2 ),
        .CO({\reg_325_reg[19]_i_1_n_2 ,\reg_325_reg[19]_i_1_n_3 ,\reg_325_reg[19]_i_1_n_4 ,\reg_325_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_305[19:16]),
        .O(grp_fu_313_p2[19:16]),
        .S({\reg_325[19]_i_2_n_2 ,\reg_325[19]_i_3_n_2 ,\reg_325[19]_i_4_n_2 ,\reg_325[19]_i_5_n_2 }));
  FDRE \reg_325_reg[1] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[1]),
        .Q(reg_325[1]),
        .R(1'b0));
  FDRE \reg_325_reg[20] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[20]),
        .Q(reg_325[20]),
        .R(1'b0));
  FDRE \reg_325_reg[21] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[21]),
        .Q(reg_325[21]),
        .R(1'b0));
  FDRE \reg_325_reg[22] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[22]),
        .Q(reg_325[22]),
        .R(1'b0));
  FDRE \reg_325_reg[23] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[23]),
        .Q(reg_325[23]),
        .R(1'b0));
  CARRY4 \reg_325_reg[23]_i_1 
       (.CI(\reg_325_reg[19]_i_1_n_2 ),
        .CO({\reg_325_reg[23]_i_1_n_2 ,\reg_325_reg[23]_i_1_n_3 ,\reg_325_reg[23]_i_1_n_4 ,\reg_325_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_305[23:20]),
        .O(grp_fu_313_p2[23:20]),
        .S({\reg_325[23]_i_2_n_2 ,\reg_325[23]_i_3_n_2 ,\reg_325[23]_i_4_n_2 ,\reg_325[23]_i_5_n_2 }));
  FDRE \reg_325_reg[24] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[24]),
        .Q(reg_325[24]),
        .R(1'b0));
  FDRE \reg_325_reg[25] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[25]),
        .Q(reg_325[25]),
        .R(1'b0));
  FDRE \reg_325_reg[26] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[26]),
        .Q(reg_325[26]),
        .R(1'b0));
  FDRE \reg_325_reg[27] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[27]),
        .Q(reg_325[27]),
        .R(1'b0));
  CARRY4 \reg_325_reg[27]_i_1 
       (.CI(\reg_325_reg[23]_i_1_n_2 ),
        .CO({\reg_325_reg[27]_i_1_n_2 ,\reg_325_reg[27]_i_1_n_3 ,\reg_325_reg[27]_i_1_n_4 ,\reg_325_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_305[27:24]),
        .O(grp_fu_313_p2[27:24]),
        .S({\reg_325[27]_i_2_n_2 ,\reg_325[27]_i_3_n_2 ,\reg_325[27]_i_4_n_2 ,\reg_325[27]_i_5_n_2 }));
  FDRE \reg_325_reg[28] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[28]),
        .Q(reg_325[28]),
        .R(1'b0));
  FDRE \reg_325_reg[29] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[29]),
        .Q(reg_325[29]),
        .R(1'b0));
  FDRE \reg_325_reg[2] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[2]),
        .Q(reg_325[2]),
        .R(1'b0));
  FDRE \reg_325_reg[30] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[30]),
        .Q(reg_325[30]),
        .R(1'b0));
  FDRE \reg_325_reg[31] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[31]),
        .Q(reg_325[31]),
        .R(1'b0));
  CARRY4 \reg_325_reg[31]_i_2 
       (.CI(\reg_325_reg[27]_i_1_n_2 ),
        .CO({\NLW_reg_325_reg[31]_i_2_CO_UNCONNECTED [3],\reg_325_reg[31]_i_2_n_3 ,\reg_325_reg[31]_i_2_n_4 ,\reg_325_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,reg_305[30:28]}),
        .O(grp_fu_313_p2[31:28]),
        .S({\reg_325[31]_i_3_n_2 ,\reg_325[31]_i_4_n_2 ,\reg_325[31]_i_5_n_2 ,\reg_325[31]_i_6_n_2 }));
  FDRE \reg_325_reg[3] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[3]),
        .Q(reg_325[3]),
        .R(1'b0));
  CARRY4 \reg_325_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reg_325_reg[3]_i_1_n_2 ,\reg_325_reg[3]_i_1_n_3 ,\reg_325_reg[3]_i_1_n_4 ,\reg_325_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_305[3:0]),
        .O(grp_fu_313_p2[3:0]),
        .S({\reg_325[3]_i_2_n_2 ,\reg_325[3]_i_3_n_2 ,\reg_325[3]_i_4_n_2 ,\reg_325[3]_i_5_n_2 }));
  FDRE \reg_325_reg[4] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[4]),
        .Q(reg_325[4]),
        .R(1'b0));
  FDRE \reg_325_reg[5] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[5]),
        .Q(reg_325[5]),
        .R(1'b0));
  FDRE \reg_325_reg[6] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[6]),
        .Q(reg_325[6]),
        .R(1'b0));
  FDRE \reg_325_reg[7] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[7]),
        .Q(reg_325[7]),
        .R(1'b0));
  CARRY4 \reg_325_reg[7]_i_1 
       (.CI(\reg_325_reg[3]_i_1_n_2 ),
        .CO({\reg_325_reg[7]_i_1_n_2 ,\reg_325_reg[7]_i_1_n_3 ,\reg_325_reg[7]_i_1_n_4 ,\reg_325_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(reg_305[7:4]),
        .O(grp_fu_313_p2[7:4]),
        .S({\reg_325[7]_i_2_n_2 ,\reg_325[7]_i_3_n_2 ,\reg_325[7]_i_4_n_2 ,\reg_325[7]_i_5_n_2 }));
  FDRE \reg_325_reg[8] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[8]),
        .Q(reg_325[8]),
        .R(1'b0));
  FDRE \reg_325_reg[9] 
       (.C(ap_clk),
        .CE(reg_3250),
        .D(grp_fu_313_p2[9]),
        .Q(reg_325[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[11]_i_2 
       (.I0(sum_reg_207[10]),
        .I1(p_3_in[10]),
        .I2(tmp_reg_2086[10]),
        .O(\sum_reg_207[11]_i_2_n_2 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[11]_i_3 
       (.I0(sum_reg_207[9]),
        .I1(p_3_in[9]),
        .I2(tmp_reg_2086[9]),
        .O(\sum_reg_207[11]_i_3_n_2 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[11]_i_4 
       (.I0(sum_reg_207[8]),
        .I1(p_3_in[8]),
        .I2(tmp_reg_2086[8]),
        .O(\sum_reg_207[11]_i_4_n_2 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[11]_i_5 
       (.I0(sum_reg_207[7]),
        .I1(p_3_in[7]),
        .I2(tmp_reg_2086[7]),
        .O(\sum_reg_207[11]_i_5_n_2 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[11]_i_6 
       (.I0(sum_reg_207[11]),
        .I1(p_3_in[11]),
        .I2(tmp_reg_2086[11]),
        .I3(\sum_reg_207[11]_i_2_n_2 ),
        .O(\sum_reg_207[11]_i_6_n_2 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[11]_i_7 
       (.I0(sum_reg_207[10]),
        .I1(p_3_in[10]),
        .I2(tmp_reg_2086[10]),
        .I3(\sum_reg_207[11]_i_3_n_2 ),
        .O(\sum_reg_207[11]_i_7_n_2 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[11]_i_8 
       (.I0(sum_reg_207[9]),
        .I1(p_3_in[9]),
        .I2(tmp_reg_2086[9]),
        .I3(\sum_reg_207[11]_i_4_n_2 ),
        .O(\sum_reg_207[11]_i_8_n_2 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[11]_i_9 
       (.I0(sum_reg_207[8]),
        .I1(p_3_in[8]),
        .I2(tmp_reg_2086[8]),
        .I3(\sum_reg_207[11]_i_5_n_2 ),
        .O(\sum_reg_207[11]_i_9_n_2 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[15]_i_2 
       (.I0(sum_reg_207[14]),
        .I1(p_3_in[14]),
        .I2(tmp_reg_2086[14]),
        .O(\sum_reg_207[15]_i_2_n_2 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[15]_i_3 
       (.I0(sum_reg_207[13]),
        .I1(p_3_in[13]),
        .I2(tmp_reg_2086[13]),
        .O(\sum_reg_207[15]_i_3_n_2 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[15]_i_4 
       (.I0(sum_reg_207[12]),
        .I1(p_3_in[12]),
        .I2(tmp_reg_2086[12]),
        .O(\sum_reg_207[15]_i_4_n_2 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[15]_i_5 
       (.I0(sum_reg_207[11]),
        .I1(p_3_in[11]),
        .I2(tmp_reg_2086[11]),
        .O(\sum_reg_207[15]_i_5_n_2 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[15]_i_6 
       (.I0(sum_reg_207[15]),
        .I1(p_3_in[15]),
        .I2(tmp_reg_2086[15]),
        .I3(\sum_reg_207[15]_i_2_n_2 ),
        .O(\sum_reg_207[15]_i_6_n_2 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[15]_i_7 
       (.I0(sum_reg_207[14]),
        .I1(p_3_in[14]),
        .I2(tmp_reg_2086[14]),
        .I3(\sum_reg_207[15]_i_3_n_2 ),
        .O(\sum_reg_207[15]_i_7_n_2 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[15]_i_8 
       (.I0(sum_reg_207[13]),
        .I1(p_3_in[13]),
        .I2(tmp_reg_2086[13]),
        .I3(\sum_reg_207[15]_i_4_n_2 ),
        .O(\sum_reg_207[15]_i_8_n_2 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[15]_i_9 
       (.I0(sum_reg_207[12]),
        .I1(p_3_in[12]),
        .I2(tmp_reg_2086[12]),
        .I3(\sum_reg_207[15]_i_5_n_2 ),
        .O(\sum_reg_207[15]_i_9_n_2 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[19]_i_2 
       (.I0(sum_reg_207[18]),
        .I1(p_3_in[18]),
        .I2(tmp_reg_2086[18]),
        .O(\sum_reg_207[19]_i_2_n_2 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[19]_i_3 
       (.I0(sum_reg_207[17]),
        .I1(p_3_in[17]),
        .I2(tmp_reg_2086[17]),
        .O(\sum_reg_207[19]_i_3_n_2 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[19]_i_4 
       (.I0(sum_reg_207[16]),
        .I1(p_3_in[16]),
        .I2(tmp_reg_2086[16]),
        .O(\sum_reg_207[19]_i_4_n_2 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[19]_i_5 
       (.I0(sum_reg_207[15]),
        .I1(p_3_in[15]),
        .I2(tmp_reg_2086[15]),
        .O(\sum_reg_207[19]_i_5_n_2 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[19]_i_6 
       (.I0(sum_reg_207[19]),
        .I1(p_3_in[19]),
        .I2(tmp_reg_2086[19]),
        .I3(\sum_reg_207[19]_i_2_n_2 ),
        .O(\sum_reg_207[19]_i_6_n_2 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[19]_i_7 
       (.I0(sum_reg_207[18]),
        .I1(p_3_in[18]),
        .I2(tmp_reg_2086[18]),
        .I3(\sum_reg_207[19]_i_3_n_2 ),
        .O(\sum_reg_207[19]_i_7_n_2 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[19]_i_8 
       (.I0(sum_reg_207[17]),
        .I1(p_3_in[17]),
        .I2(tmp_reg_2086[17]),
        .I3(\sum_reg_207[19]_i_4_n_2 ),
        .O(\sum_reg_207[19]_i_8_n_2 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[19]_i_9 
       (.I0(sum_reg_207[16]),
        .I1(p_3_in[16]),
        .I2(tmp_reg_2086[16]),
        .I3(\sum_reg_207[19]_i_5_n_2 ),
        .O(\sum_reg_207[19]_i_9_n_2 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[23]_i_2 
       (.I0(sum_reg_207[22]),
        .I1(p_3_in[22]),
        .I2(tmp_reg_2086[22]),
        .O(\sum_reg_207[23]_i_2_n_2 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[23]_i_3 
       (.I0(sum_reg_207[21]),
        .I1(p_3_in[21]),
        .I2(tmp_reg_2086[21]),
        .O(\sum_reg_207[23]_i_3_n_2 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[23]_i_4 
       (.I0(sum_reg_207[20]),
        .I1(p_3_in[20]),
        .I2(tmp_reg_2086[20]),
        .O(\sum_reg_207[23]_i_4_n_2 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[23]_i_5 
       (.I0(sum_reg_207[19]),
        .I1(p_3_in[19]),
        .I2(tmp_reg_2086[19]),
        .O(\sum_reg_207[23]_i_5_n_2 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[23]_i_6 
       (.I0(sum_reg_207[23]),
        .I1(p_3_in[23]),
        .I2(tmp_reg_2086[23]),
        .I3(\sum_reg_207[23]_i_2_n_2 ),
        .O(\sum_reg_207[23]_i_6_n_2 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[23]_i_7 
       (.I0(sum_reg_207[22]),
        .I1(p_3_in[22]),
        .I2(tmp_reg_2086[22]),
        .I3(\sum_reg_207[23]_i_3_n_2 ),
        .O(\sum_reg_207[23]_i_7_n_2 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[23]_i_8 
       (.I0(sum_reg_207[21]),
        .I1(p_3_in[21]),
        .I2(tmp_reg_2086[21]),
        .I3(\sum_reg_207[23]_i_4_n_2 ),
        .O(\sum_reg_207[23]_i_8_n_2 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[23]_i_9 
       (.I0(sum_reg_207[20]),
        .I1(p_3_in[20]),
        .I2(tmp_reg_2086[20]),
        .I3(\sum_reg_207[23]_i_5_n_2 ),
        .O(\sum_reg_207[23]_i_9_n_2 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[27]_i_2 
       (.I0(sum_reg_207[26]),
        .I1(p_3_in[26]),
        .I2(tmp_reg_2086[26]),
        .O(\sum_reg_207[27]_i_2_n_2 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[27]_i_3 
       (.I0(sum_reg_207[25]),
        .I1(p_3_in[25]),
        .I2(tmp_reg_2086[25]),
        .O(\sum_reg_207[27]_i_3_n_2 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[27]_i_4 
       (.I0(sum_reg_207[24]),
        .I1(p_3_in[24]),
        .I2(tmp_reg_2086[24]),
        .O(\sum_reg_207[27]_i_4_n_2 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[27]_i_5 
       (.I0(sum_reg_207[23]),
        .I1(p_3_in[23]),
        .I2(tmp_reg_2086[23]),
        .O(\sum_reg_207[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[27]_i_6 
       (.I0(sum_reg_207[27]),
        .I1(p_3_in[27]),
        .I2(tmp_reg_2086[27]),
        .I3(\sum_reg_207[27]_i_2_n_2 ),
        .O(\sum_reg_207[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[27]_i_7 
       (.I0(sum_reg_207[26]),
        .I1(p_3_in[26]),
        .I2(tmp_reg_2086[26]),
        .I3(\sum_reg_207[27]_i_3_n_2 ),
        .O(\sum_reg_207[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[27]_i_8 
       (.I0(sum_reg_207[25]),
        .I1(p_3_in[25]),
        .I2(tmp_reg_2086[25]),
        .I3(\sum_reg_207[27]_i_4_n_2 ),
        .O(\sum_reg_207[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[27]_i_9 
       (.I0(sum_reg_207[24]),
        .I1(p_3_in[24]),
        .I2(tmp_reg_2086[24]),
        .I3(\sum_reg_207[27]_i_5_n_2 ),
        .O(\sum_reg_207[27]_i_9_n_2 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[31]_i_2 
       (.I0(sum_reg_207[29]),
        .I1(p_3_in[29]),
        .I2(tmp_reg_2086[29]),
        .O(\sum_reg_207[31]_i_2_n_2 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[31]_i_3 
       (.I0(sum_reg_207[28]),
        .I1(p_3_in[28]),
        .I2(tmp_reg_2086[28]),
        .O(\sum_reg_207[31]_i_3_n_2 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[31]_i_4 
       (.I0(sum_reg_207[27]),
        .I1(p_3_in[27]),
        .I2(tmp_reg_2086[27]),
        .O(\sum_reg_207[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \sum_reg_207[31]_i_5 
       (.I0(tmp_reg_2086[30]),
        .I1(p_3_in[30]),
        .I2(sum_reg_207[30]),
        .I3(p_3_in[31]),
        .I4(sum_reg_207[31]),
        .I5(tmp_reg_2086[31]),
        .O(\sum_reg_207[31]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[31]_i_6 
       (.I0(\sum_reg_207[31]_i_2_n_2 ),
        .I1(p_3_in[30]),
        .I2(sum_reg_207[30]),
        .I3(tmp_reg_2086[30]),
        .O(\sum_reg_207[31]_i_6_n_2 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[31]_i_7 
       (.I0(sum_reg_207[29]),
        .I1(p_3_in[29]),
        .I2(tmp_reg_2086[29]),
        .I3(\sum_reg_207[31]_i_3_n_2 ),
        .O(\sum_reg_207[31]_i_7_n_2 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[31]_i_8 
       (.I0(sum_reg_207[28]),
        .I1(p_3_in[28]),
        .I2(tmp_reg_2086[28]),
        .I3(\sum_reg_207[31]_i_4_n_2 ),
        .O(\sum_reg_207[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[3]_i_2 
       (.I0(sum_reg_207[2]),
        .I1(p_3_in[2]),
        .I2(tmp_reg_2086[2]),
        .O(\sum_reg_207[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[3]_i_3 
       (.I0(sum_reg_207[1]),
        .I1(p_3_in[1]),
        .I2(tmp_reg_2086[1]),
        .O(\sum_reg_207[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[3]_i_4 
       (.I0(sum_reg_207[0]),
        .I1(p_3_in[0]),
        .I2(tmp_reg_2086[0]),
        .O(\sum_reg_207[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[3]_i_5 
       (.I0(sum_reg_207[3]),
        .I1(p_3_in[3]),
        .I2(tmp_reg_2086[3]),
        .I3(\sum_reg_207[3]_i_2_n_2 ),
        .O(\sum_reg_207[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[3]_i_6 
       (.I0(sum_reg_207[2]),
        .I1(p_3_in[2]),
        .I2(tmp_reg_2086[2]),
        .I3(\sum_reg_207[3]_i_3_n_2 ),
        .O(\sum_reg_207[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[3]_i_7 
       (.I0(sum_reg_207[1]),
        .I1(p_3_in[1]),
        .I2(tmp_reg_2086[1]),
        .I3(\sum_reg_207[3]_i_4_n_2 ),
        .O(\sum_reg_207[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sum_reg_207[3]_i_8 
       (.I0(sum_reg_207[0]),
        .I1(p_3_in[0]),
        .I2(tmp_reg_2086[0]),
        .O(\sum_reg_207[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[7]_i_2 
       (.I0(sum_reg_207[6]),
        .I1(p_3_in[6]),
        .I2(tmp_reg_2086[6]),
        .O(\sum_reg_207[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[7]_i_3 
       (.I0(sum_reg_207[5]),
        .I1(p_3_in[5]),
        .I2(tmp_reg_2086[5]),
        .O(\sum_reg_207[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[7]_i_4 
       (.I0(sum_reg_207[4]),
        .I1(p_3_in[4]),
        .I2(tmp_reg_2086[4]),
        .O(\sum_reg_207[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_207[7]_i_5 
       (.I0(sum_reg_207[3]),
        .I1(p_3_in[3]),
        .I2(tmp_reg_2086[3]),
        .O(\sum_reg_207[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[7]_i_6 
       (.I0(sum_reg_207[7]),
        .I1(p_3_in[7]),
        .I2(tmp_reg_2086[7]),
        .I3(\sum_reg_207[7]_i_2_n_2 ),
        .O(\sum_reg_207[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[7]_i_7 
       (.I0(sum_reg_207[6]),
        .I1(p_3_in[6]),
        .I2(tmp_reg_2086[6]),
        .I3(\sum_reg_207[7]_i_3_n_2 ),
        .O(\sum_reg_207[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[7]_i_8 
       (.I0(sum_reg_207[5]),
        .I1(p_3_in[5]),
        .I2(tmp_reg_2086[5]),
        .I3(\sum_reg_207[7]_i_4_n_2 ),
        .O(\sum_reg_207[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_207[7]_i_9 
       (.I0(sum_reg_207[4]),
        .I1(p_3_in[4]),
        .I2(tmp_reg_2086[4]),
        .I3(\sum_reg_207[7]_i_5_n_2 ),
        .O(\sum_reg_207[7]_i_9_n_2 ));
  FDRE \sum_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[3]_i_1_n_9 ),
        .Q(sum_reg_207[0]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[11]_i_1_n_7 ),
        .Q(sum_reg_207[10]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[11]_i_1_n_6 ),
        .Q(sum_reg_207[11]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  CARRY4 \sum_reg_207_reg[11]_i_1 
       (.CI(\sum_reg_207_reg[7]_i_1_n_2 ),
        .CO({\sum_reg_207_reg[11]_i_1_n_2 ,\sum_reg_207_reg[11]_i_1_n_3 ,\sum_reg_207_reg[11]_i_1_n_4 ,\sum_reg_207_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\sum_reg_207[11]_i_2_n_2 ,\sum_reg_207[11]_i_3_n_2 ,\sum_reg_207[11]_i_4_n_2 ,\sum_reg_207[11]_i_5_n_2 }),
        .O({\sum_reg_207_reg[11]_i_1_n_6 ,\sum_reg_207_reg[11]_i_1_n_7 ,\sum_reg_207_reg[11]_i_1_n_8 ,\sum_reg_207_reg[11]_i_1_n_9 }),
        .S({\sum_reg_207[11]_i_6_n_2 ,\sum_reg_207[11]_i_7_n_2 ,\sum_reg_207[11]_i_8_n_2 ,\sum_reg_207[11]_i_9_n_2 }));
  FDRE \sum_reg_207_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[15]_i_1_n_9 ),
        .Q(sum_reg_207[12]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[15]_i_1_n_8 ),
        .Q(sum_reg_207[13]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[15]_i_1_n_7 ),
        .Q(sum_reg_207[14]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[15]_i_1_n_6 ),
        .Q(sum_reg_207[15]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  CARRY4 \sum_reg_207_reg[15]_i_1 
       (.CI(\sum_reg_207_reg[11]_i_1_n_2 ),
        .CO({\sum_reg_207_reg[15]_i_1_n_2 ,\sum_reg_207_reg[15]_i_1_n_3 ,\sum_reg_207_reg[15]_i_1_n_4 ,\sum_reg_207_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\sum_reg_207[15]_i_2_n_2 ,\sum_reg_207[15]_i_3_n_2 ,\sum_reg_207[15]_i_4_n_2 ,\sum_reg_207[15]_i_5_n_2 }),
        .O({\sum_reg_207_reg[15]_i_1_n_6 ,\sum_reg_207_reg[15]_i_1_n_7 ,\sum_reg_207_reg[15]_i_1_n_8 ,\sum_reg_207_reg[15]_i_1_n_9 }),
        .S({\sum_reg_207[15]_i_6_n_2 ,\sum_reg_207[15]_i_7_n_2 ,\sum_reg_207[15]_i_8_n_2 ,\sum_reg_207[15]_i_9_n_2 }));
  FDRE \sum_reg_207_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[19]_i_1_n_9 ),
        .Q(sum_reg_207[16]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[19]_i_1_n_8 ),
        .Q(sum_reg_207[17]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[19]_i_1_n_7 ),
        .Q(sum_reg_207[18]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[19]_i_1_n_6 ),
        .Q(sum_reg_207[19]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  CARRY4 \sum_reg_207_reg[19]_i_1 
       (.CI(\sum_reg_207_reg[15]_i_1_n_2 ),
        .CO({\sum_reg_207_reg[19]_i_1_n_2 ,\sum_reg_207_reg[19]_i_1_n_3 ,\sum_reg_207_reg[19]_i_1_n_4 ,\sum_reg_207_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\sum_reg_207[19]_i_2_n_2 ,\sum_reg_207[19]_i_3_n_2 ,\sum_reg_207[19]_i_4_n_2 ,\sum_reg_207[19]_i_5_n_2 }),
        .O({\sum_reg_207_reg[19]_i_1_n_6 ,\sum_reg_207_reg[19]_i_1_n_7 ,\sum_reg_207_reg[19]_i_1_n_8 ,\sum_reg_207_reg[19]_i_1_n_9 }),
        .S({\sum_reg_207[19]_i_6_n_2 ,\sum_reg_207[19]_i_7_n_2 ,\sum_reg_207[19]_i_8_n_2 ,\sum_reg_207[19]_i_9_n_2 }));
  FDRE \sum_reg_207_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[3]_i_1_n_8 ),
        .Q(sum_reg_207[1]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[23]_i_1_n_9 ),
        .Q(sum_reg_207[20]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[23]_i_1_n_8 ),
        .Q(sum_reg_207[21]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[23]_i_1_n_7 ),
        .Q(sum_reg_207[22]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[23]_i_1_n_6 ),
        .Q(sum_reg_207[23]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  CARRY4 \sum_reg_207_reg[23]_i_1 
       (.CI(\sum_reg_207_reg[19]_i_1_n_2 ),
        .CO({\sum_reg_207_reg[23]_i_1_n_2 ,\sum_reg_207_reg[23]_i_1_n_3 ,\sum_reg_207_reg[23]_i_1_n_4 ,\sum_reg_207_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\sum_reg_207[23]_i_2_n_2 ,\sum_reg_207[23]_i_3_n_2 ,\sum_reg_207[23]_i_4_n_2 ,\sum_reg_207[23]_i_5_n_2 }),
        .O({\sum_reg_207_reg[23]_i_1_n_6 ,\sum_reg_207_reg[23]_i_1_n_7 ,\sum_reg_207_reg[23]_i_1_n_8 ,\sum_reg_207_reg[23]_i_1_n_9 }),
        .S({\sum_reg_207[23]_i_6_n_2 ,\sum_reg_207[23]_i_7_n_2 ,\sum_reg_207[23]_i_8_n_2 ,\sum_reg_207[23]_i_9_n_2 }));
  FDRE \sum_reg_207_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[27]_i_1_n_9 ),
        .Q(sum_reg_207[24]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[27]_i_1_n_8 ),
        .Q(sum_reg_207[25]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[27]_i_1_n_7 ),
        .Q(sum_reg_207[26]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[27]_i_1_n_6 ),
        .Q(sum_reg_207[27]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  CARRY4 \sum_reg_207_reg[27]_i_1 
       (.CI(\sum_reg_207_reg[23]_i_1_n_2 ),
        .CO({\sum_reg_207_reg[27]_i_1_n_2 ,\sum_reg_207_reg[27]_i_1_n_3 ,\sum_reg_207_reg[27]_i_1_n_4 ,\sum_reg_207_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\sum_reg_207[27]_i_2_n_2 ,\sum_reg_207[27]_i_3_n_2 ,\sum_reg_207[27]_i_4_n_2 ,\sum_reg_207[27]_i_5_n_2 }),
        .O({\sum_reg_207_reg[27]_i_1_n_6 ,\sum_reg_207_reg[27]_i_1_n_7 ,\sum_reg_207_reg[27]_i_1_n_8 ,\sum_reg_207_reg[27]_i_1_n_9 }),
        .S({\sum_reg_207[27]_i_6_n_2 ,\sum_reg_207[27]_i_7_n_2 ,\sum_reg_207[27]_i_8_n_2 ,\sum_reg_207[27]_i_9_n_2 }));
  FDRE \sum_reg_207_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[31]_i_1_n_9 ),
        .Q(sum_reg_207[28]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[31]_i_1_n_8 ),
        .Q(sum_reg_207[29]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[3]_i_1_n_7 ),
        .Q(sum_reg_207[2]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[31]_i_1_n_7 ),
        .Q(sum_reg_207[30]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[31]_i_1_n_6 ),
        .Q(sum_reg_207[31]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  CARRY4 \sum_reg_207_reg[31]_i_1 
       (.CI(\sum_reg_207_reg[27]_i_1_n_2 ),
        .CO({\NLW_sum_reg_207_reg[31]_i_1_CO_UNCONNECTED [3],\sum_reg_207_reg[31]_i_1_n_3 ,\sum_reg_207_reg[31]_i_1_n_4 ,\sum_reg_207_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_reg_207[31]_i_2_n_2 ,\sum_reg_207[31]_i_3_n_2 ,\sum_reg_207[31]_i_4_n_2 }),
        .O({\sum_reg_207_reg[31]_i_1_n_6 ,\sum_reg_207_reg[31]_i_1_n_7 ,\sum_reg_207_reg[31]_i_1_n_8 ,\sum_reg_207_reg[31]_i_1_n_9 }),
        .S({\sum_reg_207[31]_i_5_n_2 ,\sum_reg_207[31]_i_6_n_2 ,\sum_reg_207[31]_i_7_n_2 ,\sum_reg_207[31]_i_8_n_2 }));
  FDRE \sum_reg_207_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[3]_i_1_n_6 ),
        .Q(sum_reg_207[3]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  CARRY4 \sum_reg_207_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_207_reg[3]_i_1_n_2 ,\sum_reg_207_reg[3]_i_1_n_3 ,\sum_reg_207_reg[3]_i_1_n_4 ,\sum_reg_207_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\sum_reg_207[3]_i_2_n_2 ,\sum_reg_207[3]_i_3_n_2 ,\sum_reg_207[3]_i_4_n_2 ,1'b0}),
        .O({\sum_reg_207_reg[3]_i_1_n_6 ,\sum_reg_207_reg[3]_i_1_n_7 ,\sum_reg_207_reg[3]_i_1_n_8 ,\sum_reg_207_reg[3]_i_1_n_9 }),
        .S({\sum_reg_207[3]_i_5_n_2 ,\sum_reg_207[3]_i_6_n_2 ,\sum_reg_207[3]_i_7_n_2 ,\sum_reg_207[3]_i_8_n_2 }));
  FDRE \sum_reg_207_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[7]_i_1_n_9 ),
        .Q(sum_reg_207[4]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[7]_i_1_n_8 ),
        .Q(sum_reg_207[5]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[7]_i_1_n_7 ),
        .Q(sum_reg_207[6]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[7]_i_1_n_6 ),
        .Q(sum_reg_207[7]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  CARRY4 \sum_reg_207_reg[7]_i_1 
       (.CI(\sum_reg_207_reg[3]_i_1_n_2 ),
        .CO({\sum_reg_207_reg[7]_i_1_n_2 ,\sum_reg_207_reg[7]_i_1_n_3 ,\sum_reg_207_reg[7]_i_1_n_4 ,\sum_reg_207_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\sum_reg_207[7]_i_2_n_2 ,\sum_reg_207[7]_i_3_n_2 ,\sum_reg_207[7]_i_4_n_2 ,\sum_reg_207[7]_i_5_n_2 }),
        .O({\sum_reg_207_reg[7]_i_1_n_6 ,\sum_reg_207_reg[7]_i_1_n_7 ,\sum_reg_207_reg[7]_i_1_n_8 ,\sum_reg_207_reg[7]_i_1_n_9 }),
        .S({\sum_reg_207[7]_i_6_n_2 ,\sum_reg_207[7]_i_7_n_2 ,\sum_reg_207[7]_i_8_n_2 ,\sum_reg_207[7]_i_9_n_2 }));
  FDRE \sum_reg_207_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[11]_i_1_n_9 ),
        .Q(sum_reg_207[8]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \sum_reg_207_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\sum_reg_207_reg[11]_i_1_n_8 ),
        .Q(sum_reg_207[9]),
        .R(fetch_readalloc_AXILiteS_s_axi_U_n_7));
  FDRE \tmp_2_cast_reg_1644_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[2]),
        .Q(tmp_2_cast_reg_1644[0]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[12]),
        .Q(tmp_2_cast_reg_1644[10]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[13]),
        .Q(tmp_2_cast_reg_1644[11]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[14]),
        .Q(tmp_2_cast_reg_1644[12]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[15]),
        .Q(tmp_2_cast_reg_1644[13]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[16]),
        .Q(tmp_2_cast_reg_1644[14]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[17]),
        .Q(tmp_2_cast_reg_1644[15]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[18]),
        .Q(tmp_2_cast_reg_1644[16]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[19]),
        .Q(tmp_2_cast_reg_1644[17]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[20]),
        .Q(tmp_2_cast_reg_1644[18]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[21]),
        .Q(tmp_2_cast_reg_1644[19]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[3]),
        .Q(tmp_2_cast_reg_1644[1]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[22]),
        .Q(tmp_2_cast_reg_1644[20]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[23]),
        .Q(tmp_2_cast_reg_1644[21]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[24]),
        .Q(tmp_2_cast_reg_1644[22]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[25]),
        .Q(tmp_2_cast_reg_1644[23]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[26]),
        .Q(tmp_2_cast_reg_1644[24]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[27]),
        .Q(tmp_2_cast_reg_1644[25]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[28]),
        .Q(tmp_2_cast_reg_1644[26]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[29]),
        .Q(tmp_2_cast_reg_1644[27]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[30]),
        .Q(tmp_2_cast_reg_1644[28]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[31]),
        .Q(tmp_2_cast_reg_1644[29]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[4]),
        .Q(tmp_2_cast_reg_1644[2]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[5]),
        .Q(tmp_2_cast_reg_1644[3]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[6]),
        .Q(tmp_2_cast_reg_1644[4]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[7]),
        .Q(tmp_2_cast_reg_1644[5]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[8]),
        .Q(tmp_2_cast_reg_1644[6]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[9]),
        .Q(tmp_2_cast_reg_1644[7]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[10]),
        .Q(tmp_2_cast_reg_1644[8]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1644_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_2190),
        .D(a[11]),
        .Q(tmp_2_cast_reg_1644[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[11]_i_2 
       (.I0(reg_309[10]),
        .I1(reg_305[10]),
        .I2(reg_325[10]),
        .O(\tmp_reg_2086[11]_i_2_n_2 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[11]_i_3 
       (.I0(reg_309[9]),
        .I1(reg_305[9]),
        .I2(reg_325[9]),
        .O(\tmp_reg_2086[11]_i_3_n_2 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[11]_i_4 
       (.I0(reg_309[8]),
        .I1(reg_305[8]),
        .I2(reg_325[8]),
        .O(\tmp_reg_2086[11]_i_4_n_2 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[11]_i_5 
       (.I0(reg_309[7]),
        .I1(reg_305[7]),
        .I2(reg_325[7]),
        .O(\tmp_reg_2086[11]_i_5_n_2 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[11]_i_6 
       (.I0(reg_309[11]),
        .I1(reg_305[11]),
        .I2(reg_325[11]),
        .I3(\tmp_reg_2086[11]_i_2_n_2 ),
        .O(\tmp_reg_2086[11]_i_6_n_2 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[11]_i_7 
       (.I0(reg_309[10]),
        .I1(reg_305[10]),
        .I2(reg_325[10]),
        .I3(\tmp_reg_2086[11]_i_3_n_2 ),
        .O(\tmp_reg_2086[11]_i_7_n_2 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[11]_i_8 
       (.I0(reg_309[9]),
        .I1(reg_305[9]),
        .I2(reg_325[9]),
        .I3(\tmp_reg_2086[11]_i_4_n_2 ),
        .O(\tmp_reg_2086[11]_i_8_n_2 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[11]_i_9 
       (.I0(reg_309[8]),
        .I1(reg_305[8]),
        .I2(reg_325[8]),
        .I3(\tmp_reg_2086[11]_i_5_n_2 ),
        .O(\tmp_reg_2086[11]_i_9_n_2 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[15]_i_2 
       (.I0(reg_309[14]),
        .I1(reg_305[14]),
        .I2(reg_325[14]),
        .O(\tmp_reg_2086[15]_i_2_n_2 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[15]_i_3 
       (.I0(reg_309[13]),
        .I1(reg_305[13]),
        .I2(reg_325[13]),
        .O(\tmp_reg_2086[15]_i_3_n_2 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[15]_i_4 
       (.I0(reg_309[12]),
        .I1(reg_305[12]),
        .I2(reg_325[12]),
        .O(\tmp_reg_2086[15]_i_4_n_2 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[15]_i_5 
       (.I0(reg_309[11]),
        .I1(reg_305[11]),
        .I2(reg_325[11]),
        .O(\tmp_reg_2086[15]_i_5_n_2 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[15]_i_6 
       (.I0(reg_309[15]),
        .I1(reg_305[15]),
        .I2(reg_325[15]),
        .I3(\tmp_reg_2086[15]_i_2_n_2 ),
        .O(\tmp_reg_2086[15]_i_6_n_2 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[15]_i_7 
       (.I0(reg_309[14]),
        .I1(reg_305[14]),
        .I2(reg_325[14]),
        .I3(\tmp_reg_2086[15]_i_3_n_2 ),
        .O(\tmp_reg_2086[15]_i_7_n_2 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[15]_i_8 
       (.I0(reg_309[13]),
        .I1(reg_305[13]),
        .I2(reg_325[13]),
        .I3(\tmp_reg_2086[15]_i_4_n_2 ),
        .O(\tmp_reg_2086[15]_i_8_n_2 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[15]_i_9 
       (.I0(reg_309[12]),
        .I1(reg_305[12]),
        .I2(reg_325[12]),
        .I3(\tmp_reg_2086[15]_i_5_n_2 ),
        .O(\tmp_reg_2086[15]_i_9_n_2 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[19]_i_2 
       (.I0(reg_309[18]),
        .I1(reg_305[18]),
        .I2(reg_325[18]),
        .O(\tmp_reg_2086[19]_i_2_n_2 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[19]_i_3 
       (.I0(reg_309[17]),
        .I1(reg_305[17]),
        .I2(reg_325[17]),
        .O(\tmp_reg_2086[19]_i_3_n_2 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[19]_i_4 
       (.I0(reg_309[16]),
        .I1(reg_305[16]),
        .I2(reg_325[16]),
        .O(\tmp_reg_2086[19]_i_4_n_2 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[19]_i_5 
       (.I0(reg_309[15]),
        .I1(reg_305[15]),
        .I2(reg_325[15]),
        .O(\tmp_reg_2086[19]_i_5_n_2 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[19]_i_6 
       (.I0(reg_309[19]),
        .I1(reg_305[19]),
        .I2(reg_325[19]),
        .I3(\tmp_reg_2086[19]_i_2_n_2 ),
        .O(\tmp_reg_2086[19]_i_6_n_2 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[19]_i_7 
       (.I0(reg_309[18]),
        .I1(reg_305[18]),
        .I2(reg_325[18]),
        .I3(\tmp_reg_2086[19]_i_3_n_2 ),
        .O(\tmp_reg_2086[19]_i_7_n_2 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[19]_i_8 
       (.I0(reg_309[17]),
        .I1(reg_305[17]),
        .I2(reg_325[17]),
        .I3(\tmp_reg_2086[19]_i_4_n_2 ),
        .O(\tmp_reg_2086[19]_i_8_n_2 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[19]_i_9 
       (.I0(reg_309[16]),
        .I1(reg_305[16]),
        .I2(reg_325[16]),
        .I3(\tmp_reg_2086[19]_i_5_n_2 ),
        .O(\tmp_reg_2086[19]_i_9_n_2 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[23]_i_2 
       (.I0(reg_309[22]),
        .I1(reg_305[22]),
        .I2(reg_325[22]),
        .O(\tmp_reg_2086[23]_i_2_n_2 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[23]_i_3 
       (.I0(reg_309[21]),
        .I1(reg_305[21]),
        .I2(reg_325[21]),
        .O(\tmp_reg_2086[23]_i_3_n_2 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[23]_i_4 
       (.I0(reg_309[20]),
        .I1(reg_305[20]),
        .I2(reg_325[20]),
        .O(\tmp_reg_2086[23]_i_4_n_2 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[23]_i_5 
       (.I0(reg_309[19]),
        .I1(reg_305[19]),
        .I2(reg_325[19]),
        .O(\tmp_reg_2086[23]_i_5_n_2 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[23]_i_6 
       (.I0(reg_309[23]),
        .I1(reg_305[23]),
        .I2(reg_325[23]),
        .I3(\tmp_reg_2086[23]_i_2_n_2 ),
        .O(\tmp_reg_2086[23]_i_6_n_2 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[23]_i_7 
       (.I0(reg_309[22]),
        .I1(reg_305[22]),
        .I2(reg_325[22]),
        .I3(\tmp_reg_2086[23]_i_3_n_2 ),
        .O(\tmp_reg_2086[23]_i_7_n_2 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[23]_i_8 
       (.I0(reg_309[21]),
        .I1(reg_305[21]),
        .I2(reg_325[21]),
        .I3(\tmp_reg_2086[23]_i_4_n_2 ),
        .O(\tmp_reg_2086[23]_i_8_n_2 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[23]_i_9 
       (.I0(reg_309[20]),
        .I1(reg_305[20]),
        .I2(reg_325[20]),
        .I3(\tmp_reg_2086[23]_i_5_n_2 ),
        .O(\tmp_reg_2086[23]_i_9_n_2 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[27]_i_2 
       (.I0(reg_309[26]),
        .I1(reg_305[26]),
        .I2(reg_325[26]),
        .O(\tmp_reg_2086[27]_i_2_n_2 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[27]_i_3 
       (.I0(reg_309[25]),
        .I1(reg_305[25]),
        .I2(reg_325[25]),
        .O(\tmp_reg_2086[27]_i_3_n_2 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[27]_i_4 
       (.I0(reg_309[24]),
        .I1(reg_305[24]),
        .I2(reg_325[24]),
        .O(\tmp_reg_2086[27]_i_4_n_2 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[27]_i_5 
       (.I0(reg_309[23]),
        .I1(reg_305[23]),
        .I2(reg_325[23]),
        .O(\tmp_reg_2086[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[27]_i_6 
       (.I0(reg_309[27]),
        .I1(reg_305[27]),
        .I2(reg_325[27]),
        .I3(\tmp_reg_2086[27]_i_2_n_2 ),
        .O(\tmp_reg_2086[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[27]_i_7 
       (.I0(reg_309[26]),
        .I1(reg_305[26]),
        .I2(reg_325[26]),
        .I3(\tmp_reg_2086[27]_i_3_n_2 ),
        .O(\tmp_reg_2086[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[27]_i_8 
       (.I0(reg_309[25]),
        .I1(reg_305[25]),
        .I2(reg_325[25]),
        .I3(\tmp_reg_2086[27]_i_4_n_2 ),
        .O(\tmp_reg_2086[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[27]_i_9 
       (.I0(reg_309[24]),
        .I1(reg_305[24]),
        .I2(reg_325[24]),
        .I3(\tmp_reg_2086[27]_i_5_n_2 ),
        .O(\tmp_reg_2086[27]_i_9_n_2 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[31]_i_2 
       (.I0(reg_309[29]),
        .I1(reg_305[29]),
        .I2(reg_325[29]),
        .O(\tmp_reg_2086[31]_i_2_n_2 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[31]_i_3 
       (.I0(reg_309[28]),
        .I1(reg_305[28]),
        .I2(reg_325[28]),
        .O(\tmp_reg_2086[31]_i_3_n_2 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[31]_i_4 
       (.I0(reg_309[27]),
        .I1(reg_305[27]),
        .I2(reg_325[27]),
        .O(\tmp_reg_2086[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_reg_2086[31]_i_5 
       (.I0(reg_325[30]),
        .I1(reg_305[30]),
        .I2(reg_309[30]),
        .I3(reg_305[31]),
        .I4(reg_309[31]),
        .I5(reg_325[31]),
        .O(\tmp_reg_2086[31]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[31]_i_6 
       (.I0(\tmp_reg_2086[31]_i_2_n_2 ),
        .I1(reg_305[30]),
        .I2(reg_309[30]),
        .I3(reg_325[30]),
        .O(\tmp_reg_2086[31]_i_6_n_2 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[31]_i_7 
       (.I0(reg_309[29]),
        .I1(reg_305[29]),
        .I2(reg_325[29]),
        .I3(\tmp_reg_2086[31]_i_3_n_2 ),
        .O(\tmp_reg_2086[31]_i_7_n_2 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[31]_i_8 
       (.I0(reg_309[28]),
        .I1(reg_305[28]),
        .I2(reg_325[28]),
        .I3(\tmp_reg_2086[31]_i_4_n_2 ),
        .O(\tmp_reg_2086[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[3]_i_2 
       (.I0(reg_309[2]),
        .I1(reg_305[2]),
        .I2(reg_325[2]),
        .O(\tmp_reg_2086[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[3]_i_3 
       (.I0(reg_309[1]),
        .I1(reg_305[1]),
        .I2(reg_325[1]),
        .O(\tmp_reg_2086[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[3]_i_4 
       (.I0(reg_309[0]),
        .I1(reg_305[0]),
        .I2(reg_325[0]),
        .O(\tmp_reg_2086[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[3]_i_5 
       (.I0(reg_309[3]),
        .I1(reg_305[3]),
        .I2(reg_325[3]),
        .I3(\tmp_reg_2086[3]_i_2_n_2 ),
        .O(\tmp_reg_2086[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[3]_i_6 
       (.I0(reg_309[2]),
        .I1(reg_305[2]),
        .I2(reg_325[2]),
        .I3(\tmp_reg_2086[3]_i_3_n_2 ),
        .O(\tmp_reg_2086[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[3]_i_7 
       (.I0(reg_309[1]),
        .I1(reg_305[1]),
        .I2(reg_325[1]),
        .I3(\tmp_reg_2086[3]_i_4_n_2 ),
        .O(\tmp_reg_2086[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_reg_2086[3]_i_8 
       (.I0(reg_309[0]),
        .I1(reg_305[0]),
        .I2(reg_325[0]),
        .O(\tmp_reg_2086[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[7]_i_2 
       (.I0(reg_309[6]),
        .I1(reg_305[6]),
        .I2(reg_325[6]),
        .O(\tmp_reg_2086[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[7]_i_3 
       (.I0(reg_309[5]),
        .I1(reg_305[5]),
        .I2(reg_325[5]),
        .O(\tmp_reg_2086[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[7]_i_4 
       (.I0(reg_309[4]),
        .I1(reg_305[4]),
        .I2(reg_325[4]),
        .O(\tmp_reg_2086[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_2086[7]_i_5 
       (.I0(reg_309[3]),
        .I1(reg_305[3]),
        .I2(reg_325[3]),
        .O(\tmp_reg_2086[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[7]_i_6 
       (.I0(reg_309[7]),
        .I1(reg_305[7]),
        .I2(reg_325[7]),
        .I3(\tmp_reg_2086[7]_i_2_n_2 ),
        .O(\tmp_reg_2086[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[7]_i_7 
       (.I0(reg_309[6]),
        .I1(reg_305[6]),
        .I2(reg_325[6]),
        .I3(\tmp_reg_2086[7]_i_3_n_2 ),
        .O(\tmp_reg_2086[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[7]_i_8 
       (.I0(reg_309[5]),
        .I1(reg_305[5]),
        .I2(reg_325[5]),
        .I3(\tmp_reg_2086[7]_i_4_n_2 ),
        .O(\tmp_reg_2086[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_2086[7]_i_9 
       (.I0(reg_309[4]),
        .I1(reg_305[4]),
        .I2(reg_325[4]),
        .I3(\tmp_reg_2086[7]_i_5_n_2 ),
        .O(\tmp_reg_2086[7]_i_9_n_2 ));
  FDRE \tmp_reg_2086_reg[0] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[0]),
        .Q(tmp_reg_2086[0]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[10] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[10]),
        .Q(tmp_reg_2086[10]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[11] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[11]),
        .Q(tmp_reg_2086[11]),
        .R(1'b0));
  CARRY4 \tmp_reg_2086_reg[11]_i_1 
       (.CI(\tmp_reg_2086_reg[7]_i_1_n_2 ),
        .CO({\tmp_reg_2086_reg[11]_i_1_n_2 ,\tmp_reg_2086_reg[11]_i_1_n_3 ,\tmp_reg_2086_reg[11]_i_1_n_4 ,\tmp_reg_2086_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_2086[11]_i_2_n_2 ,\tmp_reg_2086[11]_i_3_n_2 ,\tmp_reg_2086[11]_i_4_n_2 ,\tmp_reg_2086[11]_i_5_n_2 }),
        .O(p_3_in[11:8]),
        .S({\tmp_reg_2086[11]_i_6_n_2 ,\tmp_reg_2086[11]_i_7_n_2 ,\tmp_reg_2086[11]_i_8_n_2 ,\tmp_reg_2086[11]_i_9_n_2 }));
  FDRE \tmp_reg_2086_reg[12] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[12]),
        .Q(tmp_reg_2086[12]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[13] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[13]),
        .Q(tmp_reg_2086[13]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[14] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[14]),
        .Q(tmp_reg_2086[14]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[15] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[15]),
        .Q(tmp_reg_2086[15]),
        .R(1'b0));
  CARRY4 \tmp_reg_2086_reg[15]_i_1 
       (.CI(\tmp_reg_2086_reg[11]_i_1_n_2 ),
        .CO({\tmp_reg_2086_reg[15]_i_1_n_2 ,\tmp_reg_2086_reg[15]_i_1_n_3 ,\tmp_reg_2086_reg[15]_i_1_n_4 ,\tmp_reg_2086_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_2086[15]_i_2_n_2 ,\tmp_reg_2086[15]_i_3_n_2 ,\tmp_reg_2086[15]_i_4_n_2 ,\tmp_reg_2086[15]_i_5_n_2 }),
        .O(p_3_in[15:12]),
        .S({\tmp_reg_2086[15]_i_6_n_2 ,\tmp_reg_2086[15]_i_7_n_2 ,\tmp_reg_2086[15]_i_8_n_2 ,\tmp_reg_2086[15]_i_9_n_2 }));
  FDRE \tmp_reg_2086_reg[16] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[16]),
        .Q(tmp_reg_2086[16]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[17] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[17]),
        .Q(tmp_reg_2086[17]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[18] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[18]),
        .Q(tmp_reg_2086[18]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[19] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[19]),
        .Q(tmp_reg_2086[19]),
        .R(1'b0));
  CARRY4 \tmp_reg_2086_reg[19]_i_1 
       (.CI(\tmp_reg_2086_reg[15]_i_1_n_2 ),
        .CO({\tmp_reg_2086_reg[19]_i_1_n_2 ,\tmp_reg_2086_reg[19]_i_1_n_3 ,\tmp_reg_2086_reg[19]_i_1_n_4 ,\tmp_reg_2086_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_2086[19]_i_2_n_2 ,\tmp_reg_2086[19]_i_3_n_2 ,\tmp_reg_2086[19]_i_4_n_2 ,\tmp_reg_2086[19]_i_5_n_2 }),
        .O(p_3_in[19:16]),
        .S({\tmp_reg_2086[19]_i_6_n_2 ,\tmp_reg_2086[19]_i_7_n_2 ,\tmp_reg_2086[19]_i_8_n_2 ,\tmp_reg_2086[19]_i_9_n_2 }));
  FDRE \tmp_reg_2086_reg[1] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[1]),
        .Q(tmp_reg_2086[1]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[20] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[20]),
        .Q(tmp_reg_2086[20]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[21] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[21]),
        .Q(tmp_reg_2086[21]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[22] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[22]),
        .Q(tmp_reg_2086[22]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[23] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[23]),
        .Q(tmp_reg_2086[23]),
        .R(1'b0));
  CARRY4 \tmp_reg_2086_reg[23]_i_1 
       (.CI(\tmp_reg_2086_reg[19]_i_1_n_2 ),
        .CO({\tmp_reg_2086_reg[23]_i_1_n_2 ,\tmp_reg_2086_reg[23]_i_1_n_3 ,\tmp_reg_2086_reg[23]_i_1_n_4 ,\tmp_reg_2086_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_2086[23]_i_2_n_2 ,\tmp_reg_2086[23]_i_3_n_2 ,\tmp_reg_2086[23]_i_4_n_2 ,\tmp_reg_2086[23]_i_5_n_2 }),
        .O(p_3_in[23:20]),
        .S({\tmp_reg_2086[23]_i_6_n_2 ,\tmp_reg_2086[23]_i_7_n_2 ,\tmp_reg_2086[23]_i_8_n_2 ,\tmp_reg_2086[23]_i_9_n_2 }));
  FDRE \tmp_reg_2086_reg[24] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[24]),
        .Q(tmp_reg_2086[24]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[25] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[25]),
        .Q(tmp_reg_2086[25]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[26] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[26]),
        .Q(tmp_reg_2086[26]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[27] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[27]),
        .Q(tmp_reg_2086[27]),
        .R(1'b0));
  CARRY4 \tmp_reg_2086_reg[27]_i_1 
       (.CI(\tmp_reg_2086_reg[23]_i_1_n_2 ),
        .CO({\tmp_reg_2086_reg[27]_i_1_n_2 ,\tmp_reg_2086_reg[27]_i_1_n_3 ,\tmp_reg_2086_reg[27]_i_1_n_4 ,\tmp_reg_2086_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_2086[27]_i_2_n_2 ,\tmp_reg_2086[27]_i_3_n_2 ,\tmp_reg_2086[27]_i_4_n_2 ,\tmp_reg_2086[27]_i_5_n_2 }),
        .O(p_3_in[27:24]),
        .S({\tmp_reg_2086[27]_i_6_n_2 ,\tmp_reg_2086[27]_i_7_n_2 ,\tmp_reg_2086[27]_i_8_n_2 ,\tmp_reg_2086[27]_i_9_n_2 }));
  FDRE \tmp_reg_2086_reg[28] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[28]),
        .Q(tmp_reg_2086[28]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[29] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[29]),
        .Q(tmp_reg_2086[29]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[2] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[2]),
        .Q(tmp_reg_2086[2]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[30] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[30]),
        .Q(tmp_reg_2086[30]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[31] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[31]),
        .Q(tmp_reg_2086[31]),
        .R(1'b0));
  CARRY4 \tmp_reg_2086_reg[31]_i_1 
       (.CI(\tmp_reg_2086_reg[27]_i_1_n_2 ),
        .CO({\NLW_tmp_reg_2086_reg[31]_i_1_CO_UNCONNECTED [3],\tmp_reg_2086_reg[31]_i_1_n_3 ,\tmp_reg_2086_reg[31]_i_1_n_4 ,\tmp_reg_2086_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_reg_2086[31]_i_2_n_2 ,\tmp_reg_2086[31]_i_3_n_2 ,\tmp_reg_2086[31]_i_4_n_2 }),
        .O(p_3_in[31:28]),
        .S({\tmp_reg_2086[31]_i_5_n_2 ,\tmp_reg_2086[31]_i_6_n_2 ,\tmp_reg_2086[31]_i_7_n_2 ,\tmp_reg_2086[31]_i_8_n_2 }));
  FDRE \tmp_reg_2086_reg[3] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[3]),
        .Q(tmp_reg_2086[3]),
        .R(1'b0));
  CARRY4 \tmp_reg_2086_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_reg_2086_reg[3]_i_1_n_2 ,\tmp_reg_2086_reg[3]_i_1_n_3 ,\tmp_reg_2086_reg[3]_i_1_n_4 ,\tmp_reg_2086_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_2086[3]_i_2_n_2 ,\tmp_reg_2086[3]_i_3_n_2 ,\tmp_reg_2086[3]_i_4_n_2 ,1'b0}),
        .O(p_3_in[3:0]),
        .S({\tmp_reg_2086[3]_i_5_n_2 ,\tmp_reg_2086[3]_i_6_n_2 ,\tmp_reg_2086[3]_i_7_n_2 ,\tmp_reg_2086[3]_i_8_n_2 }));
  FDRE \tmp_reg_2086_reg[4] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[4]),
        .Q(tmp_reg_2086[4]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[5] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[5]),
        .Q(tmp_reg_2086[5]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[6] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[6]),
        .Q(tmp_reg_2086[6]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[7] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[7]),
        .Q(tmp_reg_2086[7]),
        .R(1'b0));
  CARRY4 \tmp_reg_2086_reg[7]_i_1 
       (.CI(\tmp_reg_2086_reg[3]_i_1_n_2 ),
        .CO({\tmp_reg_2086_reg[7]_i_1_n_2 ,\tmp_reg_2086_reg[7]_i_1_n_3 ,\tmp_reg_2086_reg[7]_i_1_n_4 ,\tmp_reg_2086_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_2086[7]_i_2_n_2 ,\tmp_reg_2086[7]_i_3_n_2 ,\tmp_reg_2086[7]_i_4_n_2 ,\tmp_reg_2086[7]_i_5_n_2 }),
        .O(p_3_in[7:4]),
        .S({\tmp_reg_2086[7]_i_6_n_2 ,\tmp_reg_2086[7]_i_7_n_2 ,\tmp_reg_2086[7]_i_8_n_2 ,\tmp_reg_2086[7]_i_9_n_2 }));
  FDRE \tmp_reg_2086_reg[8] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[8]),
        .Q(tmp_reg_2086[8]),
        .R(1'b0));
  FDRE \tmp_reg_2086_reg[9] 
       (.C(ap_clk),
        .CE(fetch_readalloc_A_BUS_m_axi_U_n_113),
        .D(p_3_in[9]),
        .Q(tmp_reg_2086[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_AXILiteS_s_axi" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_AXILiteS_s_axi
   (E,
    ap_start,
    D,
    exitcond_fu_373_p2,
    s_axi_AXILiteS_AWREADY,
    SR,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RVALID,
    a,
    log,
    s_axi_AXILiteS_RDATA,
    interrupt,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BVALID,
    Q,
    \i_reg_219_reg[15] ,
    s_axi_AXILiteS_ARADDR,
    ap_rst_n,
    ap_rst_n_inv,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WDATA,
    \sum_reg_207_reg[31] ,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY);
  output [0:0]E;
  output ap_start;
  output [0:0]D;
  output exitcond_fu_373_p2;
  output s_axi_AXILiteS_AWREADY;
  output [0:0]SR;
  output s_axi_AXILiteS_ARREADY;
  output s_axi_AXILiteS_RVALID;
  output [29:0]a;
  output [29:0]log;
  output [31:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  output s_axi_AXILiteS_WREADY;
  output s_axi_AXILiteS_BVALID;
  input [2:0]Q;
  input [15:0]\i_reg_219_reg[15] ;
  input [5:0]s_axi_AXILiteS_ARADDR;
  input ap_rst_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_AXILiteS_AWADDR;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [31:0]\sum_reg_207_reg[31] ;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_AWVALID;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [29:0]a;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire exitcond_fu_373_p2;
  wire [15:0]\i_reg_219_reg[15] ;
  wire [31:0]int_a0;
  wire \int_a[31]_i_1_n_2 ;
  wire \int_a[31]_i_3_n_2 ;
  wire \int_a_reg_n_2_[0] ;
  wire \int_a_reg_n_2_[1] ;
  wire int_ap_done;
  wire int_ap_done_i_1_n_2;
  wire int_ap_done_i_2_n_2;
  wire \int_ap_return[31]_i_1_n_2 ;
  wire \int_ap_return[31]_i_3_n_2 ;
  wire \int_ap_return[31]_i_4_n_2 ;
  wire \int_ap_return[31]_i_5_n_2 ;
  wire \int_ap_return[31]_i_6_n_2 ;
  wire \int_ap_return_reg_n_2_[0] ;
  wire \int_ap_return_reg_n_2_[10] ;
  wire \int_ap_return_reg_n_2_[11] ;
  wire \int_ap_return_reg_n_2_[12] ;
  wire \int_ap_return_reg_n_2_[13] ;
  wire \int_ap_return_reg_n_2_[14] ;
  wire \int_ap_return_reg_n_2_[15] ;
  wire \int_ap_return_reg_n_2_[16] ;
  wire \int_ap_return_reg_n_2_[17] ;
  wire \int_ap_return_reg_n_2_[18] ;
  wire \int_ap_return_reg_n_2_[19] ;
  wire \int_ap_return_reg_n_2_[1] ;
  wire \int_ap_return_reg_n_2_[20] ;
  wire \int_ap_return_reg_n_2_[21] ;
  wire \int_ap_return_reg_n_2_[22] ;
  wire \int_ap_return_reg_n_2_[23] ;
  wire \int_ap_return_reg_n_2_[24] ;
  wire \int_ap_return_reg_n_2_[25] ;
  wire \int_ap_return_reg_n_2_[26] ;
  wire \int_ap_return_reg_n_2_[27] ;
  wire \int_ap_return_reg_n_2_[28] ;
  wire \int_ap_return_reg_n_2_[29] ;
  wire \int_ap_return_reg_n_2_[2] ;
  wire \int_ap_return_reg_n_2_[30] ;
  wire \int_ap_return_reg_n_2_[31] ;
  wire \int_ap_return_reg_n_2_[3] ;
  wire \int_ap_return_reg_n_2_[4] ;
  wire \int_ap_return_reg_n_2_[5] ;
  wire \int_ap_return_reg_n_2_[6] ;
  wire \int_ap_return_reg_n_2_[7] ;
  wire \int_ap_return_reg_n_2_[8] ;
  wire \int_ap_return_reg_n_2_[9] ;
  wire int_ap_start1;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_2;
  wire int_auto_restart_i_1_n_2;
  wire int_auto_restart_reg_n_2;
  wire int_gie_i_1_n_2;
  wire int_gie_i_2_n_2;
  wire int_gie_reg_n_2;
  wire int_ier9_out;
  wire \int_ier[0]_i_1_n_2 ;
  wire \int_ier[1]_i_1_n_2 ;
  wire \int_ier_reg_n_2_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_2 ;
  wire \int_isr[1]_i_1_n_2 ;
  wire \int_isr_reg_n_2_[0] ;
  wire [31:0]int_log0;
  wire \int_log[31]_i_1_n_2 ;
  wire \int_log[31]_i_3_n_2 ;
  wire \int_log_reg_n_2_[0] ;
  wire \int_log_reg_n_2_[1] ;
  wire interrupt;
  wire [29:0]log;
  wire p_0_in;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_2 ;
  wire \rdata[0]_i_3_n_2 ;
  wire \rdata[10]_i_1_n_2 ;
  wire \rdata[11]_i_1_n_2 ;
  wire \rdata[12]_i_1_n_2 ;
  wire \rdata[13]_i_1_n_2 ;
  wire \rdata[14]_i_1_n_2 ;
  wire \rdata[15]_i_1_n_2 ;
  wire \rdata[16]_i_1_n_2 ;
  wire \rdata[17]_i_1_n_2 ;
  wire \rdata[18]_i_1_n_2 ;
  wire \rdata[19]_i_1_n_2 ;
  wire \rdata[1]_i_2_n_2 ;
  wire \rdata[1]_i_3_n_2 ;
  wire \rdata[20]_i_1_n_2 ;
  wire \rdata[21]_i_1_n_2 ;
  wire \rdata[22]_i_1_n_2 ;
  wire \rdata[23]_i_1_n_2 ;
  wire \rdata[24]_i_1_n_2 ;
  wire \rdata[25]_i_1_n_2 ;
  wire \rdata[26]_i_1_n_2 ;
  wire \rdata[27]_i_1_n_2 ;
  wire \rdata[28]_i_1_n_2 ;
  wire \rdata[29]_i_1_n_2 ;
  wire \rdata[2]_i_2_n_2 ;
  wire \rdata[30]_i_1_n_2 ;
  wire \rdata[31]_i_1_n_2 ;
  wire \rdata[31]_i_3_n_2 ;
  wire \rdata[31]_i_4_n_2 ;
  wire \rdata[31]_i_5_n_2 ;
  wire \rdata[3]_i_2_n_2 ;
  wire \rdata[4]_i_1_n_2 ;
  wire \rdata[5]_i_1_n_2 ;
  wire \rdata[6]_i_1_n_2 ;
  wire \rdata[7]_i_2_n_2 ;
  wire \rdata[7]_i_3_n_2 ;
  wire \rdata[8]_i_1_n_2 ;
  wire \rdata[9]_i_1_n_2 ;
  wire \rstate[0]_i_1_n_2 ;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [31:0]\sum_reg_207_reg[31] ;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;
  wire \waddr_reg_n_2_[5] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_2 ;
  wire \wstate[1]_i_1_n_2 ;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(\int_ap_return[31]_i_1_n_2 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_219[15]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[2]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_a_reg_n_2_[0] ),
        .O(int_a0[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(a[8]),
        .O(int_a0[10]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(a[9]),
        .O(int_a0[11]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(a[10]),
        .O(int_a0[12]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(a[11]),
        .O(int_a0[13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(a[12]),
        .O(int_a0[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(a[13]),
        .O(int_a0[15]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(a[14]),
        .O(int_a0[16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(a[15]),
        .O(int_a0[17]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(a[16]),
        .O(int_a0[18]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(a[17]),
        .O(int_a0[19]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_a_reg_n_2_[1] ),
        .O(int_a0[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(a[18]),
        .O(int_a0[20]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(a[19]),
        .O(int_a0[21]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(a[20]),
        .O(int_a0[22]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(a[21]),
        .O(int_a0[23]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(a[22]),
        .O(int_a0[24]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(a[23]),
        .O(int_a0[25]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(a[24]),
        .O(int_a0[26]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(a[25]),
        .O(int_a0[27]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(a[26]),
        .O(int_a0[28]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(a[27]),
        .O(int_a0[29]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(a[0]),
        .O(int_a0[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(a[28]),
        .O(int_a0[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_a[31]_i_1 
       (.I0(\waddr_reg_n_2_[4] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\int_a[31]_i_3_n_2 ),
        .O(\int_a[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(a[29]),
        .O(int_a0[31]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_a[31]_i_3 
       (.I0(\waddr_reg_n_2_[5] ),
        .I1(\waddr_reg_n_2_[1] ),
        .I2(\waddr_reg_n_2_[0] ),
        .I3(wstate[1]),
        .I4(wstate[0]),
        .I5(s_axi_AXILiteS_WVALID),
        .O(\int_a[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(a[1]),
        .O(int_a0[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(a[2]),
        .O(int_a0[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(a[3]),
        .O(int_a0[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(a[4]),
        .O(int_a0[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(a[5]),
        .O(int_a0[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(a[6]),
        .O(int_a0[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(a[7]),
        .O(int_a0[9]));
  FDRE \int_a_reg[0] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[0]),
        .Q(\int_a_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[10] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[10]),
        .Q(a[8]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[11] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[11]),
        .Q(a[9]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[12] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[12]),
        .Q(a[10]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[13] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[13]),
        .Q(a[11]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[14] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[14]),
        .Q(a[12]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[15] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[15]),
        .Q(a[13]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[16] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[16]),
        .Q(a[14]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[17] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[17]),
        .Q(a[15]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[18] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[18]),
        .Q(a[16]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[19] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[19]),
        .Q(a[17]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[1] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[1]),
        .Q(\int_a_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[20] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[20]),
        .Q(a[18]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[21] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[21]),
        .Q(a[19]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[22] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[22]),
        .Q(a[20]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[23] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[23]),
        .Q(a[21]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[24] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[24]),
        .Q(a[22]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[25] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[25]),
        .Q(a[23]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[26] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[26]),
        .Q(a[24]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[27] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[27]),
        .Q(a[25]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[28] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[28]),
        .Q(a[26]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[29] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[29]),
        .Q(a[27]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[2] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[2]),
        .Q(a[0]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[30] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[30]),
        .Q(a[28]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[31] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[31]),
        .Q(a[29]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[3] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[3]),
        .Q(a[1]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[4] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[4]),
        .Q(a[2]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[5] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[5]),
        .Q(a[3]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[6] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[6]),
        .Q(a[4]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[7] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[7]),
        .Q(a[5]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[8] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[8]),
        .Q(a[6]),
        .R(ap_rst_n_inv));
  FDRE \int_a_reg[9] 
       (.C(ap_clk),
        .CE(\int_a[31]_i_1_n_2 ),
        .D(int_a0[9]),
        .Q(a[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(\int_ap_return[31]_i_1_n_2 ),
        .I1(int_ap_done_i_2_n_2),
        .I2(ar_hs),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done_i_2_n_2));
  FDRE int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_2),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \int_ap_return[31]_i_1 
       (.I0(Q[1]),
        .I1(exitcond_fu_373_p2),
        .O(\int_ap_return[31]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_ap_return[31]_i_2 
       (.I0(\int_ap_return[31]_i_3_n_2 ),
        .I1(\int_ap_return[31]_i_4_n_2 ),
        .I2(\int_ap_return[31]_i_5_n_2 ),
        .I3(\int_ap_return[31]_i_6_n_2 ),
        .O(exitcond_fu_373_p2));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_ap_return[31]_i_3 
       (.I0(\i_reg_219_reg[15] [9]),
        .I1(\i_reg_219_reg[15] [11]),
        .I2(\i_reg_219_reg[15] [8]),
        .I3(\i_reg_219_reg[15] [10]),
        .O(\int_ap_return[31]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \int_ap_return[31]_i_4 
       (.I0(\i_reg_219_reg[15] [15]),
        .I1(\i_reg_219_reg[15] [14]),
        .I2(\i_reg_219_reg[15] [12]),
        .I3(\i_reg_219_reg[15] [13]),
        .O(\int_ap_return[31]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_ap_return[31]_i_5 
       (.I0(\i_reg_219_reg[15] [2]),
        .I1(\i_reg_219_reg[15] [3]),
        .I2(\i_reg_219_reg[15] [0]),
        .I3(\i_reg_219_reg[15] [1]),
        .O(\int_ap_return[31]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_ap_return[31]_i_6 
       (.I0(\i_reg_219_reg[15] [6]),
        .I1(\i_reg_219_reg[15] [7]),
        .I2(\i_reg_219_reg[15] [4]),
        .I3(\i_reg_219_reg[15] [5]),
        .O(\int_ap_return[31]_i_6_n_2 ));
  FDRE \int_ap_return_reg[0] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [0]),
        .Q(\int_ap_return_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[10] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [10]),
        .Q(\int_ap_return_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[11] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [11]),
        .Q(\int_ap_return_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[12] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [12]),
        .Q(\int_ap_return_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[13] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [13]),
        .Q(\int_ap_return_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[14] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [14]),
        .Q(\int_ap_return_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[15] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [15]),
        .Q(\int_ap_return_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[16] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [16]),
        .Q(\int_ap_return_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[17] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [17]),
        .Q(\int_ap_return_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[18] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [18]),
        .Q(\int_ap_return_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[19] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [19]),
        .Q(\int_ap_return_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[1] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [1]),
        .Q(\int_ap_return_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[20] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [20]),
        .Q(\int_ap_return_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[21] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [21]),
        .Q(\int_ap_return_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[22] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [22]),
        .Q(\int_ap_return_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[23] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [23]),
        .Q(\int_ap_return_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[24] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [24]),
        .Q(\int_ap_return_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[25] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [25]),
        .Q(\int_ap_return_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[26] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [26]),
        .Q(\int_ap_return_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[27] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [27]),
        .Q(\int_ap_return_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[28] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [28]),
        .Q(\int_ap_return_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[29] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [29]),
        .Q(\int_ap_return_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[2] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [2]),
        .Q(\int_ap_return_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[30] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [30]),
        .Q(\int_ap_return_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[31] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [31]),
        .Q(\int_ap_return_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[3] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [3]),
        .Q(\int_ap_return_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[4] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [4]),
        .Q(\int_ap_return_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[5] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [5]),
        .Q(\int_ap_return_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[6] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [6]),
        .Q(\int_ap_return_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[7] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [7]),
        .Q(\int_ap_return_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[8] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [8]),
        .Q(\int_ap_return_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[9] 
       (.C(ap_clk),
        .CE(\int_ap_return[31]_i_1_n_2 ),
        .D(\sum_reg_207_reg[31] [9]),
        .Q(\int_ap_return_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart_reg_n_2),
        .I1(\int_ap_return[31]_i_1_n_2 ),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\int_a[31]_i_3_n_2 ),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\waddr_reg_n_2_[2] ),
        .I5(s_axi_AXILiteS_WSTRB[0]),
        .O(int_ap_start3_out));
  FDRE int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_2),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(int_ap_start1),
        .I2(int_auto_restart_reg_n_2),
        .O(int_auto_restart_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    int_auto_restart_i_2
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\waddr_reg_n_2_[4] ),
        .I3(\int_a[31]_i_3_n_2 ),
        .I4(\waddr_reg_n_2_[3] ),
        .O(int_ap_start1));
  FDRE int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_2),
        .Q(int_auto_restart_reg_n_2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(int_gie_i_2_n_2),
        .I3(\waddr_reg_n_2_[2] ),
        .I4(int_gie_reg_n_2),
        .O(int_gie_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h04)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_2_[4] ),
        .I1(\int_a[31]_i_3_n_2 ),
        .I2(\waddr_reg_n_2_[3] ),
        .O(int_gie_i_2_n_2));
  FDRE int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_2),
        .Q(int_gie_reg_n_2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_2_[0] ),
        .O(\int_ier[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_ier9_out),
        .I2(p_0_in),
        .O(\int_ier[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\int_a[31]_i_3_n_2 ),
        .O(int_ier9_out));
  FDRE \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_2 ),
        .Q(\int_ier_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_2 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_2_[0] ),
        .I3(\int_ap_return[31]_i_1_n_2 ),
        .I4(\int_isr_reg_n_2_[0] ),
        .O(\int_isr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[4] ),
        .I3(\int_a[31]_i_3_n_2 ),
        .I4(\waddr_reg_n_2_[2] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(\int_ap_return[31]_i_1_n_2 ),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_2 ));
  FDRE \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_2 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_log_reg_n_2_[0] ),
        .O(int_log0[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(log[8]),
        .O(int_log0[10]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(log[9]),
        .O(int_log0[11]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(log[10]),
        .O(int_log0[12]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(log[11]),
        .O(int_log0[13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(log[12]),
        .O(int_log0[14]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(log[13]),
        .O(int_log0[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(log[14]),
        .O(int_log0[16]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(log[15]),
        .O(int_log0[17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(log[16]),
        .O(int_log0[18]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(log[17]),
        .O(int_log0[19]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_log_reg_n_2_[1] ),
        .O(int_log0[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(log[18]),
        .O(int_log0[20]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(log[19]),
        .O(int_log0[21]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(log[20]),
        .O(int_log0[22]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(log[21]),
        .O(int_log0[23]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(log[22]),
        .O(int_log0[24]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(log[23]),
        .O(int_log0[25]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(log[24]),
        .O(int_log0[26]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(log[25]),
        .O(int_log0[27]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(log[26]),
        .O(int_log0[28]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(log[27]),
        .O(int_log0[29]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(log[0]),
        .O(int_log0[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(log[28]),
        .O(int_log0[30]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_log[31]_i_1 
       (.I0(\waddr_reg_n_2_[5] ),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(\int_log[31]_i_3_n_2 ),
        .I3(\waddr_reg_n_2_[2] ),
        .I4(\waddr_reg_n_2_[3] ),
        .O(\int_log[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(log[29]),
        .O(int_log0[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \int_log[31]_i_3 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(\waddr_reg_n_2_[0] ),
        .I4(\waddr_reg_n_2_[1] ),
        .O(\int_log[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(log[1]),
        .O(int_log0[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(log[2]),
        .O(int_log0[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(log[3]),
        .O(int_log0[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(log[4]),
        .O(int_log0[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(log[5]),
        .O(int_log0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(log[6]),
        .O(int_log0[8]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_log[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(log[7]),
        .O(int_log0[9]));
  FDRE \int_log_reg[0] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[0]),
        .Q(\int_log_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[10] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[10]),
        .Q(log[8]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[11] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[11]),
        .Q(log[9]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[12] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[12]),
        .Q(log[10]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[13] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[13]),
        .Q(log[11]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[14] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[14]),
        .Q(log[12]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[15] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[15]),
        .Q(log[13]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[16] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[16]),
        .Q(log[14]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[17] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[17]),
        .Q(log[15]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[18] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[18]),
        .Q(log[16]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[19] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[19]),
        .Q(log[17]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[1] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[1]),
        .Q(\int_log_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[20] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[20]),
        .Q(log[18]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[21] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[21]),
        .Q(log[19]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[22] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[22]),
        .Q(log[20]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[23] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[23]),
        .Q(log[21]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[24] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[24]),
        .Q(log[22]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[25] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[25]),
        .Q(log[23]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[26] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[26]),
        .Q(log[24]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[27] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[27]),
        .Q(log[25]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[28] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[28]),
        .Q(log[26]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[29] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[29]),
        .Q(log[27]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[2] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[2]),
        .Q(log[0]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[30] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[30]),
        .Q(log[28]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[31] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[31]),
        .Q(log[29]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[3] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[3]),
        .Q(log[1]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[4] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[4]),
        .Q(log[2]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[5] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[5]),
        .Q(log[3]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[6] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[6]),
        .Q(log[4]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[7] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[7]),
        .Q(log[5]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[8] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[8]),
        .Q(log[6]),
        .R(ap_rst_n_inv));
  FDRE \int_log_reg[9] 
       (.C(ap_clk),
        .CE(\int_log[31]_i_1_n_2 ),
        .D(int_log0[9]),
        .Q(log[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_2),
        .I1(\int_isr_reg_n_2_[0] ),
        .I2(p_1_in),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_2_[0] ),
        .I1(\int_ier_reg_n_2_[0] ),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(int_gie_reg_n_2),
        .I4(\rdata[31]_i_5_n_2 ),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(\int_log_reg_n_2_[0] ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_a_reg_n_2_[0] ),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[0] ),
        .O(\rdata[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[10]_i_1 
       (.I0(log[8]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[8]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[10] ),
        .O(\rdata[10]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[11]_i_1 
       (.I0(log[9]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[9]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[11] ),
        .O(\rdata[11]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[12]_i_1 
       (.I0(log[10]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[10]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[12] ),
        .O(\rdata[12]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[13]_i_1 
       (.I0(log[11]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[11]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[13] ),
        .O(\rdata[13]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[14]_i_1 
       (.I0(log[12]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[12]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[14] ),
        .O(\rdata[14]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[15]_i_1 
       (.I0(log[13]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[13]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[15] ),
        .O(\rdata[15]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[16]_i_1 
       (.I0(log[14]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[14]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[16] ),
        .O(\rdata[16]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[17]_i_1 
       (.I0(log[15]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[15]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[17] ),
        .O(\rdata[17]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[18]_i_1 
       (.I0(log[16]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[16]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[18] ),
        .O(\rdata[18]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[19]_i_1 
       (.I0(log[17]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[17]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[19] ),
        .O(\rdata[19]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_2 
       (.I0(p_1_in),
        .I1(p_0_in),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(int_ap_done),
        .I4(\rdata[31]_i_5_n_2 ),
        .O(\rdata[1]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(\int_log_reg_n_2_[1] ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_a_reg_n_2_[1] ),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[1] ),
        .O(\rdata[1]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[20]_i_1 
       (.I0(log[18]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[18]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[20] ),
        .O(\rdata[20]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[21]_i_1 
       (.I0(log[19]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[19]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[21] ),
        .O(\rdata[21]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[22]_i_1 
       (.I0(log[20]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[20]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[22] ),
        .O(\rdata[22]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[23]_i_1 
       (.I0(log[21]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[21]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[23] ),
        .O(\rdata[23]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[24]_i_1 
       (.I0(log[22]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[22]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[24] ),
        .O(\rdata[24]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[25]_i_1 
       (.I0(log[23]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[23]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[25] ),
        .O(\rdata[25]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[26]_i_1 
       (.I0(log[24]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[24]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[26] ),
        .O(\rdata[26]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[27]_i_1 
       (.I0(log[25]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[25]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[27] ),
        .O(\rdata[27]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[28]_i_1 
       (.I0(log[26]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[26]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[28] ),
        .O(\rdata[28]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[29]_i_1 
       (.I0(log[27]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[27]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[29] ),
        .O(\rdata[29]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_2 ),
        .I1(\rdata[7]_i_3_n_2 ),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(Q[0]),
        .I4(ap_start),
        .I5(\rdata[31]_i_4_n_2 ),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(log[0]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[0]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[2] ),
        .O(\rdata[2]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[30]_i_1 
       (.I0(log[28]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[28]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[30] ),
        .O(\rdata[30]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[31]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'h20)) 
    \rdata[31]_i_2 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(s_axi_AXILiteS_RVALID),
        .I2(ap_rst_n),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[31]_i_3 
       (.I0(log[29]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[29]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[31] ),
        .O(\rdata[31]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \rdata[31]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEA)) 
    \rdata[31]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[31]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[3]_i_1 
       (.I0(log[1]),
        .I1(\rdata[3]_i_2_n_2 ),
        .I2(\rdata[7]_i_3_n_2 ),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return[31]_i_1_n_2 ),
        .I5(\rdata[31]_i_4_n_2 ),
        .O(rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_2 
       (.I0(a[1]),
        .I1(\rdata[31]_i_5_n_2 ),
        .I2(\int_ap_return_reg_n_2_[3] ),
        .O(\rdata[3]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_1 
       (.I0(log[2]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[2]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[4] ),
        .O(\rdata[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_1 
       (.I0(log[3]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[3]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[5] ),
        .O(\rdata[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_1 
       (.I0(log[4]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[4]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[6] ),
        .O(\rdata[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[7]_i_1 
       (.I0(log[5]),
        .I1(\rdata[7]_i_2_n_2 ),
        .I2(\rdata[7]_i_3_n_2 ),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(int_auto_restart_reg_n_2),
        .I5(\rdata[31]_i_4_n_2 ),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_2 
       (.I0(a[5]),
        .I1(\rdata[31]_i_5_n_2 ),
        .I2(\int_ap_return_reg_n_2_[7] ),
        .O(\rdata[7]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[7]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .O(\rdata[7]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_1 
       (.I0(log[6]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[6]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[8] ),
        .O(\rdata[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_1 
       (.I0(log[7]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(a[7]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_ap_return_reg_n_2_[9] ),
        .O(\rdata[9]_i_1_n_2 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_2 ),
        .I1(\rdata[0]_i_3_n_2 ),
        .O(rdata[0]),
        .S(\rdata[7]_i_3_n_2 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_2 ),
        .I1(\rdata[1]_i_3_n_2 ),
        .O(rdata[1]),
        .S(\rdata[7]_i_3_n_2 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \rstate[0]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(s_axi_AXILiteS_RVALID),
        .I2(s_axi_AXILiteS_ARVALID),
        .O(\rstate[0]_i_1_n_2 ));
  FDRE \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_ARREADY_INST_0
       (.I0(ap_rst_n),
        .I1(s_axi_AXILiteS_RVALID),
        .O(s_axi_AXILiteS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h02)) 
    s_axi_AXILiteS_AWREADY_INST_0
       (.I0(ap_rst_n),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .O(s_axi_AXILiteS_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_AXILiteS_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_AXILiteS_WREADY));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_2_cast_reg_1644[29]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(E));
  LUT4 #(
    .INIT(16'h0200)) 
    \waddr[5]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(ap_rst_n),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[5]),
        .Q(\waddr_reg_n_2_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \wstate[0]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(wstate[0]),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\wstate[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0838)) 
    \wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_AXILiteS_BREADY),
        .O(\wstate[1]_i_1_n_2 ));
  FDRE \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_2 ),
        .Q(wstate[0]),
        .R(ap_rst_n_inv));
  FDRE \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_2 ),
        .Q(wstate[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_A_BUS_m_axi" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_A_BUS_m_axi
   (pop0,
    A_BUS_ARREADY,
    ap_NS_fsm1,
    reg_2390,
    p_5_in,
    \a2_sum39_reg_2141_reg[29] ,
    \a2_sum31_reg_2048_reg[29] ,
    \a2_sum33_reg_2070_reg[29] ,
    \reg_325_reg[0] ,
    \reg_305_reg[0] ,
    D,
    \a2_sum2_reg_1784_reg[29] ,
    \a2_sum46_reg_2218_reg[29] ,
    \a2_sum40_reg_2152_reg[29] ,
    \i_1_49_reg_2244_reg[15] ,
    \a2_sum10_reg_1817_reg[29] ,
    \reg_235_reg[0] ,
    \a2_sum30_reg_2037_reg[29] ,
    \a2_sum43_reg_2185_reg[29] ,
    \a2_sum37_reg_2119_reg[29] ,
    \a2_sum32_reg_2059_reg[29] ,
    \a2_sum25_reg_1982_reg[29] ,
    \a2_sum13_reg_1850_reg[29] ,
    \a2_sum16_reg_1883_reg[29] ,
    \a2_sum41_reg_2163_reg[29] ,
    \a2_sum22_reg_1949_reg[29] ,
    \a2_sum19_reg_1916_reg[29] ,
    \a2_sum44_reg_2196_reg[29] ,
    \reg_309_reg[0] ,
    \reg_277_reg[0] ,
    \reg_273_reg[0] ,
    m_axi_A_BUS_RREADY,
    ap_reg_ioackin_A_BUS_ARREADY_reg,
    \a2_sum7_reg_1740_reg[29] ,
    \a2_sum6_reg_1729_reg[29] ,
    \a2_sum8_reg_1751_reg[29] ,
    \a2_sum9_reg_1762_reg[29] ,
    \a2_sum28_reg_2015_reg[29] ,
    \a2_sum35_reg_2097_reg[29] ,
    \a2_sum38_reg_2130_reg[29] ,
    \a2_sum3_reg_1795_reg[29] ,
    \a2_sum26_reg_1993_reg[29] ,
    \a2_sum14_reg_1861_reg[29] ,
    \a2_sum20_reg_1927_reg[29] ,
    \a2_sum45_reg_2207_reg[29] ,
    \a2_sum23_reg_1960_reg[29] ,
    \a2_sum29_reg_2026_reg[29] ,
    \a2_sum36_reg_2108_reg[29] ,
    \a2_sum42_reg_2174_reg[29] ,
    \a2_sum11_reg_1828_reg[29] ,
    \a2_sum17_reg_1894_reg[29] ,
    \a2_sum24_reg_1971_reg[29] ,
    \a2_sum27_reg_2004_reg[29] ,
    \a2_sum18_reg_1905_reg[29] ,
    \a2_sum15_reg_1872_reg[29] ,
    \a2_sum12_reg_1839_reg[29] ,
    \a2_sum4_reg_1806_reg[29] ,
    \a2_sum34_reg_2081_reg[29] ,
    \a2_sum21_reg_1938_reg[29] ,
    m_axi_A_BUS_ARADDR,
    ARLEN,
    m_axi_A_BUS_ARVALID,
    I_RDATA,
    ap_reg_ioackin_A_BUS_ARREADY_reg_0,
    Q,
    empty_n_reg,
    E,
    ap_reg_ioackin_LOG_BUS_WREADY,
    LOG_BUS_WREADY,
    \a2_sum3_reg_1795_reg[29]_0 ,
    \a2_sum1_reg_1773_reg[29] ,
    \a2_sum2_reg_1784_reg[29]_0 ,
    \a2_sum11_reg_1828_reg[29]_0 ,
    \a2_sum4_reg_1806_reg[29]_0 ,
    \a2_sum10_reg_1817_reg[29]_0 ,
    \a2_sum14_reg_1861_reg[29]_0 ,
    \a2_sum12_reg_1839_reg[29]_0 ,
    \a2_sum13_reg_1850_reg[29]_0 ,
    A_BUS_ARADDR1,
    \a2_sum17_reg_1894_reg[29]_0 ,
    \a2_sum15_reg_1872_reg[29]_0 ,
    \a2_sum16_reg_1883_reg[29]_0 ,
    \a2_sum20_reg_1927_reg[29]_0 ,
    \a2_sum18_reg_1905_reg[29]_0 ,
    \a2_sum19_reg_1916_reg[29]_0 ,
    \a2_sum23_reg_1960_reg[29]_0 ,
    \a2_sum21_reg_1938_reg[29]_0 ,
    \a2_sum22_reg_1949_reg[29]_0 ,
    \a2_sum26_reg_1993_reg[29]_0 ,
    \a2_sum24_reg_1971_reg[29]_0 ,
    \a2_sum25_reg_1982_reg[29]_0 ,
    \a2_sum29_reg_2026_reg[29]_0 ,
    \a2_sum27_reg_2004_reg[29]_0 ,
    \a2_sum28_reg_2015_reg[29]_0 ,
    \a2_sum32_reg_2059_reg[29]_0 ,
    \a2_sum30_reg_2037_reg[29]_0 ,
    \a2_sum31_reg_2048_reg[29]_0 ,
    \a2_sum35_reg_2097_reg[29]_0 ,
    \a2_sum33_reg_2070_reg[29]_0 ,
    \a2_sum34_reg_2081_reg[29]_0 ,
    \a2_sum41_reg_2163_reg[29]_0 ,
    \a2_sum38_reg_2130_reg[29]_0 ,
    \a2_sum36_reg_2108_reg[29]_0 ,
    \a2_sum37_reg_2119_reg[29]_0 ,
    \a2_sum39_reg_2141_reg[29]_0 ,
    \a2_sum40_reg_2152_reg[29]_0 ,
    \a2_sum44_reg_2196_reg[29]_0 ,
    \a2_sum42_reg_2174_reg[29]_0 ,
    \a2_sum43_reg_2185_reg[29]_0 ,
    \a2_sum48_reg_2234_reg[29] ,
    \a2_sum49_reg_2239_reg[29] ,
    \a2_sum47_reg_2229_reg[29] ,
    \a2_sum45_reg_2207_reg[29]_0 ,
    \a2_sum46_reg_2218_reg[29]_0 ,
    \ap_CS_fsm_reg[7] ,
    ap_rst_n,
    m_axi_A_BUS_RVALID,
    \a2_sum6_reg_1729_reg[29]_0 ,
    \a2_sum9_reg_1762_reg[29]_0 ,
    \a2_sum6_reg_1729_reg[28] ,
    \a2_sum9_reg_1762_reg[28] ,
    \a2_sum6_reg_1729_reg[27] ,
    \a2_sum9_reg_1762_reg[27] ,
    \a2_sum6_reg_1729_reg[26] ,
    \a2_sum9_reg_1762_reg[26] ,
    \a2_sum6_reg_1729_reg[25] ,
    \a2_sum9_reg_1762_reg[25] ,
    \a2_sum6_reg_1729_reg[24] ,
    \a2_sum9_reg_1762_reg[24] ,
    \a2_sum6_reg_1729_reg[23] ,
    \a2_sum9_reg_1762_reg[23] ,
    \a2_sum6_reg_1729_reg[22] ,
    \a2_sum9_reg_1762_reg[22] ,
    \a2_sum6_reg_1729_reg[21] ,
    \a2_sum9_reg_1762_reg[21] ,
    \a2_sum6_reg_1729_reg[20] ,
    \a2_sum9_reg_1762_reg[20] ,
    \a2_sum6_reg_1729_reg[19] ,
    \a2_sum9_reg_1762_reg[19] ,
    \a2_sum6_reg_1729_reg[18] ,
    \a2_sum9_reg_1762_reg[18] ,
    \a2_sum6_reg_1729_reg[17] ,
    \a2_sum9_reg_1762_reg[17] ,
    \a2_sum6_reg_1729_reg[16] ,
    \a2_sum9_reg_1762_reg[16] ,
    \a2_sum6_reg_1729_reg[15] ,
    \a2_sum9_reg_1762_reg[15] ,
    \a2_sum6_reg_1729_reg[14] ,
    \a2_sum9_reg_1762_reg[14] ,
    \a2_sum6_reg_1729_reg[13] ,
    \a2_sum9_reg_1762_reg[13] ,
    \a2_sum6_reg_1729_reg[12] ,
    \a2_sum9_reg_1762_reg[12] ,
    \a2_sum6_reg_1729_reg[11] ,
    \a2_sum9_reg_1762_reg[11] ,
    \a2_sum6_reg_1729_reg[10] ,
    \a2_sum9_reg_1762_reg[10] ,
    \a2_sum6_reg_1729_reg[9] ,
    \a2_sum9_reg_1762_reg[9] ,
    \a2_sum6_reg_1729_reg[8] ,
    \a2_sum9_reg_1762_reg[8] ,
    \a2_sum6_reg_1729_reg[7] ,
    \a2_sum9_reg_1762_reg[7] ,
    \a2_sum6_reg_1729_reg[6] ,
    \a2_sum9_reg_1762_reg[6] ,
    \a2_sum6_reg_1729_reg[5] ,
    \a2_sum9_reg_1762_reg[5] ,
    \a2_sum6_reg_1729_reg[4] ,
    \a2_sum9_reg_1762_reg[4] ,
    \a2_sum6_reg_1729_reg[3] ,
    \a2_sum9_reg_1762_reg[3] ,
    \a2_sum6_reg_1729_reg[2] ,
    \a2_sum9_reg_1762_reg[2] ,
    \a2_sum6_reg_1729_reg[1] ,
    \a2_sum9_reg_1762_reg[1] ,
    \a2_sum6_reg_1729_reg[0] ,
    \a2_sum9_reg_1762_reg[0] ,
    m_axi_A_BUS_ARREADY,
    ap_clk,
    m_axi_A_BUS_RLAST,
    m_axi_A_BUS_RRESP,
    ap_rst_n_inv);
  output pop0;
  output A_BUS_ARREADY;
  output ap_NS_fsm1;
  output reg_2390;
  output p_5_in;
  output [0:0]\a2_sum39_reg_2141_reg[29] ;
  output [0:0]\a2_sum31_reg_2048_reg[29] ;
  output [0:0]\a2_sum33_reg_2070_reg[29] ;
  output [0:0]\reg_325_reg[0] ;
  output [0:0]\reg_305_reg[0] ;
  output [54:0]D;
  output [0:0]\a2_sum2_reg_1784_reg[29] ;
  output [0:0]\a2_sum46_reg_2218_reg[29] ;
  output [0:0]\a2_sum40_reg_2152_reg[29] ;
  output [0:0]\i_1_49_reg_2244_reg[15] ;
  output [0:0]\a2_sum10_reg_1817_reg[29] ;
  output [0:0]\reg_235_reg[0] ;
  output [0:0]\a2_sum30_reg_2037_reg[29] ;
  output [0:0]\a2_sum43_reg_2185_reg[29] ;
  output [0:0]\a2_sum37_reg_2119_reg[29] ;
  output [0:0]\a2_sum32_reg_2059_reg[29] ;
  output [0:0]\a2_sum25_reg_1982_reg[29] ;
  output [0:0]\a2_sum13_reg_1850_reg[29] ;
  output [0:0]\a2_sum16_reg_1883_reg[29] ;
  output [0:0]\a2_sum41_reg_2163_reg[29] ;
  output [0:0]\a2_sum22_reg_1949_reg[29] ;
  output [0:0]\a2_sum19_reg_1916_reg[29] ;
  output [0:0]\a2_sum44_reg_2196_reg[29] ;
  output [0:0]\reg_309_reg[0] ;
  output [0:0]\reg_277_reg[0] ;
  output [0:0]\reg_273_reg[0] ;
  output m_axi_A_BUS_RREADY;
  output ap_reg_ioackin_A_BUS_ARREADY_reg;
  output [0:0]\a2_sum7_reg_1740_reg[29] ;
  output [0:0]\a2_sum6_reg_1729_reg[29] ;
  output [0:0]\a2_sum8_reg_1751_reg[29] ;
  output [0:0]\a2_sum9_reg_1762_reg[29] ;
  output [0:0]\a2_sum28_reg_2015_reg[29] ;
  output [0:0]\a2_sum35_reg_2097_reg[29] ;
  output [0:0]\a2_sum38_reg_2130_reg[29] ;
  output [0:0]\a2_sum3_reg_1795_reg[29] ;
  output [0:0]\a2_sum26_reg_1993_reg[29] ;
  output [0:0]\a2_sum14_reg_1861_reg[29] ;
  output [0:0]\a2_sum20_reg_1927_reg[29] ;
  output [0:0]\a2_sum45_reg_2207_reg[29] ;
  output [0:0]\a2_sum23_reg_1960_reg[29] ;
  output [0:0]\a2_sum29_reg_2026_reg[29] ;
  output [0:0]\a2_sum36_reg_2108_reg[29] ;
  output [0:0]\a2_sum42_reg_2174_reg[29] ;
  output [0:0]\a2_sum11_reg_1828_reg[29] ;
  output [0:0]\a2_sum17_reg_1894_reg[29] ;
  output [0:0]\a2_sum24_reg_1971_reg[29] ;
  output [0:0]\a2_sum27_reg_2004_reg[29] ;
  output [0:0]\a2_sum18_reg_1905_reg[29] ;
  output [0:0]\a2_sum15_reg_1872_reg[29] ;
  output [0:0]\a2_sum12_reg_1839_reg[29] ;
  output [0:0]\a2_sum4_reg_1806_reg[29] ;
  output [0:0]\a2_sum34_reg_2081_reg[29] ;
  output [0:0]\a2_sum21_reg_1938_reg[29] ;
  output [29:0]m_axi_A_BUS_ARADDR;
  output [3:0]ARLEN;
  output m_axi_A_BUS_ARVALID;
  output [31:0]I_RDATA;
  input ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  input [57:0]Q;
  input empty_n_reg;
  input [0:0]E;
  input ap_reg_ioackin_LOG_BUS_WREADY;
  input LOG_BUS_WREADY;
  input [29:0]\a2_sum3_reg_1795_reg[29]_0 ;
  input [29:0]\a2_sum1_reg_1773_reg[29] ;
  input [29:0]\a2_sum2_reg_1784_reg[29]_0 ;
  input [29:0]\a2_sum11_reg_1828_reg[29]_0 ;
  input [29:0]\a2_sum4_reg_1806_reg[29]_0 ;
  input [29:0]\a2_sum10_reg_1817_reg[29]_0 ;
  input [29:0]\a2_sum14_reg_1861_reg[29]_0 ;
  input [29:0]\a2_sum12_reg_1839_reg[29]_0 ;
  input [29:0]\a2_sum13_reg_1850_reg[29]_0 ;
  input A_BUS_ARADDR1;
  input [29:0]\a2_sum17_reg_1894_reg[29]_0 ;
  input [29:0]\a2_sum15_reg_1872_reg[29]_0 ;
  input [29:0]\a2_sum16_reg_1883_reg[29]_0 ;
  input [29:0]\a2_sum20_reg_1927_reg[29]_0 ;
  input [29:0]\a2_sum18_reg_1905_reg[29]_0 ;
  input [29:0]\a2_sum19_reg_1916_reg[29]_0 ;
  input [29:0]\a2_sum23_reg_1960_reg[29]_0 ;
  input [29:0]\a2_sum21_reg_1938_reg[29]_0 ;
  input [29:0]\a2_sum22_reg_1949_reg[29]_0 ;
  input [29:0]\a2_sum26_reg_1993_reg[29]_0 ;
  input [29:0]\a2_sum24_reg_1971_reg[29]_0 ;
  input [29:0]\a2_sum25_reg_1982_reg[29]_0 ;
  input [29:0]\a2_sum29_reg_2026_reg[29]_0 ;
  input [29:0]\a2_sum27_reg_2004_reg[29]_0 ;
  input [29:0]\a2_sum28_reg_2015_reg[29]_0 ;
  input [29:0]\a2_sum32_reg_2059_reg[29]_0 ;
  input [29:0]\a2_sum30_reg_2037_reg[29]_0 ;
  input [29:0]\a2_sum31_reg_2048_reg[29]_0 ;
  input [29:0]\a2_sum35_reg_2097_reg[29]_0 ;
  input [29:0]\a2_sum33_reg_2070_reg[29]_0 ;
  input [29:0]\a2_sum34_reg_2081_reg[29]_0 ;
  input [29:0]\a2_sum41_reg_2163_reg[29]_0 ;
  input [29:0]\a2_sum38_reg_2130_reg[29]_0 ;
  input [29:0]\a2_sum36_reg_2108_reg[29]_0 ;
  input [29:0]\a2_sum37_reg_2119_reg[29]_0 ;
  input [29:0]\a2_sum39_reg_2141_reg[29]_0 ;
  input [29:0]\a2_sum40_reg_2152_reg[29]_0 ;
  input [29:0]\a2_sum44_reg_2196_reg[29]_0 ;
  input [29:0]\a2_sum42_reg_2174_reg[29]_0 ;
  input [29:0]\a2_sum43_reg_2185_reg[29]_0 ;
  input [29:0]\a2_sum48_reg_2234_reg[29] ;
  input [29:0]\a2_sum49_reg_2239_reg[29] ;
  input [29:0]\a2_sum47_reg_2229_reg[29] ;
  input [29:0]\a2_sum45_reg_2207_reg[29]_0 ;
  input [29:0]\a2_sum46_reg_2218_reg[29]_0 ;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input ap_rst_n;
  input m_axi_A_BUS_RVALID;
  input \a2_sum6_reg_1729_reg[29]_0 ;
  input \a2_sum9_reg_1762_reg[29]_0 ;
  input \a2_sum6_reg_1729_reg[28] ;
  input \a2_sum9_reg_1762_reg[28] ;
  input \a2_sum6_reg_1729_reg[27] ;
  input \a2_sum9_reg_1762_reg[27] ;
  input \a2_sum6_reg_1729_reg[26] ;
  input \a2_sum9_reg_1762_reg[26] ;
  input \a2_sum6_reg_1729_reg[25] ;
  input \a2_sum9_reg_1762_reg[25] ;
  input \a2_sum6_reg_1729_reg[24] ;
  input \a2_sum9_reg_1762_reg[24] ;
  input \a2_sum6_reg_1729_reg[23] ;
  input \a2_sum9_reg_1762_reg[23] ;
  input \a2_sum6_reg_1729_reg[22] ;
  input \a2_sum9_reg_1762_reg[22] ;
  input \a2_sum6_reg_1729_reg[21] ;
  input \a2_sum9_reg_1762_reg[21] ;
  input \a2_sum6_reg_1729_reg[20] ;
  input \a2_sum9_reg_1762_reg[20] ;
  input \a2_sum6_reg_1729_reg[19] ;
  input \a2_sum9_reg_1762_reg[19] ;
  input \a2_sum6_reg_1729_reg[18] ;
  input \a2_sum9_reg_1762_reg[18] ;
  input \a2_sum6_reg_1729_reg[17] ;
  input \a2_sum9_reg_1762_reg[17] ;
  input \a2_sum6_reg_1729_reg[16] ;
  input \a2_sum9_reg_1762_reg[16] ;
  input \a2_sum6_reg_1729_reg[15] ;
  input \a2_sum9_reg_1762_reg[15] ;
  input \a2_sum6_reg_1729_reg[14] ;
  input \a2_sum9_reg_1762_reg[14] ;
  input \a2_sum6_reg_1729_reg[13] ;
  input \a2_sum9_reg_1762_reg[13] ;
  input \a2_sum6_reg_1729_reg[12] ;
  input \a2_sum9_reg_1762_reg[12] ;
  input \a2_sum6_reg_1729_reg[11] ;
  input \a2_sum9_reg_1762_reg[11] ;
  input \a2_sum6_reg_1729_reg[10] ;
  input \a2_sum9_reg_1762_reg[10] ;
  input \a2_sum6_reg_1729_reg[9] ;
  input \a2_sum9_reg_1762_reg[9] ;
  input \a2_sum6_reg_1729_reg[8] ;
  input \a2_sum9_reg_1762_reg[8] ;
  input \a2_sum6_reg_1729_reg[7] ;
  input \a2_sum9_reg_1762_reg[7] ;
  input \a2_sum6_reg_1729_reg[6] ;
  input \a2_sum9_reg_1762_reg[6] ;
  input \a2_sum6_reg_1729_reg[5] ;
  input \a2_sum9_reg_1762_reg[5] ;
  input \a2_sum6_reg_1729_reg[4] ;
  input \a2_sum9_reg_1762_reg[4] ;
  input \a2_sum6_reg_1729_reg[3] ;
  input \a2_sum9_reg_1762_reg[3] ;
  input \a2_sum6_reg_1729_reg[2] ;
  input \a2_sum9_reg_1762_reg[2] ;
  input \a2_sum6_reg_1729_reg[1] ;
  input \a2_sum9_reg_1762_reg[1] ;
  input \a2_sum6_reg_1729_reg[0] ;
  input \a2_sum9_reg_1762_reg[0] ;
  input m_axi_A_BUS_ARREADY;
  input ap_clk;
  input [32:0]m_axi_A_BUS_RLAST;
  input [1:0]m_axi_A_BUS_RRESP;
  input ap_rst_n_inv;

  wire [3:0]ARLEN;
  wire A_BUS_ARADDR1;
  wire A_BUS_ARREADY;
  wire [54:0]D;
  wire [0:0]E;
  wire [31:0]I_RDATA;
  wire LOG_BUS_WREADY;
  wire [57:0]Q;
  wire [0:0]\a2_sum10_reg_1817_reg[29] ;
  wire [29:0]\a2_sum10_reg_1817_reg[29]_0 ;
  wire [0:0]\a2_sum11_reg_1828_reg[29] ;
  wire [29:0]\a2_sum11_reg_1828_reg[29]_0 ;
  wire [0:0]\a2_sum12_reg_1839_reg[29] ;
  wire [29:0]\a2_sum12_reg_1839_reg[29]_0 ;
  wire [0:0]\a2_sum13_reg_1850_reg[29] ;
  wire [29:0]\a2_sum13_reg_1850_reg[29]_0 ;
  wire [0:0]\a2_sum14_reg_1861_reg[29] ;
  wire [29:0]\a2_sum14_reg_1861_reg[29]_0 ;
  wire [0:0]\a2_sum15_reg_1872_reg[29] ;
  wire [29:0]\a2_sum15_reg_1872_reg[29]_0 ;
  wire [0:0]\a2_sum16_reg_1883_reg[29] ;
  wire [29:0]\a2_sum16_reg_1883_reg[29]_0 ;
  wire [0:0]\a2_sum17_reg_1894_reg[29] ;
  wire [29:0]\a2_sum17_reg_1894_reg[29]_0 ;
  wire [0:0]\a2_sum18_reg_1905_reg[29] ;
  wire [29:0]\a2_sum18_reg_1905_reg[29]_0 ;
  wire [0:0]\a2_sum19_reg_1916_reg[29] ;
  wire [29:0]\a2_sum19_reg_1916_reg[29]_0 ;
  wire [29:0]\a2_sum1_reg_1773_reg[29] ;
  wire [0:0]\a2_sum20_reg_1927_reg[29] ;
  wire [29:0]\a2_sum20_reg_1927_reg[29]_0 ;
  wire [0:0]\a2_sum21_reg_1938_reg[29] ;
  wire [29:0]\a2_sum21_reg_1938_reg[29]_0 ;
  wire [0:0]\a2_sum22_reg_1949_reg[29] ;
  wire [29:0]\a2_sum22_reg_1949_reg[29]_0 ;
  wire [0:0]\a2_sum23_reg_1960_reg[29] ;
  wire [29:0]\a2_sum23_reg_1960_reg[29]_0 ;
  wire [0:0]\a2_sum24_reg_1971_reg[29] ;
  wire [29:0]\a2_sum24_reg_1971_reg[29]_0 ;
  wire [0:0]\a2_sum25_reg_1982_reg[29] ;
  wire [29:0]\a2_sum25_reg_1982_reg[29]_0 ;
  wire [0:0]\a2_sum26_reg_1993_reg[29] ;
  wire [29:0]\a2_sum26_reg_1993_reg[29]_0 ;
  wire [0:0]\a2_sum27_reg_2004_reg[29] ;
  wire [29:0]\a2_sum27_reg_2004_reg[29]_0 ;
  wire [0:0]\a2_sum28_reg_2015_reg[29] ;
  wire [29:0]\a2_sum28_reg_2015_reg[29]_0 ;
  wire [0:0]\a2_sum29_reg_2026_reg[29] ;
  wire [29:0]\a2_sum29_reg_2026_reg[29]_0 ;
  wire [0:0]\a2_sum2_reg_1784_reg[29] ;
  wire [29:0]\a2_sum2_reg_1784_reg[29]_0 ;
  wire [0:0]\a2_sum30_reg_2037_reg[29] ;
  wire [29:0]\a2_sum30_reg_2037_reg[29]_0 ;
  wire [0:0]\a2_sum31_reg_2048_reg[29] ;
  wire [29:0]\a2_sum31_reg_2048_reg[29]_0 ;
  wire [0:0]\a2_sum32_reg_2059_reg[29] ;
  wire [29:0]\a2_sum32_reg_2059_reg[29]_0 ;
  wire [0:0]\a2_sum33_reg_2070_reg[29] ;
  wire [29:0]\a2_sum33_reg_2070_reg[29]_0 ;
  wire [0:0]\a2_sum34_reg_2081_reg[29] ;
  wire [29:0]\a2_sum34_reg_2081_reg[29]_0 ;
  wire [0:0]\a2_sum35_reg_2097_reg[29] ;
  wire [29:0]\a2_sum35_reg_2097_reg[29]_0 ;
  wire [0:0]\a2_sum36_reg_2108_reg[29] ;
  wire [29:0]\a2_sum36_reg_2108_reg[29]_0 ;
  wire [0:0]\a2_sum37_reg_2119_reg[29] ;
  wire [29:0]\a2_sum37_reg_2119_reg[29]_0 ;
  wire [0:0]\a2_sum38_reg_2130_reg[29] ;
  wire [29:0]\a2_sum38_reg_2130_reg[29]_0 ;
  wire [0:0]\a2_sum39_reg_2141_reg[29] ;
  wire [29:0]\a2_sum39_reg_2141_reg[29]_0 ;
  wire [0:0]\a2_sum3_reg_1795_reg[29] ;
  wire [29:0]\a2_sum3_reg_1795_reg[29]_0 ;
  wire [0:0]\a2_sum40_reg_2152_reg[29] ;
  wire [29:0]\a2_sum40_reg_2152_reg[29]_0 ;
  wire [0:0]\a2_sum41_reg_2163_reg[29] ;
  wire [29:0]\a2_sum41_reg_2163_reg[29]_0 ;
  wire [0:0]\a2_sum42_reg_2174_reg[29] ;
  wire [29:0]\a2_sum42_reg_2174_reg[29]_0 ;
  wire [0:0]\a2_sum43_reg_2185_reg[29] ;
  wire [29:0]\a2_sum43_reg_2185_reg[29]_0 ;
  wire [0:0]\a2_sum44_reg_2196_reg[29] ;
  wire [29:0]\a2_sum44_reg_2196_reg[29]_0 ;
  wire [0:0]\a2_sum45_reg_2207_reg[29] ;
  wire [29:0]\a2_sum45_reg_2207_reg[29]_0 ;
  wire [0:0]\a2_sum46_reg_2218_reg[29] ;
  wire [29:0]\a2_sum46_reg_2218_reg[29]_0 ;
  wire [29:0]\a2_sum47_reg_2229_reg[29] ;
  wire [29:0]\a2_sum48_reg_2234_reg[29] ;
  wire [29:0]\a2_sum49_reg_2239_reg[29] ;
  wire [0:0]\a2_sum4_reg_1806_reg[29] ;
  wire [29:0]\a2_sum4_reg_1806_reg[29]_0 ;
  wire \a2_sum6_reg_1729_reg[0] ;
  wire \a2_sum6_reg_1729_reg[10] ;
  wire \a2_sum6_reg_1729_reg[11] ;
  wire \a2_sum6_reg_1729_reg[12] ;
  wire \a2_sum6_reg_1729_reg[13] ;
  wire \a2_sum6_reg_1729_reg[14] ;
  wire \a2_sum6_reg_1729_reg[15] ;
  wire \a2_sum6_reg_1729_reg[16] ;
  wire \a2_sum6_reg_1729_reg[17] ;
  wire \a2_sum6_reg_1729_reg[18] ;
  wire \a2_sum6_reg_1729_reg[19] ;
  wire \a2_sum6_reg_1729_reg[1] ;
  wire \a2_sum6_reg_1729_reg[20] ;
  wire \a2_sum6_reg_1729_reg[21] ;
  wire \a2_sum6_reg_1729_reg[22] ;
  wire \a2_sum6_reg_1729_reg[23] ;
  wire \a2_sum6_reg_1729_reg[24] ;
  wire \a2_sum6_reg_1729_reg[25] ;
  wire \a2_sum6_reg_1729_reg[26] ;
  wire \a2_sum6_reg_1729_reg[27] ;
  wire \a2_sum6_reg_1729_reg[28] ;
  wire [0:0]\a2_sum6_reg_1729_reg[29] ;
  wire \a2_sum6_reg_1729_reg[29]_0 ;
  wire \a2_sum6_reg_1729_reg[2] ;
  wire \a2_sum6_reg_1729_reg[3] ;
  wire \a2_sum6_reg_1729_reg[4] ;
  wire \a2_sum6_reg_1729_reg[5] ;
  wire \a2_sum6_reg_1729_reg[6] ;
  wire \a2_sum6_reg_1729_reg[7] ;
  wire \a2_sum6_reg_1729_reg[8] ;
  wire \a2_sum6_reg_1729_reg[9] ;
  wire [0:0]\a2_sum7_reg_1740_reg[29] ;
  wire [0:0]\a2_sum8_reg_1751_reg[29] ;
  wire \a2_sum9_reg_1762_reg[0] ;
  wire \a2_sum9_reg_1762_reg[10] ;
  wire \a2_sum9_reg_1762_reg[11] ;
  wire \a2_sum9_reg_1762_reg[12] ;
  wire \a2_sum9_reg_1762_reg[13] ;
  wire \a2_sum9_reg_1762_reg[14] ;
  wire \a2_sum9_reg_1762_reg[15] ;
  wire \a2_sum9_reg_1762_reg[16] ;
  wire \a2_sum9_reg_1762_reg[17] ;
  wire \a2_sum9_reg_1762_reg[18] ;
  wire \a2_sum9_reg_1762_reg[19] ;
  wire \a2_sum9_reg_1762_reg[1] ;
  wire \a2_sum9_reg_1762_reg[20] ;
  wire \a2_sum9_reg_1762_reg[21] ;
  wire \a2_sum9_reg_1762_reg[22] ;
  wire \a2_sum9_reg_1762_reg[23] ;
  wire \a2_sum9_reg_1762_reg[24] ;
  wire \a2_sum9_reg_1762_reg[25] ;
  wire \a2_sum9_reg_1762_reg[26] ;
  wire \a2_sum9_reg_1762_reg[27] ;
  wire \a2_sum9_reg_1762_reg[28] ;
  wire [0:0]\a2_sum9_reg_1762_reg[29] ;
  wire \a2_sum9_reg_1762_reg[29]_0 ;
  wire \a2_sum9_reg_1762_reg[2] ;
  wire \a2_sum9_reg_1762_reg[3] ;
  wire \a2_sum9_reg_1762_reg[4] ;
  wire \a2_sum9_reg_1762_reg[5] ;
  wire \a2_sum9_reg_1762_reg[6] ;
  wire \a2_sum9_reg_1762_reg[7] ;
  wire \a2_sum9_reg_1762_reg[8] ;
  wire \a2_sum9_reg_1762_reg[9] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  wire ap_reg_ioackin_LOG_BUS_WREADY;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n_reg;
  wire [0:0]\i_1_49_reg_2244_reg[15] ;
  wire [29:0]m_axi_A_BUS_ARADDR;
  wire m_axi_A_BUS_ARREADY;
  wire m_axi_A_BUS_ARVALID;
  wire [32:0]m_axi_A_BUS_RLAST;
  wire m_axi_A_BUS_RREADY;
  wire [1:0]m_axi_A_BUS_RRESP;
  wire m_axi_A_BUS_RVALID;
  wire p_5_in;
  wire pop0;
  wire [0:0]\reg_235_reg[0] ;
  wire reg_2390;
  wire [0:0]\reg_273_reg[0] ;
  wire [0:0]\reg_277_reg[0] ;
  wire [0:0]\reg_305_reg[0] ;
  wire [0:0]\reg_309_reg[0] ;
  wire [0:0]\reg_325_reg[0] ;

  design_1_fetch_readalloc_0_1_fetch_readalloc_A_BUS_m_axi_read bus_read
       (.A_BUS_ARADDR1(A_BUS_ARADDR1),
        .D(D),
        .E(E),
        .I_RDATA(I_RDATA),
        .LOG_BUS_WREADY(LOG_BUS_WREADY),
        .Q(Q),
        .\a2_sum10_reg_1817_reg[29] (\a2_sum10_reg_1817_reg[29] ),
        .\a2_sum10_reg_1817_reg[29]_0 (\a2_sum10_reg_1817_reg[29]_0 ),
        .\a2_sum11_reg_1828_reg[29] (\a2_sum11_reg_1828_reg[29] ),
        .\a2_sum11_reg_1828_reg[29]_0 (\a2_sum11_reg_1828_reg[29]_0 ),
        .\a2_sum12_reg_1839_reg[29] (\a2_sum12_reg_1839_reg[29] ),
        .\a2_sum12_reg_1839_reg[29]_0 (\a2_sum12_reg_1839_reg[29]_0 ),
        .\a2_sum13_reg_1850_reg[29] (\a2_sum13_reg_1850_reg[29] ),
        .\a2_sum13_reg_1850_reg[29]_0 (\a2_sum13_reg_1850_reg[29]_0 ),
        .\a2_sum14_reg_1861_reg[29] (\a2_sum14_reg_1861_reg[29] ),
        .\a2_sum14_reg_1861_reg[29]_0 (\a2_sum14_reg_1861_reg[29]_0 ),
        .\a2_sum15_reg_1872_reg[29] (\a2_sum15_reg_1872_reg[29] ),
        .\a2_sum15_reg_1872_reg[29]_0 (\a2_sum15_reg_1872_reg[29]_0 ),
        .\a2_sum16_reg_1883_reg[29] (\a2_sum16_reg_1883_reg[29] ),
        .\a2_sum16_reg_1883_reg[29]_0 (\a2_sum16_reg_1883_reg[29]_0 ),
        .\a2_sum17_reg_1894_reg[29] (\a2_sum17_reg_1894_reg[29] ),
        .\a2_sum17_reg_1894_reg[29]_0 (\a2_sum17_reg_1894_reg[29]_0 ),
        .\a2_sum18_reg_1905_reg[29] (\a2_sum18_reg_1905_reg[29] ),
        .\a2_sum18_reg_1905_reg[29]_0 (\a2_sum18_reg_1905_reg[29]_0 ),
        .\a2_sum19_reg_1916_reg[29] (\a2_sum19_reg_1916_reg[29] ),
        .\a2_sum19_reg_1916_reg[29]_0 (\a2_sum19_reg_1916_reg[29]_0 ),
        .\a2_sum1_reg_1773_reg[29] (\a2_sum1_reg_1773_reg[29] ),
        .\a2_sum20_reg_1927_reg[29] (\a2_sum20_reg_1927_reg[29] ),
        .\a2_sum20_reg_1927_reg[29]_0 (\a2_sum20_reg_1927_reg[29]_0 ),
        .\a2_sum21_reg_1938_reg[29] (\a2_sum21_reg_1938_reg[29] ),
        .\a2_sum21_reg_1938_reg[29]_0 (\a2_sum21_reg_1938_reg[29]_0 ),
        .\a2_sum22_reg_1949_reg[29] (\a2_sum22_reg_1949_reg[29] ),
        .\a2_sum22_reg_1949_reg[29]_0 (\a2_sum22_reg_1949_reg[29]_0 ),
        .\a2_sum23_reg_1960_reg[29] (\a2_sum23_reg_1960_reg[29] ),
        .\a2_sum23_reg_1960_reg[29]_0 (\a2_sum23_reg_1960_reg[29]_0 ),
        .\a2_sum24_reg_1971_reg[29] (\a2_sum24_reg_1971_reg[29] ),
        .\a2_sum24_reg_1971_reg[29]_0 (\a2_sum24_reg_1971_reg[29]_0 ),
        .\a2_sum25_reg_1982_reg[29] (\a2_sum25_reg_1982_reg[29] ),
        .\a2_sum25_reg_1982_reg[29]_0 (\a2_sum25_reg_1982_reg[29]_0 ),
        .\a2_sum26_reg_1993_reg[29] (\a2_sum26_reg_1993_reg[29] ),
        .\a2_sum26_reg_1993_reg[29]_0 (\a2_sum26_reg_1993_reg[29]_0 ),
        .\a2_sum27_reg_2004_reg[29] (\a2_sum27_reg_2004_reg[29] ),
        .\a2_sum27_reg_2004_reg[29]_0 (\a2_sum27_reg_2004_reg[29]_0 ),
        .\a2_sum28_reg_2015_reg[29] (\a2_sum28_reg_2015_reg[29] ),
        .\a2_sum28_reg_2015_reg[29]_0 (\a2_sum28_reg_2015_reg[29]_0 ),
        .\a2_sum29_reg_2026_reg[29] (\a2_sum29_reg_2026_reg[29] ),
        .\a2_sum29_reg_2026_reg[29]_0 (\a2_sum29_reg_2026_reg[29]_0 ),
        .\a2_sum2_reg_1784_reg[29] (\a2_sum2_reg_1784_reg[29] ),
        .\a2_sum2_reg_1784_reg[29]_0 (\a2_sum2_reg_1784_reg[29]_0 ),
        .\a2_sum30_reg_2037_reg[29] (\a2_sum30_reg_2037_reg[29] ),
        .\a2_sum30_reg_2037_reg[29]_0 (\a2_sum30_reg_2037_reg[29]_0 ),
        .\a2_sum31_reg_2048_reg[29] (\a2_sum31_reg_2048_reg[29] ),
        .\a2_sum31_reg_2048_reg[29]_0 (\a2_sum31_reg_2048_reg[29]_0 ),
        .\a2_sum32_reg_2059_reg[29] (\a2_sum32_reg_2059_reg[29] ),
        .\a2_sum32_reg_2059_reg[29]_0 (\a2_sum32_reg_2059_reg[29]_0 ),
        .\a2_sum33_reg_2070_reg[29] (\a2_sum33_reg_2070_reg[29] ),
        .\a2_sum33_reg_2070_reg[29]_0 (\a2_sum33_reg_2070_reg[29]_0 ),
        .\a2_sum34_reg_2081_reg[29] (\a2_sum34_reg_2081_reg[29] ),
        .\a2_sum34_reg_2081_reg[29]_0 (\a2_sum34_reg_2081_reg[29]_0 ),
        .\a2_sum35_reg_2097_reg[29] (\a2_sum35_reg_2097_reg[29] ),
        .\a2_sum35_reg_2097_reg[29]_0 (\a2_sum35_reg_2097_reg[29]_0 ),
        .\a2_sum36_reg_2108_reg[29] (\a2_sum36_reg_2108_reg[29] ),
        .\a2_sum36_reg_2108_reg[29]_0 (\a2_sum36_reg_2108_reg[29]_0 ),
        .\a2_sum37_reg_2119_reg[29] (\a2_sum37_reg_2119_reg[29] ),
        .\a2_sum37_reg_2119_reg[29]_0 (\a2_sum37_reg_2119_reg[29]_0 ),
        .\a2_sum38_reg_2130_reg[29] (\a2_sum38_reg_2130_reg[29] ),
        .\a2_sum38_reg_2130_reg[29]_0 (\a2_sum38_reg_2130_reg[29]_0 ),
        .\a2_sum39_reg_2141_reg[29] (\a2_sum39_reg_2141_reg[29] ),
        .\a2_sum39_reg_2141_reg[29]_0 (\a2_sum39_reg_2141_reg[29]_0 ),
        .\a2_sum3_reg_1795_reg[29] (\a2_sum3_reg_1795_reg[29] ),
        .\a2_sum3_reg_1795_reg[29]_0 (\a2_sum3_reg_1795_reg[29]_0 ),
        .\a2_sum40_reg_2152_reg[29] (\a2_sum40_reg_2152_reg[29] ),
        .\a2_sum40_reg_2152_reg[29]_0 (\a2_sum40_reg_2152_reg[29]_0 ),
        .\a2_sum41_reg_2163_reg[29] (\a2_sum41_reg_2163_reg[29] ),
        .\a2_sum41_reg_2163_reg[29]_0 (\a2_sum41_reg_2163_reg[29]_0 ),
        .\a2_sum42_reg_2174_reg[29] (\a2_sum42_reg_2174_reg[29] ),
        .\a2_sum42_reg_2174_reg[29]_0 (\a2_sum42_reg_2174_reg[29]_0 ),
        .\a2_sum43_reg_2185_reg[29] (\a2_sum43_reg_2185_reg[29] ),
        .\a2_sum43_reg_2185_reg[29]_0 (\a2_sum43_reg_2185_reg[29]_0 ),
        .\a2_sum44_reg_2196_reg[29] (\a2_sum44_reg_2196_reg[29] ),
        .\a2_sum44_reg_2196_reg[29]_0 (\a2_sum44_reg_2196_reg[29]_0 ),
        .\a2_sum45_reg_2207_reg[29] (\a2_sum45_reg_2207_reg[29] ),
        .\a2_sum45_reg_2207_reg[29]_0 (\a2_sum45_reg_2207_reg[29]_0 ),
        .\a2_sum46_reg_2218_reg[29] (\a2_sum46_reg_2218_reg[29] ),
        .\a2_sum46_reg_2218_reg[29]_0 (\a2_sum46_reg_2218_reg[29]_0 ),
        .\a2_sum47_reg_2229_reg[29] (\a2_sum47_reg_2229_reg[29] ),
        .\a2_sum48_reg_2234_reg[29] (\a2_sum48_reg_2234_reg[29] ),
        .\a2_sum49_reg_2239_reg[29] (\a2_sum49_reg_2239_reg[29] ),
        .\a2_sum4_reg_1806_reg[29] (\a2_sum4_reg_1806_reg[29] ),
        .\a2_sum4_reg_1806_reg[29]_0 (\a2_sum4_reg_1806_reg[29]_0 ),
        .\a2_sum6_reg_1729_reg[0] (\a2_sum6_reg_1729_reg[0] ),
        .\a2_sum6_reg_1729_reg[10] (\a2_sum6_reg_1729_reg[10] ),
        .\a2_sum6_reg_1729_reg[11] (\a2_sum6_reg_1729_reg[11] ),
        .\a2_sum6_reg_1729_reg[12] (\a2_sum6_reg_1729_reg[12] ),
        .\a2_sum6_reg_1729_reg[13] (\a2_sum6_reg_1729_reg[13] ),
        .\a2_sum6_reg_1729_reg[14] (\a2_sum6_reg_1729_reg[14] ),
        .\a2_sum6_reg_1729_reg[15] (\a2_sum6_reg_1729_reg[15] ),
        .\a2_sum6_reg_1729_reg[16] (\a2_sum6_reg_1729_reg[16] ),
        .\a2_sum6_reg_1729_reg[17] (\a2_sum6_reg_1729_reg[17] ),
        .\a2_sum6_reg_1729_reg[18] (\a2_sum6_reg_1729_reg[18] ),
        .\a2_sum6_reg_1729_reg[19] (\a2_sum6_reg_1729_reg[19] ),
        .\a2_sum6_reg_1729_reg[1] (\a2_sum6_reg_1729_reg[1] ),
        .\a2_sum6_reg_1729_reg[20] (\a2_sum6_reg_1729_reg[20] ),
        .\a2_sum6_reg_1729_reg[21] (\a2_sum6_reg_1729_reg[21] ),
        .\a2_sum6_reg_1729_reg[22] (\a2_sum6_reg_1729_reg[22] ),
        .\a2_sum6_reg_1729_reg[23] (\a2_sum6_reg_1729_reg[23] ),
        .\a2_sum6_reg_1729_reg[24] (\a2_sum6_reg_1729_reg[24] ),
        .\a2_sum6_reg_1729_reg[25] (\a2_sum6_reg_1729_reg[25] ),
        .\a2_sum6_reg_1729_reg[26] (\a2_sum6_reg_1729_reg[26] ),
        .\a2_sum6_reg_1729_reg[27] (\a2_sum6_reg_1729_reg[27] ),
        .\a2_sum6_reg_1729_reg[28] (\a2_sum6_reg_1729_reg[28] ),
        .\a2_sum6_reg_1729_reg[29] (\a2_sum6_reg_1729_reg[29] ),
        .\a2_sum6_reg_1729_reg[29]_0 (\a2_sum6_reg_1729_reg[29]_0 ),
        .\a2_sum6_reg_1729_reg[2] (\a2_sum6_reg_1729_reg[2] ),
        .\a2_sum6_reg_1729_reg[3] (\a2_sum6_reg_1729_reg[3] ),
        .\a2_sum6_reg_1729_reg[4] (\a2_sum6_reg_1729_reg[4] ),
        .\a2_sum6_reg_1729_reg[5] (\a2_sum6_reg_1729_reg[5] ),
        .\a2_sum6_reg_1729_reg[6] (\a2_sum6_reg_1729_reg[6] ),
        .\a2_sum6_reg_1729_reg[7] (\a2_sum6_reg_1729_reg[7] ),
        .\a2_sum6_reg_1729_reg[8] (\a2_sum6_reg_1729_reg[8] ),
        .\a2_sum6_reg_1729_reg[9] (\a2_sum6_reg_1729_reg[9] ),
        .\a2_sum7_reg_1740_reg[29] (\a2_sum7_reg_1740_reg[29] ),
        .\a2_sum8_reg_1751_reg[29] (\a2_sum8_reg_1751_reg[29] ),
        .\a2_sum9_reg_1762_reg[0] (\a2_sum9_reg_1762_reg[0] ),
        .\a2_sum9_reg_1762_reg[10] (\a2_sum9_reg_1762_reg[10] ),
        .\a2_sum9_reg_1762_reg[11] (\a2_sum9_reg_1762_reg[11] ),
        .\a2_sum9_reg_1762_reg[12] (\a2_sum9_reg_1762_reg[12] ),
        .\a2_sum9_reg_1762_reg[13] (\a2_sum9_reg_1762_reg[13] ),
        .\a2_sum9_reg_1762_reg[14] (\a2_sum9_reg_1762_reg[14] ),
        .\a2_sum9_reg_1762_reg[15] (\a2_sum9_reg_1762_reg[15] ),
        .\a2_sum9_reg_1762_reg[16] (\a2_sum9_reg_1762_reg[16] ),
        .\a2_sum9_reg_1762_reg[17] (\a2_sum9_reg_1762_reg[17] ),
        .\a2_sum9_reg_1762_reg[18] (\a2_sum9_reg_1762_reg[18] ),
        .\a2_sum9_reg_1762_reg[19] (\a2_sum9_reg_1762_reg[19] ),
        .\a2_sum9_reg_1762_reg[1] (\a2_sum9_reg_1762_reg[1] ),
        .\a2_sum9_reg_1762_reg[20] (\a2_sum9_reg_1762_reg[20] ),
        .\a2_sum9_reg_1762_reg[21] (\a2_sum9_reg_1762_reg[21] ),
        .\a2_sum9_reg_1762_reg[22] (\a2_sum9_reg_1762_reg[22] ),
        .\a2_sum9_reg_1762_reg[23] (\a2_sum9_reg_1762_reg[23] ),
        .\a2_sum9_reg_1762_reg[24] (\a2_sum9_reg_1762_reg[24] ),
        .\a2_sum9_reg_1762_reg[25] (\a2_sum9_reg_1762_reg[25] ),
        .\a2_sum9_reg_1762_reg[26] (\a2_sum9_reg_1762_reg[26] ),
        .\a2_sum9_reg_1762_reg[27] (\a2_sum9_reg_1762_reg[27] ),
        .\a2_sum9_reg_1762_reg[28] (\a2_sum9_reg_1762_reg[28] ),
        .\a2_sum9_reg_1762_reg[29] (\a2_sum9_reg_1762_reg[29] ),
        .\a2_sum9_reg_1762_reg[29]_0 (\a2_sum9_reg_1762_reg[29]_0 ),
        .\a2_sum9_reg_1762_reg[2] (\a2_sum9_reg_1762_reg[2] ),
        .\a2_sum9_reg_1762_reg[3] (\a2_sum9_reg_1762_reg[3] ),
        .\a2_sum9_reg_1762_reg[4] (\a2_sum9_reg_1762_reg[4] ),
        .\a2_sum9_reg_1762_reg[5] (\a2_sum9_reg_1762_reg[5] ),
        .\a2_sum9_reg_1762_reg[6] (\a2_sum9_reg_1762_reg[6] ),
        .\a2_sum9_reg_1762_reg[7] (\a2_sum9_reg_1762_reg[7] ),
        .\a2_sum9_reg_1762_reg[8] (\a2_sum9_reg_1762_reg[8] ),
        .\a2_sum9_reg_1762_reg[9] (\a2_sum9_reg_1762_reg[9] ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_A_BUS_ARREADY_reg(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_0(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .ap_reg_ioackin_LOG_BUS_WREADY(ap_reg_ioackin_LOG_BUS_WREADY),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(A_BUS_ARREADY),
        .\i_1_49_reg_2244_reg[15] (\i_1_49_reg_2244_reg[15] ),
        .m_axi_A_BUS_ARADDR(m_axi_A_BUS_ARADDR),
        .\m_axi_A_BUS_ARLEN[3] (ARLEN),
        .m_axi_A_BUS_ARREADY(m_axi_A_BUS_ARREADY),
        .m_axi_A_BUS_ARVALID(m_axi_A_BUS_ARVALID),
        .m_axi_A_BUS_RLAST(m_axi_A_BUS_RLAST),
        .m_axi_A_BUS_RREADY(m_axi_A_BUS_RREADY),
        .m_axi_A_BUS_RRESP(m_axi_A_BUS_RRESP),
        .m_axi_A_BUS_RVALID(m_axi_A_BUS_RVALID),
        .pop0(pop0),
        .\reg_231_reg[0] (p_5_in),
        .\reg_235_reg[0] (\reg_235_reg[0] ),
        .\reg_239_reg[0] (reg_2390),
        .\reg_273_reg[0] (\reg_273_reg[0] ),
        .\reg_277_reg[0] (\reg_277_reg[0] ),
        .\reg_305_reg[0] (\reg_305_reg[0] ),
        .\reg_309_reg[0] (\reg_309_reg[0] ),
        .\reg_325_reg[0] (\reg_325_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_A_BUS_m_axi_buffer" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_A_BUS_m_axi_buffer__parameterized0
   (m_axi_A_BUS_RREADY,
    beat_valid,
    E,
    \bus_equal_gen.rdata_valid_t_reg ,
    Q,
    ap_clk,
    m_axi_A_BUS_RLAST,
    m_axi_A_BUS_RRESP,
    m_axi_A_BUS_RVALID,
    ap_rst_n_inv,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    ap_rst_n);
  output m_axi_A_BUS_RREADY;
  output beat_valid;
  output [0:0]E;
  output \bus_equal_gen.rdata_valid_t_reg ;
  output [32:0]Q;
  input ap_clk;
  input [32:0]m_axi_A_BUS_RLAST;
  input [1:0]m_axi_A_BUS_RRESP;
  input m_axi_A_BUS_RVALID;
  input ap_rst_n_inv;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input ap_rst_n;

  wire [0:0]E;
  wire [32:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[24]_i_1_n_2 ;
  wire \dout_buf[25]_i_1_n_2 ;
  wire \dout_buf[26]_i_1_n_2 ;
  wire \dout_buf[27]_i_1_n_2 ;
  wire \dout_buf[28]_i_1_n_2 ;
  wire \dout_buf[29]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[30]_i_1_n_2 ;
  wire \dout_buf[31]_i_1_n_2 ;
  wire \dout_buf[34]_i_2_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1_n_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2_n_2;
  wire empty_n_i_3_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1_n_2;
  wire full_n_i_2__0_n_2;
  wire full_n_i_3__0_n_2;
  wire full_n_i_4_n_2;
  wire [32:0]m_axi_A_BUS_RLAST;
  wire m_axi_A_BUS_RREADY;
  wire [1:0]m_axi_A_BUS_RRESP;
  wire m_axi_A_BUS_RVALID;
  wire mem_reg_i_10_n_2;
  wire mem_reg_i_8_n_2;
  wire mem_reg_i_9_n_2;
  wire mem_reg_n_34;
  wire mem_reg_n_35;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_2_[0] ;
  wire \q_tmp_reg_n_2_[10] ;
  wire \q_tmp_reg_n_2_[11] ;
  wire \q_tmp_reg_n_2_[12] ;
  wire \q_tmp_reg_n_2_[13] ;
  wire \q_tmp_reg_n_2_[14] ;
  wire \q_tmp_reg_n_2_[15] ;
  wire \q_tmp_reg_n_2_[16] ;
  wire \q_tmp_reg_n_2_[17] ;
  wire \q_tmp_reg_n_2_[18] ;
  wire \q_tmp_reg_n_2_[19] ;
  wire \q_tmp_reg_n_2_[1] ;
  wire \q_tmp_reg_n_2_[20] ;
  wire \q_tmp_reg_n_2_[21] ;
  wire \q_tmp_reg_n_2_[22] ;
  wire \q_tmp_reg_n_2_[23] ;
  wire \q_tmp_reg_n_2_[24] ;
  wire \q_tmp_reg_n_2_[25] ;
  wire \q_tmp_reg_n_2_[26] ;
  wire \q_tmp_reg_n_2_[27] ;
  wire \q_tmp_reg_n_2_[28] ;
  wire \q_tmp_reg_n_2_[29] ;
  wire \q_tmp_reg_n_2_[2] ;
  wire \q_tmp_reg_n_2_[30] ;
  wire \q_tmp_reg_n_2_[31] ;
  wire \q_tmp_reg_n_2_[34] ;
  wire \q_tmp_reg_n_2_[3] ;
  wire \q_tmp_reg_n_2_[4] ;
  wire \q_tmp_reg_n_2_[5] ;
  wire \q_tmp_reg_n_2_[6] ;
  wire \q_tmp_reg_n_2_[7] ;
  wire \q_tmp_reg_n_2_[8] ;
  wire \q_tmp_reg_n_2_[9] ;
  wire \raddr_reg_n_2_[0] ;
  wire \raddr_reg_n_2_[1] ;
  wire \raddr_reg_n_2_[2] ;
  wire \raddr_reg_n_2_[3] ;
  wire \raddr_reg_n_2_[4] ;
  wire \raddr_reg_n_2_[5] ;
  wire \raddr_reg_n_2_[6] ;
  wire \raddr_reg_n_2_[7] ;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead0;
  wire show_ahead_reg_n_2;
  wire \usedw[0]_i_1_n_2 ;
  wire \usedw[4]_i_2_n_2 ;
  wire \usedw[4]_i_3_n_2 ;
  wire \usedw[4]_i_4_n_2 ;
  wire \usedw[4]_i_5_n_2 ;
  wire \usedw[4]_i_6_n_2 ;
  wire \usedw[7]_i_1__0_n_2 ;
  wire \usedw[7]_i_3_n_2 ;
  wire \usedw[7]_i_4_n_2 ;
  wire \usedw[7]_i_5_n_2 ;
  wire \usedw_reg[4]_i_1_n_2 ;
  wire \usedw_reg[4]_i_1_n_3 ;
  wire \usedw_reg[4]_i_1_n_4 ;
  wire \usedw_reg[4]_i_1_n_5 ;
  wire \usedw_reg[4]_i_1_n_6 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire \usedw_reg[7]_i_2_n_4 ;
  wire \usedw_reg[7]_i_2_n_5 ;
  wire \usedw_reg[7]_i_2_n_7 ;
  wire \usedw_reg[7]_i_2_n_8 ;
  wire \usedw_reg[7]_i_2_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_2 ;
  wire \waddr[1]_i_1_n_2 ;
  wire \waddr[2]_i_1_n_2 ;
  wire \waddr[3]_i_1_n_2 ;
  wire \waddr[4]_i_1_n_2 ;
  wire \waddr[5]_i_1__0_n_2 ;
  wire \waddr[6]_i_1_n_2 ;
  wire \waddr[6]_i_2_n_2 ;
  wire \waddr[7]_i_2_n_2 ;
  wire \waddr[7]_i_3_n_2 ;
  wire \waddr[7]_i_4_n_2 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_2_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_2_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_2_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_2_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_2_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_2_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_2_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_2_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_2_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_2_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_2_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_2_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_2_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_2_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_2_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_2_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(\q_tmp_reg_n_2_[24] ),
        .I1(q_buf[24]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(\q_tmp_reg_n_2_[25] ),
        .I1(q_buf[25]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(\q_tmp_reg_n_2_[26] ),
        .I1(q_buf[26]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(\q_tmp_reg_n_2_[27] ),
        .I1(q_buf[27]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(\q_tmp_reg_n_2_[28] ),
        .I1(q_buf[28]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[28]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(\q_tmp_reg_n_2_[29] ),
        .I1(q_buf[29]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_2_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(\q_tmp_reg_n_2_[30] ),
        .I1(q_buf[30]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(\q_tmp_reg_n_2_[31] ),
        .I1(q_buf[31]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[31]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(\q_tmp_reg_n_2_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[34]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_2_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_2_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_2_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_2_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_2_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_2_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_2_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_2 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_2 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_2 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_2 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_2 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_2 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_2 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_2 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_2 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .O(dout_valid_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_2),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFDDDF0000DDD)) 
    empty_n_i_1
       (.I0(usedw_reg__0[0]),
        .I1(empty_n_i_2_n_2),
        .I2(m_axi_A_BUS_RREADY),
        .I3(m_axi_A_BUS_RVALID),
        .I4(full_n_i_4_n_2),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[2]),
        .I3(empty_n_i_3_n_2),
        .O(empty_n_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[4]),
        .O(empty_n_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFF0F0FFFFFFFFF)) 
    full_n_i_1
       (.I0(full_n_i_2__0_n_2),
        .I1(full_n_i_3__0_n_2),
        .I2(ap_rst_n),
        .I3(m_axi_A_BUS_RVALID),
        .I4(m_axi_A_BUS_RREADY),
        .I5(full_n_i_4_n_2),
        .O(full_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[0]),
        .O(full_n_i_2__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[5]),
        .I2(usedw_reg__0[3]),
        .I3(usedw_reg__0[4]),
        .O(full_n_i_3__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    full_n_i_4
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(beat_valid),
        .I3(empty_n_reg_n_2),
        .O(full_n_i_4_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(m_axi_A_BUS_RREADY),
        .R(1'b0));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8_n_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(m_axi_A_BUS_RLAST[15:0]),
        .DIBDI(m_axi_A_BUS_RLAST[31:16]),
        .DIPADIP(m_axi_A_BUS_RRESP),
        .DIPBDIP({1'b1,m_axi_A_BUS_RLAST[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_34,mem_reg_n_35}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_A_BUS_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_A_BUS_RVALID,m_axi_A_BUS_RVALID,m_axi_A_BUS_RVALID,m_axi_A_BUS_RVALID}));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_1
       (.I0(\raddr_reg_n_2_[7] ),
        .I1(\raddr_reg_n_2_[5] ),
        .I2(mem_reg_i_9_n_2),
        .I3(\raddr_reg_n_2_[6] ),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10
       (.I0(\raddr_reg_n_2_[0] ),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .I4(empty_n_reg_n_2),
        .I5(\raddr_reg_n_2_[1] ),
        .O(mem_reg_i_10_n_2));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    mem_reg_i_2
       (.I0(\raddr_reg_n_2_[6] ),
        .I1(\raddr_reg_n_2_[3] ),
        .I2(mem_reg_i_10_n_2),
        .I3(\raddr_reg_n_2_[2] ),
        .I4(\raddr_reg_n_2_[4] ),
        .I5(\raddr_reg_n_2_[5] ),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    mem_reg_i_3
       (.I0(\raddr_reg_n_2_[3] ),
        .I1(mem_reg_i_10_n_2),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(\raddr_reg_n_2_[4] ),
        .I4(\raddr_reg_n_2_[5] ),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_4
       (.I0(\raddr_reg_n_2_[4] ),
        .I1(\raddr_reg_n_2_[2] ),
        .I2(\raddr_reg_n_2_[0] ),
        .I3(full_n_i_4_n_2),
        .I4(\raddr_reg_n_2_[1] ),
        .I5(\raddr_reg_n_2_[3] ),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5
       (.I0(\raddr_reg_n_2_[3] ),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(full_n_i_4_n_2),
        .I3(\raddr_reg_n_2_[0] ),
        .I4(\raddr_reg_n_2_[2] ),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6
       (.I0(\raddr_reg_n_2_[2] ),
        .I1(\raddr_reg_n_2_[0] ),
        .I2(full_n_i_4_n_2),
        .I3(\raddr_reg_n_2_[1] ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7
       (.I0(\raddr_reg_n_2_[1] ),
        .I1(empty_n_reg_n_2),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .I5(\raddr_reg_n_2_[0] ),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h6666A666)) 
    mem_reg_i_8
       (.I0(\raddr_reg_n_2_[0] ),
        .I1(empty_n_reg_n_2),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .O(mem_reg_i_8_n_2));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_i_9
       (.I0(\raddr_reg_n_2_[3] ),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(full_n_i_4_n_2),
        .I3(\raddr_reg_n_2_[0] ),
        .I4(\raddr_reg_n_2_[2] ),
        .I5(\raddr_reg_n_2_[4] ),
        .O(mem_reg_i_9_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[0]),
        .Q(\q_tmp_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[10]),
        .Q(\q_tmp_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[11]),
        .Q(\q_tmp_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[12]),
        .Q(\q_tmp_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[13]),
        .Q(\q_tmp_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[14]),
        .Q(\q_tmp_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[15]),
        .Q(\q_tmp_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[16]),
        .Q(\q_tmp_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[17]),
        .Q(\q_tmp_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[18]),
        .Q(\q_tmp_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[19]),
        .Q(\q_tmp_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[1]),
        .Q(\q_tmp_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[20]),
        .Q(\q_tmp_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[21]),
        .Q(\q_tmp_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[22]),
        .Q(\q_tmp_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[23]),
        .Q(\q_tmp_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[24]),
        .Q(\q_tmp_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[25]),
        .Q(\q_tmp_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[26]),
        .Q(\q_tmp_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[27]),
        .Q(\q_tmp_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[28]),
        .Q(\q_tmp_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[29]),
        .Q(\q_tmp_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[2]),
        .Q(\q_tmp_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[30]),
        .Q(\q_tmp_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[31]),
        .Q(\q_tmp_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[32]),
        .Q(\q_tmp_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[3]),
        .Q(\q_tmp_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[4]),
        .Q(\q_tmp_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[5]),
        .Q(\q_tmp_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[6]),
        .Q(\q_tmp_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[7]),
        .Q(\q_tmp_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[8]),
        .Q(\q_tmp_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_A_BUS_RLAST[9]),
        .Q(\q_tmp_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8_n_2),
        .Q(\raddr_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00404000)) 
    show_ahead_i_1
       (.I0(empty_n_i_2_n_2),
        .I1(m_axi_A_BUS_RVALID),
        .I2(m_axi_A_BUS_RREADY),
        .I3(full_n_i_4_n_2),
        .I4(usedw_reg__0[0]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_2),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h5955555599999999)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg__0[1]),
        .I1(push),
        .I2(rdata_ack_t),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .I5(empty_n_reg_n_2),
        .O(\usedw[4]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2AAA2A)) 
    \usedw[7]_i_1__0 
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(m_axi_A_BUS_RVALID),
        .I5(m_axi_A_BUS_RREADY),
        .O(\usedw[7]_i_1__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw[0]_i_1_n_2 ),
        .Q(usedw_reg__0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[4]_i_1_n_9 ),
        .Q(usedw_reg__0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[4]_i_1_n_8 ),
        .Q(usedw_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[4]_i_1_n_7 ),
        .Q(usedw_reg__0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[4]_i_1_n_6 ),
        .Q(usedw_reg__0[4]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_2 ,\usedw_reg[4]_i_1_n_3 ,\usedw_reg[4]_i_1_n_4 ,\usedw_reg[4]_i_1_n_5 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2_n_2 }),
        .O({\usedw_reg[4]_i_1_n_6 ,\usedw_reg[4]_i_1_n_7 ,\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 }),
        .S({\usedw[4]_i_3_n_2 ,\usedw[4]_i_4_n_2 ,\usedw[4]_i_5_n_2 ,\usedw[4]_i_6_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[7]_i_2_n_9 ),
        .Q(usedw_reg__0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[7]_i_2_n_8 ),
        .Q(usedw_reg__0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[7]_i_2_n_7 ),
        .Q(usedw_reg__0[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2 
       (.CI(\usedw_reg[4]_i_1_n_2 ),
        .CO({\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2_n_4 ,\usedw_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2_O_UNCONNECTED [3],\usedw_reg[7]_i_2_n_7 ,\usedw_reg[7]_i_2_n_8 ,\usedw_reg[7]_i_2_n_9 }),
        .S({1'b0,\usedw[7]_i_3_n_2 ,\usedw[7]_i_4_n_2 ,\usedw[7]_i_5_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_A_BUS_RREADY),
        .I1(m_axi_A_BUS_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_2 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_A_BUS_m_axi_fifo" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_A_BUS_m_axi_fifo__parameterized3
   (fifo_rreq_valid,
    pop0,
    full_n_reg_0,
    ap_NS_fsm1,
    ap_reg_ioackin_A_BUS_ARREADY_reg,
    \reg_325_reg[0] ,
    D,
    ap_reg_ioackin_A_BUS_ARREADY_reg_0,
    \reg_305_reg[0] ,
    \a2_sum2_reg_1784_reg[29] ,
    ap_reg_ioackin_A_BUS_ARREADY_reg_1,
    \state_reg[1] ,
    ap_reg_ioackin_A_BUS_ARREADY_reg_2,
    s_ready_t_reg,
    \state_reg[1]_0 ,
    ap_reg_ioackin_A_BUS_ARREADY_reg_3,
    \reg_309_reg[0] ,
    \reg_277_reg[0] ,
    \a2_sum7_reg_1740_reg[29] ,
    \a2_sum6_reg_1729_reg[29] ,
    \a2_sum8_reg_1751_reg[29] ,
    \a2_sum9_reg_1762_reg[29] ,
    E,
    \align_len_reg[2] ,
    \sect_len_buf_reg[9] ,
    S,
    \align_len_reg[31] ,
    \align_len_reg[28] ,
    \align_len_reg[24] ,
    \align_len_reg[20] ,
    \align_len_reg[16] ,
    \align_len_reg[12] ,
    \align_len_reg[8] ,
    \align_len_reg[4] ,
    fifo_rreq_valid_buf_reg,
    fifo_rreq_valid_buf_reg_0,
    O,
    \sect_cnt_reg[7] ,
    \sect_cnt_reg[11] ,
    \sect_cnt_reg[15] ,
    \sect_cnt_reg[19] ,
    invalid_len_event_reg,
    fifo_rreq_valid_buf_reg_1,
    ap_rst_n_inv,
    ap_clk,
    ap_reg_ioackin_A_BUS_ARREADY_reg_4,
    Q,
    empty_n_reg_0,
    ap_reg_ioackin_LOG_BUS_WREADY,
    LOG_BUS_WREADY,
    \ap_CS_fsm_reg[20] ,
    full_n_reg_1,
    A_BUS_ARADDR1,
    \state_reg[0]_rep__0 ,
    \state_reg[0] ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[56] ,
    \state_reg[0]_rep ,
    \end_addr_buf_reg[31] ,
    p_15_in,
    rreq_handling_reg,
    ap_rst_n,
    sect_cnt_reg,
    \start_addr_reg[31] ,
    invalid_len_event,
    fifo_rreq_valid_buf_reg_2,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    ap_reg_ioackin_A_BUS_ARREADY_reg_5,
    ap_reg_ioackin_A_BUS_ARREADY_reg_6,
    \end_addr_buf_reg[31]_0 ,
    push,
    rreq_handling_reg_0,
    in);
  output fifo_rreq_valid;
  output pop0;
  output full_n_reg_0;
  output ap_NS_fsm1;
  output ap_reg_ioackin_A_BUS_ARREADY_reg;
  output [0:0]\reg_325_reg[0] ;
  output [47:0]D;
  output ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  output \reg_305_reg[0] ;
  output [0:0]\a2_sum2_reg_1784_reg[29] ;
  output ap_reg_ioackin_A_BUS_ARREADY_reg_1;
  output \state_reg[1] ;
  output ap_reg_ioackin_A_BUS_ARREADY_reg_2;
  output s_ready_t_reg;
  output \state_reg[1]_0 ;
  output ap_reg_ioackin_A_BUS_ARREADY_reg_3;
  output [0:0]\reg_309_reg[0] ;
  output [0:0]\reg_277_reg[0] ;
  output [0:0]\a2_sum7_reg_1740_reg[29] ;
  output [0:0]\a2_sum6_reg_1729_reg[29] ;
  output [0:0]\a2_sum8_reg_1751_reg[29] ;
  output [0:0]\a2_sum9_reg_1762_reg[29] ;
  output [0:0]E;
  output [0:0]\align_len_reg[2] ;
  output \sect_len_buf_reg[9] ;
  output [2:0]S;
  output [58:0]\align_len_reg[31] ;
  output [3:0]\align_len_reg[28] ;
  output [3:0]\align_len_reg[24] ;
  output [3:0]\align_len_reg[20] ;
  output [3:0]\align_len_reg[16] ;
  output [3:0]\align_len_reg[12] ;
  output [3:0]\align_len_reg[8] ;
  output [2:0]\align_len_reg[4] ;
  output [3:0]fifo_rreq_valid_buf_reg;
  output [2:0]fifo_rreq_valid_buf_reg_0;
  output [3:0]O;
  output [3:0]\sect_cnt_reg[7] ;
  output [3:0]\sect_cnt_reg[11] ;
  output [3:0]\sect_cnt_reg[15] ;
  output [3:0]\sect_cnt_reg[19] ;
  output invalid_len_event_reg;
  output fifo_rreq_valid_buf_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_reg_ioackin_A_BUS_ARREADY_reg_4;
  input [51:0]Q;
  input empty_n_reg_0;
  input ap_reg_ioackin_LOG_BUS_WREADY;
  input LOG_BUS_WREADY;
  input \ap_CS_fsm_reg[20] ;
  input full_n_reg_1;
  input A_BUS_ARADDR1;
  input \state_reg[0]_rep__0 ;
  input [0:0]\state_reg[0] ;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input \ap_CS_fsm_reg[56] ;
  input \state_reg[0]_rep ;
  input [0:0]\end_addr_buf_reg[31] ;
  input p_15_in;
  input rreq_handling_reg;
  input ap_rst_n;
  input [19:0]sect_cnt_reg;
  input [19:0]\start_addr_reg[31] ;
  input invalid_len_event;
  input fifo_rreq_valid_buf_reg_2;
  input [5:0]\sect_len_buf_reg[9]_0 ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input ap_reg_ioackin_A_BUS_ARREADY_reg_5;
  input ap_reg_ioackin_A_BUS_ARREADY_reg_6;
  input [19:0]\end_addr_buf_reg[31]_0 ;
  input push;
  input rreq_handling_reg_0;
  input [29:0]in;

  wire A_BUS_ARADDR1;
  wire [47:0]D;
  wire [0:0]E;
  wire LOG_BUS_WREADY;
  wire [3:0]O;
  wire [51:0]Q;
  wire [2:0]S;
  wire [0:0]\a2_sum2_reg_1784_reg[29] ;
  wire [0:0]\a2_sum6_reg_1729_reg[29] ;
  wire [0:0]\a2_sum7_reg_1740_reg[29] ;
  wire [0:0]\a2_sum8_reg_1751_reg[29] ;
  wire [0:0]\a2_sum9_reg_1762_reg[29] ;
  wire [3:0]\align_len_reg[12] ;
  wire [3:0]\align_len_reg[16] ;
  wire [3:0]\align_len_reg[20] ;
  wire [3:0]\align_len_reg[24] ;
  wire [3:0]\align_len_reg[28] ;
  wire [0:0]\align_len_reg[2] ;
  wire [58:0]\align_len_reg[31] ;
  wire [2:0]\align_len_reg[4] ;
  wire [3:0]\align_len_reg[8] ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[56] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_14_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_27_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_1;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_3;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_4;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_5;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_6;
  wire ap_reg_ioackin_LOG_BUS_WREADY;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_2 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_2 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire data_vld_i_1_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_reg_0;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire [19:0]\end_addr_buf_reg[31]_0 ;
  wire [63:61]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire [3:0]fifo_rreq_valid_buf_reg;
  wire [2:0]fifo_rreq_valid_buf_reg_0;
  wire fifo_rreq_valid_buf_reg_1;
  wire fifo_rreq_valid_buf_reg_2;
  wire full_n_i_1_n_2;
  wire full_n_i_2_n_2;
  wire full_n_i_3_n_2;
  wire full_n_i_4__3_n_2;
  wire full_n_i_6_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [29:0]in;
  wire invalid_len_event;
  wire invalid_len_event_i_10_n_2;
  wire invalid_len_event_i_2_n_2;
  wire invalid_len_event_i_4_n_2;
  wire invalid_len_event_i_5_n_2;
  wire invalid_len_event_i_6_n_2;
  wire invalid_len_event_i_7_n_2;
  wire invalid_len_event_i_8_n_2;
  wire invalid_len_event_i_9_n_2;
  wire invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][12]_srl5_n_2 ;
  wire \mem_reg[4][13]_srl5_n_2 ;
  wire \mem_reg[4][14]_srl5_n_2 ;
  wire \mem_reg[4][15]_srl5_n_2 ;
  wire \mem_reg[4][16]_srl5_n_2 ;
  wire \mem_reg[4][17]_srl5_n_2 ;
  wire \mem_reg[4][18]_srl5_n_2 ;
  wire \mem_reg[4][19]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][20]_srl5_n_2 ;
  wire \mem_reg[4][21]_srl5_n_2 ;
  wire \mem_reg[4][22]_srl5_n_2 ;
  wire \mem_reg[4][23]_srl5_n_2 ;
  wire \mem_reg[4][24]_srl5_n_2 ;
  wire \mem_reg[4][25]_srl5_n_2 ;
  wire \mem_reg[4][26]_srl5_n_2 ;
  wire \mem_reg[4][27]_srl5_n_2 ;
  wire \mem_reg[4][28]_srl5_n_2 ;
  wire \mem_reg[4][29]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][32]_srl5_n_2 ;
  wire \mem_reg[4][33]_srl5_n_2 ;
  wire \mem_reg[4][34]_srl5_n_2 ;
  wire \mem_reg[4][35]_srl5_n_2 ;
  wire \mem_reg[4][36]_srl5_n_2 ;
  wire \mem_reg[4][37]_srl5_n_2 ;
  wire \mem_reg[4][38]_srl5_n_2 ;
  wire \mem_reg[4][39]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][40]_srl5_n_2 ;
  wire \mem_reg[4][41]_srl5_n_2 ;
  wire \mem_reg[4][42]_srl5_n_2 ;
  wire \mem_reg[4][43]_srl5_n_2 ;
  wire \mem_reg[4][44]_srl5_n_2 ;
  wire \mem_reg[4][45]_srl5_n_2 ;
  wire \mem_reg[4][46]_srl5_n_2 ;
  wire \mem_reg[4][47]_srl5_n_2 ;
  wire \mem_reg[4][48]_srl5_n_2 ;
  wire \mem_reg[4][49]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][50]_srl5_n_2 ;
  wire \mem_reg[4][51]_srl5_n_2 ;
  wire \mem_reg[4][52]_srl5_n_2 ;
  wire \mem_reg[4][53]_srl5_n_2 ;
  wire \mem_reg[4][54]_srl5_n_2 ;
  wire \mem_reg[4][55]_srl5_n_2 ;
  wire \mem_reg[4][56]_srl5_n_2 ;
  wire \mem_reg[4][57]_srl5_n_2 ;
  wire \mem_reg[4][58]_srl5_n_2 ;
  wire \mem_reg[4][59]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][60]_srl5_n_2 ;
  wire \mem_reg[4][61]_srl5_n_2 ;
  wire \mem_reg[4][62]_srl5_n_2 ;
  wire \mem_reg[4][63]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire p_15_in;
  wire pop0;
  wire pop0_0;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire [0:0]\reg_277_reg[0] ;
  wire \reg_305_reg[0] ;
  wire [0:0]\reg_309_reg[0] ;
  wire [0:0]\reg_325_reg[0] ;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire s_ready_t_reg;
  wire \sect_cnt[0]_i_3_n_2 ;
  wire \sect_cnt[0]_i_4_n_2 ;
  wire \sect_cnt[0]_i_5_n_2 ;
  wire \sect_cnt[0]_i_6_n_2 ;
  wire \sect_cnt[12]_i_2_n_2 ;
  wire \sect_cnt[12]_i_3_n_2 ;
  wire \sect_cnt[12]_i_4_n_2 ;
  wire \sect_cnt[12]_i_5_n_2 ;
  wire \sect_cnt[16]_i_2_n_2 ;
  wire \sect_cnt[16]_i_3_n_2 ;
  wire \sect_cnt[16]_i_4_n_2 ;
  wire \sect_cnt[16]_i_5_n_2 ;
  wire \sect_cnt[4]_i_2_n_2 ;
  wire \sect_cnt[4]_i_3_n_2 ;
  wire \sect_cnt[4]_i_4_n_2 ;
  wire \sect_cnt[4]_i_5_n_2 ;
  wire \sect_cnt[8]_i_2_n_2 ;
  wire \sect_cnt[8]_i_3_n_2 ;
  wire \sect_cnt[8]_i_4_n_2 ;
  wire \sect_cnt[8]_i_5_n_2 ;
  wire [19:0]sect_cnt_reg;
  wire \sect_cnt_reg[0]_i_2_n_2 ;
  wire \sect_cnt_reg[0]_i_2_n_3 ;
  wire \sect_cnt_reg[0]_i_2_n_4 ;
  wire \sect_cnt_reg[0]_i_2_n_5 ;
  wire [3:0]\sect_cnt_reg[11] ;
  wire \sect_cnt_reg[12]_i_1_n_2 ;
  wire \sect_cnt_reg[12]_i_1_n_3 ;
  wire \sect_cnt_reg[12]_i_1_n_4 ;
  wire \sect_cnt_reg[12]_i_1_n_5 ;
  wire [3:0]\sect_cnt_reg[15] ;
  wire \sect_cnt_reg[16]_i_1_n_3 ;
  wire \sect_cnt_reg[16]_i_1_n_4 ;
  wire \sect_cnt_reg[16]_i_1_n_5 ;
  wire [3:0]\sect_cnt_reg[19] ;
  wire \sect_cnt_reg[4]_i_1_n_2 ;
  wire \sect_cnt_reg[4]_i_1_n_3 ;
  wire \sect_cnt_reg[4]_i_1_n_4 ;
  wire \sect_cnt_reg[4]_i_1_n_5 ;
  wire [3:0]\sect_cnt_reg[7] ;
  wire \sect_cnt_reg[8]_i_1_n_2 ;
  wire \sect_cnt_reg[8]_i_1_n_3 ;
  wire \sect_cnt_reg[8]_i_1_n_4 ;
  wire \sect_cnt_reg[8]_i_1_n_5 ;
  wire \sect_len_buf_reg[9] ;
  wire [5:0]\sect_len_buf_reg[9]_0 ;
  wire \start_addr_buf[31]_i_2_n_2 ;
  wire [19:0]\start_addr_reg[31] ;
  wire \state[1]_i_6_n_2 ;
  wire [0:0]\state_reg[0] ;
  wire \state_reg[0]_rep ;
  wire \state_reg[0]_rep__0 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire [3:3]\NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \a2_sum2_reg_1784[29]_i_1 
       (.I0(Q[5]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .O(\a2_sum2_reg_1784_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \a2_sum6_reg_1729[29]_i_1 
       (.I0(Q[0]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .O(\a2_sum6_reg_1729_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \a2_sum7_reg_1740[29]_i_1 
       (.I0(Q[1]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .O(\a2_sum7_reg_1740_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \a2_sum8_reg_1751[29]_i_1 
       (.I0(Q[2]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .O(\a2_sum8_reg_1751_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \a2_sum9_reg_1762[29]_i_1 
       (.I0(Q[3]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .O(\a2_sum9_reg_1762_reg[29] ));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\align_len_reg[31] [36]),
        .O(\align_len_reg[8] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\align_len_reg[31] [35]),
        .O(\align_len_reg[8] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\align_len_reg[31] [34]),
        .O(\align_len_reg[8] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4
       (.I0(\align_len_reg[31] [33]),
        .O(\align_len_reg[8] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\align_len_reg[31] [40]),
        .O(\align_len_reg[12] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\align_len_reg[31] [39]),
        .O(\align_len_reg[12] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3
       (.I0(\align_len_reg[31] [38]),
        .O(\align_len_reg[12] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4
       (.I0(\align_len_reg[31] [37]),
        .O(\align_len_reg[12] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_1
       (.I0(\align_len_reg[31] [44]),
        .O(\align_len_reg[16] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_2
       (.I0(\align_len_reg[31] [43]),
        .O(\align_len_reg[16] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_3
       (.I0(\align_len_reg[31] [42]),
        .O(\align_len_reg[16] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_4
       (.I0(\align_len_reg[31] [41]),
        .O(\align_len_reg[16] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_1
       (.I0(\align_len_reg[31] [48]),
        .O(\align_len_reg[20] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_2
       (.I0(\align_len_reg[31] [47]),
        .O(\align_len_reg[20] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_3
       (.I0(\align_len_reg[31] [46]),
        .O(\align_len_reg[20] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_4
       (.I0(\align_len_reg[31] [45]),
        .O(\align_len_reg[20] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_1
       (.I0(\align_len_reg[31] [52]),
        .O(\align_len_reg[24] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_2
       (.I0(\align_len_reg[31] [51]),
        .O(\align_len_reg[24] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_3
       (.I0(\align_len_reg[31] [50]),
        .O(\align_len_reg[24] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_4
       (.I0(\align_len_reg[31] [49]),
        .O(\align_len_reg[24] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_1
       (.I0(\align_len_reg[31] [56]),
        .O(\align_len_reg[28] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_2
       (.I0(\align_len_reg[31] [55]),
        .O(\align_len_reg[28] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_3
       (.I0(\align_len_reg[31] [54]),
        .O(\align_len_reg[28] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_4
       (.I0(\align_len_reg[31] [53]),
        .O(\align_len_reg[28] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_1
       (.I0(fifo_rreq_data[61]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_2
       (.I0(\align_len_reg[31] [58]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_3
       (.I0(\align_len_reg[31] [57]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\align_len_reg[31] [32]),
        .O(\align_len_reg[4] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\align_len_reg[31] [31]),
        .O(\align_len_reg[4] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\align_len_reg[31] [30]),
        .O(\align_len_reg[4] [0]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[6]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[7]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(Q[7]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep ),
        .I4(Q[8]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(Q[8]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep__0 ),
        .I4(Q[9]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(Q[9]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[10]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[10]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[11]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[11]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[12]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q[12]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[13]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(Q[13]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[14]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(Q[14]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep__0 ),
        .I4(Q[15]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(Q[15]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[16]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(Q[16]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[17]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(Q[17]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep__0 ),
        .I4(Q[18]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(Q[18]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[19]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(Q[19]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep ),
        .I4(Q[20]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(Q[20]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep ),
        .I4(Q[21]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(Q[21]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[22]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(Q[22]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[23]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(Q[23]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep__0 ),
        .I4(Q[24]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(Q[24]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[25]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(Q[25]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[26]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I1(full_n_reg_0),
        .I2(ap_reg_ioackin_LOG_BUS_WREADY),
        .I3(LOG_BUS_WREADY),
        .O(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(Q[26]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep__0 ),
        .I4(Q[27]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(Q[27]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[28]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(Q[28]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep__0 ),
        .I4(Q[29]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(Q[29]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[30]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(Q[30]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep__0 ),
        .I4(Q[31]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(Q[31]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[32]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(Q[32]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep ),
        .I4(Q[33]),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(Q[33]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep ),
        .I4(Q[34]),
        .O(D[32]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(Q[34]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[35]),
        .O(D[33]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(Q[35]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep__0 ),
        .I4(Q[36]),
        .O(D[34]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(Q[36]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[37]),
        .O(D[35]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(Q[37]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[38]),
        .O(D[36]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(Q[38]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep__0 ),
        .I4(Q[39]),
        .O(D[37]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(Q[39]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[40]),
        .O(D[38]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(Q[40]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[41]),
        .O(D[39]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(Q[41]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep__0 ),
        .I4(Q[42]),
        .O(D[40]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[46]_i_1 
       (.I0(Q[42]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[43]),
        .O(D[41]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[47]_i_1 
       (.I0(Q[43]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[44]),
        .O(D[42]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(Q[44]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep__0 ),
        .I4(Q[45]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(Q[45]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep ),
        .I4(Q[46]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[0]),
        .I1(full_n_reg_0),
        .I2(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I3(Q[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[50]_i_1 
       (.I0(Q[46]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep ),
        .I4(Q[47]),
        .O(D[45]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(Q[47]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[48]),
        .O(D[46]));
  LUT5 #(
    .INIT(32'hE0FFE000)) 
    \ap_CS_fsm[52]_i_1 
       (.I0(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I1(full_n_reg_0),
        .I2(Q[48]),
        .I3(\state_reg[0] ),
        .I4(Q[49]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[1]),
        .I1(full_n_reg_0),
        .I2(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I3(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q[2]),
        .I1(full_n_reg_0),
        .I2(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I3(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hABFFA8A8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(Q[3]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(empty_n_reg_0),
        .I4(Q[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hABFFA8A8)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[5]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[6]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFC8)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_11
       (.I0(Q[1]),
        .I1(full_n_reg_0),
        .I2(Q[2]),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_i_27_n_2),
        .I4(\ap_CS_fsm_reg[20] ),
        .I5(full_n_reg_1),
        .O(ap_reg_ioackin_A_BUS_ARREADY_reg));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F0E)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_12
       (.I0(Q[28]),
        .I1(Q[35]),
        .I2(\reg_305_reg[0] ),
        .I3(Q[30]),
        .I4(Q[41]),
        .I5(Q[47]),
        .O(ap_reg_ioackin_A_BUS_ARREADY_reg_2));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_13
       (.I0(Q[20]),
        .I1(Q[42]),
        .I2(Q[11]),
        .I3(\reg_305_reg[0] ),
        .I4(Q[17]),
        .O(ap_reg_ioackin_A_BUS_ARREADY_reg_3));
  LUT5 #(
    .INIT(32'hF0F0FFFE)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_14
       (.I0(Q[36]),
        .I1(Q[33]),
        .I2(\a2_sum2_reg_1784_reg[29] ),
        .I3(Q[39]),
        .I4(\reg_305_reg[0] ),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_14_n_2));
  LUT6 #(
    .INIT(64'hF0F0C0C0F0E0C0C0)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_27
       (.I0(Q[13]),
        .I1(A_BUS_ARADDR1),
        .I2(full_n_reg_0),
        .I3(Q[15]),
        .I4(\state_reg[0]_rep__0 ),
        .I5(Q[14]),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_27_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFCA8)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_5
       (.I0(Q[3]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(Q[2]),
        .I4(\state_reg[1] ),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(ap_reg_ioackin_A_BUS_ARREADY_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_6
       (.I0(Q[14]),
        .I1(\reg_305_reg[0] ),
        .I2(Q[26]),
        .I3(Q[23]),
        .I4(Q[48]),
        .I5(ap_reg_ioackin_A_BUS_ARREADY_i_14_n_2),
        .O(ap_reg_ioackin_A_BUS_ARREADY_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_2 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_2 ),
        .O(\sect_len_buf_reg[9] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[9]_0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I3(\sect_len_buf_reg[9]_0 [4]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9]_0 [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\sect_len_buf_reg[9]_0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9]_0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9]_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(pop0_0),
        .I5(push),
        .O(data_vld_i_1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFDDDFFFF)) 
    empty_n_i_1
       (.I0(fifo_rreq_valid),
        .I1(invalid_len_event),
        .I2(\end_addr_buf_reg[31] ),
        .I3(p_15_in),
        .I4(rreq_handling_reg),
        .O(pop0_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0_0),
        .D(data_vld_reg_n_2),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hAACACACA)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg_2),
        .I2(rreq_handling_reg),
        .I3(p_15_in),
        .I4(\end_addr_buf_reg[31] ),
        .O(fifo_rreq_valid_buf_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    full_n_i_1
       (.I0(\pout_reg_n_2_[2] ),
        .I1(full_n_i_2_n_2),
        .I2(pop0_0),
        .I3(full_n_i_3_n_2),
        .I4(full_n_reg_0),
        .I5(full_n_i_4__3_n_2),
        .O(full_n_i_1_n_2));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .O(full_n_i_2_n_2));
  LUT4 #(
    .INIT(16'h777F)) 
    full_n_i_3
       (.I0(data_vld_reg_n_2),
        .I1(full_n_reg_0),
        .I2(ap_reg_ioackin_A_BUS_ARREADY_reg_5),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_6),
        .O(full_n_i_3_n_2));
  LUT6 #(
    .INIT(64'hEAFF0000FFFFFFFF)) 
    full_n_i_4__3
       (.I0(full_n_i_6_n_2),
        .I1(\end_addr_buf_reg[31] ),
        .I2(p_15_in),
        .I3(rreq_handling_reg),
        .I4(data_vld_reg_n_2),
        .I5(ap_rst_n),
        .O(full_n_i_4__3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_6
       (.I0(invalid_len_event),
        .I1(fifo_rreq_valid),
        .O(full_n_i_6_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFB0BF0000B0B0)) 
    invalid_len_event_i_1
       (.I0(fifo_rreq_data[63]),
        .I1(invalid_len_event_i_2_n_2),
        .I2(fifo_rreq_valid),
        .I3(fifo_rreq_valid_buf_reg_2),
        .I4(rreq_handling_reg_0),
        .I5(invalid_len_event),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_10
       (.I0(\align_len_reg[31] [30]),
        .I1(\align_len_reg[31] [32]),
        .I2(\align_len_reg[31] [33]),
        .I3(\align_len_reg[31] [41]),
        .O(invalid_len_event_i_10_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    invalid_len_event_i_2
       (.I0(invalid_len_event_i_4_n_2),
        .I1(\align_len_reg[31] [52]),
        .I2(\align_len_reg[31] [34]),
        .I3(\align_len_reg[31] [48]),
        .I4(invalid_len_event_i_5_n_2),
        .I5(invalid_len_event_i_6_n_2),
        .O(invalid_len_event_i_2_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    invalid_len_event_i_4
       (.I0(invalid_len_event_i_7_n_2),
        .I1(\align_len_reg[31] [37]),
        .I2(\align_len_reg[31] [47]),
        .I3(\align_len_reg[31] [53]),
        .I4(\align_len_reg[31] [54]),
        .I5(invalid_len_event_i_8_n_2),
        .O(invalid_len_event_i_4_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_5
       (.I0(\align_len_reg[31] [40]),
        .I1(\align_len_reg[31] [57]),
        .I2(\align_len_reg[31] [45]),
        .I3(\align_len_reg[31] [49]),
        .O(invalid_len_event_i_5_n_2));
  LUT5 #(
    .INIT(32'h00000001)) 
    invalid_len_event_i_6
       (.I0(\align_len_reg[31] [58]),
        .I1(\align_len_reg[31] [55]),
        .I2(\align_len_reg[31] [46]),
        .I3(\align_len_reg[31] [42]),
        .I4(invalid_len_event_i_9_n_2),
        .O(invalid_len_event_i_6_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_7
       (.I0(fifo_rreq_data[62]),
        .I1(\align_len_reg[31] [50]),
        .I2(\align_len_reg[31] [31]),
        .I3(\align_len_reg[31] [56]),
        .O(invalid_len_event_i_7_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_8
       (.I0(fifo_rreq_data[61]),
        .I1(\align_len_reg[31] [38]),
        .I2(\align_len_reg[31] [44]),
        .I3(\align_len_reg[31] [39]),
        .I4(invalid_len_event_i_10_n_2),
        .O(invalid_len_event_i_8_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_9
       (.I0(\align_len_reg[31] [43]),
        .I1(\align_len_reg[31] [51]),
        .I2(\align_len_reg[31] [35]),
        .I3(\align_len_reg[31] [36]),
        .O(invalid_len_event_i_9_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\end_addr_buf_reg[31]_0 [19]),
        .I1(sect_cnt_reg[19]),
        .I2(\end_addr_buf_reg[31]_0 [18]),
        .I3(sect_cnt_reg[18]),
        .O(fifo_rreq_valid_buf_reg_0[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\end_addr_buf_reg[31]_0 [17]),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[15]),
        .I3(\end_addr_buf_reg[31]_0 [15]),
        .I4(sect_cnt_reg[16]),
        .I5(\end_addr_buf_reg[31]_0 [16]),
        .O(fifo_rreq_valid_buf_reg_0[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(sect_cnt_reg[12]),
        .I1(\end_addr_buf_reg[31]_0 [12]),
        .I2(sect_cnt_reg[13]),
        .I3(\end_addr_buf_reg[31]_0 [13]),
        .I4(\end_addr_buf_reg[31]_0 [14]),
        .I5(sect_cnt_reg[14]),
        .O(fifo_rreq_valid_buf_reg_0[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\end_addr_buf_reg[31]_0 [11]),
        .I1(sect_cnt_reg[11]),
        .I2(sect_cnt_reg[9]),
        .I3(\end_addr_buf_reg[31]_0 [9]),
        .I4(sect_cnt_reg[10]),
        .I5(\end_addr_buf_reg[31]_0 [10]),
        .O(fifo_rreq_valid_buf_reg[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(sect_cnt_reg[7]),
        .I1(\end_addr_buf_reg[31]_0 [7]),
        .I2(sect_cnt_reg[6]),
        .I3(\end_addr_buf_reg[31]_0 [6]),
        .I4(\end_addr_buf_reg[31]_0 [8]),
        .I5(sect_cnt_reg[8]),
        .O(fifo_rreq_valid_buf_reg[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\end_addr_buf_reg[31]_0 [4]),
        .I1(sect_cnt_reg[4]),
        .I2(sect_cnt_reg[5]),
        .I3(\end_addr_buf_reg[31]_0 [5]),
        .I4(sect_cnt_reg[3]),
        .I5(\end_addr_buf_reg[31]_0 [3]),
        .O(fifo_rreq_valid_buf_reg[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\end_addr_buf_reg[31]_0 [1]),
        .I1(sect_cnt_reg[1]),
        .I2(sect_cnt_reg[2]),
        .I3(\end_addr_buf_reg[31]_0 [2]),
        .I4(sect_cnt_reg[0]),
        .I5(\end_addr_buf_reg[31]_0 [0]),
        .O(fifo_rreq_valid_buf_reg[0]));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[4][12]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[4][13]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[4][14]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[4][15]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[4][16]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[4][17]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[4][18]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[4][19]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[4][20]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[4][21]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[4][22]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[4][23]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[4][24]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[4][25]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[4][26]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[4][27]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[4][28]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[4][29]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][33]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][34]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][35]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][36]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][37]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][38]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][39]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][40]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][41]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][42]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][43]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][44]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][45]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][46]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][47]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][48]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][49]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][50]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][51]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][52]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][53]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][54]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][55]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][56]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][57]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][58]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][59]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][60]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][61]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][62]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][63]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_A_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'hF00FFFFF0EF00000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(push),
        .I3(pop0_0),
        .I4(data_vld_reg_n_2),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFF72008DFF72000)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(pop0_0),
        .I2(push),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFFFFFF720000000)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(pop0_0),
        .I2(push),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hE0FF)) 
    \pout[2]_i_3 
       (.I0(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I1(full_n_reg_0),
        .I2(Q[4]),
        .I3(empty_n_reg_0),
        .O(pop0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(\align_len_reg[31] [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(\align_len_reg[31] [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(\align_len_reg[31] [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][12]_srl5_n_2 ),
        .Q(\align_len_reg[31] [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][13]_srl5_n_2 ),
        .Q(\align_len_reg[31] [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][14]_srl5_n_2 ),
        .Q(\align_len_reg[31] [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][15]_srl5_n_2 ),
        .Q(\align_len_reg[31] [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][16]_srl5_n_2 ),
        .Q(\align_len_reg[31] [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][17]_srl5_n_2 ),
        .Q(\align_len_reg[31] [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][18]_srl5_n_2 ),
        .Q(\align_len_reg[31] [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][19]_srl5_n_2 ),
        .Q(\align_len_reg[31] [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(\align_len_reg[31] [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][20]_srl5_n_2 ),
        .Q(\align_len_reg[31] [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][21]_srl5_n_2 ),
        .Q(\align_len_reg[31] [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][22]_srl5_n_2 ),
        .Q(\align_len_reg[31] [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][23]_srl5_n_2 ),
        .Q(\align_len_reg[31] [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][24]_srl5_n_2 ),
        .Q(\align_len_reg[31] [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][25]_srl5_n_2 ),
        .Q(\align_len_reg[31] [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][26]_srl5_n_2 ),
        .Q(\align_len_reg[31] [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][27]_srl5_n_2 ),
        .Q(\align_len_reg[31] [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][28]_srl5_n_2 ),
        .Q(\align_len_reg[31] [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][29]_srl5_n_2 ),
        .Q(\align_len_reg[31] [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(\align_len_reg[31] [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][32]_srl5_n_2 ),
        .Q(\align_len_reg[31] [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][33]_srl5_n_2 ),
        .Q(\align_len_reg[31] [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][34]_srl5_n_2 ),
        .Q(\align_len_reg[31] [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][35]_srl5_n_2 ),
        .Q(\align_len_reg[31] [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][36]_srl5_n_2 ),
        .Q(\align_len_reg[31] [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][37]_srl5_n_2 ),
        .Q(\align_len_reg[31] [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][38]_srl5_n_2 ),
        .Q(\align_len_reg[31] [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][39]_srl5_n_2 ),
        .Q(\align_len_reg[31] [37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(\align_len_reg[31] [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][40]_srl5_n_2 ),
        .Q(\align_len_reg[31] [38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][41]_srl5_n_2 ),
        .Q(\align_len_reg[31] [39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][42]_srl5_n_2 ),
        .Q(\align_len_reg[31] [40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][43]_srl5_n_2 ),
        .Q(\align_len_reg[31] [41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][44]_srl5_n_2 ),
        .Q(\align_len_reg[31] [42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][45]_srl5_n_2 ),
        .Q(\align_len_reg[31] [43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][46]_srl5_n_2 ),
        .Q(\align_len_reg[31] [44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][47]_srl5_n_2 ),
        .Q(\align_len_reg[31] [45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][48]_srl5_n_2 ),
        .Q(\align_len_reg[31] [46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][49]_srl5_n_2 ),
        .Q(\align_len_reg[31] [47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(\align_len_reg[31] [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][50]_srl5_n_2 ),
        .Q(\align_len_reg[31] [48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][51]_srl5_n_2 ),
        .Q(\align_len_reg[31] [49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][52]_srl5_n_2 ),
        .Q(\align_len_reg[31] [50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][53]_srl5_n_2 ),
        .Q(\align_len_reg[31] [51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][54]_srl5_n_2 ),
        .Q(\align_len_reg[31] [52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][55]_srl5_n_2 ),
        .Q(\align_len_reg[31] [53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][56]_srl5_n_2 ),
        .Q(\align_len_reg[31] [54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][57]_srl5_n_2 ),
        .Q(\align_len_reg[31] [55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][58]_srl5_n_2 ),
        .Q(\align_len_reg[31] [56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][59]_srl5_n_2 ),
        .Q(\align_len_reg[31] [57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(\align_len_reg[31] [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][60]_srl5_n_2 ),
        .Q(\align_len_reg[31] [58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][61]_srl5_n_2 ),
        .Q(fifo_rreq_data[61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][62]_srl5_n_2 ),
        .Q(fifo_rreq_data[62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][63]_srl5_n_2 ),
        .Q(fifo_rreq_data[63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(\align_len_reg[31] [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(\align_len_reg[31] [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(\align_len_reg[31] [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(\align_len_reg[31] [9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFE00AA00)) 
    \reg_277[31]_i_1 
       (.I0(Q[50]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep ),
        .I4(Q[29]),
        .O(\reg_277_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \reg_305[31]_i_3 
       (.I0(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I1(full_n_reg_0),
        .I2(\state_reg[0]_rep ),
        .O(\reg_305_reg[0] ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \reg_309[31]_i_1 
       (.I0(Q[51]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0]_rep ),
        .I4(Q[31]),
        .O(\reg_309_reg[0] ));
  LUT5 #(
    .INIT(32'hFC00A800)) 
    \reg_325[31]_i_1 
       (.I0(Q[43]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[18]),
        .O(\reg_325_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_3 
       (.I0(sect_cnt_reg[3]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [3]),
        .O(\sect_cnt[0]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_4 
       (.I0(sect_cnt_reg[2]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [2]),
        .O(\sect_cnt[0]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_5 
       (.I0(sect_cnt_reg[1]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [1]),
        .O(\sect_cnt[0]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \sect_cnt[0]_i_6 
       (.I0(\start_addr_reg[31] [0]),
        .I1(sect_cnt_reg[0]),
        .I2(\start_addr_buf[31]_i_2_n_2 ),
        .O(\sect_cnt[0]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_2 
       (.I0(sect_cnt_reg[15]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [15]),
        .O(\sect_cnt[12]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_3 
       (.I0(sect_cnt_reg[14]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [14]),
        .O(\sect_cnt[12]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_4 
       (.I0(sect_cnt_reg[13]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [13]),
        .O(\sect_cnt[12]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_5 
       (.I0(sect_cnt_reg[12]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [12]),
        .O(\sect_cnt[12]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_2 
       (.I0(sect_cnt_reg[19]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [19]),
        .O(\sect_cnt[16]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_3 
       (.I0(sect_cnt_reg[18]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [18]),
        .O(\sect_cnt[16]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_4 
       (.I0(sect_cnt_reg[17]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [17]),
        .O(\sect_cnt[16]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_5 
       (.I0(sect_cnt_reg[16]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [16]),
        .O(\sect_cnt[16]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_2 
       (.I0(sect_cnt_reg[7]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [7]),
        .O(\sect_cnt[4]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_3 
       (.I0(sect_cnt_reg[6]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [6]),
        .O(\sect_cnt[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_4 
       (.I0(sect_cnt_reg[5]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [5]),
        .O(\sect_cnt[4]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_5 
       (.I0(sect_cnt_reg[4]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [4]),
        .O(\sect_cnt[4]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_2 
       (.I0(sect_cnt_reg[11]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [11]),
        .O(\sect_cnt[8]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_3 
       (.I0(sect_cnt_reg[10]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [10]),
        .O(\sect_cnt[8]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_4 
       (.I0(sect_cnt_reg[9]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [9]),
        .O(\sect_cnt[8]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_5 
       (.I0(sect_cnt_reg[8]),
        .I1(\start_addr_buf[31]_i_2_n_2 ),
        .I2(\start_addr_reg[31] [8]),
        .O(\sect_cnt[8]_i_5_n_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[0]_i_2_n_2 ,\sect_cnt_reg[0]_i_2_n_3 ,\sect_cnt_reg[0]_i_2_n_4 ,\sect_cnt_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_buf[31]_i_2_n_2 }),
        .O(O),
        .S({\sect_cnt[0]_i_3_n_2 ,\sect_cnt[0]_i_4_n_2 ,\sect_cnt[0]_i_5_n_2 ,\sect_cnt[0]_i_6_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_1 
       (.CI(\sect_cnt_reg[8]_i_1_n_2 ),
        .CO({\sect_cnt_reg[12]_i_1_n_2 ,\sect_cnt_reg[12]_i_1_n_3 ,\sect_cnt_reg[12]_i_1_n_4 ,\sect_cnt_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[15] ),
        .S({\sect_cnt[12]_i_2_n_2 ,\sect_cnt[12]_i_3_n_2 ,\sect_cnt[12]_i_4_n_2 ,\sect_cnt[12]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_1 
       (.CI(\sect_cnt_reg[12]_i_1_n_2 ),
        .CO({\NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED [3],\sect_cnt_reg[16]_i_1_n_3 ,\sect_cnt_reg[16]_i_1_n_4 ,\sect_cnt_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[19] ),
        .S({\sect_cnt[16]_i_2_n_2 ,\sect_cnt[16]_i_3_n_2 ,\sect_cnt[16]_i_4_n_2 ,\sect_cnt[16]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_1 
       (.CI(\sect_cnt_reg[0]_i_2_n_2 ),
        .CO({\sect_cnt_reg[4]_i_1_n_2 ,\sect_cnt_reg[4]_i_1_n_3 ,\sect_cnt_reg[4]_i_1_n_4 ,\sect_cnt_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[7] ),
        .S({\sect_cnt[4]_i_2_n_2 ,\sect_cnt[4]_i_3_n_2 ,\sect_cnt[4]_i_4_n_2 ,\sect_cnt[4]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_1 
       (.CI(\sect_cnt_reg[4]_i_1_n_2 ),
        .CO({\sect_cnt_reg[8]_i_1_n_2 ,\sect_cnt_reg[8]_i_1_n_3 ,\sect_cnt_reg[8]_i_1_n_4 ,\sect_cnt_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[11] ),
        .S({\sect_cnt[8]_i_2_n_2 ,\sect_cnt[8]_i_3_n_2 ,\sect_cnt[8]_i_4_n_2 ,\sect_cnt[8]_i_5_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \start_addr[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(\end_addr_buf_reg[31] ),
        .I2(p_15_in),
        .I3(rreq_handling_reg),
        .O(\align_len_reg[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_addr_buf[31]_i_1 
       (.I0(\start_addr_buf[31]_i_2_n_2 ),
        .O(E));
  LUT6 #(
    .INIT(64'hABABFFABFFABFFAB)) 
    \start_addr_buf[31]_i_2 
       (.I0(invalid_len_event),
        .I1(fifo_rreq_valid),
        .I2(fifo_rreq_valid_buf_reg_2),
        .I3(rreq_handling_reg),
        .I4(p_15_in),
        .I5(\end_addr_buf_reg[31] ),
        .O(\start_addr_buf[31]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[0]_i_3 
       (.I0(\state_reg[1] ),
        .I1(\ap_CS_fsm_reg[56] ),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \state[1]_i_4 
       (.I0(Q[16]),
        .I1(\reg_305_reg[0] ),
        .I2(Q[13]),
        .I3(Q[25]),
        .I4(Q[22]),
        .I5(\state[1]_i_6_n_2 ),
        .O(\state_reg[1] ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \state[1]_i_6 
       (.I0(Q[7]),
        .I1(Q[10]),
        .I2(Q[19]),
        .I3(\reg_305_reg[0] ),
        .I4(Q[32]),
        .O(\state[1]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hFC00A800)) 
    \state[1]_i_8 
       (.I0(Q[38]),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_4),
        .I2(full_n_reg_0),
        .I3(\state_reg[0] ),
        .I4(Q[44]),
        .O(\state_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_A_BUS_m_axi_fifo" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_A_BUS_m_axi_fifo__parameterized4
   (SR,
    p_15_in,
    \sect_addr_buf_reg[2] ,
    p_14_in,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[1] ,
    \could_multi_bursts.arlen_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0]_0 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.sect_handling_reg ,
    invalid_len_event_reg,
    \sect_cnt_reg[0] ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    CO,
    Q,
    beat_valid,
    \could_multi_bursts.sect_handling_reg_0 ,
    m_axi_A_BUS_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[3] ,
    rreq_handling_reg_0,
    \end_addr_buf_reg[31] ,
    fifo_rreq_valid_buf_reg,
    fifo_rreq_valid,
    invalid_len_event);
  output [0:0]SR;
  output p_15_in;
  output [0:0]\sect_addr_buf_reg[2] ;
  output p_14_in;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output \could_multi_bursts.arlen_buf_reg[1] ;
  output \could_multi_bursts.arlen_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[0]_0 ;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  output \could_multi_bursts.sect_handling_reg ;
  output invalid_len_event_reg;
  output \sect_cnt_reg[0] ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input [0:0]Q;
  input beat_valid;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input m_axi_A_BUS_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \sect_len_buf_reg[7] ;
  input [3:0]\sect_len_buf_reg[3] ;
  input rreq_handling_reg_0;
  input [0:0]\end_addr_buf_reg[31] ;
  input fifo_rreq_valid_buf_reg;
  input fifo_rreq_valid;
  input invalid_len_event;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire \could_multi_bursts.arlen_buf_reg[0]_0 ;
  wire \could_multi_bursts.arlen_buf_reg[1] ;
  wire \could_multi_bursts.arlen_buf_reg[2] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__0_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_i_1__0_n_2;
  wire empty_n_reg_n_2;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1_n_2;
  wire full_n_i_2__5_n_2;
  wire invalid_len_event;
  wire invalid_len_event_reg;
  wire m_axi_A_BUS_ARREADY;
  wire p_14_in;
  wire p_15_in;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout[3]_i_1_n_2 ;
  wire \pout[3]_i_2_n_2 ;
  wire \pout[3]_i_3_n_2 ;
  wire \pout[3]_i_4__0_n_2 ;
  wire [3:0]pout_reg__0;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire \sect_cnt_reg[0] ;
  wire [3:0]\sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \could_multi_bursts.ARVALID_Dummy_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_A_BUS_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_A_BUS_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(p_14_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_A_BUS_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7] ),
        .I5(\sect_len_buf_reg[3] [0]),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_A_BUS_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7] ),
        .I5(\sect_len_buf_reg[3] [1]),
        .O(\could_multi_bursts.arlen_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_A_BUS_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7] ),
        .I5(\sect_len_buf_reg[3] [2]),
        .O(\could_multi_bursts.arlen_buf_reg[2] ));
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_A_BUS_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(\could_multi_bursts.arlen_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_A_BUS_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7] ),
        .I5(\sect_len_buf_reg[3] [3]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_15_in),
        .I1(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC4C44)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_A_BUS_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\sect_len_buf_reg[7] ),
        .I5(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hBAFAFAFABABABABA)) 
    data_vld_i_1__0
       (.I0(p_14_in),
        .I1(\pout[3]_i_3_n_2 ),
        .I2(data_vld_reg_n_2),
        .I3(Q),
        .I4(beat_valid),
        .I5(empty_n_reg_n_2),
        .O(data_vld_i_1__0_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    empty_n_i_1__0
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(Q),
        .I3(data_vld_reg_n_2),
        .O(empty_n_i_1__0_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBBBBBBBFBFBFBFB)) 
    full_n_i_1
       (.I0(full_n_i_2__5_n_2),
        .I1(ap_rst_n),
        .I2(data_vld_reg_n_2),
        .I3(Q),
        .I4(beat_valid),
        .I5(empty_n_reg_n_2),
        .O(full_n_i_1_n_2));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAAAAAA)) 
    full_n_i_2__5
       (.I0(fifo_rctl_ready),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[0]),
        .I5(\pout[3]_i_4__0_n_2 ),
        .O(full_n_i_2__5_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    invalid_len_event_i_3
       (.I0(rreq_handling_reg_0),
        .I1(p_15_in),
        .I2(\end_addr_buf_reg[31] ),
        .O(invalid_len_event_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_4__0_n_2 ),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \pout[2]_i_1 
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[0]),
        .I3(\pout[3]_i_4__0_n_2 ),
        .O(\pout[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0CCC000051110000)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_2 ),
        .I1(empty_n_reg_n_2),
        .I2(beat_valid),
        .I3(Q),
        .I4(data_vld_reg_n_2),
        .I5(p_14_in),
        .O(\pout[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[0]),
        .I2(\pout[3]_i_4__0_n_2 ),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hF777FFFF)) 
    \pout[3]_i_4__0 
       (.I0(p_14_in),
        .I1(data_vld_reg_n_2),
        .I2(Q),
        .I3(beat_valid),
        .I4(empty_n_reg_n_2),
        .O(\pout[3]_i_4__0_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[0]_i_1_n_2 ),
        .Q(pout_reg__0[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[1]_i_1_n_2 ),
        .Q(pout_reg__0[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[2]_i_1_n_2 ),
        .Q(pout_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[3]_i_2_n_2 ),
        .Q(pout_reg__0[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h7070FF70)) 
    rreq_handling_i_1
       (.I0(\end_addr_buf_reg[31] ),
        .I1(p_15_in),
        .I2(rreq_handling_reg_0),
        .I3(fifo_rreq_valid_buf_reg),
        .I4(invalid_len_event),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAABBBA)) 
    \sect_cnt[0]_i_1 
       (.I0(p_15_in),
        .I1(rreq_handling_reg_0),
        .I2(fifo_rreq_valid_buf_reg),
        .I3(fifo_rreq_valid),
        .I4(invalid_len_event),
        .O(\sect_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h0A0A0A0A8A0A8A8A)) 
    \sect_len_buf[9]_i_1 
       (.I0(rreq_handling_reg_0),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(m_axi_A_BUS_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I5(\sect_len_buf_reg[7] ),
        .O(p_15_in));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_A_BUS_m_axi_read" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_A_BUS_m_axi_read
   (pop0,
    full_n_reg,
    ap_NS_fsm1,
    \reg_239_reg[0] ,
    \reg_231_reg[0] ,
    \a2_sum39_reg_2141_reg[29] ,
    \a2_sum31_reg_2048_reg[29] ,
    \a2_sum33_reg_2070_reg[29] ,
    \reg_325_reg[0] ,
    \reg_305_reg[0] ,
    D,
    \a2_sum2_reg_1784_reg[29] ,
    \a2_sum46_reg_2218_reg[29] ,
    \a2_sum40_reg_2152_reg[29] ,
    \i_1_49_reg_2244_reg[15] ,
    \a2_sum10_reg_1817_reg[29] ,
    \reg_235_reg[0] ,
    \a2_sum30_reg_2037_reg[29] ,
    \a2_sum43_reg_2185_reg[29] ,
    \a2_sum37_reg_2119_reg[29] ,
    \a2_sum32_reg_2059_reg[29] ,
    \a2_sum25_reg_1982_reg[29] ,
    \a2_sum13_reg_1850_reg[29] ,
    \a2_sum16_reg_1883_reg[29] ,
    \a2_sum41_reg_2163_reg[29] ,
    \a2_sum22_reg_1949_reg[29] ,
    \a2_sum19_reg_1916_reg[29] ,
    \a2_sum44_reg_2196_reg[29] ,
    \reg_309_reg[0] ,
    \reg_277_reg[0] ,
    \reg_273_reg[0] ,
    m_axi_A_BUS_RREADY,
    ap_reg_ioackin_A_BUS_ARREADY_reg,
    \a2_sum7_reg_1740_reg[29] ,
    \a2_sum6_reg_1729_reg[29] ,
    \a2_sum8_reg_1751_reg[29] ,
    \a2_sum9_reg_1762_reg[29] ,
    \a2_sum28_reg_2015_reg[29] ,
    \a2_sum35_reg_2097_reg[29] ,
    \a2_sum38_reg_2130_reg[29] ,
    \a2_sum3_reg_1795_reg[29] ,
    \a2_sum26_reg_1993_reg[29] ,
    \a2_sum14_reg_1861_reg[29] ,
    \a2_sum20_reg_1927_reg[29] ,
    \a2_sum45_reg_2207_reg[29] ,
    \a2_sum23_reg_1960_reg[29] ,
    \a2_sum29_reg_2026_reg[29] ,
    \a2_sum36_reg_2108_reg[29] ,
    \a2_sum42_reg_2174_reg[29] ,
    \a2_sum11_reg_1828_reg[29] ,
    \a2_sum17_reg_1894_reg[29] ,
    \a2_sum24_reg_1971_reg[29] ,
    \a2_sum27_reg_2004_reg[29] ,
    \a2_sum18_reg_1905_reg[29] ,
    \a2_sum15_reg_1872_reg[29] ,
    \a2_sum12_reg_1839_reg[29] ,
    \a2_sum4_reg_1806_reg[29] ,
    \a2_sum34_reg_2081_reg[29] ,
    \a2_sum21_reg_1938_reg[29] ,
    m_axi_A_BUS_ARADDR,
    \m_axi_A_BUS_ARLEN[3] ,
    m_axi_A_BUS_ARVALID,
    I_RDATA,
    ap_reg_ioackin_A_BUS_ARREADY_reg_0,
    Q,
    empty_n_reg,
    E,
    ap_reg_ioackin_LOG_BUS_WREADY,
    LOG_BUS_WREADY,
    \a2_sum3_reg_1795_reg[29]_0 ,
    \a2_sum1_reg_1773_reg[29] ,
    \a2_sum2_reg_1784_reg[29]_0 ,
    \a2_sum11_reg_1828_reg[29]_0 ,
    \a2_sum4_reg_1806_reg[29]_0 ,
    \a2_sum10_reg_1817_reg[29]_0 ,
    \a2_sum14_reg_1861_reg[29]_0 ,
    \a2_sum12_reg_1839_reg[29]_0 ,
    \a2_sum13_reg_1850_reg[29]_0 ,
    A_BUS_ARADDR1,
    \a2_sum17_reg_1894_reg[29]_0 ,
    \a2_sum15_reg_1872_reg[29]_0 ,
    \a2_sum16_reg_1883_reg[29]_0 ,
    \a2_sum20_reg_1927_reg[29]_0 ,
    \a2_sum18_reg_1905_reg[29]_0 ,
    \a2_sum19_reg_1916_reg[29]_0 ,
    \a2_sum23_reg_1960_reg[29]_0 ,
    \a2_sum21_reg_1938_reg[29]_0 ,
    \a2_sum22_reg_1949_reg[29]_0 ,
    \a2_sum26_reg_1993_reg[29]_0 ,
    \a2_sum24_reg_1971_reg[29]_0 ,
    \a2_sum25_reg_1982_reg[29]_0 ,
    \a2_sum29_reg_2026_reg[29]_0 ,
    \a2_sum27_reg_2004_reg[29]_0 ,
    \a2_sum28_reg_2015_reg[29]_0 ,
    \a2_sum32_reg_2059_reg[29]_0 ,
    \a2_sum30_reg_2037_reg[29]_0 ,
    \a2_sum31_reg_2048_reg[29]_0 ,
    \a2_sum35_reg_2097_reg[29]_0 ,
    \a2_sum33_reg_2070_reg[29]_0 ,
    \a2_sum34_reg_2081_reg[29]_0 ,
    \a2_sum41_reg_2163_reg[29]_0 ,
    \a2_sum38_reg_2130_reg[29]_0 ,
    \a2_sum36_reg_2108_reg[29]_0 ,
    \a2_sum37_reg_2119_reg[29]_0 ,
    \a2_sum39_reg_2141_reg[29]_0 ,
    \a2_sum40_reg_2152_reg[29]_0 ,
    \a2_sum44_reg_2196_reg[29]_0 ,
    \a2_sum42_reg_2174_reg[29]_0 ,
    \a2_sum43_reg_2185_reg[29]_0 ,
    \a2_sum48_reg_2234_reg[29] ,
    \a2_sum49_reg_2239_reg[29] ,
    \a2_sum47_reg_2229_reg[29] ,
    \a2_sum45_reg_2207_reg[29]_0 ,
    \a2_sum46_reg_2218_reg[29]_0 ,
    \ap_CS_fsm_reg[7] ,
    ap_rst_n,
    m_axi_A_BUS_RVALID,
    \a2_sum6_reg_1729_reg[29]_0 ,
    \a2_sum9_reg_1762_reg[29]_0 ,
    \a2_sum6_reg_1729_reg[28] ,
    \a2_sum9_reg_1762_reg[28] ,
    \a2_sum6_reg_1729_reg[27] ,
    \a2_sum9_reg_1762_reg[27] ,
    \a2_sum6_reg_1729_reg[26] ,
    \a2_sum9_reg_1762_reg[26] ,
    \a2_sum6_reg_1729_reg[25] ,
    \a2_sum9_reg_1762_reg[25] ,
    \a2_sum6_reg_1729_reg[24] ,
    \a2_sum9_reg_1762_reg[24] ,
    \a2_sum6_reg_1729_reg[23] ,
    \a2_sum9_reg_1762_reg[23] ,
    \a2_sum6_reg_1729_reg[22] ,
    \a2_sum9_reg_1762_reg[22] ,
    \a2_sum6_reg_1729_reg[21] ,
    \a2_sum9_reg_1762_reg[21] ,
    \a2_sum6_reg_1729_reg[20] ,
    \a2_sum9_reg_1762_reg[20] ,
    \a2_sum6_reg_1729_reg[19] ,
    \a2_sum9_reg_1762_reg[19] ,
    \a2_sum6_reg_1729_reg[18] ,
    \a2_sum9_reg_1762_reg[18] ,
    \a2_sum6_reg_1729_reg[17] ,
    \a2_sum9_reg_1762_reg[17] ,
    \a2_sum6_reg_1729_reg[16] ,
    \a2_sum9_reg_1762_reg[16] ,
    \a2_sum6_reg_1729_reg[15] ,
    \a2_sum9_reg_1762_reg[15] ,
    \a2_sum6_reg_1729_reg[14] ,
    \a2_sum9_reg_1762_reg[14] ,
    \a2_sum6_reg_1729_reg[13] ,
    \a2_sum9_reg_1762_reg[13] ,
    \a2_sum6_reg_1729_reg[12] ,
    \a2_sum9_reg_1762_reg[12] ,
    \a2_sum6_reg_1729_reg[11] ,
    \a2_sum9_reg_1762_reg[11] ,
    \a2_sum6_reg_1729_reg[10] ,
    \a2_sum9_reg_1762_reg[10] ,
    \a2_sum6_reg_1729_reg[9] ,
    \a2_sum9_reg_1762_reg[9] ,
    \a2_sum6_reg_1729_reg[8] ,
    \a2_sum9_reg_1762_reg[8] ,
    \a2_sum6_reg_1729_reg[7] ,
    \a2_sum9_reg_1762_reg[7] ,
    \a2_sum6_reg_1729_reg[6] ,
    \a2_sum9_reg_1762_reg[6] ,
    \a2_sum6_reg_1729_reg[5] ,
    \a2_sum9_reg_1762_reg[5] ,
    \a2_sum6_reg_1729_reg[4] ,
    \a2_sum9_reg_1762_reg[4] ,
    \a2_sum6_reg_1729_reg[3] ,
    \a2_sum9_reg_1762_reg[3] ,
    \a2_sum6_reg_1729_reg[2] ,
    \a2_sum9_reg_1762_reg[2] ,
    \a2_sum6_reg_1729_reg[1] ,
    \a2_sum9_reg_1762_reg[1] ,
    \a2_sum6_reg_1729_reg[0] ,
    \a2_sum9_reg_1762_reg[0] ,
    m_axi_A_BUS_ARREADY,
    ap_clk,
    m_axi_A_BUS_RLAST,
    m_axi_A_BUS_RRESP,
    ap_rst_n_inv);
  output pop0;
  output full_n_reg;
  output ap_NS_fsm1;
  output \reg_239_reg[0] ;
  output \reg_231_reg[0] ;
  output [0:0]\a2_sum39_reg_2141_reg[29] ;
  output [0:0]\a2_sum31_reg_2048_reg[29] ;
  output [0:0]\a2_sum33_reg_2070_reg[29] ;
  output [0:0]\reg_325_reg[0] ;
  output [0:0]\reg_305_reg[0] ;
  output [54:0]D;
  output [0:0]\a2_sum2_reg_1784_reg[29] ;
  output [0:0]\a2_sum46_reg_2218_reg[29] ;
  output [0:0]\a2_sum40_reg_2152_reg[29] ;
  output [0:0]\i_1_49_reg_2244_reg[15] ;
  output [0:0]\a2_sum10_reg_1817_reg[29] ;
  output [0:0]\reg_235_reg[0] ;
  output [0:0]\a2_sum30_reg_2037_reg[29] ;
  output [0:0]\a2_sum43_reg_2185_reg[29] ;
  output [0:0]\a2_sum37_reg_2119_reg[29] ;
  output [0:0]\a2_sum32_reg_2059_reg[29] ;
  output [0:0]\a2_sum25_reg_1982_reg[29] ;
  output [0:0]\a2_sum13_reg_1850_reg[29] ;
  output [0:0]\a2_sum16_reg_1883_reg[29] ;
  output [0:0]\a2_sum41_reg_2163_reg[29] ;
  output [0:0]\a2_sum22_reg_1949_reg[29] ;
  output [0:0]\a2_sum19_reg_1916_reg[29] ;
  output [0:0]\a2_sum44_reg_2196_reg[29] ;
  output [0:0]\reg_309_reg[0] ;
  output [0:0]\reg_277_reg[0] ;
  output [0:0]\reg_273_reg[0] ;
  output m_axi_A_BUS_RREADY;
  output ap_reg_ioackin_A_BUS_ARREADY_reg;
  output [0:0]\a2_sum7_reg_1740_reg[29] ;
  output [0:0]\a2_sum6_reg_1729_reg[29] ;
  output [0:0]\a2_sum8_reg_1751_reg[29] ;
  output [0:0]\a2_sum9_reg_1762_reg[29] ;
  output [0:0]\a2_sum28_reg_2015_reg[29] ;
  output [0:0]\a2_sum35_reg_2097_reg[29] ;
  output [0:0]\a2_sum38_reg_2130_reg[29] ;
  output [0:0]\a2_sum3_reg_1795_reg[29] ;
  output [0:0]\a2_sum26_reg_1993_reg[29] ;
  output [0:0]\a2_sum14_reg_1861_reg[29] ;
  output [0:0]\a2_sum20_reg_1927_reg[29] ;
  output [0:0]\a2_sum45_reg_2207_reg[29] ;
  output [0:0]\a2_sum23_reg_1960_reg[29] ;
  output [0:0]\a2_sum29_reg_2026_reg[29] ;
  output [0:0]\a2_sum36_reg_2108_reg[29] ;
  output [0:0]\a2_sum42_reg_2174_reg[29] ;
  output [0:0]\a2_sum11_reg_1828_reg[29] ;
  output [0:0]\a2_sum17_reg_1894_reg[29] ;
  output [0:0]\a2_sum24_reg_1971_reg[29] ;
  output [0:0]\a2_sum27_reg_2004_reg[29] ;
  output [0:0]\a2_sum18_reg_1905_reg[29] ;
  output [0:0]\a2_sum15_reg_1872_reg[29] ;
  output [0:0]\a2_sum12_reg_1839_reg[29] ;
  output [0:0]\a2_sum4_reg_1806_reg[29] ;
  output [0:0]\a2_sum34_reg_2081_reg[29] ;
  output [0:0]\a2_sum21_reg_1938_reg[29] ;
  output [29:0]m_axi_A_BUS_ARADDR;
  output [3:0]\m_axi_A_BUS_ARLEN[3] ;
  output m_axi_A_BUS_ARVALID;
  output [31:0]I_RDATA;
  input ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  input [57:0]Q;
  input empty_n_reg;
  input [0:0]E;
  input ap_reg_ioackin_LOG_BUS_WREADY;
  input LOG_BUS_WREADY;
  input [29:0]\a2_sum3_reg_1795_reg[29]_0 ;
  input [29:0]\a2_sum1_reg_1773_reg[29] ;
  input [29:0]\a2_sum2_reg_1784_reg[29]_0 ;
  input [29:0]\a2_sum11_reg_1828_reg[29]_0 ;
  input [29:0]\a2_sum4_reg_1806_reg[29]_0 ;
  input [29:0]\a2_sum10_reg_1817_reg[29]_0 ;
  input [29:0]\a2_sum14_reg_1861_reg[29]_0 ;
  input [29:0]\a2_sum12_reg_1839_reg[29]_0 ;
  input [29:0]\a2_sum13_reg_1850_reg[29]_0 ;
  input A_BUS_ARADDR1;
  input [29:0]\a2_sum17_reg_1894_reg[29]_0 ;
  input [29:0]\a2_sum15_reg_1872_reg[29]_0 ;
  input [29:0]\a2_sum16_reg_1883_reg[29]_0 ;
  input [29:0]\a2_sum20_reg_1927_reg[29]_0 ;
  input [29:0]\a2_sum18_reg_1905_reg[29]_0 ;
  input [29:0]\a2_sum19_reg_1916_reg[29]_0 ;
  input [29:0]\a2_sum23_reg_1960_reg[29]_0 ;
  input [29:0]\a2_sum21_reg_1938_reg[29]_0 ;
  input [29:0]\a2_sum22_reg_1949_reg[29]_0 ;
  input [29:0]\a2_sum26_reg_1993_reg[29]_0 ;
  input [29:0]\a2_sum24_reg_1971_reg[29]_0 ;
  input [29:0]\a2_sum25_reg_1982_reg[29]_0 ;
  input [29:0]\a2_sum29_reg_2026_reg[29]_0 ;
  input [29:0]\a2_sum27_reg_2004_reg[29]_0 ;
  input [29:0]\a2_sum28_reg_2015_reg[29]_0 ;
  input [29:0]\a2_sum32_reg_2059_reg[29]_0 ;
  input [29:0]\a2_sum30_reg_2037_reg[29]_0 ;
  input [29:0]\a2_sum31_reg_2048_reg[29]_0 ;
  input [29:0]\a2_sum35_reg_2097_reg[29]_0 ;
  input [29:0]\a2_sum33_reg_2070_reg[29]_0 ;
  input [29:0]\a2_sum34_reg_2081_reg[29]_0 ;
  input [29:0]\a2_sum41_reg_2163_reg[29]_0 ;
  input [29:0]\a2_sum38_reg_2130_reg[29]_0 ;
  input [29:0]\a2_sum36_reg_2108_reg[29]_0 ;
  input [29:0]\a2_sum37_reg_2119_reg[29]_0 ;
  input [29:0]\a2_sum39_reg_2141_reg[29]_0 ;
  input [29:0]\a2_sum40_reg_2152_reg[29]_0 ;
  input [29:0]\a2_sum44_reg_2196_reg[29]_0 ;
  input [29:0]\a2_sum42_reg_2174_reg[29]_0 ;
  input [29:0]\a2_sum43_reg_2185_reg[29]_0 ;
  input [29:0]\a2_sum48_reg_2234_reg[29] ;
  input [29:0]\a2_sum49_reg_2239_reg[29] ;
  input [29:0]\a2_sum47_reg_2229_reg[29] ;
  input [29:0]\a2_sum45_reg_2207_reg[29]_0 ;
  input [29:0]\a2_sum46_reg_2218_reg[29]_0 ;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input ap_rst_n;
  input m_axi_A_BUS_RVALID;
  input \a2_sum6_reg_1729_reg[29]_0 ;
  input \a2_sum9_reg_1762_reg[29]_0 ;
  input \a2_sum6_reg_1729_reg[28] ;
  input \a2_sum9_reg_1762_reg[28] ;
  input \a2_sum6_reg_1729_reg[27] ;
  input \a2_sum9_reg_1762_reg[27] ;
  input \a2_sum6_reg_1729_reg[26] ;
  input \a2_sum9_reg_1762_reg[26] ;
  input \a2_sum6_reg_1729_reg[25] ;
  input \a2_sum9_reg_1762_reg[25] ;
  input \a2_sum6_reg_1729_reg[24] ;
  input \a2_sum9_reg_1762_reg[24] ;
  input \a2_sum6_reg_1729_reg[23] ;
  input \a2_sum9_reg_1762_reg[23] ;
  input \a2_sum6_reg_1729_reg[22] ;
  input \a2_sum9_reg_1762_reg[22] ;
  input \a2_sum6_reg_1729_reg[21] ;
  input \a2_sum9_reg_1762_reg[21] ;
  input \a2_sum6_reg_1729_reg[20] ;
  input \a2_sum9_reg_1762_reg[20] ;
  input \a2_sum6_reg_1729_reg[19] ;
  input \a2_sum9_reg_1762_reg[19] ;
  input \a2_sum6_reg_1729_reg[18] ;
  input \a2_sum9_reg_1762_reg[18] ;
  input \a2_sum6_reg_1729_reg[17] ;
  input \a2_sum9_reg_1762_reg[17] ;
  input \a2_sum6_reg_1729_reg[16] ;
  input \a2_sum9_reg_1762_reg[16] ;
  input \a2_sum6_reg_1729_reg[15] ;
  input \a2_sum9_reg_1762_reg[15] ;
  input \a2_sum6_reg_1729_reg[14] ;
  input \a2_sum9_reg_1762_reg[14] ;
  input \a2_sum6_reg_1729_reg[13] ;
  input \a2_sum9_reg_1762_reg[13] ;
  input \a2_sum6_reg_1729_reg[12] ;
  input \a2_sum9_reg_1762_reg[12] ;
  input \a2_sum6_reg_1729_reg[11] ;
  input \a2_sum9_reg_1762_reg[11] ;
  input \a2_sum6_reg_1729_reg[10] ;
  input \a2_sum9_reg_1762_reg[10] ;
  input \a2_sum6_reg_1729_reg[9] ;
  input \a2_sum9_reg_1762_reg[9] ;
  input \a2_sum6_reg_1729_reg[8] ;
  input \a2_sum9_reg_1762_reg[8] ;
  input \a2_sum6_reg_1729_reg[7] ;
  input \a2_sum9_reg_1762_reg[7] ;
  input \a2_sum6_reg_1729_reg[6] ;
  input \a2_sum9_reg_1762_reg[6] ;
  input \a2_sum6_reg_1729_reg[5] ;
  input \a2_sum9_reg_1762_reg[5] ;
  input \a2_sum6_reg_1729_reg[4] ;
  input \a2_sum9_reg_1762_reg[4] ;
  input \a2_sum6_reg_1729_reg[3] ;
  input \a2_sum9_reg_1762_reg[3] ;
  input \a2_sum6_reg_1729_reg[2] ;
  input \a2_sum9_reg_1762_reg[2] ;
  input \a2_sum6_reg_1729_reg[1] ;
  input \a2_sum9_reg_1762_reg[1] ;
  input \a2_sum6_reg_1729_reg[0] ;
  input \a2_sum9_reg_1762_reg[0] ;
  input m_axi_A_BUS_ARREADY;
  input ap_clk;
  input [32:0]m_axi_A_BUS_RLAST;
  input [1:0]m_axi_A_BUS_RRESP;
  input ap_rst_n_inv;

  wire A_BUS_ARADDR1;
  wire [54:0]D;
  wire [0:0]E;
  wire [31:0]I_RDATA;
  wire LOG_BUS_WREADY;
  wire [57:0]Q;
  wire [0:0]\a2_sum10_reg_1817_reg[29] ;
  wire [29:0]\a2_sum10_reg_1817_reg[29]_0 ;
  wire [0:0]\a2_sum11_reg_1828_reg[29] ;
  wire [29:0]\a2_sum11_reg_1828_reg[29]_0 ;
  wire [0:0]\a2_sum12_reg_1839_reg[29] ;
  wire [29:0]\a2_sum12_reg_1839_reg[29]_0 ;
  wire [0:0]\a2_sum13_reg_1850_reg[29] ;
  wire [29:0]\a2_sum13_reg_1850_reg[29]_0 ;
  wire [0:0]\a2_sum14_reg_1861_reg[29] ;
  wire [29:0]\a2_sum14_reg_1861_reg[29]_0 ;
  wire [0:0]\a2_sum15_reg_1872_reg[29] ;
  wire [29:0]\a2_sum15_reg_1872_reg[29]_0 ;
  wire [0:0]\a2_sum16_reg_1883_reg[29] ;
  wire [29:0]\a2_sum16_reg_1883_reg[29]_0 ;
  wire [0:0]\a2_sum17_reg_1894_reg[29] ;
  wire [29:0]\a2_sum17_reg_1894_reg[29]_0 ;
  wire [0:0]\a2_sum18_reg_1905_reg[29] ;
  wire [29:0]\a2_sum18_reg_1905_reg[29]_0 ;
  wire [0:0]\a2_sum19_reg_1916_reg[29] ;
  wire [29:0]\a2_sum19_reg_1916_reg[29]_0 ;
  wire [29:0]\a2_sum1_reg_1773_reg[29] ;
  wire [0:0]\a2_sum20_reg_1927_reg[29] ;
  wire [29:0]\a2_sum20_reg_1927_reg[29]_0 ;
  wire [0:0]\a2_sum21_reg_1938_reg[29] ;
  wire [29:0]\a2_sum21_reg_1938_reg[29]_0 ;
  wire [0:0]\a2_sum22_reg_1949_reg[29] ;
  wire [29:0]\a2_sum22_reg_1949_reg[29]_0 ;
  wire [0:0]\a2_sum23_reg_1960_reg[29] ;
  wire [29:0]\a2_sum23_reg_1960_reg[29]_0 ;
  wire [0:0]\a2_sum24_reg_1971_reg[29] ;
  wire [29:0]\a2_sum24_reg_1971_reg[29]_0 ;
  wire [0:0]\a2_sum25_reg_1982_reg[29] ;
  wire [29:0]\a2_sum25_reg_1982_reg[29]_0 ;
  wire [0:0]\a2_sum26_reg_1993_reg[29] ;
  wire [29:0]\a2_sum26_reg_1993_reg[29]_0 ;
  wire [0:0]\a2_sum27_reg_2004_reg[29] ;
  wire [29:0]\a2_sum27_reg_2004_reg[29]_0 ;
  wire [0:0]\a2_sum28_reg_2015_reg[29] ;
  wire [29:0]\a2_sum28_reg_2015_reg[29]_0 ;
  wire [0:0]\a2_sum29_reg_2026_reg[29] ;
  wire [29:0]\a2_sum29_reg_2026_reg[29]_0 ;
  wire [0:0]\a2_sum2_reg_1784_reg[29] ;
  wire [29:0]\a2_sum2_reg_1784_reg[29]_0 ;
  wire [0:0]\a2_sum30_reg_2037_reg[29] ;
  wire [29:0]\a2_sum30_reg_2037_reg[29]_0 ;
  wire [0:0]\a2_sum31_reg_2048_reg[29] ;
  wire [29:0]\a2_sum31_reg_2048_reg[29]_0 ;
  wire [0:0]\a2_sum32_reg_2059_reg[29] ;
  wire [29:0]\a2_sum32_reg_2059_reg[29]_0 ;
  wire [0:0]\a2_sum33_reg_2070_reg[29] ;
  wire [29:0]\a2_sum33_reg_2070_reg[29]_0 ;
  wire [0:0]\a2_sum34_reg_2081_reg[29] ;
  wire [29:0]\a2_sum34_reg_2081_reg[29]_0 ;
  wire [0:0]\a2_sum35_reg_2097_reg[29] ;
  wire [29:0]\a2_sum35_reg_2097_reg[29]_0 ;
  wire [0:0]\a2_sum36_reg_2108_reg[29] ;
  wire [29:0]\a2_sum36_reg_2108_reg[29]_0 ;
  wire [0:0]\a2_sum37_reg_2119_reg[29] ;
  wire [29:0]\a2_sum37_reg_2119_reg[29]_0 ;
  wire [0:0]\a2_sum38_reg_2130_reg[29] ;
  wire [29:0]\a2_sum38_reg_2130_reg[29]_0 ;
  wire [0:0]\a2_sum39_reg_2141_reg[29] ;
  wire [29:0]\a2_sum39_reg_2141_reg[29]_0 ;
  wire [0:0]\a2_sum3_reg_1795_reg[29] ;
  wire [29:0]\a2_sum3_reg_1795_reg[29]_0 ;
  wire [0:0]\a2_sum40_reg_2152_reg[29] ;
  wire [29:0]\a2_sum40_reg_2152_reg[29]_0 ;
  wire [0:0]\a2_sum41_reg_2163_reg[29] ;
  wire [29:0]\a2_sum41_reg_2163_reg[29]_0 ;
  wire [0:0]\a2_sum42_reg_2174_reg[29] ;
  wire [29:0]\a2_sum42_reg_2174_reg[29]_0 ;
  wire [0:0]\a2_sum43_reg_2185_reg[29] ;
  wire [29:0]\a2_sum43_reg_2185_reg[29]_0 ;
  wire [0:0]\a2_sum44_reg_2196_reg[29] ;
  wire [29:0]\a2_sum44_reg_2196_reg[29]_0 ;
  wire [0:0]\a2_sum45_reg_2207_reg[29] ;
  wire [29:0]\a2_sum45_reg_2207_reg[29]_0 ;
  wire [0:0]\a2_sum46_reg_2218_reg[29] ;
  wire [29:0]\a2_sum46_reg_2218_reg[29]_0 ;
  wire [29:0]\a2_sum47_reg_2229_reg[29] ;
  wire [29:0]\a2_sum48_reg_2234_reg[29] ;
  wire [29:0]\a2_sum49_reg_2239_reg[29] ;
  wire [0:0]\a2_sum4_reg_1806_reg[29] ;
  wire [29:0]\a2_sum4_reg_1806_reg[29]_0 ;
  wire \a2_sum6_reg_1729_reg[0] ;
  wire \a2_sum6_reg_1729_reg[10] ;
  wire \a2_sum6_reg_1729_reg[11] ;
  wire \a2_sum6_reg_1729_reg[12] ;
  wire \a2_sum6_reg_1729_reg[13] ;
  wire \a2_sum6_reg_1729_reg[14] ;
  wire \a2_sum6_reg_1729_reg[15] ;
  wire \a2_sum6_reg_1729_reg[16] ;
  wire \a2_sum6_reg_1729_reg[17] ;
  wire \a2_sum6_reg_1729_reg[18] ;
  wire \a2_sum6_reg_1729_reg[19] ;
  wire \a2_sum6_reg_1729_reg[1] ;
  wire \a2_sum6_reg_1729_reg[20] ;
  wire \a2_sum6_reg_1729_reg[21] ;
  wire \a2_sum6_reg_1729_reg[22] ;
  wire \a2_sum6_reg_1729_reg[23] ;
  wire \a2_sum6_reg_1729_reg[24] ;
  wire \a2_sum6_reg_1729_reg[25] ;
  wire \a2_sum6_reg_1729_reg[26] ;
  wire \a2_sum6_reg_1729_reg[27] ;
  wire \a2_sum6_reg_1729_reg[28] ;
  wire [0:0]\a2_sum6_reg_1729_reg[29] ;
  wire \a2_sum6_reg_1729_reg[29]_0 ;
  wire \a2_sum6_reg_1729_reg[2] ;
  wire \a2_sum6_reg_1729_reg[3] ;
  wire \a2_sum6_reg_1729_reg[4] ;
  wire \a2_sum6_reg_1729_reg[5] ;
  wire \a2_sum6_reg_1729_reg[6] ;
  wire \a2_sum6_reg_1729_reg[7] ;
  wire \a2_sum6_reg_1729_reg[8] ;
  wire \a2_sum6_reg_1729_reg[9] ;
  wire [0:0]\a2_sum7_reg_1740_reg[29] ;
  wire [0:0]\a2_sum8_reg_1751_reg[29] ;
  wire \a2_sum9_reg_1762_reg[0] ;
  wire \a2_sum9_reg_1762_reg[10] ;
  wire \a2_sum9_reg_1762_reg[11] ;
  wire \a2_sum9_reg_1762_reg[12] ;
  wire \a2_sum9_reg_1762_reg[13] ;
  wire \a2_sum9_reg_1762_reg[14] ;
  wire \a2_sum9_reg_1762_reg[15] ;
  wire \a2_sum9_reg_1762_reg[16] ;
  wire \a2_sum9_reg_1762_reg[17] ;
  wire \a2_sum9_reg_1762_reg[18] ;
  wire \a2_sum9_reg_1762_reg[19] ;
  wire \a2_sum9_reg_1762_reg[1] ;
  wire \a2_sum9_reg_1762_reg[20] ;
  wire \a2_sum9_reg_1762_reg[21] ;
  wire \a2_sum9_reg_1762_reg[22] ;
  wire \a2_sum9_reg_1762_reg[23] ;
  wire \a2_sum9_reg_1762_reg[24] ;
  wire \a2_sum9_reg_1762_reg[25] ;
  wire \a2_sum9_reg_1762_reg[26] ;
  wire \a2_sum9_reg_1762_reg[27] ;
  wire \a2_sum9_reg_1762_reg[28] ;
  wire [0:0]\a2_sum9_reg_1762_reg[29] ;
  wire \a2_sum9_reg_1762_reg[29]_0 ;
  wire \a2_sum9_reg_1762_reg[2] ;
  wire \a2_sum9_reg_1762_reg[3] ;
  wire \a2_sum9_reg_1762_reg[4] ;
  wire \a2_sum9_reg_1762_reg[5] ;
  wire \a2_sum9_reg_1762_reg[6] ;
  wire \a2_sum9_reg_1762_reg[7] ;
  wire \a2_sum9_reg_1762_reg[8] ;
  wire \a2_sum9_reg_1762_reg[9] ;
  wire align_len;
  wire align_len0_carry__0_n_2;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__0_n_4;
  wire align_len0_carry__0_n_5;
  wire align_len0_carry__0_n_6;
  wire align_len0_carry__0_n_7;
  wire align_len0_carry__0_n_8;
  wire align_len0_carry__0_n_9;
  wire align_len0_carry__1_n_2;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry__1_n_4;
  wire align_len0_carry__1_n_5;
  wire align_len0_carry__1_n_6;
  wire align_len0_carry__1_n_7;
  wire align_len0_carry__1_n_8;
  wire align_len0_carry__1_n_9;
  wire align_len0_carry__2_n_2;
  wire align_len0_carry__2_n_3;
  wire align_len0_carry__2_n_4;
  wire align_len0_carry__2_n_5;
  wire align_len0_carry__2_n_6;
  wire align_len0_carry__2_n_7;
  wire align_len0_carry__2_n_8;
  wire align_len0_carry__2_n_9;
  wire align_len0_carry__3_n_2;
  wire align_len0_carry__3_n_3;
  wire align_len0_carry__3_n_4;
  wire align_len0_carry__3_n_5;
  wire align_len0_carry__3_n_6;
  wire align_len0_carry__3_n_7;
  wire align_len0_carry__3_n_8;
  wire align_len0_carry__3_n_9;
  wire align_len0_carry__4_n_2;
  wire align_len0_carry__4_n_3;
  wire align_len0_carry__4_n_4;
  wire align_len0_carry__4_n_5;
  wire align_len0_carry__4_n_6;
  wire align_len0_carry__4_n_7;
  wire align_len0_carry__4_n_8;
  wire align_len0_carry__4_n_9;
  wire align_len0_carry__5_n_2;
  wire align_len0_carry__5_n_3;
  wire align_len0_carry__5_n_4;
  wire align_len0_carry__5_n_5;
  wire align_len0_carry__5_n_6;
  wire align_len0_carry__5_n_7;
  wire align_len0_carry__5_n_8;
  wire align_len0_carry__5_n_9;
  wire align_len0_carry__6_n_4;
  wire align_len0_carry__6_n_5;
  wire align_len0_carry__6_n_7;
  wire align_len0_carry__6_n_8;
  wire align_len0_carry__6_n_9;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_4;
  wire align_len0_carry_n_5;
  wire align_len0_carry_n_6;
  wire align_len0_carry_n_7;
  wire align_len0_carry_n_8;
  wire \align_len_reg_n_2_[10] ;
  wire \align_len_reg_n_2_[11] ;
  wire \align_len_reg_n_2_[12] ;
  wire \align_len_reg_n_2_[13] ;
  wire \align_len_reg_n_2_[14] ;
  wire \align_len_reg_n_2_[15] ;
  wire \align_len_reg_n_2_[16] ;
  wire \align_len_reg_n_2_[17] ;
  wire \align_len_reg_n_2_[18] ;
  wire \align_len_reg_n_2_[19] ;
  wire \align_len_reg_n_2_[20] ;
  wire \align_len_reg_n_2_[21] ;
  wire \align_len_reg_n_2_[22] ;
  wire \align_len_reg_n_2_[23] ;
  wire \align_len_reg_n_2_[24] ;
  wire \align_len_reg_n_2_[25] ;
  wire \align_len_reg_n_2_[26] ;
  wire \align_len_reg_n_2_[27] ;
  wire \align_len_reg_n_2_[28] ;
  wire \align_len_reg_n_2_[29] ;
  wire \align_len_reg_n_2_[2] ;
  wire \align_len_reg_n_2_[30] ;
  wire \align_len_reg_n_2_[31] ;
  wire \align_len_reg_n_2_[3] ;
  wire \align_len_reg_n_2_[4] ;
  wire \align_len_reg_n_2_[5] ;
  wire \align_len_reg_n_2_[6] ;
  wire \align_len_reg_n_2_[7] ;
  wire \align_len_reg_n_2_[8] ;
  wire \align_len_reg_n_2_[9] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  wire ap_reg_ioackin_LOG_BUS_WREADY;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_2_[0] ;
  wire \beat_len_buf_reg_n_2_[1] ;
  wire \beat_len_buf_reg_n_2_[2] ;
  wire \beat_len_buf_reg_n_2_[3] ;
  wire \beat_len_buf_reg_n_2_[4] ;
  wire \beat_len_buf_reg_n_2_[5] ;
  wire \beat_len_buf_reg_n_2_[6] ;
  wire \beat_len_buf_reg_n_2_[7] ;
  wire \beat_len_buf_reg_n_2_[8] ;
  wire \beat_len_buf_reg_n_2_[9] ;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_5;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire \bus_equal_gen.rdata_valid_t_reg_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_7_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [34:34]data_pack;
  wire empty_n_reg;
  wire \end_addr_buf[2]_i_1_n_2 ;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[12] ;
  wire \end_addr_buf_reg_n_2_[13] ;
  wire \end_addr_buf_reg_n_2_[14] ;
  wire \end_addr_buf_reg_n_2_[15] ;
  wire \end_addr_buf_reg_n_2_[16] ;
  wire \end_addr_buf_reg_n_2_[17] ;
  wire \end_addr_buf_reg_n_2_[18] ;
  wire \end_addr_buf_reg_n_2_[19] ;
  wire \end_addr_buf_reg_n_2_[20] ;
  wire \end_addr_buf_reg_n_2_[21] ;
  wire \end_addr_buf_reg_n_2_[22] ;
  wire \end_addr_buf_reg_n_2_[23] ;
  wire \end_addr_buf_reg_n_2_[24] ;
  wire \end_addr_buf_reg_n_2_[25] ;
  wire \end_addr_buf_reg_n_2_[26] ;
  wire \end_addr_buf_reg_n_2_[27] ;
  wire \end_addr_buf_reg_n_2_[28] ;
  wire \end_addr_buf_reg_n_2_[29] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[30] ;
  wire \end_addr_buf_reg_n_2_[31] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire end_addr_carry__0_i_1_n_2;
  wire end_addr_carry__0_i_2_n_2;
  wire end_addr_carry__0_i_3_n_2;
  wire end_addr_carry__0_i_4_n_2;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1_n_2;
  wire end_addr_carry__1_i_2_n_2;
  wire end_addr_carry__1_i_3_n_2;
  wire end_addr_carry__1_i_4_n_2;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1_n_2;
  wire end_addr_carry__2_i_2_n_2;
  wire end_addr_carry__2_i_3_n_2;
  wire end_addr_carry__2_i_4_n_2;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1_n_2;
  wire end_addr_carry__3_i_2_n_2;
  wire end_addr_carry__3_i_3_n_2;
  wire end_addr_carry__3_i_4_n_2;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1_n_2;
  wire end_addr_carry__4_i_2_n_2;
  wire end_addr_carry__4_i_3_n_2;
  wire end_addr_carry__4_i_4_n_2;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1_n_2;
  wire end_addr_carry__5_i_2_n_2;
  wire end_addr_carry__5_i_3_n_2;
  wire end_addr_carry__5_i_4_n_2;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1_n_2;
  wire end_addr_carry__6_i_2_n_2;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry__6_n_8;
  wire end_addr_carry__6_n_9;
  wire end_addr_carry_i_1_n_2;
  wire end_addr_carry_i_2_n_2;
  wire end_addr_carry_i_3_n_2;
  wire end_addr_carry_i_4_n_2;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [60:32]fifo_rreq_data;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_130;
  wire fifo_rreq_n_131;
  wire fifo_rreq_n_132;
  wire fifo_rreq_n_133;
  wire fifo_rreq_n_134;
  wire fifo_rreq_n_135;
  wire fifo_rreq_n_136;
  wire fifo_rreq_n_137;
  wire fifo_rreq_n_138;
  wire fifo_rreq_n_139;
  wire fifo_rreq_n_140;
  wire fifo_rreq_n_141;
  wire fifo_rreq_n_142;
  wire fifo_rreq_n_143;
  wire fifo_rreq_n_144;
  wire fifo_rreq_n_145;
  wire fifo_rreq_n_146;
  wire fifo_rreq_n_147;
  wire fifo_rreq_n_148;
  wire fifo_rreq_n_149;
  wire fifo_rreq_n_150;
  wire fifo_rreq_n_151;
  wire fifo_rreq_n_152;
  wire fifo_rreq_n_153;
  wire fifo_rreq_n_154;
  wire fifo_rreq_n_155;
  wire fifo_rreq_n_156;
  wire fifo_rreq_n_157;
  wire fifo_rreq_n_158;
  wire fifo_rreq_n_159;
  wire fifo_rreq_n_160;
  wire fifo_rreq_n_161;
  wire fifo_rreq_n_162;
  wire fifo_rreq_n_163;
  wire fifo_rreq_n_164;
  wire fifo_rreq_n_165;
  wire fifo_rreq_n_166;
  wire fifo_rreq_n_167;
  wire fifo_rreq_n_168;
  wire fifo_rreq_n_169;
  wire fifo_rreq_n_170;
  wire fifo_rreq_n_171;
  wire fifo_rreq_n_172;
  wire fifo_rreq_n_173;
  wire fifo_rreq_n_174;
  wire fifo_rreq_n_175;
  wire fifo_rreq_n_176;
  wire fifo_rreq_n_177;
  wire fifo_rreq_n_178;
  wire fifo_rreq_n_179;
  wire fifo_rreq_n_180;
  wire fifo_rreq_n_181;
  wire fifo_rreq_n_182;
  wire fifo_rreq_n_183;
  wire fifo_rreq_n_184;
  wire fifo_rreq_n_185;
  wire fifo_rreq_n_186;
  wire fifo_rreq_n_187;
  wire fifo_rreq_n_188;
  wire fifo_rreq_n_189;
  wire fifo_rreq_n_190;
  wire fifo_rreq_n_191;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_2;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_2;
  wire first_sect_carry__0_i_2_n_2;
  wire first_sect_carry__0_i_3_n_2;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry_i_1_n_2;
  wire first_sect_carry_i_2_n_2;
  wire first_sect_carry_i_3_n_2;
  wire first_sect_carry_i_4_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire full_n_reg;
  wire [0:0]\i_1_49_reg_2244_reg[15] ;
  wire invalid_len_event;
  wire last_sect;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire [29:0]m_axi_A_BUS_ARADDR;
  wire [3:0]\m_axi_A_BUS_ARLEN[3] ;
  wire m_axi_A_BUS_ARREADY;
  wire m_axi_A_BUS_ARVALID;
  wire [32:0]m_axi_A_BUS_RLAST;
  wire m_axi_A_BUS_RREADY;
  wire [1:0]m_axi_A_BUS_RRESP;
  wire m_axi_A_BUS_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire p_14_in;
  wire p_15_in;
  wire pop0;
  wire push;
  wire rdata_ack_t;
  wire \reg_231_reg[0] ;
  wire [0:0]\reg_235_reg[0] ;
  wire \reg_239_reg[0] ;
  wire [0:0]\reg_273_reg[0] ;
  wire [0:0]\reg_277_reg[0] ;
  wire [0:0]\reg_305_reg[0] ;
  wire [0:0]\reg_309_reg[0] ;
  wire [0:0]\reg_325_reg[0] ;
  wire rreq_handling_reg_n_2;
  wire rs_rdata_n_10;
  wire rs_rdata_n_11;
  wire rs_rdata_n_12;
  wire rs_rdata_n_13;
  wire rs_rdata_n_14;
  wire rs_rdata_n_15;
  wire rs_rdata_n_16;
  wire rs_rdata_n_17;
  wire rs_rdata_n_18;
  wire rs_rdata_n_19;
  wire rs_rdata_n_20;
  wire rs_rdata_n_21;
  wire rs_rdata_n_22;
  wire rs_rdata_n_23;
  wire rs_rdata_n_24;
  wire rs_rdata_n_25;
  wire rs_rdata_n_26;
  wire rs_rdata_n_27;
  wire rs_rdata_n_28;
  wire rs_rdata_n_29;
  wire rs_rdata_n_3;
  wire rs_rdata_n_30;
  wire rs_rdata_n_31;
  wire rs_rdata_n_32;
  wire rs_rdata_n_33;
  wire rs_rdata_n_34;
  wire rs_rdata_n_35;
  wire rs_rdata_n_36;
  wire rs_rdata_n_37;
  wire rs_rdata_n_38;
  wire rs_rdata_n_39;
  wire rs_rdata_n_4;
  wire rs_rdata_n_5;
  wire rs_rdata_n_51;
  wire rs_rdata_n_6;
  wire rs_rdata_n_7;
  wire rs_rdata_n_8;
  wire rs_rdata_n_9;
  wire [31:0]s_data;
  wire \sect_addr_buf[10]_i_1_n_2 ;
  wire \sect_addr_buf[11]_i_2_n_2 ;
  wire \sect_addr_buf[12]_i_1_n_2 ;
  wire \sect_addr_buf[13]_i_1_n_2 ;
  wire \sect_addr_buf[14]_i_1_n_2 ;
  wire \sect_addr_buf[15]_i_1_n_2 ;
  wire \sect_addr_buf[16]_i_1_n_2 ;
  wire \sect_addr_buf[17]_i_1_n_2 ;
  wire \sect_addr_buf[18]_i_1_n_2 ;
  wire \sect_addr_buf[19]_i_1_n_2 ;
  wire \sect_addr_buf[20]_i_1_n_2 ;
  wire \sect_addr_buf[21]_i_1_n_2 ;
  wire \sect_addr_buf[22]_i_1_n_2 ;
  wire \sect_addr_buf[23]_i_1_n_2 ;
  wire \sect_addr_buf[24]_i_1_n_2 ;
  wire \sect_addr_buf[25]_i_1_n_2 ;
  wire \sect_addr_buf[26]_i_1_n_2 ;
  wire \sect_addr_buf[27]_i_1_n_2 ;
  wire \sect_addr_buf[28]_i_1_n_2 ;
  wire \sect_addr_buf[29]_i_1_n_2 ;
  wire \sect_addr_buf[2]_i_1_n_2 ;
  wire \sect_addr_buf[30]_i_1_n_2 ;
  wire \sect_addr_buf[31]_i_1_n_2 ;
  wire \sect_addr_buf[3]_i_1_n_2 ;
  wire \sect_addr_buf[4]_i_1_n_2 ;
  wire \sect_addr_buf[5]_i_1_n_2 ;
  wire \sect_addr_buf[6]_i_1_n_2 ;
  wire \sect_addr_buf[7]_i_1_n_2 ;
  wire \sect_addr_buf[8]_i_1_n_2 ;
  wire \sect_addr_buf[9]_i_1_n_2 ;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [19:0]sect_cnt_reg;
  wire [9:0]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_2 ;
  wire \sect_len_buf[1]_i_1_n_2 ;
  wire \sect_len_buf[2]_i_1_n_2 ;
  wire \sect_len_buf[3]_i_1_n_2 ;
  wire \sect_len_buf[4]_i_1_n_2 ;
  wire \sect_len_buf[5]_i_1_n_2 ;
  wire \sect_len_buf[6]_i_1_n_2 ;
  wire \sect_len_buf[7]_i_1_n_2 ;
  wire \sect_len_buf[8]_i_1_n_2 ;
  wire \sect_len_buf[9]_i_2_n_2 ;
  wire \start_addr_buf_reg_n_2_[10] ;
  wire \start_addr_buf_reg_n_2_[11] ;
  wire \start_addr_buf_reg_n_2_[12] ;
  wire \start_addr_buf_reg_n_2_[13] ;
  wire \start_addr_buf_reg_n_2_[14] ;
  wire \start_addr_buf_reg_n_2_[15] ;
  wire \start_addr_buf_reg_n_2_[16] ;
  wire \start_addr_buf_reg_n_2_[17] ;
  wire \start_addr_buf_reg_n_2_[18] ;
  wire \start_addr_buf_reg_n_2_[19] ;
  wire \start_addr_buf_reg_n_2_[20] ;
  wire \start_addr_buf_reg_n_2_[21] ;
  wire \start_addr_buf_reg_n_2_[22] ;
  wire \start_addr_buf_reg_n_2_[23] ;
  wire \start_addr_buf_reg_n_2_[24] ;
  wire \start_addr_buf_reg_n_2_[25] ;
  wire \start_addr_buf_reg_n_2_[26] ;
  wire \start_addr_buf_reg_n_2_[27] ;
  wire \start_addr_buf_reg_n_2_[28] ;
  wire \start_addr_buf_reg_n_2_[29] ;
  wire \start_addr_buf_reg_n_2_[2] ;
  wire \start_addr_buf_reg_n_2_[30] ;
  wire \start_addr_buf_reg_n_2_[31] ;
  wire \start_addr_buf_reg_n_2_[3] ;
  wire \start_addr_buf_reg_n_2_[4] ;
  wire \start_addr_buf_reg_n_2_[5] ;
  wire \start_addr_buf_reg_n_2_[6] ;
  wire \start_addr_buf_reg_n_2_[7] ;
  wire \start_addr_buf_reg_n_2_[8] ;
  wire \start_addr_buf_reg_n_2_[9] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[12] ;
  wire \start_addr_reg_n_2_[13] ;
  wire \start_addr_reg_n_2_[14] ;
  wire \start_addr_reg_n_2_[15] ;
  wire \start_addr_reg_n_2_[16] ;
  wire \start_addr_reg_n_2_[17] ;
  wire \start_addr_reg_n_2_[18] ;
  wire \start_addr_reg_n_2_[19] ;
  wire \start_addr_reg_n_2_[20] ;
  wire \start_addr_reg_n_2_[21] ;
  wire \start_addr_reg_n_2_[22] ;
  wire \start_addr_reg_n_2_[23] ;
  wire \start_addr_reg_n_2_[24] ;
  wire \start_addr_reg_n_2_[25] ;
  wire \start_addr_reg_n_2_[26] ;
  wire \start_addr_reg_n_2_[27] ;
  wire \start_addr_reg_n_2_[28] ;
  wire \start_addr_reg_n_2_[29] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[30] ;
  wire \start_addr_reg_n_2_[31] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:2]NLW_align_len0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_align_len0_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_2,align_len0_carry_n_3,align_len0_carry_n_4,align_len0_carry_n_5}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[34:32],1'b0}),
        .O({align_len0_carry_n_6,align_len0_carry_n_7,align_len0_carry_n_8,NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_160,fifo_rreq_n_161,fifo_rreq_n_162,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_2),
        .CO({align_len0_carry__0_n_2,align_len0_carry__0_n_3,align_len0_carry__0_n_4,align_len0_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[38:35]),
        .O({align_len0_carry__0_n_6,align_len0_carry__0_n_7,align_len0_carry__0_n_8,align_len0_carry__0_n_9}),
        .S({fifo_rreq_n_156,fifo_rreq_n_157,fifo_rreq_n_158,fifo_rreq_n_159}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_2),
        .CO({align_len0_carry__1_n_2,align_len0_carry__1_n_3,align_len0_carry__1_n_4,align_len0_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[42:39]),
        .O({align_len0_carry__1_n_6,align_len0_carry__1_n_7,align_len0_carry__1_n_8,align_len0_carry__1_n_9}),
        .S({fifo_rreq_n_152,fifo_rreq_n_153,fifo_rreq_n_154,fifo_rreq_n_155}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__2
       (.CI(align_len0_carry__1_n_2),
        .CO({align_len0_carry__2_n_2,align_len0_carry__2_n_3,align_len0_carry__2_n_4,align_len0_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[46:43]),
        .O({align_len0_carry__2_n_6,align_len0_carry__2_n_7,align_len0_carry__2_n_8,align_len0_carry__2_n_9}),
        .S({fifo_rreq_n_148,fifo_rreq_n_149,fifo_rreq_n_150,fifo_rreq_n_151}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__3
       (.CI(align_len0_carry__2_n_2),
        .CO({align_len0_carry__3_n_2,align_len0_carry__3_n_3,align_len0_carry__3_n_4,align_len0_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[50:47]),
        .O({align_len0_carry__3_n_6,align_len0_carry__3_n_7,align_len0_carry__3_n_8,align_len0_carry__3_n_9}),
        .S({fifo_rreq_n_144,fifo_rreq_n_145,fifo_rreq_n_146,fifo_rreq_n_147}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__4
       (.CI(align_len0_carry__3_n_2),
        .CO({align_len0_carry__4_n_2,align_len0_carry__4_n_3,align_len0_carry__4_n_4,align_len0_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[54:51]),
        .O({align_len0_carry__4_n_6,align_len0_carry__4_n_7,align_len0_carry__4_n_8,align_len0_carry__4_n_9}),
        .S({fifo_rreq_n_140,fifo_rreq_n_141,fifo_rreq_n_142,fifo_rreq_n_143}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__5
       (.CI(align_len0_carry__4_n_2),
        .CO({align_len0_carry__5_n_2,align_len0_carry__5_n_3,align_len0_carry__5_n_4,align_len0_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[58:55]),
        .O({align_len0_carry__5_n_6,align_len0_carry__5_n_7,align_len0_carry__5_n_8,align_len0_carry__5_n_9}),
        .S({fifo_rreq_n_136,fifo_rreq_n_137,fifo_rreq_n_138,fifo_rreq_n_139}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__6
       (.CI(align_len0_carry__5_n_2),
        .CO({NLW_align_len0_carry__6_CO_UNCONNECTED[3:2],align_len0_carry__6_n_4,align_len0_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data[60:59]}),
        .O({NLW_align_len0_carry__6_O_UNCONNECTED[3],align_len0_carry__6_n_7,align_len0_carry__6_n_8,align_len0_carry__6_n_9}),
        .S({1'b0,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_8),
        .Q(\align_len_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_7),
        .Q(\align_len_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_6),
        .Q(\align_len_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_9),
        .Q(\align_len_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_8),
        .Q(\align_len_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_7),
        .Q(\align_len_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_6),
        .Q(\align_len_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__3_n_9),
        .Q(\align_len_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__3_n_8),
        .Q(\align_len_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__3_n_7),
        .Q(\align_len_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__3_n_6),
        .Q(\align_len_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__4_n_9),
        .Q(\align_len_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__4_n_8),
        .Q(\align_len_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__4_n_7),
        .Q(\align_len_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__4_n_6),
        .Q(\align_len_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__5_n_9),
        .Q(\align_len_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__5_n_8),
        .Q(\align_len_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__5_n_7),
        .Q(\align_len_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__5_n_6),
        .Q(\align_len_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__6_n_9),
        .Q(\align_len_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_8),
        .Q(\align_len_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__6_n_8),
        .Q(\align_len_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__6_n_7),
        .Q(\align_len_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_7),
        .Q(\align_len_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_6),
        .Q(\align_len_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_9),
        .Q(\align_len_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_8),
        .Q(\align_len_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_7),
        .Q(\align_len_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_6),
        .Q(\align_len_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_9),
        .Q(\align_len_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[2] ),
        .Q(\beat_len_buf_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[3] ),
        .Q(\beat_len_buf_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[4] ),
        .Q(\beat_len_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[5] ),
        .Q(\beat_len_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[6] ),
        .Q(\beat_len_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[7] ),
        .Q(\beat_len_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[8] ),
        .Q(\beat_len_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[9] ),
        .Q(\beat_len_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[10] ),
        .Q(\beat_len_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[11] ),
        .Q(\beat_len_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  design_1_fetch_readalloc_0_1_fetch_readalloc_A_BUS_m_axi_buffer__parameterized0 buff_rdata
       (.E(next_beat),
        .Q({data_pack,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_5),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .m_axi_A_BUS_RLAST(m_axi_A_BUS_RLAST),
        .m_axi_A_BUS_RREADY(m_axi_A_BUS_RREADY),
        .m_axi_A_BUS_RRESP(m_axi_A_BUS_RRESP),
        .m_axi_A_BUS_RVALID(m_axi_A_BUS_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(s_data[0]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(s_data[10]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(s_data[11]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(s_data[12]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(s_data[13]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(s_data[14]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(s_data[15]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(s_data[16]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(s_data[17]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(s_data[18]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(s_data[19]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(s_data[1]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(s_data[20]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(s_data[21]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(s_data[22]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(s_data[23]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(s_data[24]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(s_data[25]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(s_data[26]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(s_data[27]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(s_data[28]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_9),
        .Q(s_data[29]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(s_data[2]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_8),
        .Q(s_data[30]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_7),
        .Q(s_data[31]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(s_data[3]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(s_data[4]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(s_data[5]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(s_data[6]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(s_data[7]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(s_data[8]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(s_data[9]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_5),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_14),
        .Q(m_axi_A_BUS_ARVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ),
        .O(araddr_tmp[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[10]),
        .O(\could_multi_bursts.araddr_buf[12]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[9]),
        .O(\could_multi_bursts.araddr_buf[12]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[8]),
        .O(\could_multi_bursts.araddr_buf[12]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[7]),
        .O(\could_multi_bursts.araddr_buf[12]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ),
        .O(araddr_tmp[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[14]),
        .O(\could_multi_bursts.araddr_buf[16]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[13]),
        .O(\could_multi_bursts.araddr_buf[16]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[12]),
        .O(\could_multi_bursts.araddr_buf[16]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[11]),
        .O(\could_multi_bursts.araddr_buf[16]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ),
        .O(araddr_tmp[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[18]),
        .O(\could_multi_bursts.araddr_buf[20]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[17]),
        .O(\could_multi_bursts.araddr_buf[20]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[16]),
        .O(\could_multi_bursts.araddr_buf[20]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[15]),
        .O(\could_multi_bursts.araddr_buf[20]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ),
        .O(araddr_tmp[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[22]),
        .O(\could_multi_bursts.araddr_buf[24]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[21]),
        .O(\could_multi_bursts.araddr_buf[24]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[20]),
        .O(\could_multi_bursts.araddr_buf[24]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[19]),
        .O(\could_multi_bursts.araddr_buf[24]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ),
        .O(araddr_tmp[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[26]),
        .O(\could_multi_bursts.araddr_buf[28]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[25]),
        .O(\could_multi_bursts.araddr_buf[28]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[24]),
        .O(\could_multi_bursts.araddr_buf[28]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[23]),
        .O(\could_multi_bursts.araddr_buf[28]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_8 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_2_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[29]),
        .O(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[28]),
        .O(\could_multi_bursts.araddr_buf[31]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_7 
       (.I0(m_axi_A_BUS_ARADDR[27]),
        .O(\could_multi_bursts.araddr_buf[31]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[2]),
        .I1(\m_axi_A_BUS_ARLEN[3] [0]),
        .I2(\m_axi_A_BUS_ARLEN[3] [1]),
        .I3(\m_axi_A_BUS_ARLEN[3] [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[1]),
        .I1(\m_axi_A_BUS_ARLEN[3] [1]),
        .I2(\m_axi_A_BUS_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[0]),
        .I1(\m_axi_A_BUS_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ),
        .O(araddr_tmp[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_A_BUS_ARADDR[6]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_A_BUS_ARADDR[5]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_5 
       (.I0(m_axi_A_BUS_ARADDR[4]),
        .I1(\m_axi_A_BUS_ARLEN[3] [2]),
        .I2(\m_axi_A_BUS_ARLEN[3] [1]),
        .I3(\m_axi_A_BUS_ARLEN[3] [0]),
        .I4(\m_axi_A_BUS_ARLEN[3] [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_6 
       (.I0(m_axi_A_BUS_ARADDR[3]),
        .I1(\m_axi_A_BUS_ARLEN[3] [2]),
        .I2(\m_axi_A_BUS_ARLEN[3] [1]),
        .I3(\m_axi_A_BUS_ARLEN[3] [0]),
        .I4(\m_axi_A_BUS_ARLEN[3] [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_A_BUS_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_A_BUS_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_A_BUS_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_A_BUS_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 }),
        .S({\could_multi_bursts.araddr_buf[12]_i_3_n_2 ,\could_multi_bursts.araddr_buf[12]_i_4_n_2 ,\could_multi_bursts.araddr_buf[12]_i_5_n_2 ,\could_multi_bursts.araddr_buf[12]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_A_BUS_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_A_BUS_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_A_BUS_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_A_BUS_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 }),
        .S({\could_multi_bursts.araddr_buf[16]_i_3_n_2 ,\could_multi_bursts.araddr_buf[16]_i_4_n_2 ,\could_multi_bursts.araddr_buf[16]_i_5_n_2 ,\could_multi_bursts.araddr_buf[16]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_A_BUS_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_A_BUS_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_A_BUS_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_A_BUS_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 }),
        .S({\could_multi_bursts.araddr_buf[20]_i_3_n_2 ,\could_multi_bursts.araddr_buf[20]_i_4_n_2 ,\could_multi_bursts.araddr_buf[20]_i_5_n_2 ,\could_multi_bursts.araddr_buf[20]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_A_BUS_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_A_BUS_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_A_BUS_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_A_BUS_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 }),
        .S({\could_multi_bursts.araddr_buf[24]_i_3_n_2 ,\could_multi_bursts.araddr_buf[24]_i_4_n_2 ,\could_multi_bursts.araddr_buf[24]_i_5_n_2 ,\could_multi_bursts.araddr_buf[24]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_A_BUS_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_A_BUS_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_A_BUS_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_A_BUS_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 }),
        .S({\could_multi_bursts.araddr_buf[28]_i_3_n_2 ,\could_multi_bursts.araddr_buf[28]_i_4_n_2 ,\could_multi_bursts.araddr_buf[28]_i_5_n_2 ,\could_multi_bursts.araddr_buf[28]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_A_BUS_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_A_BUS_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_A_BUS_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_A_BUS_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_4 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_8 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 }),
        .S({1'b0,\could_multi_bursts.araddr_buf[31]_i_5_n_2 ,\could_multi_bursts.araddr_buf[31]_i_6_n_2 ,\could_multi_bursts.araddr_buf[31]_i_7_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_A_BUS_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_A_BUS_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_A_BUS_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_2 ,\could_multi_bursts.araddr_buf[4]_i_4_n_2 ,\could_multi_bursts.araddr_buf[4]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_A_BUS_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_A_BUS_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_A_BUS_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_A_BUS_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(m_axi_A_BUS_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 }),
        .S({\could_multi_bursts.araddr_buf[8]_i_3_n_2 ,\could_multi_bursts.araddr_buf[8]_i_4_n_2 ,\could_multi_bursts.araddr_buf[8]_i_5_n_2 ,\could_multi_bursts.araddr_buf[8]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_A_BUS_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_6),
        .Q(\m_axi_A_BUS_ARLEN[3] [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_7),
        .Q(\m_axi_A_BUS_ARLEN[3] [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_8),
        .Q(\m_axi_A_BUS_ARLEN[3] [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_10),
        .Q(\m_axi_A_BUS_ARLEN[3] [3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_rctl_n_2));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_rctl_n_2));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_rctl_n_2));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_rctl_n_2));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_rctl_n_2));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_rctl_n_2));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_11),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(\end_addr_buf[2]_i_1_n_2 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_9),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_8),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_7),
        .Q(\end_addr_buf_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_6),
        .Q(\end_addr_buf_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_9),
        .Q(\end_addr_buf_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_8),
        .Q(\end_addr_buf_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_7),
        .Q(\end_addr_buf_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_6),
        .Q(\end_addr_buf_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_9),
        .Q(\end_addr_buf_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_8),
        .Q(\end_addr_buf_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_7),
        .Q(\end_addr_buf_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_6),
        .Q(\end_addr_buf_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_9),
        .Q(\end_addr_buf_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_8),
        .Q(\end_addr_buf_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_7),
        .Q(\end_addr_buf_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_6),
        .Q(\end_addr_buf_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_9),
        .Q(\end_addr_buf_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_8),
        .Q(\end_addr_buf_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_7),
        .Q(\end_addr_buf_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_6),
        .Q(\end_addr_buf_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\end_addr_buf[2]_i_1_n_2 ),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_9),
        .Q(\end_addr_buf_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_8),
        .Q(\end_addr_buf_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_8),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_7),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_6),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_9),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_8),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_7),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_6),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] ,\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] }),
        .O({end_addr_carry_n_6,end_addr_carry_n_7,end_addr_carry_n_8,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_2,end_addr_carry_i_2_n_2,end_addr_carry_i_3_n_2,end_addr_carry_i_4_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_2),
        .CO({end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] ,\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] }),
        .O({end_addr_carry__0_n_6,end_addr_carry__0_n_7,end_addr_carry__0_n_8,end_addr_carry__0_n_9}),
        .S({end_addr_carry__0_i_1_n_2,end_addr_carry__0_i_2_n_2,end_addr_carry__0_i_3_n_2,end_addr_carry__0_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry__0_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(end_addr_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[6] ),
        .O(end_addr_carry__0_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_2),
        .CO({end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] ,\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] }),
        .O({end_addr_carry__1_n_6,end_addr_carry__1_n_7,end_addr_carry__1_n_8,end_addr_carry__1_n_9}),
        .S({end_addr_carry__1_i_1_n_2,end_addr_carry__1_i_2_n_2,end_addr_carry__1_i_3_n_2,end_addr_carry__1_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_2_[13] ),
        .I1(\align_len_reg_n_2_[13] ),
        .O(end_addr_carry__1_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_2_[12] ),
        .I1(\align_len_reg_n_2_[12] ),
        .O(end_addr_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[10] ),
        .O(end_addr_carry__1_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_2),
        .CO({end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] }),
        .O({end_addr_carry__2_n_6,end_addr_carry__2_n_7,end_addr_carry__2_n_8,end_addr_carry__2_n_9}),
        .S({end_addr_carry__2_i_1_n_2,end_addr_carry__2_i_2_n_2,end_addr_carry__2_i_3_n_2,end_addr_carry__2_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_2_[17] ),
        .I1(\align_len_reg_n_2_[17] ),
        .O(end_addr_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_2_[16] ),
        .I1(\align_len_reg_n_2_[16] ),
        .O(end_addr_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_2_[15] ),
        .I1(\align_len_reg_n_2_[15] ),
        .O(end_addr_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_2_[14] ),
        .I1(\align_len_reg_n_2_[14] ),
        .O(end_addr_carry__2_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_2),
        .CO({end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] }),
        .O({end_addr_carry__3_n_6,end_addr_carry__3_n_7,end_addr_carry__3_n_8,end_addr_carry__3_n_9}),
        .S({end_addr_carry__3_i_1_n_2,end_addr_carry__3_i_2_n_2,end_addr_carry__3_i_3_n_2,end_addr_carry__3_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_2_[21] ),
        .I1(\align_len_reg_n_2_[21] ),
        .O(end_addr_carry__3_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_2_[20] ),
        .I1(\align_len_reg_n_2_[20] ),
        .O(end_addr_carry__3_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_2_[19] ),
        .I1(\align_len_reg_n_2_[19] ),
        .O(end_addr_carry__3_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_2_[18] ),
        .I1(\align_len_reg_n_2_[18] ),
        .O(end_addr_carry__3_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_2),
        .CO({end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] }),
        .O({end_addr_carry__4_n_6,end_addr_carry__4_n_7,end_addr_carry__4_n_8,end_addr_carry__4_n_9}),
        .S({end_addr_carry__4_i_1_n_2,end_addr_carry__4_i_2_n_2,end_addr_carry__4_i_3_n_2,end_addr_carry__4_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_2_[25] ),
        .I1(\align_len_reg_n_2_[25] ),
        .O(end_addr_carry__4_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_2_[24] ),
        .I1(\align_len_reg_n_2_[24] ),
        .O(end_addr_carry__4_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_2_[23] ),
        .I1(\align_len_reg_n_2_[23] ),
        .O(end_addr_carry__4_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_2_[22] ),
        .I1(\align_len_reg_n_2_[22] ),
        .O(end_addr_carry__4_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_2),
        .CO({end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] }),
        .O({end_addr_carry__5_n_6,end_addr_carry__5_n_7,end_addr_carry__5_n_8,end_addr_carry__5_n_9}),
        .S({end_addr_carry__5_i_1_n_2,end_addr_carry__5_i_2_n_2,end_addr_carry__5_i_3_n_2,end_addr_carry__5_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_2_[29] ),
        .I1(\align_len_reg_n_2_[29] ),
        .O(end_addr_carry__5_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_2_[28] ),
        .I1(\align_len_reg_n_2_[28] ),
        .O(end_addr_carry__5_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_2_[27] ),
        .I1(\align_len_reg_n_2_[27] ),
        .O(end_addr_carry__5_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_2_[26] ),
        .I1(\align_len_reg_n_2_[26] ),
        .O(end_addr_carry__5_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_2),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_2_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_8,end_addr_carry__6_n_9}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1_n_2,end_addr_carry__6_i_2_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\start_addr_reg_n_2_[31] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_2_[30] ),
        .I1(\align_len_reg_n_2_[30] ),
        .O(end_addr_carry__6_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[5] ),
        .O(end_addr_carry_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[4] ),
        .O(end_addr_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[3] ),
        .O(end_addr_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(end_addr_carry_i_4_n_2));
  design_1_fetch_readalloc_0_1_fetch_readalloc_A_BUS_m_axi_fifo__parameterized4 fifo_rctl
       (.CO(first_sect),
        .Q(data_pack),
        .SR(fifo_rctl_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_14),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_A_BUS_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rctl_n_6),
        .\could_multi_bursts.arlen_buf_reg[0]_0 (fifo_rctl_n_9),
        .\could_multi_bursts.arlen_buf_reg[1] (fifo_rctl_n_7),
        .\could_multi_bursts.arlen_buf_reg[2] (fifo_rctl_n_8),
        .\could_multi_bursts.arlen_buf_reg[3] (fifo_rctl_n_10),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_11),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .\end_addr_buf_reg[31] (last_sect),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_2),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg(fifo_rctl_n_12),
        .m_axi_A_BUS_ARREADY(m_axi_A_BUS_ARREADY),
        .p_14_in(p_14_in),
        .p_15_in(p_15_in),
        .rreq_handling_reg(fifo_rctl_n_15),
        .rreq_handling_reg_0(rreq_handling_reg_n_2),
        .\sect_addr_buf_reg[2] (fifo_rctl_n_4),
        .\sect_cnt_reg[0] (fifo_rctl_n_13),
        .\sect_len_buf_reg[3] (sect_len_buf[3:0]),
        .\sect_len_buf_reg[7] (fifo_rreq_n_73));
  design_1_fetch_readalloc_0_1_fetch_readalloc_A_BUS_m_axi_fifo__parameterized3 fifo_rreq
       (.A_BUS_ARADDR1(A_BUS_ARADDR1),
        .D(D[47:0]),
        .E(next_rreq),
        .LOG_BUS_WREADY(LOG_BUS_WREADY),
        .O({fifo_rreq_n_170,fifo_rreq_n_171,fifo_rreq_n_172,fifo_rreq_n_173}),
        .Q({Q[57],Q[55],Q[50:1]}),
        .S({fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76}),
        .\a2_sum2_reg_1784_reg[29] (\a2_sum2_reg_1784_reg[29] ),
        .\a2_sum6_reg_1729_reg[29] (\a2_sum6_reg_1729_reg[29] ),
        .\a2_sum7_reg_1740_reg[29] (\a2_sum7_reg_1740_reg[29] ),
        .\a2_sum8_reg_1751_reg[29] (\a2_sum8_reg_1751_reg[29] ),
        .\a2_sum9_reg_1762_reg[29] (\a2_sum9_reg_1762_reg[29] ),
        .\align_len_reg[12] ({fifo_rreq_n_152,fifo_rreq_n_153,fifo_rreq_n_154,fifo_rreq_n_155}),
        .\align_len_reg[16] ({fifo_rreq_n_148,fifo_rreq_n_149,fifo_rreq_n_150,fifo_rreq_n_151}),
        .\align_len_reg[20] ({fifo_rreq_n_144,fifo_rreq_n_145,fifo_rreq_n_146,fifo_rreq_n_147}),
        .\align_len_reg[24] ({fifo_rreq_n_140,fifo_rreq_n_141,fifo_rreq_n_142,fifo_rreq_n_143}),
        .\align_len_reg[28] ({fifo_rreq_n_136,fifo_rreq_n_137,fifo_rreq_n_138,fifo_rreq_n_139}),
        .\align_len_reg[2] (align_len),
        .\align_len_reg[31] ({fifo_rreq_data,fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129,fifo_rreq_n_130,fifo_rreq_n_131,fifo_rreq_n_132,fifo_rreq_n_133,fifo_rreq_n_134,fifo_rreq_n_135}),
        .\align_len_reg[4] ({fifo_rreq_n_160,fifo_rreq_n_161,fifo_rreq_n_162}),
        .\align_len_reg[8] ({fifo_rreq_n_156,fifo_rreq_n_157,fifo_rreq_n_158,fifo_rreq_n_159}),
        .\ap_CS_fsm_reg[20] (rs_rdata_n_38),
        .\ap_CS_fsm_reg[56] (rs_rdata_n_51),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_A_BUS_ARREADY_reg(fifo_rreq_n_6),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_0(fifo_rreq_n_56),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_1(fifo_rreq_n_59),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_2(fifo_rreq_n_61),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_3(fifo_rreq_n_64),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_4(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_5(rs_rdata_n_34),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_6(rs_rdata_n_37),
        .ap_reg_ioackin_LOG_BUS_WREADY(ap_reg_ioackin_LOG_BUS_WREADY),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .empty_n_reg_0(empty_n_reg),
        .\end_addr_buf_reg[31] (last_sect),
        .\end_addr_buf_reg[31]_0 ({\end_addr_buf_reg_n_2_[31] ,\end_addr_buf_reg_n_2_[30] ,\end_addr_buf_reg_n_2_[29] ,\end_addr_buf_reg_n_2_[28] ,\end_addr_buf_reg_n_2_[27] ,\end_addr_buf_reg_n_2_[26] ,\end_addr_buf_reg_n_2_[25] ,\end_addr_buf_reg_n_2_[24] ,\end_addr_buf_reg_n_2_[23] ,\end_addr_buf_reg_n_2_[22] ,\end_addr_buf_reg_n_2_[21] ,\end_addr_buf_reg_n_2_[20] ,\end_addr_buf_reg_n_2_[19] ,\end_addr_buf_reg_n_2_[18] ,\end_addr_buf_reg_n_2_[17] ,\end_addr_buf_reg_n_2_[16] ,\end_addr_buf_reg_n_2_[15] ,\end_addr_buf_reg_n_2_[14] ,\end_addr_buf_reg_n_2_[13] ,\end_addr_buf_reg_n_2_[12] }),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg({fifo_rreq_n_163,fifo_rreq_n_164,fifo_rreq_n_165,fifo_rreq_n_166}),
        .fifo_rreq_valid_buf_reg_0({fifo_rreq_n_167,fifo_rreq_n_168,fifo_rreq_n_169}),
        .fifo_rreq_valid_buf_reg_1(fifo_rreq_n_191),
        .fifo_rreq_valid_buf_reg_2(fifo_rreq_valid_buf_reg_n_2),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(rs_rdata_n_3),
        .in({rs_rdata_n_4,rs_rdata_n_5,rs_rdata_n_6,rs_rdata_n_7,rs_rdata_n_8,rs_rdata_n_9,rs_rdata_n_10,rs_rdata_n_11,rs_rdata_n_12,rs_rdata_n_13,rs_rdata_n_14,rs_rdata_n_15,rs_rdata_n_16,rs_rdata_n_17,rs_rdata_n_18,rs_rdata_n_19,rs_rdata_n_20,rs_rdata_n_21,rs_rdata_n_22,rs_rdata_n_23,rs_rdata_n_24,rs_rdata_n_25,rs_rdata_n_26,rs_rdata_n_27,rs_rdata_n_28,rs_rdata_n_29,rs_rdata_n_30,rs_rdata_n_31,rs_rdata_n_32,rs_rdata_n_33}),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg(fifo_rreq_n_190),
        .p_15_in(p_15_in),
        .pop0(pop0),
        .push(push),
        .\reg_277_reg[0] (\reg_277_reg[0] ),
        .\reg_305_reg[0] (fifo_rreq_n_57),
        .\reg_309_reg[0] (\reg_309_reg[0] ),
        .\reg_325_reg[0] (\reg_325_reg[0] ),
        .rreq_handling_reg(rreq_handling_reg_n_2),
        .rreq_handling_reg_0(fifo_rctl_n_12),
        .s_ready_t_reg(fifo_rreq_n_62),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg[11] ({fifo_rreq_n_178,fifo_rreq_n_179,fifo_rreq_n_180,fifo_rreq_n_181}),
        .\sect_cnt_reg[15] ({fifo_rreq_n_182,fifo_rreq_n_183,fifo_rreq_n_184,fifo_rreq_n_185}),
        .\sect_cnt_reg[19] ({fifo_rreq_n_186,fifo_rreq_n_187,fifo_rreq_n_188,fifo_rreq_n_189}),
        .\sect_cnt_reg[7] ({fifo_rreq_n_174,fifo_rreq_n_175,fifo_rreq_n_176,fifo_rreq_n_177}),
        .\sect_len_buf_reg[9] (fifo_rreq_n_73),
        .\sect_len_buf_reg[9]_0 (sect_len_buf[9:4]),
        .\start_addr_reg[31] ({\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }),
        .\state_reg[0] (rs_rdata_n_39),
        .\state_reg[0]_rep (rs_rdata_n_35),
        .\state_reg[0]_rep__0 (rs_rdata_n_36),
        .\state_reg[1] (fifo_rreq_n_60),
        .\state_reg[1]_0 (fifo_rreq_n_63));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_191),
        .Q(fifo_rreq_valid_buf_reg_n_2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_2,first_sect_carry_i_2_n_2,first_sect_carry_i_3_n_2,first_sect_carry_i_4_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_2,first_sect_carry__0_i_2_n_2,first_sect_carry__0_i_3_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(\start_addr_buf_reg_n_2_[31] ),
        .I1(sect_cnt_reg[19]),
        .I2(\start_addr_buf_reg_n_2_[30] ),
        .I3(sect_cnt_reg[18]),
        .O(first_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\start_addr_buf_reg_n_2_[29] ),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[16]),
        .I3(\start_addr_buf_reg_n_2_[28] ),
        .I4(sect_cnt_reg[15]),
        .I5(\start_addr_buf_reg_n_2_[27] ),
        .O(first_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(sect_cnt_reg[14]),
        .I1(\start_addr_buf_reg_n_2_[26] ),
        .I2(sect_cnt_reg[12]),
        .I3(\start_addr_buf_reg_n_2_[24] ),
        .I4(\start_addr_buf_reg_n_2_[25] ),
        .I5(sect_cnt_reg[13]),
        .O(first_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\start_addr_buf_reg_n_2_[23] ),
        .I1(sect_cnt_reg[11]),
        .I2(sect_cnt_reg[9]),
        .I3(\start_addr_buf_reg_n_2_[21] ),
        .I4(sect_cnt_reg[10]),
        .I5(\start_addr_buf_reg_n_2_[22] ),
        .O(first_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(sect_cnt_reg[8]),
        .I1(\start_addr_buf_reg_n_2_[20] ),
        .I2(sect_cnt_reg[6]),
        .I3(\start_addr_buf_reg_n_2_[18] ),
        .I4(\start_addr_buf_reg_n_2_[19] ),
        .I5(sect_cnt_reg[7]),
        .O(first_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\start_addr_buf_reg_n_2_[16] ),
        .I1(sect_cnt_reg[4]),
        .I2(sect_cnt_reg[5]),
        .I3(\start_addr_buf_reg_n_2_[17] ),
        .I4(sect_cnt_reg[3]),
        .I5(\start_addr_buf_reg_n_2_[15] ),
        .O(first_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\start_addr_buf_reg_n_2_[13] ),
        .I1(sect_cnt_reg[1]),
        .I2(sect_cnt_reg[2]),
        .I3(\start_addr_buf_reg_n_2_[14] ),
        .I4(sect_cnt_reg[0]),
        .I5(\start_addr_buf_reg_n_2_[12] ),
        .O(first_sect_carry_i_4_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_190),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_163,fifo_rreq_n_164,fifo_rreq_n_165,fifo_rreq_n_166}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_167,fifo_rreq_n_168,fifo_rreq_n_169}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_15),
        .Q(rreq_handling_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_fetch_readalloc_0_1_fetch_readalloc_A_BUS_m_axi_reg_slice rs_rdata
       (.A_BUS_ARADDR1(A_BUS_ARADDR1),
        .D(D[54:48]),
        .E(E),
        .I_RDATA(I_RDATA),
        .Q({Q[56:6],Q[4:0]}),
        .\a2_sum10_reg_1817_reg[29] (\a2_sum10_reg_1817_reg[29] ),
        .\a2_sum10_reg_1817_reg[29]_0 (\a2_sum10_reg_1817_reg[29]_0 ),
        .\a2_sum11_reg_1828_reg[29] (\a2_sum11_reg_1828_reg[29] ),
        .\a2_sum11_reg_1828_reg[29]_0 (\a2_sum11_reg_1828_reg[29]_0 ),
        .\a2_sum12_reg_1839_reg[29] (\a2_sum12_reg_1839_reg[29] ),
        .\a2_sum12_reg_1839_reg[29]_0 (\a2_sum12_reg_1839_reg[29]_0 ),
        .\a2_sum13_reg_1850_reg[29] (\a2_sum13_reg_1850_reg[29] ),
        .\a2_sum13_reg_1850_reg[29]_0 (\a2_sum13_reg_1850_reg[29]_0 ),
        .\a2_sum14_reg_1861_reg[29] (\a2_sum14_reg_1861_reg[29] ),
        .\a2_sum14_reg_1861_reg[29]_0 (\a2_sum14_reg_1861_reg[29]_0 ),
        .\a2_sum15_reg_1872_reg[29] (\a2_sum15_reg_1872_reg[29] ),
        .\a2_sum15_reg_1872_reg[29]_0 (\a2_sum15_reg_1872_reg[29]_0 ),
        .\a2_sum16_reg_1883_reg[29] (\a2_sum16_reg_1883_reg[29] ),
        .\a2_sum16_reg_1883_reg[29]_0 (\a2_sum16_reg_1883_reg[29]_0 ),
        .\a2_sum17_reg_1894_reg[29] (\a2_sum17_reg_1894_reg[29] ),
        .\a2_sum17_reg_1894_reg[29]_0 (\a2_sum17_reg_1894_reg[29]_0 ),
        .\a2_sum18_reg_1905_reg[29] (\a2_sum18_reg_1905_reg[29] ),
        .\a2_sum18_reg_1905_reg[29]_0 (\a2_sum18_reg_1905_reg[29]_0 ),
        .\a2_sum19_reg_1916_reg[29] (\a2_sum19_reg_1916_reg[29] ),
        .\a2_sum19_reg_1916_reg[29]_0 (\a2_sum19_reg_1916_reg[29]_0 ),
        .\a2_sum1_reg_1773_reg[29] (\a2_sum1_reg_1773_reg[29] ),
        .\a2_sum20_reg_1927_reg[29] (\a2_sum20_reg_1927_reg[29] ),
        .\a2_sum20_reg_1927_reg[29]_0 (\a2_sum20_reg_1927_reg[29]_0 ),
        .\a2_sum21_reg_1938_reg[29] (\a2_sum21_reg_1938_reg[29] ),
        .\a2_sum21_reg_1938_reg[29]_0 (\a2_sum21_reg_1938_reg[29]_0 ),
        .\a2_sum22_reg_1949_reg[29] (\a2_sum22_reg_1949_reg[29] ),
        .\a2_sum22_reg_1949_reg[29]_0 (\a2_sum22_reg_1949_reg[29]_0 ),
        .\a2_sum23_reg_1960_reg[29] (\a2_sum23_reg_1960_reg[29] ),
        .\a2_sum23_reg_1960_reg[29]_0 (\a2_sum23_reg_1960_reg[29]_0 ),
        .\a2_sum24_reg_1971_reg[29] (\a2_sum24_reg_1971_reg[29] ),
        .\a2_sum24_reg_1971_reg[29]_0 (\a2_sum24_reg_1971_reg[29]_0 ),
        .\a2_sum25_reg_1982_reg[29] (\a2_sum25_reg_1982_reg[29] ),
        .\a2_sum25_reg_1982_reg[29]_0 (\a2_sum25_reg_1982_reg[29]_0 ),
        .\a2_sum26_reg_1993_reg[29] (\a2_sum26_reg_1993_reg[29] ),
        .\a2_sum26_reg_1993_reg[29]_0 (\a2_sum26_reg_1993_reg[29]_0 ),
        .\a2_sum27_reg_2004_reg[29] (\a2_sum27_reg_2004_reg[29] ),
        .\a2_sum27_reg_2004_reg[29]_0 (\a2_sum27_reg_2004_reg[29]_0 ),
        .\a2_sum28_reg_2015_reg[29] (\a2_sum28_reg_2015_reg[29] ),
        .\a2_sum28_reg_2015_reg[29]_0 (\a2_sum28_reg_2015_reg[29]_0 ),
        .\a2_sum29_reg_2026_reg[29] (\a2_sum29_reg_2026_reg[29] ),
        .\a2_sum29_reg_2026_reg[29]_0 (\a2_sum29_reg_2026_reg[29]_0 ),
        .\a2_sum2_reg_1784_reg[29] (\a2_sum2_reg_1784_reg[29]_0 ),
        .\a2_sum30_reg_2037_reg[29] (\a2_sum30_reg_2037_reg[29] ),
        .\a2_sum30_reg_2037_reg[29]_0 (\a2_sum30_reg_2037_reg[29]_0 ),
        .\a2_sum31_reg_2048_reg[29] (\a2_sum31_reg_2048_reg[29] ),
        .\a2_sum31_reg_2048_reg[29]_0 (\a2_sum31_reg_2048_reg[29]_0 ),
        .\a2_sum32_reg_2059_reg[29] (\a2_sum32_reg_2059_reg[29] ),
        .\a2_sum32_reg_2059_reg[29]_0 (\a2_sum32_reg_2059_reg[29]_0 ),
        .\a2_sum33_reg_2070_reg[29] (\a2_sum33_reg_2070_reg[29] ),
        .\a2_sum33_reg_2070_reg[29]_0 (\a2_sum33_reg_2070_reg[29]_0 ),
        .\a2_sum34_reg_2081_reg[29] (\a2_sum34_reg_2081_reg[29] ),
        .\a2_sum34_reg_2081_reg[29]_0 (\a2_sum34_reg_2081_reg[29]_0 ),
        .\a2_sum35_reg_2097_reg[29] (rs_rdata_n_35),
        .\a2_sum35_reg_2097_reg[29]_0 (\a2_sum35_reg_2097_reg[29] ),
        .\a2_sum35_reg_2097_reg[29]_1 (\a2_sum35_reg_2097_reg[29]_0 ),
        .\a2_sum36_reg_2108_reg[29] (\a2_sum36_reg_2108_reg[29] ),
        .\a2_sum36_reg_2108_reg[29]_0 (\a2_sum36_reg_2108_reg[29]_0 ),
        .\a2_sum37_reg_2119_reg[29] (\a2_sum37_reg_2119_reg[29] ),
        .\a2_sum37_reg_2119_reg[29]_0 (\a2_sum37_reg_2119_reg[29]_0 ),
        .\a2_sum38_reg_2130_reg[29] (\a2_sum38_reg_2130_reg[29] ),
        .\a2_sum38_reg_2130_reg[29]_0 (\a2_sum38_reg_2130_reg[29]_0 ),
        .\a2_sum39_reg_2141_reg[29] (\a2_sum39_reg_2141_reg[29] ),
        .\a2_sum39_reg_2141_reg[29]_0 (\a2_sum39_reg_2141_reg[29]_0 ),
        .\a2_sum3_reg_1795_reg[29] (\a2_sum3_reg_1795_reg[29] ),
        .\a2_sum3_reg_1795_reg[29]_0 (\a2_sum3_reg_1795_reg[29]_0 ),
        .\a2_sum40_reg_2152_reg[29] (\a2_sum40_reg_2152_reg[29] ),
        .\a2_sum40_reg_2152_reg[29]_0 (\a2_sum40_reg_2152_reg[29]_0 ),
        .\a2_sum41_reg_2163_reg[29] (\a2_sum41_reg_2163_reg[29] ),
        .\a2_sum41_reg_2163_reg[29]_0 (\a2_sum41_reg_2163_reg[29]_0 ),
        .\a2_sum42_reg_2174_reg[29] (\a2_sum42_reg_2174_reg[29] ),
        .\a2_sum42_reg_2174_reg[29]_0 (\a2_sum42_reg_2174_reg[29]_0 ),
        .\a2_sum43_reg_2185_reg[29] (\a2_sum43_reg_2185_reg[29] ),
        .\a2_sum43_reg_2185_reg[29]_0 (\a2_sum43_reg_2185_reg[29]_0 ),
        .\a2_sum44_reg_2196_reg[29] (\a2_sum44_reg_2196_reg[29] ),
        .\a2_sum44_reg_2196_reg[29]_0 (\a2_sum44_reg_2196_reg[29]_0 ),
        .\a2_sum45_reg_2207_reg[29] (\a2_sum45_reg_2207_reg[29] ),
        .\a2_sum45_reg_2207_reg[29]_0 (\a2_sum45_reg_2207_reg[29]_0 ),
        .\a2_sum46_reg_2218_reg[29] (\a2_sum46_reg_2218_reg[29] ),
        .\a2_sum46_reg_2218_reg[29]_0 (\a2_sum46_reg_2218_reg[29]_0 ),
        .\a2_sum47_reg_2229_reg[29] (\a2_sum47_reg_2229_reg[29] ),
        .\a2_sum48_reg_2234_reg[29] (\a2_sum48_reg_2234_reg[29] ),
        .\a2_sum49_reg_2239_reg[29] (\a2_sum49_reg_2239_reg[29] ),
        .\a2_sum4_reg_1806_reg[29] (rs_rdata_n_36),
        .\a2_sum4_reg_1806_reg[29]_0 (\a2_sum4_reg_1806_reg[29] ),
        .\a2_sum4_reg_1806_reg[29]_1 (\a2_sum4_reg_1806_reg[29]_0 ),
        .\a2_sum6_reg_1729_reg[0] (\a2_sum6_reg_1729_reg[0] ),
        .\a2_sum6_reg_1729_reg[10] (\a2_sum6_reg_1729_reg[10] ),
        .\a2_sum6_reg_1729_reg[11] (\a2_sum6_reg_1729_reg[11] ),
        .\a2_sum6_reg_1729_reg[12] (\a2_sum6_reg_1729_reg[12] ),
        .\a2_sum6_reg_1729_reg[13] (\a2_sum6_reg_1729_reg[13] ),
        .\a2_sum6_reg_1729_reg[14] (\a2_sum6_reg_1729_reg[14] ),
        .\a2_sum6_reg_1729_reg[15] (\a2_sum6_reg_1729_reg[15] ),
        .\a2_sum6_reg_1729_reg[16] (\a2_sum6_reg_1729_reg[16] ),
        .\a2_sum6_reg_1729_reg[17] (\a2_sum6_reg_1729_reg[17] ),
        .\a2_sum6_reg_1729_reg[18] (\a2_sum6_reg_1729_reg[18] ),
        .\a2_sum6_reg_1729_reg[19] (\a2_sum6_reg_1729_reg[19] ),
        .\a2_sum6_reg_1729_reg[1] (\a2_sum6_reg_1729_reg[1] ),
        .\a2_sum6_reg_1729_reg[20] (\a2_sum6_reg_1729_reg[20] ),
        .\a2_sum6_reg_1729_reg[21] (\a2_sum6_reg_1729_reg[21] ),
        .\a2_sum6_reg_1729_reg[22] (\a2_sum6_reg_1729_reg[22] ),
        .\a2_sum6_reg_1729_reg[23] (\a2_sum6_reg_1729_reg[23] ),
        .\a2_sum6_reg_1729_reg[24] (\a2_sum6_reg_1729_reg[24] ),
        .\a2_sum6_reg_1729_reg[25] (\a2_sum6_reg_1729_reg[25] ),
        .\a2_sum6_reg_1729_reg[26] (\a2_sum6_reg_1729_reg[26] ),
        .\a2_sum6_reg_1729_reg[27] (\a2_sum6_reg_1729_reg[27] ),
        .\a2_sum6_reg_1729_reg[28] (\a2_sum6_reg_1729_reg[28] ),
        .\a2_sum6_reg_1729_reg[29] (\a2_sum6_reg_1729_reg[29]_0 ),
        .\a2_sum6_reg_1729_reg[2] (\a2_sum6_reg_1729_reg[2] ),
        .\a2_sum6_reg_1729_reg[3] (\a2_sum6_reg_1729_reg[3] ),
        .\a2_sum6_reg_1729_reg[4] (\a2_sum6_reg_1729_reg[4] ),
        .\a2_sum6_reg_1729_reg[5] (\a2_sum6_reg_1729_reg[5] ),
        .\a2_sum6_reg_1729_reg[6] (\a2_sum6_reg_1729_reg[6] ),
        .\a2_sum6_reg_1729_reg[7] (\a2_sum6_reg_1729_reg[7] ),
        .\a2_sum6_reg_1729_reg[8] (\a2_sum6_reg_1729_reg[8] ),
        .\a2_sum6_reg_1729_reg[9] (\a2_sum6_reg_1729_reg[9] ),
        .\a2_sum9_reg_1762_reg[0] (\a2_sum9_reg_1762_reg[0] ),
        .\a2_sum9_reg_1762_reg[10] (\a2_sum9_reg_1762_reg[10] ),
        .\a2_sum9_reg_1762_reg[11] (\a2_sum9_reg_1762_reg[11] ),
        .\a2_sum9_reg_1762_reg[12] (\a2_sum9_reg_1762_reg[12] ),
        .\a2_sum9_reg_1762_reg[13] (\a2_sum9_reg_1762_reg[13] ),
        .\a2_sum9_reg_1762_reg[14] (\a2_sum9_reg_1762_reg[14] ),
        .\a2_sum9_reg_1762_reg[15] (\a2_sum9_reg_1762_reg[15] ),
        .\a2_sum9_reg_1762_reg[16] (\a2_sum9_reg_1762_reg[16] ),
        .\a2_sum9_reg_1762_reg[17] (\a2_sum9_reg_1762_reg[17] ),
        .\a2_sum9_reg_1762_reg[18] (\a2_sum9_reg_1762_reg[18] ),
        .\a2_sum9_reg_1762_reg[19] (\a2_sum9_reg_1762_reg[19] ),
        .\a2_sum9_reg_1762_reg[1] (\a2_sum9_reg_1762_reg[1] ),
        .\a2_sum9_reg_1762_reg[20] (\a2_sum9_reg_1762_reg[20] ),
        .\a2_sum9_reg_1762_reg[21] (\a2_sum9_reg_1762_reg[21] ),
        .\a2_sum9_reg_1762_reg[22] (\a2_sum9_reg_1762_reg[22] ),
        .\a2_sum9_reg_1762_reg[23] (\a2_sum9_reg_1762_reg[23] ),
        .\a2_sum9_reg_1762_reg[24] (\a2_sum9_reg_1762_reg[24] ),
        .\a2_sum9_reg_1762_reg[25] (\a2_sum9_reg_1762_reg[25] ),
        .\a2_sum9_reg_1762_reg[26] (\a2_sum9_reg_1762_reg[26] ),
        .\a2_sum9_reg_1762_reg[27] (\a2_sum9_reg_1762_reg[27] ),
        .\a2_sum9_reg_1762_reg[28] (\a2_sum9_reg_1762_reg[28] ),
        .\a2_sum9_reg_1762_reg[29] (\a2_sum9_reg_1762_reg[29]_0 ),
        .\a2_sum9_reg_1762_reg[2] (\a2_sum9_reg_1762_reg[2] ),
        .\a2_sum9_reg_1762_reg[3] (\a2_sum9_reg_1762_reg[3] ),
        .\a2_sum9_reg_1762_reg[4] (\a2_sum9_reg_1762_reg[4] ),
        .\a2_sum9_reg_1762_reg[5] (\a2_sum9_reg_1762_reg[5] ),
        .\a2_sum9_reg_1762_reg[6] (\a2_sum9_reg_1762_reg[6] ),
        .\a2_sum9_reg_1762_reg[7] (\a2_sum9_reg_1762_reg[7] ),
        .\a2_sum9_reg_1762_reg[8] (\a2_sum9_reg_1762_reg[8] ),
        .\a2_sum9_reg_1762_reg[9] (\a2_sum9_reg_1762_reg[9] ),
        .\ap_CS_fsm_reg[17] (fifo_rreq_n_56),
        .\ap_CS_fsm_reg[19] (fifo_rreq_n_60),
        .\ap_CS_fsm_reg[19]_0 (fifo_rreq_n_62),
        .\ap_CS_fsm_reg[23] (fifo_rreq_n_64),
        .\ap_CS_fsm_reg[31] (fifo_rreq_n_61),
        .\ap_CS_fsm_reg[41] (fifo_rreq_n_63),
        .\ap_CS_fsm_reg[46] (\reg_325_reg[0] ),
        .\ap_CS_fsm_reg[4] (fifo_rreq_n_6),
        .\ap_CS_fsm_reg[6] (fifo_rreq_n_59),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_A_BUS_ARREADY_reg(rs_rdata_n_3),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_0(rs_rdata_n_38),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_1(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_2(ap_reg_ioackin_A_BUS_ARREADY_reg_0),
        .ap_reg_ioackin_A_BUS_ARREADY_reg_3(fifo_rreq_n_57),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_equal_gen.data_buf_reg[31] (s_data),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .\data_p1_reg[0]_0 (rs_rdata_n_39),
        .full_n_reg(rs_rdata_n_37),
        .full_n_reg_0(full_n_reg),
        .\i_1_49_reg_2244_reg[15] (\i_1_49_reg_2244_reg[15] ),
        .in({rs_rdata_n_4,rs_rdata_n_5,rs_rdata_n_6,rs_rdata_n_7,rs_rdata_n_8,rs_rdata_n_9,rs_rdata_n_10,rs_rdata_n_11,rs_rdata_n_12,rs_rdata_n_13,rs_rdata_n_14,rs_rdata_n_15,rs_rdata_n_16,rs_rdata_n_17,rs_rdata_n_18,rs_rdata_n_19,rs_rdata_n_20,rs_rdata_n_21,rs_rdata_n_22,rs_rdata_n_23,rs_rdata_n_24,rs_rdata_n_25,rs_rdata_n_26,rs_rdata_n_27,rs_rdata_n_28,rs_rdata_n_29,rs_rdata_n_30,rs_rdata_n_31,rs_rdata_n_32,rs_rdata_n_33}),
        .push(push),
        .\q_reg[63] (rs_rdata_n_34),
        .rdata_ack_t(rdata_ack_t),
        .\reg_231_reg[0] (\reg_231_reg[0] ),
        .\reg_235_reg[0] (\reg_235_reg[0] ),
        .\reg_239_reg[0] (\reg_239_reg[0] ),
        .\reg_273_reg[0] (\reg_273_reg[0] ),
        .\reg_305_reg[0] (\reg_305_reg[0] ),
        .\state_reg[1]_0 (rs_rdata_n_51));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[10] ),
        .O(\sect_addr_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[11] ),
        .O(\sect_addr_buf[11]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[12] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[0]),
        .O(\sect_addr_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[13] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[1]),
        .O(\sect_addr_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[14] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[2]),
        .O(\sect_addr_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[15] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[3]),
        .O(\sect_addr_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[16] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[4]),
        .O(\sect_addr_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[17] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[5]),
        .O(\sect_addr_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[18] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[6]),
        .O(\sect_addr_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[19] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[7]),
        .O(\sect_addr_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[20] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[8]),
        .O(\sect_addr_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[21] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[9]),
        .O(\sect_addr_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[22] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[10]),
        .O(\sect_addr_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[23] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[11]),
        .O(\sect_addr_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[24] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[12]),
        .O(\sect_addr_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[25] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[13]),
        .O(\sect_addr_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[26] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[14]),
        .O(\sect_addr_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[27] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[15]),
        .O(\sect_addr_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[28] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[16]),
        .O(\sect_addr_buf[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[29] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[17]),
        .O(\sect_addr_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .O(\sect_addr_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[30] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[18]),
        .O(\sect_addr_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[31] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[19]),
        .O(\sect_addr_buf[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[3] ),
        .O(\sect_addr_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[4] ),
        .O(\sect_addr_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[5] ),
        .O(\sect_addr_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[6] ),
        .O(\sect_addr_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[7] ),
        .O(\sect_addr_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[8] ),
        .O(\sect_addr_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .O(\sect_addr_buf[9]_i_1_n_2 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[10]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[11]_i_2_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[12]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[13]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[14]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[15]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[16]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[17]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[18]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[19]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[20]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[21]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[22]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[23]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[24]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[25]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[26]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[27]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[28]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[29]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[2]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[30]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[31]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[3]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[4]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[5]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[6]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[7]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[8]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_addr_buf[9]_i_1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_173),
        .Q(sect_cnt_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_179),
        .Q(sect_cnt_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_178),
        .Q(sect_cnt_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_185),
        .Q(sect_cnt_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_184),
        .Q(sect_cnt_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_183),
        .Q(sect_cnt_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_182),
        .Q(sect_cnt_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_189),
        .Q(sect_cnt_reg[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_188),
        .Q(sect_cnt_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_187),
        .Q(sect_cnt_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_186),
        .Q(sect_cnt_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_172),
        .Q(sect_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_171),
        .Q(sect_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_170),
        .Q(sect_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_177),
        .Q(sect_cnt_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_176),
        .Q(sect_cnt_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_175),
        .Q(sect_cnt_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_174),
        .Q(sect_cnt_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_181),
        .Q(sect_cnt_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rreq_n_180),
        .Q(sect_cnt_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[0]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[2] ),
        .I1(\end_addr_buf_reg_n_2_[2] ),
        .I2(\beat_len_buf_reg_n_2_[0] ),
        .I3(last_sect),
        .I4(p_15_in),
        .I5(first_sect),
        .O(\sect_len_buf[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCC0FCC0FAAFFAAAA)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[3] ),
        .I1(\beat_len_buf_reg_n_2_[1] ),
        .I2(\start_addr_buf_reg_n_2_[3] ),
        .I3(last_sect),
        .I4(p_15_in),
        .I5(first_sect),
        .O(\sect_len_buf[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCC0FCC0FAAFFAAAA)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[4] ),
        .I1(\beat_len_buf_reg_n_2_[2] ),
        .I2(\start_addr_buf_reg_n_2_[4] ),
        .I3(last_sect),
        .I4(p_15_in),
        .I5(first_sect),
        .O(\sect_len_buf[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[5] ),
        .I1(\end_addr_buf_reg_n_2_[5] ),
        .I2(\beat_len_buf_reg_n_2_[3] ),
        .I3(last_sect),
        .I4(p_15_in),
        .I5(first_sect),
        .O(\sect_len_buf[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[6] ),
        .I1(\end_addr_buf_reg_n_2_[6] ),
        .I2(\beat_len_buf_reg_n_2_[4] ),
        .I3(last_sect),
        .I4(p_15_in),
        .I5(first_sect),
        .O(\sect_len_buf[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[7] ),
        .I1(\end_addr_buf_reg_n_2_[7] ),
        .I2(\beat_len_buf_reg_n_2_[5] ),
        .I3(last_sect),
        .I4(p_15_in),
        .I5(first_sect),
        .O(\sect_len_buf[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCC0FCC0FAAFFAAAA)) 
    \sect_len_buf[6]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[8] ),
        .I1(\beat_len_buf_reg_n_2_[6] ),
        .I2(\start_addr_buf_reg_n_2_[8] ),
        .I3(last_sect),
        .I4(p_15_in),
        .I5(first_sect),
        .O(\sect_len_buf[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[9] ),
        .I1(\end_addr_buf_reg_n_2_[9] ),
        .I2(\beat_len_buf_reg_n_2_[7] ),
        .I3(last_sect),
        .I4(p_15_in),
        .I5(first_sect),
        .O(\sect_len_buf[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[8]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[10] ),
        .I1(\end_addr_buf_reg_n_2_[10] ),
        .I2(\beat_len_buf_reg_n_2_[8] ),
        .I3(last_sect),
        .I4(p_15_in),
        .I5(first_sect),
        .O(\sect_len_buf[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCC0FCC0FAAFFAAAA)) 
    \sect_len_buf[9]_i_2 
       (.I0(\end_addr_buf_reg_n_2_[11] ),
        .I1(\beat_len_buf_reg_n_2_[9] ),
        .I2(\start_addr_buf_reg_n_2_[11] ),
        .I3(last_sect),
        .I4(p_15_in),
        .I5(first_sect),
        .O(\sect_len_buf[9]_i_2_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_2 ),
        .Q(sect_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_2 ),
        .Q(sect_len_buf[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_2 ),
        .Q(sect_len_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1_n_2 ),
        .Q(sect_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[4]_i_1_n_2 ),
        .Q(sect_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[5]_i_1_n_2 ),
        .Q(sect_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[6]_i_1_n_2 ),
        .Q(sect_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[7]_i_1_n_2 ),
        .Q(sect_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[8]_i_1_n_2 ),
        .Q(sect_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[9]_i_2_n_2 ),
        .Q(sect_len_buf[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(\start_addr_buf_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(\start_addr_buf_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[12] ),
        .Q(\start_addr_buf_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[13] ),
        .Q(\start_addr_buf_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[14] ),
        .Q(\start_addr_buf_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[15] ),
        .Q(\start_addr_buf_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[16] ),
        .Q(\start_addr_buf_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[17] ),
        .Q(\start_addr_buf_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[18] ),
        .Q(\start_addr_buf_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[19] ),
        .Q(\start_addr_buf_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[20] ),
        .Q(\start_addr_buf_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[21] ),
        .Q(\start_addr_buf_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[22] ),
        .Q(\start_addr_buf_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[23] ),
        .Q(\start_addr_buf_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[24] ),
        .Q(\start_addr_buf_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[25] ),
        .Q(\start_addr_buf_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[26] ),
        .Q(\start_addr_buf_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[27] ),
        .Q(\start_addr_buf_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[28] ),
        .Q(\start_addr_buf_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[29] ),
        .Q(\start_addr_buf_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(\start_addr_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[30] ),
        .Q(\start_addr_buf_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[31] ),
        .Q(\start_addr_buf_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(\start_addr_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(\start_addr_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(\start_addr_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(\start_addr_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(\start_addr_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(\start_addr_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(\start_addr_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_127),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_126),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_125),
        .Q(\start_addr_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_124),
        .Q(\start_addr_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_123),
        .Q(\start_addr_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_122),
        .Q(\start_addr_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_121),
        .Q(\start_addr_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_120),
        .Q(\start_addr_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_119),
        .Q(\start_addr_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_118),
        .Q(\start_addr_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_117),
        .Q(\start_addr_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_116),
        .Q(\start_addr_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_115),
        .Q(\start_addr_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_114),
        .Q(\start_addr_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_113),
        .Q(\start_addr_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_112),
        .Q(\start_addr_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_111),
        .Q(\start_addr_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_110),
        .Q(\start_addr_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_109),
        .Q(\start_addr_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_108),
        .Q(\start_addr_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_135),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_107),
        .Q(\start_addr_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_106),
        .Q(\start_addr_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_134),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_133),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_132),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_131),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_130),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_129),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_128),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_A_BUS_m_axi_reg_slice" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_A_BUS_m_axi_reg_slice
   (rdata_ack_t,
    ap_reg_ioackin_A_BUS_ARREADY_reg,
    in,
    \q_reg[63] ,
    \a2_sum35_reg_2097_reg[29] ,
    \a2_sum4_reg_1806_reg[29] ,
    full_n_reg,
    ap_reg_ioackin_A_BUS_ARREADY_reg_0,
    \data_p1_reg[0]_0 ,
    \reg_239_reg[0] ,
    \reg_231_reg[0] ,
    \a2_sum39_reg_2141_reg[29] ,
    \a2_sum31_reg_2048_reg[29] ,
    \a2_sum33_reg_2070_reg[29] ,
    \reg_305_reg[0] ,
    \a2_sum46_reg_2218_reg[29] ,
    \a2_sum40_reg_2152_reg[29] ,
    \i_1_49_reg_2244_reg[15] ,
    \a2_sum10_reg_1817_reg[29] ,
    \reg_235_reg[0] ,
    \state_reg[1]_0 ,
    \a2_sum30_reg_2037_reg[29] ,
    \a2_sum43_reg_2185_reg[29] ,
    \a2_sum37_reg_2119_reg[29] ,
    \a2_sum32_reg_2059_reg[29] ,
    \a2_sum25_reg_1982_reg[29] ,
    \a2_sum13_reg_1850_reg[29] ,
    \a2_sum16_reg_1883_reg[29] ,
    \a2_sum41_reg_2163_reg[29] ,
    \a2_sum22_reg_1949_reg[29] ,
    \a2_sum19_reg_1916_reg[29] ,
    \a2_sum44_reg_2196_reg[29] ,
    \reg_273_reg[0] ,
    D,
    ap_reg_ioackin_A_BUS_ARREADY_reg_1,
    \a2_sum28_reg_2015_reg[29] ,
    \a2_sum35_reg_2097_reg[29]_0 ,
    \a2_sum38_reg_2130_reg[29] ,
    \a2_sum3_reg_1795_reg[29] ,
    \a2_sum26_reg_1993_reg[29] ,
    \a2_sum14_reg_1861_reg[29] ,
    \a2_sum20_reg_1927_reg[29] ,
    \a2_sum45_reg_2207_reg[29] ,
    \a2_sum23_reg_1960_reg[29] ,
    \a2_sum29_reg_2026_reg[29] ,
    \a2_sum36_reg_2108_reg[29] ,
    \a2_sum42_reg_2174_reg[29] ,
    \a2_sum11_reg_1828_reg[29] ,
    \a2_sum17_reg_1894_reg[29] ,
    \a2_sum24_reg_1971_reg[29] ,
    \a2_sum27_reg_2004_reg[29] ,
    \a2_sum18_reg_1905_reg[29] ,
    \a2_sum15_reg_1872_reg[29] ,
    \a2_sum12_reg_1839_reg[29] ,
    \a2_sum4_reg_1806_reg[29]_0 ,
    \a2_sum34_reg_2081_reg[29] ,
    \a2_sum21_reg_1938_reg[29] ,
    push,
    I_RDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    E,
    ap_reg_ioackin_A_BUS_ARREADY_reg_2,
    full_n_reg_0,
    \a2_sum3_reg_1795_reg[29]_0 ,
    \a2_sum1_reg_1773_reg[29] ,
    \a2_sum2_reg_1784_reg[29] ,
    \a2_sum11_reg_1828_reg[29]_0 ,
    \a2_sum4_reg_1806_reg[29]_1 ,
    \a2_sum10_reg_1817_reg[29]_0 ,
    \a2_sum14_reg_1861_reg[29]_0 ,
    \a2_sum12_reg_1839_reg[29]_0 ,
    \a2_sum13_reg_1850_reg[29]_0 ,
    \a2_sum17_reg_1894_reg[29]_0 ,
    \a2_sum15_reg_1872_reg[29]_0 ,
    \a2_sum16_reg_1883_reg[29]_0 ,
    \a2_sum20_reg_1927_reg[29]_0 ,
    \a2_sum18_reg_1905_reg[29]_0 ,
    \a2_sum19_reg_1916_reg[29]_0 ,
    \a2_sum23_reg_1960_reg[29]_0 ,
    \a2_sum21_reg_1938_reg[29]_0 ,
    \a2_sum22_reg_1949_reg[29]_0 ,
    \a2_sum26_reg_1993_reg[29]_0 ,
    \a2_sum24_reg_1971_reg[29]_0 ,
    \a2_sum25_reg_1982_reg[29]_0 ,
    \a2_sum29_reg_2026_reg[29]_0 ,
    \a2_sum27_reg_2004_reg[29]_0 ,
    \a2_sum28_reg_2015_reg[29]_0 ,
    \a2_sum32_reg_2059_reg[29]_0 ,
    \a2_sum30_reg_2037_reg[29]_0 ,
    \a2_sum31_reg_2048_reg[29]_0 ,
    \a2_sum35_reg_2097_reg[29]_1 ,
    \a2_sum33_reg_2070_reg[29]_0 ,
    \a2_sum34_reg_2081_reg[29]_0 ,
    \a2_sum41_reg_2163_reg[29]_0 ,
    \a2_sum38_reg_2130_reg[29]_0 ,
    \a2_sum36_reg_2108_reg[29]_0 ,
    \a2_sum37_reg_2119_reg[29]_0 ,
    \a2_sum39_reg_2141_reg[29]_0 ,
    \a2_sum40_reg_2152_reg[29]_0 ,
    \a2_sum44_reg_2196_reg[29]_0 ,
    \a2_sum42_reg_2174_reg[29]_0 ,
    \a2_sum43_reg_2185_reg[29]_0 ,
    \a2_sum48_reg_2234_reg[29] ,
    \a2_sum49_reg_2239_reg[29] ,
    \a2_sum47_reg_2229_reg[29] ,
    \a2_sum45_reg_2207_reg[29]_0 ,
    \a2_sum46_reg_2218_reg[29]_0 ,
    A_BUS_ARADDR1,
    \ap_CS_fsm_reg[46] ,
    ap_reg_ioackin_A_BUS_ARREADY_reg_3,
    \ap_CS_fsm_reg[31] ,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[41] ,
    ap_rst_n,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[4] ,
    \a2_sum6_reg_1729_reg[29] ,
    \a2_sum9_reg_1762_reg[29] ,
    \a2_sum6_reg_1729_reg[28] ,
    \a2_sum9_reg_1762_reg[28] ,
    \a2_sum6_reg_1729_reg[27] ,
    \a2_sum9_reg_1762_reg[27] ,
    \a2_sum6_reg_1729_reg[26] ,
    \a2_sum9_reg_1762_reg[26] ,
    \a2_sum6_reg_1729_reg[25] ,
    \a2_sum9_reg_1762_reg[25] ,
    \a2_sum6_reg_1729_reg[24] ,
    \a2_sum9_reg_1762_reg[24] ,
    \a2_sum6_reg_1729_reg[23] ,
    \a2_sum9_reg_1762_reg[23] ,
    \a2_sum6_reg_1729_reg[22] ,
    \a2_sum9_reg_1762_reg[22] ,
    \a2_sum6_reg_1729_reg[21] ,
    \a2_sum9_reg_1762_reg[21] ,
    \a2_sum6_reg_1729_reg[20] ,
    \a2_sum9_reg_1762_reg[20] ,
    \a2_sum6_reg_1729_reg[19] ,
    \a2_sum9_reg_1762_reg[19] ,
    \a2_sum6_reg_1729_reg[18] ,
    \a2_sum9_reg_1762_reg[18] ,
    \a2_sum6_reg_1729_reg[17] ,
    \a2_sum9_reg_1762_reg[17] ,
    \a2_sum6_reg_1729_reg[16] ,
    \a2_sum9_reg_1762_reg[16] ,
    \a2_sum6_reg_1729_reg[15] ,
    \a2_sum9_reg_1762_reg[15] ,
    \a2_sum6_reg_1729_reg[14] ,
    \a2_sum9_reg_1762_reg[14] ,
    \a2_sum6_reg_1729_reg[13] ,
    \a2_sum9_reg_1762_reg[13] ,
    \a2_sum6_reg_1729_reg[12] ,
    \a2_sum9_reg_1762_reg[12] ,
    \a2_sum6_reg_1729_reg[11] ,
    \a2_sum9_reg_1762_reg[11] ,
    \a2_sum6_reg_1729_reg[10] ,
    \a2_sum9_reg_1762_reg[10] ,
    \a2_sum6_reg_1729_reg[9] ,
    \a2_sum9_reg_1762_reg[9] ,
    \a2_sum6_reg_1729_reg[8] ,
    \a2_sum9_reg_1762_reg[8] ,
    \a2_sum6_reg_1729_reg[7] ,
    \a2_sum9_reg_1762_reg[7] ,
    \a2_sum6_reg_1729_reg[6] ,
    \a2_sum9_reg_1762_reg[6] ,
    \a2_sum6_reg_1729_reg[5] ,
    \a2_sum9_reg_1762_reg[5] ,
    \a2_sum6_reg_1729_reg[4] ,
    \a2_sum9_reg_1762_reg[4] ,
    \a2_sum6_reg_1729_reg[3] ,
    \a2_sum9_reg_1762_reg[3] ,
    \a2_sum6_reg_1729_reg[2] ,
    \a2_sum9_reg_1762_reg[2] ,
    \a2_sum6_reg_1729_reg[1] ,
    \a2_sum9_reg_1762_reg[1] ,
    \a2_sum6_reg_1729_reg[0] ,
    \a2_sum9_reg_1762_reg[0] ,
    \ap_CS_fsm_reg[19]_0 ,
    \bus_equal_gen.rdata_valid_t_reg ,
    \bus_equal_gen.data_buf_reg[31] );
  output rdata_ack_t;
  output ap_reg_ioackin_A_BUS_ARREADY_reg;
  output [29:0]in;
  output \q_reg[63] ;
  output \a2_sum35_reg_2097_reg[29] ;
  output \a2_sum4_reg_1806_reg[29] ;
  output full_n_reg;
  output ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  output [0:0]\data_p1_reg[0]_0 ;
  output \reg_239_reg[0] ;
  output \reg_231_reg[0] ;
  output [0:0]\a2_sum39_reg_2141_reg[29] ;
  output [0:0]\a2_sum31_reg_2048_reg[29] ;
  output [0:0]\a2_sum33_reg_2070_reg[29] ;
  output [0:0]\reg_305_reg[0] ;
  output [0:0]\a2_sum46_reg_2218_reg[29] ;
  output [0:0]\a2_sum40_reg_2152_reg[29] ;
  output [0:0]\i_1_49_reg_2244_reg[15] ;
  output [0:0]\a2_sum10_reg_1817_reg[29] ;
  output [0:0]\reg_235_reg[0] ;
  output \state_reg[1]_0 ;
  output [0:0]\a2_sum30_reg_2037_reg[29] ;
  output [0:0]\a2_sum43_reg_2185_reg[29] ;
  output [0:0]\a2_sum37_reg_2119_reg[29] ;
  output [0:0]\a2_sum32_reg_2059_reg[29] ;
  output [0:0]\a2_sum25_reg_1982_reg[29] ;
  output [0:0]\a2_sum13_reg_1850_reg[29] ;
  output [0:0]\a2_sum16_reg_1883_reg[29] ;
  output [0:0]\a2_sum41_reg_2163_reg[29] ;
  output [0:0]\a2_sum22_reg_1949_reg[29] ;
  output [0:0]\a2_sum19_reg_1916_reg[29] ;
  output [0:0]\a2_sum44_reg_2196_reg[29] ;
  output [0:0]\reg_273_reg[0] ;
  output [6:0]D;
  output ap_reg_ioackin_A_BUS_ARREADY_reg_1;
  output [0:0]\a2_sum28_reg_2015_reg[29] ;
  output [0:0]\a2_sum35_reg_2097_reg[29]_0 ;
  output [0:0]\a2_sum38_reg_2130_reg[29] ;
  output [0:0]\a2_sum3_reg_1795_reg[29] ;
  output [0:0]\a2_sum26_reg_1993_reg[29] ;
  output [0:0]\a2_sum14_reg_1861_reg[29] ;
  output [0:0]\a2_sum20_reg_1927_reg[29] ;
  output [0:0]\a2_sum45_reg_2207_reg[29] ;
  output [0:0]\a2_sum23_reg_1960_reg[29] ;
  output [0:0]\a2_sum29_reg_2026_reg[29] ;
  output [0:0]\a2_sum36_reg_2108_reg[29] ;
  output [0:0]\a2_sum42_reg_2174_reg[29] ;
  output [0:0]\a2_sum11_reg_1828_reg[29] ;
  output [0:0]\a2_sum17_reg_1894_reg[29] ;
  output [0:0]\a2_sum24_reg_1971_reg[29] ;
  output [0:0]\a2_sum27_reg_2004_reg[29] ;
  output [0:0]\a2_sum18_reg_1905_reg[29] ;
  output [0:0]\a2_sum15_reg_1872_reg[29] ;
  output [0:0]\a2_sum12_reg_1839_reg[29] ;
  output [0:0]\a2_sum4_reg_1806_reg[29]_0 ;
  output [0:0]\a2_sum34_reg_2081_reg[29] ;
  output [0:0]\a2_sum21_reg_1938_reg[29] ;
  output push;
  output [31:0]I_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [55:0]Q;
  input [0:0]E;
  input ap_reg_ioackin_A_BUS_ARREADY_reg_2;
  input full_n_reg_0;
  input [29:0]\a2_sum3_reg_1795_reg[29]_0 ;
  input [29:0]\a2_sum1_reg_1773_reg[29] ;
  input [29:0]\a2_sum2_reg_1784_reg[29] ;
  input [29:0]\a2_sum11_reg_1828_reg[29]_0 ;
  input [29:0]\a2_sum4_reg_1806_reg[29]_1 ;
  input [29:0]\a2_sum10_reg_1817_reg[29]_0 ;
  input [29:0]\a2_sum14_reg_1861_reg[29]_0 ;
  input [29:0]\a2_sum12_reg_1839_reg[29]_0 ;
  input [29:0]\a2_sum13_reg_1850_reg[29]_0 ;
  input [29:0]\a2_sum17_reg_1894_reg[29]_0 ;
  input [29:0]\a2_sum15_reg_1872_reg[29]_0 ;
  input [29:0]\a2_sum16_reg_1883_reg[29]_0 ;
  input [29:0]\a2_sum20_reg_1927_reg[29]_0 ;
  input [29:0]\a2_sum18_reg_1905_reg[29]_0 ;
  input [29:0]\a2_sum19_reg_1916_reg[29]_0 ;
  input [29:0]\a2_sum23_reg_1960_reg[29]_0 ;
  input [29:0]\a2_sum21_reg_1938_reg[29]_0 ;
  input [29:0]\a2_sum22_reg_1949_reg[29]_0 ;
  input [29:0]\a2_sum26_reg_1993_reg[29]_0 ;
  input [29:0]\a2_sum24_reg_1971_reg[29]_0 ;
  input [29:0]\a2_sum25_reg_1982_reg[29]_0 ;
  input [29:0]\a2_sum29_reg_2026_reg[29]_0 ;
  input [29:0]\a2_sum27_reg_2004_reg[29]_0 ;
  input [29:0]\a2_sum28_reg_2015_reg[29]_0 ;
  input [29:0]\a2_sum32_reg_2059_reg[29]_0 ;
  input [29:0]\a2_sum30_reg_2037_reg[29]_0 ;
  input [29:0]\a2_sum31_reg_2048_reg[29]_0 ;
  input [29:0]\a2_sum35_reg_2097_reg[29]_1 ;
  input [29:0]\a2_sum33_reg_2070_reg[29]_0 ;
  input [29:0]\a2_sum34_reg_2081_reg[29]_0 ;
  input [29:0]\a2_sum41_reg_2163_reg[29]_0 ;
  input [29:0]\a2_sum38_reg_2130_reg[29]_0 ;
  input [29:0]\a2_sum36_reg_2108_reg[29]_0 ;
  input [29:0]\a2_sum37_reg_2119_reg[29]_0 ;
  input [29:0]\a2_sum39_reg_2141_reg[29]_0 ;
  input [29:0]\a2_sum40_reg_2152_reg[29]_0 ;
  input [29:0]\a2_sum44_reg_2196_reg[29]_0 ;
  input [29:0]\a2_sum42_reg_2174_reg[29]_0 ;
  input [29:0]\a2_sum43_reg_2185_reg[29]_0 ;
  input [29:0]\a2_sum48_reg_2234_reg[29] ;
  input [29:0]\a2_sum49_reg_2239_reg[29] ;
  input [29:0]\a2_sum47_reg_2229_reg[29] ;
  input [29:0]\a2_sum45_reg_2207_reg[29]_0 ;
  input [29:0]\a2_sum46_reg_2218_reg[29]_0 ;
  input A_BUS_ARADDR1;
  input [0:0]\ap_CS_fsm_reg[46] ;
  input ap_reg_ioackin_A_BUS_ARREADY_reg_3;
  input \ap_CS_fsm_reg[31] ;
  input \ap_CS_fsm_reg[23] ;
  input \ap_CS_fsm_reg[19] ;
  input \ap_CS_fsm_reg[41] ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[6] ;
  input \ap_CS_fsm_reg[17] ;
  input \ap_CS_fsm_reg[4] ;
  input \a2_sum6_reg_1729_reg[29] ;
  input \a2_sum9_reg_1762_reg[29] ;
  input \a2_sum6_reg_1729_reg[28] ;
  input \a2_sum9_reg_1762_reg[28] ;
  input \a2_sum6_reg_1729_reg[27] ;
  input \a2_sum9_reg_1762_reg[27] ;
  input \a2_sum6_reg_1729_reg[26] ;
  input \a2_sum9_reg_1762_reg[26] ;
  input \a2_sum6_reg_1729_reg[25] ;
  input \a2_sum9_reg_1762_reg[25] ;
  input \a2_sum6_reg_1729_reg[24] ;
  input \a2_sum9_reg_1762_reg[24] ;
  input \a2_sum6_reg_1729_reg[23] ;
  input \a2_sum9_reg_1762_reg[23] ;
  input \a2_sum6_reg_1729_reg[22] ;
  input \a2_sum9_reg_1762_reg[22] ;
  input \a2_sum6_reg_1729_reg[21] ;
  input \a2_sum9_reg_1762_reg[21] ;
  input \a2_sum6_reg_1729_reg[20] ;
  input \a2_sum9_reg_1762_reg[20] ;
  input \a2_sum6_reg_1729_reg[19] ;
  input \a2_sum9_reg_1762_reg[19] ;
  input \a2_sum6_reg_1729_reg[18] ;
  input \a2_sum9_reg_1762_reg[18] ;
  input \a2_sum6_reg_1729_reg[17] ;
  input \a2_sum9_reg_1762_reg[17] ;
  input \a2_sum6_reg_1729_reg[16] ;
  input \a2_sum9_reg_1762_reg[16] ;
  input \a2_sum6_reg_1729_reg[15] ;
  input \a2_sum9_reg_1762_reg[15] ;
  input \a2_sum6_reg_1729_reg[14] ;
  input \a2_sum9_reg_1762_reg[14] ;
  input \a2_sum6_reg_1729_reg[13] ;
  input \a2_sum9_reg_1762_reg[13] ;
  input \a2_sum6_reg_1729_reg[12] ;
  input \a2_sum9_reg_1762_reg[12] ;
  input \a2_sum6_reg_1729_reg[11] ;
  input \a2_sum9_reg_1762_reg[11] ;
  input \a2_sum6_reg_1729_reg[10] ;
  input \a2_sum9_reg_1762_reg[10] ;
  input \a2_sum6_reg_1729_reg[9] ;
  input \a2_sum9_reg_1762_reg[9] ;
  input \a2_sum6_reg_1729_reg[8] ;
  input \a2_sum9_reg_1762_reg[8] ;
  input \a2_sum6_reg_1729_reg[7] ;
  input \a2_sum9_reg_1762_reg[7] ;
  input \a2_sum6_reg_1729_reg[6] ;
  input \a2_sum9_reg_1762_reg[6] ;
  input \a2_sum6_reg_1729_reg[5] ;
  input \a2_sum9_reg_1762_reg[5] ;
  input \a2_sum6_reg_1729_reg[4] ;
  input \a2_sum9_reg_1762_reg[4] ;
  input \a2_sum6_reg_1729_reg[3] ;
  input \a2_sum9_reg_1762_reg[3] ;
  input \a2_sum6_reg_1729_reg[2] ;
  input \a2_sum9_reg_1762_reg[2] ;
  input \a2_sum6_reg_1729_reg[1] ;
  input \a2_sum9_reg_1762_reg[1] ;
  input \a2_sum6_reg_1729_reg[0] ;
  input \a2_sum9_reg_1762_reg[0] ;
  input \ap_CS_fsm_reg[19]_0 ;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input [31:0]\bus_equal_gen.data_buf_reg[31] ;

  wire A_BUS_ARADDR1;
  wire A_BUS_ARADDR1107_out;
  wire A_BUS_ARADDR1108_out;
  wire A_BUS_ARADDR1109_out;
  wire A_BUS_ARADDR1110_out;
  wire A_BUS_ARADDR1111_out;
  wire A_BUS_ARADDR1112_out;
  wire A_BUS_ARADDR1113_out;
  wire A_BUS_ARADDR1114_out;
  wire A_BUS_ARADDR1115_out;
  wire A_BUS_ARADDR1116_out;
  wire A_BUS_ARADDR1117_out;
  wire A_BUS_ARADDR1118_out;
  wire A_BUS_ARADDR1119_out;
  wire A_BUS_ARADDR1120_out;
  wire A_BUS_ARADDR1121_out;
  wire A_BUS_ARADDR1122_out;
  wire A_BUS_ARADDR1123_out;
  wire A_BUS_ARADDR1124_out;
  wire A_BUS_ARADDR1125_out;
  wire A_BUS_ARADDR1126_out;
  wire A_BUS_ARADDR1127_out;
  wire A_BUS_ARADDR1128_out;
  wire A_BUS_ARADDR1129_out;
  wire A_BUS_ARADDR1130_out;
  wire A_BUS_ARADDR1131_out;
  wire A_BUS_ARADDR1132_out;
  wire A_BUS_ARADDR1133_out;
  wire A_BUS_ARADDR1134_out;
  wire A_BUS_ARADDR1135_out;
  wire A_BUS_ARADDR1136_out;
  wire A_BUS_ARADDR1137_out;
  wire A_BUS_ARADDR1138_out;
  wire A_BUS_ARADDR1141_out;
  wire A_BUS_ARADDR1142_out;
  wire A_BUS_ARADDR1143_out;
  wire A_BUS_ARADDR1144_out;
  wire A_BUS_ARADDR1145_out;
  wire A_BUS_ARADDR1146_out;
  wire A_BUS_ARADDR1147_out;
  wire A_BUS_ARADDR1149_out;
  wire [6:0]D;
  wire [0:0]E;
  wire [31:0]I_RDATA;
  wire [55:0]Q;
  wire [0:0]\a2_sum10_reg_1817_reg[29] ;
  wire [29:0]\a2_sum10_reg_1817_reg[29]_0 ;
  wire [0:0]\a2_sum11_reg_1828_reg[29] ;
  wire [29:0]\a2_sum11_reg_1828_reg[29]_0 ;
  wire [0:0]\a2_sum12_reg_1839_reg[29] ;
  wire [29:0]\a2_sum12_reg_1839_reg[29]_0 ;
  wire [0:0]\a2_sum13_reg_1850_reg[29] ;
  wire [29:0]\a2_sum13_reg_1850_reg[29]_0 ;
  wire [0:0]\a2_sum14_reg_1861_reg[29] ;
  wire [29:0]\a2_sum14_reg_1861_reg[29]_0 ;
  wire [0:0]\a2_sum15_reg_1872_reg[29] ;
  wire [29:0]\a2_sum15_reg_1872_reg[29]_0 ;
  wire [0:0]\a2_sum16_reg_1883_reg[29] ;
  wire [29:0]\a2_sum16_reg_1883_reg[29]_0 ;
  wire [0:0]\a2_sum17_reg_1894_reg[29] ;
  wire [29:0]\a2_sum17_reg_1894_reg[29]_0 ;
  wire [0:0]\a2_sum18_reg_1905_reg[29] ;
  wire [29:0]\a2_sum18_reg_1905_reg[29]_0 ;
  wire [0:0]\a2_sum19_reg_1916_reg[29] ;
  wire [29:0]\a2_sum19_reg_1916_reg[29]_0 ;
  wire [29:0]\a2_sum1_reg_1773_reg[29] ;
  wire [0:0]\a2_sum20_reg_1927_reg[29] ;
  wire [29:0]\a2_sum20_reg_1927_reg[29]_0 ;
  wire [0:0]\a2_sum21_reg_1938_reg[29] ;
  wire [29:0]\a2_sum21_reg_1938_reg[29]_0 ;
  wire [0:0]\a2_sum22_reg_1949_reg[29] ;
  wire [29:0]\a2_sum22_reg_1949_reg[29]_0 ;
  wire [0:0]\a2_sum23_reg_1960_reg[29] ;
  wire [29:0]\a2_sum23_reg_1960_reg[29]_0 ;
  wire [0:0]\a2_sum24_reg_1971_reg[29] ;
  wire [29:0]\a2_sum24_reg_1971_reg[29]_0 ;
  wire [0:0]\a2_sum25_reg_1982_reg[29] ;
  wire [29:0]\a2_sum25_reg_1982_reg[29]_0 ;
  wire [0:0]\a2_sum26_reg_1993_reg[29] ;
  wire [29:0]\a2_sum26_reg_1993_reg[29]_0 ;
  wire [0:0]\a2_sum27_reg_2004_reg[29] ;
  wire [29:0]\a2_sum27_reg_2004_reg[29]_0 ;
  wire [0:0]\a2_sum28_reg_2015_reg[29] ;
  wire [29:0]\a2_sum28_reg_2015_reg[29]_0 ;
  wire [0:0]\a2_sum29_reg_2026_reg[29] ;
  wire [29:0]\a2_sum29_reg_2026_reg[29]_0 ;
  wire [29:0]\a2_sum2_reg_1784_reg[29] ;
  wire [0:0]\a2_sum30_reg_2037_reg[29] ;
  wire [29:0]\a2_sum30_reg_2037_reg[29]_0 ;
  wire [0:0]\a2_sum31_reg_2048_reg[29] ;
  wire [29:0]\a2_sum31_reg_2048_reg[29]_0 ;
  wire [0:0]\a2_sum32_reg_2059_reg[29] ;
  wire [29:0]\a2_sum32_reg_2059_reg[29]_0 ;
  wire [0:0]\a2_sum33_reg_2070_reg[29] ;
  wire [29:0]\a2_sum33_reg_2070_reg[29]_0 ;
  wire [0:0]\a2_sum34_reg_2081_reg[29] ;
  wire [29:0]\a2_sum34_reg_2081_reg[29]_0 ;
  wire \a2_sum35_reg_2097_reg[29] ;
  wire [0:0]\a2_sum35_reg_2097_reg[29]_0 ;
  wire [29:0]\a2_sum35_reg_2097_reg[29]_1 ;
  wire [0:0]\a2_sum36_reg_2108_reg[29] ;
  wire [29:0]\a2_sum36_reg_2108_reg[29]_0 ;
  wire [0:0]\a2_sum37_reg_2119_reg[29] ;
  wire [29:0]\a2_sum37_reg_2119_reg[29]_0 ;
  wire [0:0]\a2_sum38_reg_2130_reg[29] ;
  wire [29:0]\a2_sum38_reg_2130_reg[29]_0 ;
  wire [0:0]\a2_sum39_reg_2141_reg[29] ;
  wire [29:0]\a2_sum39_reg_2141_reg[29]_0 ;
  wire [0:0]\a2_sum3_reg_1795_reg[29] ;
  wire [29:0]\a2_sum3_reg_1795_reg[29]_0 ;
  wire [0:0]\a2_sum40_reg_2152_reg[29] ;
  wire [29:0]\a2_sum40_reg_2152_reg[29]_0 ;
  wire [0:0]\a2_sum41_reg_2163_reg[29] ;
  wire [29:0]\a2_sum41_reg_2163_reg[29]_0 ;
  wire [0:0]\a2_sum42_reg_2174_reg[29] ;
  wire [29:0]\a2_sum42_reg_2174_reg[29]_0 ;
  wire [0:0]\a2_sum43_reg_2185_reg[29] ;
  wire [29:0]\a2_sum43_reg_2185_reg[29]_0 ;
  wire [0:0]\a2_sum44_reg_2196_reg[29] ;
  wire [29:0]\a2_sum44_reg_2196_reg[29]_0 ;
  wire [0:0]\a2_sum45_reg_2207_reg[29] ;
  wire [29:0]\a2_sum45_reg_2207_reg[29]_0 ;
  wire [0:0]\a2_sum46_reg_2218_reg[29] ;
  wire [29:0]\a2_sum46_reg_2218_reg[29]_0 ;
  wire [29:0]\a2_sum47_reg_2229_reg[29] ;
  wire [29:0]\a2_sum48_reg_2234_reg[29] ;
  wire [29:0]\a2_sum49_reg_2239_reg[29] ;
  wire \a2_sum4_reg_1806_reg[29] ;
  wire [0:0]\a2_sum4_reg_1806_reg[29]_0 ;
  wire [29:0]\a2_sum4_reg_1806_reg[29]_1 ;
  wire \a2_sum6_reg_1729_reg[0] ;
  wire \a2_sum6_reg_1729_reg[10] ;
  wire \a2_sum6_reg_1729_reg[11] ;
  wire \a2_sum6_reg_1729_reg[12] ;
  wire \a2_sum6_reg_1729_reg[13] ;
  wire \a2_sum6_reg_1729_reg[14] ;
  wire \a2_sum6_reg_1729_reg[15] ;
  wire \a2_sum6_reg_1729_reg[16] ;
  wire \a2_sum6_reg_1729_reg[17] ;
  wire \a2_sum6_reg_1729_reg[18] ;
  wire \a2_sum6_reg_1729_reg[19] ;
  wire \a2_sum6_reg_1729_reg[1] ;
  wire \a2_sum6_reg_1729_reg[20] ;
  wire \a2_sum6_reg_1729_reg[21] ;
  wire \a2_sum6_reg_1729_reg[22] ;
  wire \a2_sum6_reg_1729_reg[23] ;
  wire \a2_sum6_reg_1729_reg[24] ;
  wire \a2_sum6_reg_1729_reg[25] ;
  wire \a2_sum6_reg_1729_reg[26] ;
  wire \a2_sum6_reg_1729_reg[27] ;
  wire \a2_sum6_reg_1729_reg[28] ;
  wire \a2_sum6_reg_1729_reg[29] ;
  wire \a2_sum6_reg_1729_reg[2] ;
  wire \a2_sum6_reg_1729_reg[3] ;
  wire \a2_sum6_reg_1729_reg[4] ;
  wire \a2_sum6_reg_1729_reg[5] ;
  wire \a2_sum6_reg_1729_reg[6] ;
  wire \a2_sum6_reg_1729_reg[7] ;
  wire \a2_sum6_reg_1729_reg[8] ;
  wire \a2_sum6_reg_1729_reg[9] ;
  wire \a2_sum9_reg_1762_reg[0] ;
  wire \a2_sum9_reg_1762_reg[10] ;
  wire \a2_sum9_reg_1762_reg[11] ;
  wire \a2_sum9_reg_1762_reg[12] ;
  wire \a2_sum9_reg_1762_reg[13] ;
  wire \a2_sum9_reg_1762_reg[14] ;
  wire \a2_sum9_reg_1762_reg[15] ;
  wire \a2_sum9_reg_1762_reg[16] ;
  wire \a2_sum9_reg_1762_reg[17] ;
  wire \a2_sum9_reg_1762_reg[18] ;
  wire \a2_sum9_reg_1762_reg[19] ;
  wire \a2_sum9_reg_1762_reg[1] ;
  wire \a2_sum9_reg_1762_reg[20] ;
  wire \a2_sum9_reg_1762_reg[21] ;
  wire \a2_sum9_reg_1762_reg[22] ;
  wire \a2_sum9_reg_1762_reg[23] ;
  wire \a2_sum9_reg_1762_reg[24] ;
  wire \a2_sum9_reg_1762_reg[25] ;
  wire \a2_sum9_reg_1762_reg[26] ;
  wire \a2_sum9_reg_1762_reg[27] ;
  wire \a2_sum9_reg_1762_reg[28] ;
  wire \a2_sum9_reg_1762_reg[29] ;
  wire \a2_sum9_reg_1762_reg[2] ;
  wire \a2_sum9_reg_1762_reg[3] ;
  wire \a2_sum9_reg_1762_reg[4] ;
  wire \a2_sum9_reg_1762_reg[5] ;
  wire \a2_sum9_reg_1762_reg[6] ;
  wire \a2_sum9_reg_1762_reg[7] ;
  wire \a2_sum9_reg_1762_reg[8] ;
  wire \a2_sum9_reg_1762_reg[9] ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[19]_0 ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[41] ;
  wire [0:0]\ap_CS_fsm_reg[46] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_10_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_19_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_20_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_23_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_26_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_2_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_30_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_3_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_4_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_7_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_8_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_i_9_n_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_0;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_1;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_2;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]\bus_equal_gen.data_buf_reg[31] ;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1_n_2 ;
  wire \data_p1[10]_i_1_n_2 ;
  wire \data_p1[11]_i_1_n_2 ;
  wire \data_p1[12]_i_1_n_2 ;
  wire \data_p1[13]_i_1_n_2 ;
  wire \data_p1[14]_i_1_n_2 ;
  wire \data_p1[15]_i_1_n_2 ;
  wire \data_p1[16]_i_1_n_2 ;
  wire \data_p1[17]_i_1_n_2 ;
  wire \data_p1[18]_i_1_n_2 ;
  wire \data_p1[19]_i_1_n_2 ;
  wire \data_p1[1]_i_1_n_2 ;
  wire \data_p1[20]_i_1_n_2 ;
  wire \data_p1[21]_i_1_n_2 ;
  wire \data_p1[22]_i_1_n_2 ;
  wire \data_p1[23]_i_1_n_2 ;
  wire \data_p1[24]_i_1_n_2 ;
  wire \data_p1[25]_i_1_n_2 ;
  wire \data_p1[26]_i_1_n_2 ;
  wire \data_p1[27]_i_1_n_2 ;
  wire \data_p1[28]_i_1_n_2 ;
  wire \data_p1[29]_i_1_n_2 ;
  wire \data_p1[2]_i_1_n_2 ;
  wire \data_p1[30]_i_1_n_2 ;
  wire \data_p1[31]_i_2_n_2 ;
  wire \data_p1[3]_i_1_n_2 ;
  wire \data_p1[4]_i_1_n_2 ;
  wire \data_p1[5]_i_1_n_2 ;
  wire \data_p1[6]_i_1_n_2 ;
  wire \data_p1[7]_i_1_n_2 ;
  wire \data_p1[8]_i_1_n_2 ;
  wire \data_p1[9]_i_1_n_2 ;
  wire [0:0]\data_p1_reg[0]_0 ;
  wire [31:0]data_p2;
  wire full_n_i_7_n_2;
  wire full_n_i_8_n_2;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [0:0]\i_1_49_reg_2244_reg[15] ;
  wire [29:0]in;
  wire load_p1;
  wire load_p2;
  wire \mem_reg[4][0]_srl5_i_10_n_2 ;
  wire \mem_reg[4][0]_srl5_i_11_n_2 ;
  wire \mem_reg[4][0]_srl5_i_12_n_2 ;
  wire \mem_reg[4][0]_srl5_i_13_n_2 ;
  wire \mem_reg[4][0]_srl5_i_18_n_2 ;
  wire \mem_reg[4][0]_srl5_i_23_n_2 ;
  wire \mem_reg[4][0]_srl5_i_24_n_2 ;
  wire \mem_reg[4][0]_srl5_i_29_n_2 ;
  wire \mem_reg[4][0]_srl5_i_36_n_2 ;
  wire \mem_reg[4][0]_srl5_i_37_n_2 ;
  wire \mem_reg[4][0]_srl5_i_38_n_2 ;
  wire \mem_reg[4][0]_srl5_i_39_n_2 ;
  wire \mem_reg[4][0]_srl5_i_3_n_2 ;
  wire \mem_reg[4][0]_srl5_i_40_n_2 ;
  wire \mem_reg[4][0]_srl5_i_41_n_2 ;
  wire \mem_reg[4][0]_srl5_i_42_n_2 ;
  wire \mem_reg[4][0]_srl5_i_43_n_2 ;
  wire \mem_reg[4][0]_srl5_i_44_n_2 ;
  wire \mem_reg[4][0]_srl5_i_45_n_2 ;
  wire \mem_reg[4][0]_srl5_i_47_n_2 ;
  wire \mem_reg[4][0]_srl5_i_49_n_2 ;
  wire \mem_reg[4][0]_srl5_i_4_n_2 ;
  wire \mem_reg[4][0]_srl5_i_50_n_2 ;
  wire \mem_reg[4][0]_srl5_i_51_n_2 ;
  wire \mem_reg[4][0]_srl5_i_52_n_2 ;
  wire \mem_reg[4][0]_srl5_i_53_n_2 ;
  wire \mem_reg[4][0]_srl5_i_54_n_2 ;
  wire \mem_reg[4][0]_srl5_i_55_n_2 ;
  wire \mem_reg[4][0]_srl5_i_56_n_2 ;
  wire \mem_reg[4][0]_srl5_i_57_n_2 ;
  wire \mem_reg[4][0]_srl5_i_58_n_2 ;
  wire \mem_reg[4][0]_srl5_i_59_n_2 ;
  wire \mem_reg[4][0]_srl5_i_5_n_2 ;
  wire \mem_reg[4][0]_srl5_i_60_n_2 ;
  wire \mem_reg[4][0]_srl5_i_61_n_2 ;
  wire \mem_reg[4][0]_srl5_i_6_n_2 ;
  wire \mem_reg[4][0]_srl5_i_74_n_2 ;
  wire \mem_reg[4][0]_srl5_i_75_n_2 ;
  wire \mem_reg[4][0]_srl5_i_76_n_2 ;
  wire \mem_reg[4][0]_srl5_i_77_n_2 ;
  wire \mem_reg[4][0]_srl5_i_78_n_2 ;
  wire \mem_reg[4][0]_srl5_i_79_n_2 ;
  wire \mem_reg[4][0]_srl5_i_82_n_2 ;
  wire \mem_reg[4][0]_srl5_i_83_n_2 ;
  wire \mem_reg[4][0]_srl5_i_84_n_2 ;
  wire \mem_reg[4][0]_srl5_i_85_n_2 ;
  wire \mem_reg[4][0]_srl5_i_8_n_2 ;
  wire \mem_reg[4][0]_srl5_i_9_n_2 ;
  wire \mem_reg[4][10]_srl5_i_12_n_2 ;
  wire \mem_reg[4][10]_srl5_i_13_n_2 ;
  wire \mem_reg[4][10]_srl5_i_14_n_2 ;
  wire \mem_reg[4][10]_srl5_i_15_n_2 ;
  wire \mem_reg[4][10]_srl5_i_16_n_2 ;
  wire \mem_reg[4][10]_srl5_i_17_n_2 ;
  wire \mem_reg[4][10]_srl5_i_18_n_2 ;
  wire \mem_reg[4][10]_srl5_i_19_n_2 ;
  wire \mem_reg[4][10]_srl5_i_20_n_2 ;
  wire \mem_reg[4][10]_srl5_i_21_n_2 ;
  wire \mem_reg[4][10]_srl5_i_22_n_2 ;
  wire \mem_reg[4][10]_srl5_i_23_n_2 ;
  wire \mem_reg[4][10]_srl5_i_24_n_2 ;
  wire \mem_reg[4][10]_srl5_i_2_n_2 ;
  wire \mem_reg[4][10]_srl5_i_3_n_2 ;
  wire \mem_reg[4][10]_srl5_i_4_n_2 ;
  wire \mem_reg[4][10]_srl5_i_5_n_2 ;
  wire \mem_reg[4][10]_srl5_i_6_n_2 ;
  wire \mem_reg[4][10]_srl5_i_7_n_2 ;
  wire \mem_reg[4][10]_srl5_i_8_n_2 ;
  wire \mem_reg[4][10]_srl5_i_9_n_2 ;
  wire \mem_reg[4][11]_srl5_i_12_n_2 ;
  wire \mem_reg[4][11]_srl5_i_13_n_2 ;
  wire \mem_reg[4][11]_srl5_i_14_n_2 ;
  wire \mem_reg[4][11]_srl5_i_15_n_2 ;
  wire \mem_reg[4][11]_srl5_i_16_n_2 ;
  wire \mem_reg[4][11]_srl5_i_17_n_2 ;
  wire \mem_reg[4][11]_srl5_i_18_n_2 ;
  wire \mem_reg[4][11]_srl5_i_19_n_2 ;
  wire \mem_reg[4][11]_srl5_i_20_n_2 ;
  wire \mem_reg[4][11]_srl5_i_21_n_2 ;
  wire \mem_reg[4][11]_srl5_i_22_n_2 ;
  wire \mem_reg[4][11]_srl5_i_23_n_2 ;
  wire \mem_reg[4][11]_srl5_i_24_n_2 ;
  wire \mem_reg[4][11]_srl5_i_2_n_2 ;
  wire \mem_reg[4][11]_srl5_i_3_n_2 ;
  wire \mem_reg[4][11]_srl5_i_4_n_2 ;
  wire \mem_reg[4][11]_srl5_i_5_n_2 ;
  wire \mem_reg[4][11]_srl5_i_6_n_2 ;
  wire \mem_reg[4][11]_srl5_i_7_n_2 ;
  wire \mem_reg[4][11]_srl5_i_8_n_2 ;
  wire \mem_reg[4][11]_srl5_i_9_n_2 ;
  wire \mem_reg[4][12]_srl5_i_12_n_2 ;
  wire \mem_reg[4][12]_srl5_i_13_n_2 ;
  wire \mem_reg[4][12]_srl5_i_14_n_2 ;
  wire \mem_reg[4][12]_srl5_i_15_n_2 ;
  wire \mem_reg[4][12]_srl5_i_16_n_2 ;
  wire \mem_reg[4][12]_srl5_i_17_n_2 ;
  wire \mem_reg[4][12]_srl5_i_18_n_2 ;
  wire \mem_reg[4][12]_srl5_i_19_n_2 ;
  wire \mem_reg[4][12]_srl5_i_20_n_2 ;
  wire \mem_reg[4][12]_srl5_i_21_n_2 ;
  wire \mem_reg[4][12]_srl5_i_22_n_2 ;
  wire \mem_reg[4][12]_srl5_i_23_n_2 ;
  wire \mem_reg[4][12]_srl5_i_24_n_2 ;
  wire \mem_reg[4][12]_srl5_i_2_n_2 ;
  wire \mem_reg[4][12]_srl5_i_3_n_2 ;
  wire \mem_reg[4][12]_srl5_i_4_n_2 ;
  wire \mem_reg[4][12]_srl5_i_5_n_2 ;
  wire \mem_reg[4][12]_srl5_i_6_n_2 ;
  wire \mem_reg[4][12]_srl5_i_7_n_2 ;
  wire \mem_reg[4][12]_srl5_i_8_n_2 ;
  wire \mem_reg[4][12]_srl5_i_9_n_2 ;
  wire \mem_reg[4][13]_srl5_i_12_n_2 ;
  wire \mem_reg[4][13]_srl5_i_13_n_2 ;
  wire \mem_reg[4][13]_srl5_i_14_n_2 ;
  wire \mem_reg[4][13]_srl5_i_15_n_2 ;
  wire \mem_reg[4][13]_srl5_i_16_n_2 ;
  wire \mem_reg[4][13]_srl5_i_17_n_2 ;
  wire \mem_reg[4][13]_srl5_i_18_n_2 ;
  wire \mem_reg[4][13]_srl5_i_19_n_2 ;
  wire \mem_reg[4][13]_srl5_i_20_n_2 ;
  wire \mem_reg[4][13]_srl5_i_21_n_2 ;
  wire \mem_reg[4][13]_srl5_i_22_n_2 ;
  wire \mem_reg[4][13]_srl5_i_23_n_2 ;
  wire \mem_reg[4][13]_srl5_i_24_n_2 ;
  wire \mem_reg[4][13]_srl5_i_2_n_2 ;
  wire \mem_reg[4][13]_srl5_i_3_n_2 ;
  wire \mem_reg[4][13]_srl5_i_4_n_2 ;
  wire \mem_reg[4][13]_srl5_i_5_n_2 ;
  wire \mem_reg[4][13]_srl5_i_6_n_2 ;
  wire \mem_reg[4][13]_srl5_i_7_n_2 ;
  wire \mem_reg[4][13]_srl5_i_8_n_2 ;
  wire \mem_reg[4][13]_srl5_i_9_n_2 ;
  wire \mem_reg[4][14]_srl5_i_12_n_2 ;
  wire \mem_reg[4][14]_srl5_i_13_n_2 ;
  wire \mem_reg[4][14]_srl5_i_14_n_2 ;
  wire \mem_reg[4][14]_srl5_i_15_n_2 ;
  wire \mem_reg[4][14]_srl5_i_16_n_2 ;
  wire \mem_reg[4][14]_srl5_i_17_n_2 ;
  wire \mem_reg[4][14]_srl5_i_18_n_2 ;
  wire \mem_reg[4][14]_srl5_i_19_n_2 ;
  wire \mem_reg[4][14]_srl5_i_20_n_2 ;
  wire \mem_reg[4][14]_srl5_i_21_n_2 ;
  wire \mem_reg[4][14]_srl5_i_22_n_2 ;
  wire \mem_reg[4][14]_srl5_i_23_n_2 ;
  wire \mem_reg[4][14]_srl5_i_24_n_2 ;
  wire \mem_reg[4][14]_srl5_i_2_n_2 ;
  wire \mem_reg[4][14]_srl5_i_3_n_2 ;
  wire \mem_reg[4][14]_srl5_i_4_n_2 ;
  wire \mem_reg[4][14]_srl5_i_5_n_2 ;
  wire \mem_reg[4][14]_srl5_i_6_n_2 ;
  wire \mem_reg[4][14]_srl5_i_7_n_2 ;
  wire \mem_reg[4][14]_srl5_i_8_n_2 ;
  wire \mem_reg[4][14]_srl5_i_9_n_2 ;
  wire \mem_reg[4][15]_srl5_i_12_n_2 ;
  wire \mem_reg[4][15]_srl5_i_13_n_2 ;
  wire \mem_reg[4][15]_srl5_i_14_n_2 ;
  wire \mem_reg[4][15]_srl5_i_15_n_2 ;
  wire \mem_reg[4][15]_srl5_i_16_n_2 ;
  wire \mem_reg[4][15]_srl5_i_17_n_2 ;
  wire \mem_reg[4][15]_srl5_i_18_n_2 ;
  wire \mem_reg[4][15]_srl5_i_19_n_2 ;
  wire \mem_reg[4][15]_srl5_i_20_n_2 ;
  wire \mem_reg[4][15]_srl5_i_21_n_2 ;
  wire \mem_reg[4][15]_srl5_i_22_n_2 ;
  wire \mem_reg[4][15]_srl5_i_23_n_2 ;
  wire \mem_reg[4][15]_srl5_i_24_n_2 ;
  wire \mem_reg[4][15]_srl5_i_2_n_2 ;
  wire \mem_reg[4][15]_srl5_i_3_n_2 ;
  wire \mem_reg[4][15]_srl5_i_4_n_2 ;
  wire \mem_reg[4][15]_srl5_i_5_n_2 ;
  wire \mem_reg[4][15]_srl5_i_6_n_2 ;
  wire \mem_reg[4][15]_srl5_i_7_n_2 ;
  wire \mem_reg[4][15]_srl5_i_8_n_2 ;
  wire \mem_reg[4][15]_srl5_i_9_n_2 ;
  wire \mem_reg[4][16]_srl5_i_12_n_2 ;
  wire \mem_reg[4][16]_srl5_i_13_n_2 ;
  wire \mem_reg[4][16]_srl5_i_14_n_2 ;
  wire \mem_reg[4][16]_srl5_i_15_n_2 ;
  wire \mem_reg[4][16]_srl5_i_16_n_2 ;
  wire \mem_reg[4][16]_srl5_i_17_n_2 ;
  wire \mem_reg[4][16]_srl5_i_18_n_2 ;
  wire \mem_reg[4][16]_srl5_i_19_n_2 ;
  wire \mem_reg[4][16]_srl5_i_20_n_2 ;
  wire \mem_reg[4][16]_srl5_i_21_n_2 ;
  wire \mem_reg[4][16]_srl5_i_22_n_2 ;
  wire \mem_reg[4][16]_srl5_i_23_n_2 ;
  wire \mem_reg[4][16]_srl5_i_24_n_2 ;
  wire \mem_reg[4][16]_srl5_i_2_n_2 ;
  wire \mem_reg[4][16]_srl5_i_3_n_2 ;
  wire \mem_reg[4][16]_srl5_i_4_n_2 ;
  wire \mem_reg[4][16]_srl5_i_5_n_2 ;
  wire \mem_reg[4][16]_srl5_i_6_n_2 ;
  wire \mem_reg[4][16]_srl5_i_7_n_2 ;
  wire \mem_reg[4][16]_srl5_i_8_n_2 ;
  wire \mem_reg[4][16]_srl5_i_9_n_2 ;
  wire \mem_reg[4][17]_srl5_i_12_n_2 ;
  wire \mem_reg[4][17]_srl5_i_13_n_2 ;
  wire \mem_reg[4][17]_srl5_i_14_n_2 ;
  wire \mem_reg[4][17]_srl5_i_15_n_2 ;
  wire \mem_reg[4][17]_srl5_i_16_n_2 ;
  wire \mem_reg[4][17]_srl5_i_17_n_2 ;
  wire \mem_reg[4][17]_srl5_i_18_n_2 ;
  wire \mem_reg[4][17]_srl5_i_19_n_2 ;
  wire \mem_reg[4][17]_srl5_i_20_n_2 ;
  wire \mem_reg[4][17]_srl5_i_21_n_2 ;
  wire \mem_reg[4][17]_srl5_i_22_n_2 ;
  wire \mem_reg[4][17]_srl5_i_23_n_2 ;
  wire \mem_reg[4][17]_srl5_i_24_n_2 ;
  wire \mem_reg[4][17]_srl5_i_2_n_2 ;
  wire \mem_reg[4][17]_srl5_i_3_n_2 ;
  wire \mem_reg[4][17]_srl5_i_4_n_2 ;
  wire \mem_reg[4][17]_srl5_i_5_n_2 ;
  wire \mem_reg[4][17]_srl5_i_6_n_2 ;
  wire \mem_reg[4][17]_srl5_i_7_n_2 ;
  wire \mem_reg[4][17]_srl5_i_8_n_2 ;
  wire \mem_reg[4][17]_srl5_i_9_n_2 ;
  wire \mem_reg[4][18]_srl5_i_12_n_2 ;
  wire \mem_reg[4][18]_srl5_i_13_n_2 ;
  wire \mem_reg[4][18]_srl5_i_14_n_2 ;
  wire \mem_reg[4][18]_srl5_i_15_n_2 ;
  wire \mem_reg[4][18]_srl5_i_16_n_2 ;
  wire \mem_reg[4][18]_srl5_i_17_n_2 ;
  wire \mem_reg[4][18]_srl5_i_18_n_2 ;
  wire \mem_reg[4][18]_srl5_i_19_n_2 ;
  wire \mem_reg[4][18]_srl5_i_20_n_2 ;
  wire \mem_reg[4][18]_srl5_i_21_n_2 ;
  wire \mem_reg[4][18]_srl5_i_22_n_2 ;
  wire \mem_reg[4][18]_srl5_i_23_n_2 ;
  wire \mem_reg[4][18]_srl5_i_24_n_2 ;
  wire \mem_reg[4][18]_srl5_i_2_n_2 ;
  wire \mem_reg[4][18]_srl5_i_3_n_2 ;
  wire \mem_reg[4][18]_srl5_i_4_n_2 ;
  wire \mem_reg[4][18]_srl5_i_5_n_2 ;
  wire \mem_reg[4][18]_srl5_i_6_n_2 ;
  wire \mem_reg[4][18]_srl5_i_7_n_2 ;
  wire \mem_reg[4][18]_srl5_i_8_n_2 ;
  wire \mem_reg[4][18]_srl5_i_9_n_2 ;
  wire \mem_reg[4][19]_srl5_i_12_n_2 ;
  wire \mem_reg[4][19]_srl5_i_13_n_2 ;
  wire \mem_reg[4][19]_srl5_i_14_n_2 ;
  wire \mem_reg[4][19]_srl5_i_15_n_2 ;
  wire \mem_reg[4][19]_srl5_i_16_n_2 ;
  wire \mem_reg[4][19]_srl5_i_17_n_2 ;
  wire \mem_reg[4][19]_srl5_i_18_n_2 ;
  wire \mem_reg[4][19]_srl5_i_19_n_2 ;
  wire \mem_reg[4][19]_srl5_i_20_n_2 ;
  wire \mem_reg[4][19]_srl5_i_21_n_2 ;
  wire \mem_reg[4][19]_srl5_i_22_n_2 ;
  wire \mem_reg[4][19]_srl5_i_23_n_2 ;
  wire \mem_reg[4][19]_srl5_i_24_n_2 ;
  wire \mem_reg[4][19]_srl5_i_2_n_2 ;
  wire \mem_reg[4][19]_srl5_i_3_n_2 ;
  wire \mem_reg[4][19]_srl5_i_4_n_2 ;
  wire \mem_reg[4][19]_srl5_i_5_n_2 ;
  wire \mem_reg[4][19]_srl5_i_6_n_2 ;
  wire \mem_reg[4][19]_srl5_i_7_n_2 ;
  wire \mem_reg[4][19]_srl5_i_8_n_2 ;
  wire \mem_reg[4][19]_srl5_i_9_n_2 ;
  wire \mem_reg[4][1]_srl5_i_12_n_2 ;
  wire \mem_reg[4][1]_srl5_i_13_n_2 ;
  wire \mem_reg[4][1]_srl5_i_14_n_2 ;
  wire \mem_reg[4][1]_srl5_i_15_n_2 ;
  wire \mem_reg[4][1]_srl5_i_16_n_2 ;
  wire \mem_reg[4][1]_srl5_i_17_n_2 ;
  wire \mem_reg[4][1]_srl5_i_18_n_2 ;
  wire \mem_reg[4][1]_srl5_i_19_n_2 ;
  wire \mem_reg[4][1]_srl5_i_20_n_2 ;
  wire \mem_reg[4][1]_srl5_i_21_n_2 ;
  wire \mem_reg[4][1]_srl5_i_22_n_2 ;
  wire \mem_reg[4][1]_srl5_i_23_n_2 ;
  wire \mem_reg[4][1]_srl5_i_24_n_2 ;
  wire \mem_reg[4][1]_srl5_i_2_n_2 ;
  wire \mem_reg[4][1]_srl5_i_3_n_2 ;
  wire \mem_reg[4][1]_srl5_i_4_n_2 ;
  wire \mem_reg[4][1]_srl5_i_5_n_2 ;
  wire \mem_reg[4][1]_srl5_i_6_n_2 ;
  wire \mem_reg[4][1]_srl5_i_7_n_2 ;
  wire \mem_reg[4][1]_srl5_i_8_n_2 ;
  wire \mem_reg[4][1]_srl5_i_9_n_2 ;
  wire \mem_reg[4][20]_srl5_i_12_n_2 ;
  wire \mem_reg[4][20]_srl5_i_13_n_2 ;
  wire \mem_reg[4][20]_srl5_i_14_n_2 ;
  wire \mem_reg[4][20]_srl5_i_15_n_2 ;
  wire \mem_reg[4][20]_srl5_i_16_n_2 ;
  wire \mem_reg[4][20]_srl5_i_17_n_2 ;
  wire \mem_reg[4][20]_srl5_i_18_n_2 ;
  wire \mem_reg[4][20]_srl5_i_19_n_2 ;
  wire \mem_reg[4][20]_srl5_i_20_n_2 ;
  wire \mem_reg[4][20]_srl5_i_21_n_2 ;
  wire \mem_reg[4][20]_srl5_i_22_n_2 ;
  wire \mem_reg[4][20]_srl5_i_23_n_2 ;
  wire \mem_reg[4][20]_srl5_i_24_n_2 ;
  wire \mem_reg[4][20]_srl5_i_2_n_2 ;
  wire \mem_reg[4][20]_srl5_i_3_n_2 ;
  wire \mem_reg[4][20]_srl5_i_4_n_2 ;
  wire \mem_reg[4][20]_srl5_i_5_n_2 ;
  wire \mem_reg[4][20]_srl5_i_6_n_2 ;
  wire \mem_reg[4][20]_srl5_i_7_n_2 ;
  wire \mem_reg[4][20]_srl5_i_8_n_2 ;
  wire \mem_reg[4][20]_srl5_i_9_n_2 ;
  wire \mem_reg[4][21]_srl5_i_12_n_2 ;
  wire \mem_reg[4][21]_srl5_i_13_n_2 ;
  wire \mem_reg[4][21]_srl5_i_14_n_2 ;
  wire \mem_reg[4][21]_srl5_i_15_n_2 ;
  wire \mem_reg[4][21]_srl5_i_16_n_2 ;
  wire \mem_reg[4][21]_srl5_i_17_n_2 ;
  wire \mem_reg[4][21]_srl5_i_18_n_2 ;
  wire \mem_reg[4][21]_srl5_i_19_n_2 ;
  wire \mem_reg[4][21]_srl5_i_20_n_2 ;
  wire \mem_reg[4][21]_srl5_i_21_n_2 ;
  wire \mem_reg[4][21]_srl5_i_22_n_2 ;
  wire \mem_reg[4][21]_srl5_i_23_n_2 ;
  wire \mem_reg[4][21]_srl5_i_24_n_2 ;
  wire \mem_reg[4][21]_srl5_i_2_n_2 ;
  wire \mem_reg[4][21]_srl5_i_3_n_2 ;
  wire \mem_reg[4][21]_srl5_i_4_n_2 ;
  wire \mem_reg[4][21]_srl5_i_5_n_2 ;
  wire \mem_reg[4][21]_srl5_i_6_n_2 ;
  wire \mem_reg[4][21]_srl5_i_7_n_2 ;
  wire \mem_reg[4][21]_srl5_i_8_n_2 ;
  wire \mem_reg[4][21]_srl5_i_9_n_2 ;
  wire \mem_reg[4][22]_srl5_i_12_n_2 ;
  wire \mem_reg[4][22]_srl5_i_13_n_2 ;
  wire \mem_reg[4][22]_srl5_i_14_n_2 ;
  wire \mem_reg[4][22]_srl5_i_15_n_2 ;
  wire \mem_reg[4][22]_srl5_i_16_n_2 ;
  wire \mem_reg[4][22]_srl5_i_17_n_2 ;
  wire \mem_reg[4][22]_srl5_i_18_n_2 ;
  wire \mem_reg[4][22]_srl5_i_19_n_2 ;
  wire \mem_reg[4][22]_srl5_i_20_n_2 ;
  wire \mem_reg[4][22]_srl5_i_21_n_2 ;
  wire \mem_reg[4][22]_srl5_i_22_n_2 ;
  wire \mem_reg[4][22]_srl5_i_23_n_2 ;
  wire \mem_reg[4][22]_srl5_i_24_n_2 ;
  wire \mem_reg[4][22]_srl5_i_2_n_2 ;
  wire \mem_reg[4][22]_srl5_i_3_n_2 ;
  wire \mem_reg[4][22]_srl5_i_4_n_2 ;
  wire \mem_reg[4][22]_srl5_i_5_n_2 ;
  wire \mem_reg[4][22]_srl5_i_6_n_2 ;
  wire \mem_reg[4][22]_srl5_i_7_n_2 ;
  wire \mem_reg[4][22]_srl5_i_8_n_2 ;
  wire \mem_reg[4][22]_srl5_i_9_n_2 ;
  wire \mem_reg[4][23]_srl5_i_12_n_2 ;
  wire \mem_reg[4][23]_srl5_i_13_n_2 ;
  wire \mem_reg[4][23]_srl5_i_14_n_2 ;
  wire \mem_reg[4][23]_srl5_i_15_n_2 ;
  wire \mem_reg[4][23]_srl5_i_16_n_2 ;
  wire \mem_reg[4][23]_srl5_i_17_n_2 ;
  wire \mem_reg[4][23]_srl5_i_18_n_2 ;
  wire \mem_reg[4][23]_srl5_i_19_n_2 ;
  wire \mem_reg[4][23]_srl5_i_20_n_2 ;
  wire \mem_reg[4][23]_srl5_i_21_n_2 ;
  wire \mem_reg[4][23]_srl5_i_22_n_2 ;
  wire \mem_reg[4][23]_srl5_i_23_n_2 ;
  wire \mem_reg[4][23]_srl5_i_24_n_2 ;
  wire \mem_reg[4][23]_srl5_i_2_n_2 ;
  wire \mem_reg[4][23]_srl5_i_3_n_2 ;
  wire \mem_reg[4][23]_srl5_i_4_n_2 ;
  wire \mem_reg[4][23]_srl5_i_5_n_2 ;
  wire \mem_reg[4][23]_srl5_i_6_n_2 ;
  wire \mem_reg[4][23]_srl5_i_7_n_2 ;
  wire \mem_reg[4][23]_srl5_i_8_n_2 ;
  wire \mem_reg[4][23]_srl5_i_9_n_2 ;
  wire \mem_reg[4][24]_srl5_i_12_n_2 ;
  wire \mem_reg[4][24]_srl5_i_13_n_2 ;
  wire \mem_reg[4][24]_srl5_i_14_n_2 ;
  wire \mem_reg[4][24]_srl5_i_15_n_2 ;
  wire \mem_reg[4][24]_srl5_i_16_n_2 ;
  wire \mem_reg[4][24]_srl5_i_17_n_2 ;
  wire \mem_reg[4][24]_srl5_i_18_n_2 ;
  wire \mem_reg[4][24]_srl5_i_19_n_2 ;
  wire \mem_reg[4][24]_srl5_i_20_n_2 ;
  wire \mem_reg[4][24]_srl5_i_21_n_2 ;
  wire \mem_reg[4][24]_srl5_i_22_n_2 ;
  wire \mem_reg[4][24]_srl5_i_23_n_2 ;
  wire \mem_reg[4][24]_srl5_i_24_n_2 ;
  wire \mem_reg[4][24]_srl5_i_2_n_2 ;
  wire \mem_reg[4][24]_srl5_i_3_n_2 ;
  wire \mem_reg[4][24]_srl5_i_4_n_2 ;
  wire \mem_reg[4][24]_srl5_i_5_n_2 ;
  wire \mem_reg[4][24]_srl5_i_6_n_2 ;
  wire \mem_reg[4][24]_srl5_i_7_n_2 ;
  wire \mem_reg[4][24]_srl5_i_8_n_2 ;
  wire \mem_reg[4][24]_srl5_i_9_n_2 ;
  wire \mem_reg[4][25]_srl5_i_12_n_2 ;
  wire \mem_reg[4][25]_srl5_i_13_n_2 ;
  wire \mem_reg[4][25]_srl5_i_14_n_2 ;
  wire \mem_reg[4][25]_srl5_i_15_n_2 ;
  wire \mem_reg[4][25]_srl5_i_16_n_2 ;
  wire \mem_reg[4][25]_srl5_i_17_n_2 ;
  wire \mem_reg[4][25]_srl5_i_18_n_2 ;
  wire \mem_reg[4][25]_srl5_i_19_n_2 ;
  wire \mem_reg[4][25]_srl5_i_20_n_2 ;
  wire \mem_reg[4][25]_srl5_i_21_n_2 ;
  wire \mem_reg[4][25]_srl5_i_22_n_2 ;
  wire \mem_reg[4][25]_srl5_i_23_n_2 ;
  wire \mem_reg[4][25]_srl5_i_24_n_2 ;
  wire \mem_reg[4][25]_srl5_i_2_n_2 ;
  wire \mem_reg[4][25]_srl5_i_3_n_2 ;
  wire \mem_reg[4][25]_srl5_i_4_n_2 ;
  wire \mem_reg[4][25]_srl5_i_5_n_2 ;
  wire \mem_reg[4][25]_srl5_i_6_n_2 ;
  wire \mem_reg[4][25]_srl5_i_7_n_2 ;
  wire \mem_reg[4][25]_srl5_i_8_n_2 ;
  wire \mem_reg[4][25]_srl5_i_9_n_2 ;
  wire \mem_reg[4][26]_srl5_i_12_n_2 ;
  wire \mem_reg[4][26]_srl5_i_13_n_2 ;
  wire \mem_reg[4][26]_srl5_i_14_n_2 ;
  wire \mem_reg[4][26]_srl5_i_15_n_2 ;
  wire \mem_reg[4][26]_srl5_i_16_n_2 ;
  wire \mem_reg[4][26]_srl5_i_17_n_2 ;
  wire \mem_reg[4][26]_srl5_i_18_n_2 ;
  wire \mem_reg[4][26]_srl5_i_19_n_2 ;
  wire \mem_reg[4][26]_srl5_i_20_n_2 ;
  wire \mem_reg[4][26]_srl5_i_21_n_2 ;
  wire \mem_reg[4][26]_srl5_i_22_n_2 ;
  wire \mem_reg[4][26]_srl5_i_23_n_2 ;
  wire \mem_reg[4][26]_srl5_i_24_n_2 ;
  wire \mem_reg[4][26]_srl5_i_2_n_2 ;
  wire \mem_reg[4][26]_srl5_i_3_n_2 ;
  wire \mem_reg[4][26]_srl5_i_4_n_2 ;
  wire \mem_reg[4][26]_srl5_i_5_n_2 ;
  wire \mem_reg[4][26]_srl5_i_6_n_2 ;
  wire \mem_reg[4][26]_srl5_i_7_n_2 ;
  wire \mem_reg[4][26]_srl5_i_8_n_2 ;
  wire \mem_reg[4][26]_srl5_i_9_n_2 ;
  wire \mem_reg[4][27]_srl5_i_12_n_2 ;
  wire \mem_reg[4][27]_srl5_i_13_n_2 ;
  wire \mem_reg[4][27]_srl5_i_14_n_2 ;
  wire \mem_reg[4][27]_srl5_i_15_n_2 ;
  wire \mem_reg[4][27]_srl5_i_16_n_2 ;
  wire \mem_reg[4][27]_srl5_i_17_n_2 ;
  wire \mem_reg[4][27]_srl5_i_18_n_2 ;
  wire \mem_reg[4][27]_srl5_i_19_n_2 ;
  wire \mem_reg[4][27]_srl5_i_20_n_2 ;
  wire \mem_reg[4][27]_srl5_i_21_n_2 ;
  wire \mem_reg[4][27]_srl5_i_22_n_2 ;
  wire \mem_reg[4][27]_srl5_i_23_n_2 ;
  wire \mem_reg[4][27]_srl5_i_24_n_2 ;
  wire \mem_reg[4][27]_srl5_i_2_n_2 ;
  wire \mem_reg[4][27]_srl5_i_3_n_2 ;
  wire \mem_reg[4][27]_srl5_i_4_n_2 ;
  wire \mem_reg[4][27]_srl5_i_5_n_2 ;
  wire \mem_reg[4][27]_srl5_i_6_n_2 ;
  wire \mem_reg[4][27]_srl5_i_7_n_2 ;
  wire \mem_reg[4][27]_srl5_i_8_n_2 ;
  wire \mem_reg[4][27]_srl5_i_9_n_2 ;
  wire \mem_reg[4][28]_srl5_i_12_n_2 ;
  wire \mem_reg[4][28]_srl5_i_13_n_2 ;
  wire \mem_reg[4][28]_srl5_i_14_n_2 ;
  wire \mem_reg[4][28]_srl5_i_15_n_2 ;
  wire \mem_reg[4][28]_srl5_i_16_n_2 ;
  wire \mem_reg[4][28]_srl5_i_17_n_2 ;
  wire \mem_reg[4][28]_srl5_i_18_n_2 ;
  wire \mem_reg[4][28]_srl5_i_19_n_2 ;
  wire \mem_reg[4][28]_srl5_i_20_n_2 ;
  wire \mem_reg[4][28]_srl5_i_21_n_2 ;
  wire \mem_reg[4][28]_srl5_i_22_n_2 ;
  wire \mem_reg[4][28]_srl5_i_23_n_2 ;
  wire \mem_reg[4][28]_srl5_i_24_n_2 ;
  wire \mem_reg[4][28]_srl5_i_2_n_2 ;
  wire \mem_reg[4][28]_srl5_i_3_n_2 ;
  wire \mem_reg[4][28]_srl5_i_4_n_2 ;
  wire \mem_reg[4][28]_srl5_i_5_n_2 ;
  wire \mem_reg[4][28]_srl5_i_6_n_2 ;
  wire \mem_reg[4][28]_srl5_i_7_n_2 ;
  wire \mem_reg[4][28]_srl5_i_8_n_2 ;
  wire \mem_reg[4][28]_srl5_i_9_n_2 ;
  wire \mem_reg[4][29]_srl5_i_12_n_2 ;
  wire \mem_reg[4][29]_srl5_i_13_n_2 ;
  wire \mem_reg[4][29]_srl5_i_14_n_2 ;
  wire \mem_reg[4][29]_srl5_i_15_n_2 ;
  wire \mem_reg[4][29]_srl5_i_16_n_2 ;
  wire \mem_reg[4][29]_srl5_i_17_n_2 ;
  wire \mem_reg[4][29]_srl5_i_18_n_2 ;
  wire \mem_reg[4][29]_srl5_i_19_n_2 ;
  wire \mem_reg[4][29]_srl5_i_20_n_2 ;
  wire \mem_reg[4][29]_srl5_i_21_n_2 ;
  wire \mem_reg[4][29]_srl5_i_22_n_2 ;
  wire \mem_reg[4][29]_srl5_i_23_n_2 ;
  wire \mem_reg[4][29]_srl5_i_24_n_2 ;
  wire \mem_reg[4][29]_srl5_i_2_n_2 ;
  wire \mem_reg[4][29]_srl5_i_3_n_2 ;
  wire \mem_reg[4][29]_srl5_i_4_n_2 ;
  wire \mem_reg[4][29]_srl5_i_5_n_2 ;
  wire \mem_reg[4][29]_srl5_i_6_n_2 ;
  wire \mem_reg[4][29]_srl5_i_7_n_2 ;
  wire \mem_reg[4][29]_srl5_i_8_n_2 ;
  wire \mem_reg[4][29]_srl5_i_9_n_2 ;
  wire \mem_reg[4][2]_srl5_i_12_n_2 ;
  wire \mem_reg[4][2]_srl5_i_13_n_2 ;
  wire \mem_reg[4][2]_srl5_i_14_n_2 ;
  wire \mem_reg[4][2]_srl5_i_15_n_2 ;
  wire \mem_reg[4][2]_srl5_i_16_n_2 ;
  wire \mem_reg[4][2]_srl5_i_17_n_2 ;
  wire \mem_reg[4][2]_srl5_i_18_n_2 ;
  wire \mem_reg[4][2]_srl5_i_19_n_2 ;
  wire \mem_reg[4][2]_srl5_i_20_n_2 ;
  wire \mem_reg[4][2]_srl5_i_21_n_2 ;
  wire \mem_reg[4][2]_srl5_i_22_n_2 ;
  wire \mem_reg[4][2]_srl5_i_23_n_2 ;
  wire \mem_reg[4][2]_srl5_i_24_n_2 ;
  wire \mem_reg[4][2]_srl5_i_2_n_2 ;
  wire \mem_reg[4][2]_srl5_i_3_n_2 ;
  wire \mem_reg[4][2]_srl5_i_4_n_2 ;
  wire \mem_reg[4][2]_srl5_i_5_n_2 ;
  wire \mem_reg[4][2]_srl5_i_6_n_2 ;
  wire \mem_reg[4][2]_srl5_i_7_n_2 ;
  wire \mem_reg[4][2]_srl5_i_8_n_2 ;
  wire \mem_reg[4][2]_srl5_i_9_n_2 ;
  wire \mem_reg[4][3]_srl5_i_12_n_2 ;
  wire \mem_reg[4][3]_srl5_i_13_n_2 ;
  wire \mem_reg[4][3]_srl5_i_14_n_2 ;
  wire \mem_reg[4][3]_srl5_i_15_n_2 ;
  wire \mem_reg[4][3]_srl5_i_16_n_2 ;
  wire \mem_reg[4][3]_srl5_i_17_n_2 ;
  wire \mem_reg[4][3]_srl5_i_18_n_2 ;
  wire \mem_reg[4][3]_srl5_i_19_n_2 ;
  wire \mem_reg[4][3]_srl5_i_20_n_2 ;
  wire \mem_reg[4][3]_srl5_i_21_n_2 ;
  wire \mem_reg[4][3]_srl5_i_22_n_2 ;
  wire \mem_reg[4][3]_srl5_i_23_n_2 ;
  wire \mem_reg[4][3]_srl5_i_24_n_2 ;
  wire \mem_reg[4][3]_srl5_i_2_n_2 ;
  wire \mem_reg[4][3]_srl5_i_3_n_2 ;
  wire \mem_reg[4][3]_srl5_i_4_n_2 ;
  wire \mem_reg[4][3]_srl5_i_5_n_2 ;
  wire \mem_reg[4][3]_srl5_i_6_n_2 ;
  wire \mem_reg[4][3]_srl5_i_7_n_2 ;
  wire \mem_reg[4][3]_srl5_i_8_n_2 ;
  wire \mem_reg[4][3]_srl5_i_9_n_2 ;
  wire \mem_reg[4][4]_srl5_i_12_n_2 ;
  wire \mem_reg[4][4]_srl5_i_13_n_2 ;
  wire \mem_reg[4][4]_srl5_i_14_n_2 ;
  wire \mem_reg[4][4]_srl5_i_15_n_2 ;
  wire \mem_reg[4][4]_srl5_i_16_n_2 ;
  wire \mem_reg[4][4]_srl5_i_17_n_2 ;
  wire \mem_reg[4][4]_srl5_i_18_n_2 ;
  wire \mem_reg[4][4]_srl5_i_19_n_2 ;
  wire \mem_reg[4][4]_srl5_i_20_n_2 ;
  wire \mem_reg[4][4]_srl5_i_21_n_2 ;
  wire \mem_reg[4][4]_srl5_i_22_n_2 ;
  wire \mem_reg[4][4]_srl5_i_23_n_2 ;
  wire \mem_reg[4][4]_srl5_i_24_n_2 ;
  wire \mem_reg[4][4]_srl5_i_2_n_2 ;
  wire \mem_reg[4][4]_srl5_i_3_n_2 ;
  wire \mem_reg[4][4]_srl5_i_4_n_2 ;
  wire \mem_reg[4][4]_srl5_i_5_n_2 ;
  wire \mem_reg[4][4]_srl5_i_6_n_2 ;
  wire \mem_reg[4][4]_srl5_i_7_n_2 ;
  wire \mem_reg[4][4]_srl5_i_8_n_2 ;
  wire \mem_reg[4][4]_srl5_i_9_n_2 ;
  wire \mem_reg[4][5]_srl5_i_12_n_2 ;
  wire \mem_reg[4][5]_srl5_i_13_n_2 ;
  wire \mem_reg[4][5]_srl5_i_14_n_2 ;
  wire \mem_reg[4][5]_srl5_i_15_n_2 ;
  wire \mem_reg[4][5]_srl5_i_16_n_2 ;
  wire \mem_reg[4][5]_srl5_i_17_n_2 ;
  wire \mem_reg[4][5]_srl5_i_18_n_2 ;
  wire \mem_reg[4][5]_srl5_i_19_n_2 ;
  wire \mem_reg[4][5]_srl5_i_20_n_2 ;
  wire \mem_reg[4][5]_srl5_i_21_n_2 ;
  wire \mem_reg[4][5]_srl5_i_22_n_2 ;
  wire \mem_reg[4][5]_srl5_i_23_n_2 ;
  wire \mem_reg[4][5]_srl5_i_24_n_2 ;
  wire \mem_reg[4][5]_srl5_i_2_n_2 ;
  wire \mem_reg[4][5]_srl5_i_3_n_2 ;
  wire \mem_reg[4][5]_srl5_i_4_n_2 ;
  wire \mem_reg[4][5]_srl5_i_5_n_2 ;
  wire \mem_reg[4][5]_srl5_i_6_n_2 ;
  wire \mem_reg[4][5]_srl5_i_7_n_2 ;
  wire \mem_reg[4][5]_srl5_i_8_n_2 ;
  wire \mem_reg[4][5]_srl5_i_9_n_2 ;
  wire \mem_reg[4][6]_srl5_i_12_n_2 ;
  wire \mem_reg[4][6]_srl5_i_13_n_2 ;
  wire \mem_reg[4][6]_srl5_i_14_n_2 ;
  wire \mem_reg[4][6]_srl5_i_15_n_2 ;
  wire \mem_reg[4][6]_srl5_i_16_n_2 ;
  wire \mem_reg[4][6]_srl5_i_17_n_2 ;
  wire \mem_reg[4][6]_srl5_i_18_n_2 ;
  wire \mem_reg[4][6]_srl5_i_19_n_2 ;
  wire \mem_reg[4][6]_srl5_i_20_n_2 ;
  wire \mem_reg[4][6]_srl5_i_21_n_2 ;
  wire \mem_reg[4][6]_srl5_i_22_n_2 ;
  wire \mem_reg[4][6]_srl5_i_23_n_2 ;
  wire \mem_reg[4][6]_srl5_i_24_n_2 ;
  wire \mem_reg[4][6]_srl5_i_2_n_2 ;
  wire \mem_reg[4][6]_srl5_i_3_n_2 ;
  wire \mem_reg[4][6]_srl5_i_4_n_2 ;
  wire \mem_reg[4][6]_srl5_i_5_n_2 ;
  wire \mem_reg[4][6]_srl5_i_6_n_2 ;
  wire \mem_reg[4][6]_srl5_i_7_n_2 ;
  wire \mem_reg[4][6]_srl5_i_8_n_2 ;
  wire \mem_reg[4][6]_srl5_i_9_n_2 ;
  wire \mem_reg[4][7]_srl5_i_12_n_2 ;
  wire \mem_reg[4][7]_srl5_i_13_n_2 ;
  wire \mem_reg[4][7]_srl5_i_14_n_2 ;
  wire \mem_reg[4][7]_srl5_i_15_n_2 ;
  wire \mem_reg[4][7]_srl5_i_16_n_2 ;
  wire \mem_reg[4][7]_srl5_i_17_n_2 ;
  wire \mem_reg[4][7]_srl5_i_18_n_2 ;
  wire \mem_reg[4][7]_srl5_i_19_n_2 ;
  wire \mem_reg[4][7]_srl5_i_20_n_2 ;
  wire \mem_reg[4][7]_srl5_i_21_n_2 ;
  wire \mem_reg[4][7]_srl5_i_22_n_2 ;
  wire \mem_reg[4][7]_srl5_i_23_n_2 ;
  wire \mem_reg[4][7]_srl5_i_24_n_2 ;
  wire \mem_reg[4][7]_srl5_i_2_n_2 ;
  wire \mem_reg[4][7]_srl5_i_3_n_2 ;
  wire \mem_reg[4][7]_srl5_i_4_n_2 ;
  wire \mem_reg[4][7]_srl5_i_5_n_2 ;
  wire \mem_reg[4][7]_srl5_i_6_n_2 ;
  wire \mem_reg[4][7]_srl5_i_7_n_2 ;
  wire \mem_reg[4][7]_srl5_i_8_n_2 ;
  wire \mem_reg[4][7]_srl5_i_9_n_2 ;
  wire \mem_reg[4][8]_srl5_i_12_n_2 ;
  wire \mem_reg[4][8]_srl5_i_13_n_2 ;
  wire \mem_reg[4][8]_srl5_i_14_n_2 ;
  wire \mem_reg[4][8]_srl5_i_15_n_2 ;
  wire \mem_reg[4][8]_srl5_i_16_n_2 ;
  wire \mem_reg[4][8]_srl5_i_17_n_2 ;
  wire \mem_reg[4][8]_srl5_i_18_n_2 ;
  wire \mem_reg[4][8]_srl5_i_19_n_2 ;
  wire \mem_reg[4][8]_srl5_i_20_n_2 ;
  wire \mem_reg[4][8]_srl5_i_21_n_2 ;
  wire \mem_reg[4][8]_srl5_i_22_n_2 ;
  wire \mem_reg[4][8]_srl5_i_23_n_2 ;
  wire \mem_reg[4][8]_srl5_i_24_n_2 ;
  wire \mem_reg[4][8]_srl5_i_2_n_2 ;
  wire \mem_reg[4][8]_srl5_i_3_n_2 ;
  wire \mem_reg[4][8]_srl5_i_4_n_2 ;
  wire \mem_reg[4][8]_srl5_i_5_n_2 ;
  wire \mem_reg[4][8]_srl5_i_6_n_2 ;
  wire \mem_reg[4][8]_srl5_i_7_n_2 ;
  wire \mem_reg[4][8]_srl5_i_8_n_2 ;
  wire \mem_reg[4][8]_srl5_i_9_n_2 ;
  wire \mem_reg[4][9]_srl5_i_12_n_2 ;
  wire \mem_reg[4][9]_srl5_i_13_n_2 ;
  wire \mem_reg[4][9]_srl5_i_14_n_2 ;
  wire \mem_reg[4][9]_srl5_i_15_n_2 ;
  wire \mem_reg[4][9]_srl5_i_16_n_2 ;
  wire \mem_reg[4][9]_srl5_i_17_n_2 ;
  wire \mem_reg[4][9]_srl5_i_18_n_2 ;
  wire \mem_reg[4][9]_srl5_i_19_n_2 ;
  wire \mem_reg[4][9]_srl5_i_20_n_2 ;
  wire \mem_reg[4][9]_srl5_i_21_n_2 ;
  wire \mem_reg[4][9]_srl5_i_22_n_2 ;
  wire \mem_reg[4][9]_srl5_i_23_n_2 ;
  wire \mem_reg[4][9]_srl5_i_24_n_2 ;
  wire \mem_reg[4][9]_srl5_i_2_n_2 ;
  wire \mem_reg[4][9]_srl5_i_3_n_2 ;
  wire \mem_reg[4][9]_srl5_i_4_n_2 ;
  wire \mem_reg[4][9]_srl5_i_5_n_2 ;
  wire \mem_reg[4][9]_srl5_i_6_n_2 ;
  wire \mem_reg[4][9]_srl5_i_7_n_2 ;
  wire \mem_reg[4][9]_srl5_i_8_n_2 ;
  wire \mem_reg[4][9]_srl5_i_9_n_2 ;
  wire p_3_in;
  wire push;
  wire \q_reg[63] ;
  wire rdata_ack_t;
  wire \reg_231[31]_i_3_n_2 ;
  wire \reg_231_reg[0] ;
  wire [0:0]\reg_235_reg[0] ;
  wire \reg_239[31]_i_2_n_2 ;
  wire \reg_239[31]_i_3_n_2 ;
  wire \reg_239[31]_i_4_n_2 ;
  wire \reg_239_reg[0] ;
  wire \reg_273[31]_i_11_n_2 ;
  wire \reg_273[31]_i_3_n_2 ;
  wire [0:0]\reg_273_reg[0] ;
  wire [0:0]\reg_305_reg[0] ;
  wire s_ready_t_i_1_n_2;
  wire s_ready_t_i_2_n_2;
  wire [1:1]state;
  wire \state[0]_i_1_n_2 ;
  wire \state[0]_i_2_n_2 ;
  wire \state[0]_rep_i_1__0_n_2 ;
  wire \state[0]_rep_i_1_n_2 ;
  wire \state[1]_i_1_n_2 ;
  wire \state[1]_i_2_n_2 ;
  wire \state[1]_i_5_n_2 ;
  wire \state[1]_i_7_n_2 ;
  wire \state_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum10_reg_1817[29]_i_1 
       (.I0(Q[8]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum10_reg_1817_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum11_reg_1828[29]_i_1 
       (.I0(Q[9]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum11_reg_1828_reg[29] ));
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum12_reg_1839[29]_i_1 
       (.I0(Q[10]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum12_reg_1839_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum13_reg_1850[29]_i_1 
       (.I0(Q[11]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum13_reg_1850_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum14_reg_1861[29]_i_1 
       (.I0(Q[12]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum14_reg_1861_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum15_reg_1872[29]_i_1 
       (.I0(Q[13]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum15_reg_1872_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum16_reg_1883[29]_i_1 
       (.I0(Q[14]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum16_reg_1883_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum17_reg_1894[29]_i_1 
       (.I0(Q[15]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum17_reg_1894_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum18_reg_1905[29]_i_1 
       (.I0(Q[16]),
        .I1(\a2_sum4_reg_1806_reg[29] ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum18_reg_1905_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum19_reg_1916[29]_i_1 
       (.I0(Q[17]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum19_reg_1916_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum20_reg_1927[29]_i_1 
       (.I0(Q[18]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum20_reg_1927_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum21_reg_1938[29]_i_1 
       (.I0(Q[19]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum21_reg_1938_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum22_reg_1949[29]_i_1 
       (.I0(Q[20]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum22_reg_1949_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum23_reg_1960[29]_i_1 
       (.I0(Q[21]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum23_reg_1960_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum24_reg_1971[29]_i_1 
       (.I0(Q[22]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum24_reg_1971_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum25_reg_1982[29]_i_1 
       (.I0(Q[23]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum25_reg_1982_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum26_reg_1993[29]_i_1 
       (.I0(Q[24]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum26_reg_1993_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum27_reg_2004[29]_i_1 
       (.I0(Q[25]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum27_reg_2004_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum28_reg_2015[29]_i_1 
       (.I0(Q[26]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum28_reg_2015_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum29_reg_2026[29]_i_1 
       (.I0(Q[27]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum29_reg_2026_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum30_reg_2037[29]_i_1 
       (.I0(Q[28]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum30_reg_2037_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum31_reg_2048[29]_i_1 
       (.I0(Q[29]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum31_reg_2048_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum32_reg_2059[29]_i_1 
       (.I0(Q[30]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum32_reg_2059_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum33_reg_2070[29]_i_1 
       (.I0(Q[31]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum33_reg_2070_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum34_reg_2081[29]_i_1 
       (.I0(Q[32]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum34_reg_2081_reg[29] ));
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum35_reg_2097[29]_i_1 
       (.I0(Q[33]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum35_reg_2097_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum36_reg_2108[29]_i_1 
       (.I0(Q[34]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum36_reg_2108_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum37_reg_2119[29]_i_1 
       (.I0(Q[35]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum37_reg_2119_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum38_reg_2130[29]_i_1 
       (.I0(Q[36]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum38_reg_2130_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum39_reg_2141[29]_i_1 
       (.I0(Q[37]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum39_reg_2141_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum3_reg_1795[29]_i_1 
       (.I0(Q[6]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum3_reg_1795_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum40_reg_2152[29]_i_1 
       (.I0(Q[38]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum40_reg_2152_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum41_reg_2163[29]_i_1 
       (.I0(Q[39]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum41_reg_2163_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum42_reg_2174[29]_i_1 
       (.I0(Q[40]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum42_reg_2174_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum43_reg_2185[29]_i_1 
       (.I0(Q[41]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum43_reg_2185_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum44_reg_2196[29]_i_1 
       (.I0(Q[42]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum44_reg_2196_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum45_reg_2207[29]_i_1 
       (.I0(Q[43]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum45_reg_2207_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum46_reg_2218[29]_i_1 
       (.I0(Q[44]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum46_reg_2218_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum4_reg_1806[29]_i_1 
       (.I0(Q[7]),
        .I1(\a2_sum4_reg_1806_reg[29] ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\a2_sum4_reg_1806_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[53]_i_1 
       (.I0(Q[49]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(Q[50]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[54]_i_1 
       (.I0(Q[50]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(Q[51]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[55]_i_1 
       (.I0(Q[51]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(Q[52]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[56]_i_1 
       (.I0(Q[52]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(Q[53]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[57]_i_1 
       (.I0(Q[53]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(Q[54]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[58]_i_1 
       (.I0(Q[54]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(Q[55]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[59]_i_1 
       (.I0(Q[55]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_1
       (.I0(ap_reg_ioackin_A_BUS_ARREADY_i_2_n_2),
        .I1(ap_rst_n),
        .I2(ap_reg_ioackin_A_BUS_ARREADY_i_3_n_2),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_i_4_n_2),
        .I4(\ap_CS_fsm_reg[6] ),
        .I5(\ap_CS_fsm_reg[17] ),
        .O(ap_reg_ioackin_A_BUS_ARREADY_reg_1));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFAEA)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_10
       (.I0(ap_reg_ioackin_A_BUS_ARREADY_i_26_n_2),
        .I1(A_BUS_ARADDR1143_out),
        .I2(full_n_reg_0),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1141_out),
        .I5(A_BUS_ARADDR1142_out),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_10_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_15
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[30]),
        .O(A_BUS_ARADDR1131_out));
  LUT2 #(
    .INIT(4'h8)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_16
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[31]),
        .O(A_BUS_ARADDR1132_out));
  LUT2 #(
    .INIT(4'h8)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_17
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[28]),
        .O(A_BUS_ARADDR1129_out));
  LUT2 #(
    .INIT(4'h8)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_18
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[29]),
        .O(A_BUS_ARADDR1130_out));
  LUT6 #(
    .INIT(64'hFF000000FE000000)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_19
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[35]),
        .I3(\a2_sum4_reg_1806_reg[29] ),
        .I4(full_n_reg_0),
        .I5(Q[12]),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_19_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_2
       (.I0(ap_reg_ioackin_A_BUS_ARREADY_i_7_n_2),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_i_8_n_2),
        .I2(ap_reg_ioackin_A_BUS_ARREADY_i_9_n_2),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_i_10_n_2),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_2_n_2));
  LUT6 #(
    .INIT(64'hF0F00000F0E00000)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_20
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[23]),
        .I4(full_n_reg_0),
        .I5(Q[22]),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_20_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_21
       (.I0(Q[26]),
        .I1(\a2_sum4_reg_1806_reg[29] ),
        .O(A_BUS_ARADDR1127_out));
  LUT2 #(
    .INIT(4'h8)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_22
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[27]),
        .O(A_BUS_ARADDR1128_out));
  LUT6 #(
    .INIT(64'hFF000000FE000000)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_23
       (.I0(Q[45]),
        .I1(Q[44]),
        .I2(Q[47]),
        .I3(\a2_sum4_reg_1806_reg[29] ),
        .I4(full_n_reg_0),
        .I5(Q[46]),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_23_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_24
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[34]),
        .O(A_BUS_ARADDR1135_out));
  LUT2 #(
    .INIT(4'h8)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_25
       (.I0(Q[48]),
        .I1(\a2_sum4_reg_1806_reg[29] ),
        .O(A_BUS_ARADDR1149_out));
  LUT6 #(
    .INIT(64'hF0F00000F0E00000)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_26
       (.I0(Q[37]),
        .I1(Q[36]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[39]),
        .I4(full_n_reg_0),
        .I5(Q[38]),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_26_n_2));
  LUT6 #(
    .INIT(64'hFF000000FE000000)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_28
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(Q[19]),
        .I3(\a2_sum4_reg_1806_reg[29] ),
        .I4(full_n_reg_0),
        .I5(Q[18]),
        .O(ap_reg_ioackin_A_BUS_ARREADY_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_29
       (.I0(A_BUS_ARADDR1107_out),
        .I1(full_n_reg_0),
        .I2(A_BUS_ARADDR1108_out),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(ap_reg_ioackin_A_BUS_ARREADY_i_30_n_2),
        .O(ap_reg_ioackin_A_BUS_ARREADY_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_3
       (.I0(\ap_CS_fsm_reg[31] ),
        .I1(\ap_CS_fsm_reg[23] ),
        .I2(\a2_sum46_reg_2218_reg[29] ),
        .I3(\a2_sum40_reg_2152_reg[29] ),
        .I4(\i_1_49_reg_2244_reg[15] ),
        .I5(\a2_sum10_reg_1817_reg[29] ),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_3_n_2));
  LUT6 #(
    .INIT(64'hF0F00000F0E00000)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_30
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[11]),
        .I4(full_n_reg_0),
        .I5(Q[10]),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_30_n_2));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFCFC)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_4
       (.I0(Q[2]),
        .I1(p_3_in),
        .I2(E),
        .I3(Q[1]),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I5(full_n_reg_0),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_4_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_7
       (.I0(A_BUS_ARADDR1131_out),
        .I1(full_n_reg_0),
        .I2(A_BUS_ARADDR1132_out),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(ap_reg_ioackin_A_BUS_ARREADY_i_19_n_2),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_7_n_2));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFAEA)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_8
       (.I0(ap_reg_ioackin_A_BUS_ARREADY_i_20_n_2),
        .I1(A_BUS_ARADDR1127_out),
        .I2(full_n_reg_0),
        .I3(A_BUS_ARADDR1128_out),
        .I4(A_BUS_ARADDR1125_out),
        .I5(A_BUS_ARADDR1126_out),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_8_n_2));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFAEA)) 
    ap_reg_ioackin_A_BUS_ARREADY_i_9
       (.I0(ap_reg_ioackin_A_BUS_ARREADY_i_23_n_2),
        .I1(A_BUS_ARADDR1135_out),
        .I2(full_n_reg_0),
        .I3(Q[1]),
        .I4(A_BUS_ARADDR1149_out),
        .I5(Q[0]),
        .O(ap_reg_ioackin_A_BUS_ARREADY_i_9_n_2));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [0]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [10]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [11]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [12]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [13]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [14]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [15]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [16]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [17]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [18]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [19]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [1]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [20]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [21]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [22]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [23]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [24]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [25]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [26]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [27]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [28]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [29]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [2]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [30]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFD0000AAA8AAA8)) 
    \data_p1[31]_i_1 
       (.I0(\a2_sum35_reg_2097_reg[29] ),
        .I1(\ap_CS_fsm_reg[19]_0 ),
        .I2(\reg_239_reg[0] ),
        .I3(\reg_231_reg[0] ),
        .I4(\bus_equal_gen.rdata_valid_t_reg ),
        .I5(state),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2 
       (.I0(\bus_equal_gen.data_buf_reg[31] [31]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[31]),
        .O(\data_p1[31]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [3]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [4]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [5]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [6]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [7]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [8]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[31] [9]),
        .I1(state),
        .I2(\data_p1_reg[0]_0 ),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_2 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_2 ),
        .Q(I_RDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_2 ),
        .Q(I_RDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_2 ),
        .Q(I_RDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_2 ),
        .Q(I_RDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_2 ),
        .Q(I_RDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_2 ),
        .Q(I_RDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_2 ),
        .Q(I_RDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_2 ),
        .Q(I_RDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_2 ),
        .Q(I_RDATA[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_2 ),
        .Q(I_RDATA[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_2 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_2 ),
        .Q(I_RDATA[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_2 ),
        .Q(I_RDATA[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_2 ),
        .Q(I_RDATA[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_2 ),
        .Q(I_RDATA[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_2 ),
        .Q(I_RDATA[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_2 ),
        .Q(I_RDATA[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_2 ),
        .Q(I_RDATA[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_2 ),
        .Q(I_RDATA[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_2 ),
        .Q(I_RDATA[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_2 ),
        .Q(I_RDATA[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_2 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_2 ),
        .Q(I_RDATA[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_2 ),
        .Q(I_RDATA[31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_2 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_2 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_2 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_2 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_2 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_2 ),
        .Q(I_RDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_2 ),
        .Q(I_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    full_n_i_5
       (.I0(\mem_reg[4][0]_srl5_i_3_n_2 ),
        .I1(full_n_i_7_n_2),
        .I2(\mem_reg[4][0]_srl5_i_23_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_24_n_2 ),
        .I4(full_n_i_8_n_2),
        .I5(\mem_reg[4][0]_srl5_i_6_n_2 ),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h0000FF000000FE00)) 
    full_n_i_7
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[16]),
        .I3(\a2_sum35_reg_2097_reg[29] ),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I5(Q[15]),
        .O(full_n_i_7_n_2));
  LUT6 #(
    .INIT(64'h0000FF000000FE00)) 
    full_n_i_8
       (.I0(Q[44]),
        .I1(Q[42]),
        .I2(Q[21]),
        .I3(\a2_sum35_reg_2097_reg[29] ),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I5(Q[45]),
        .O(full_n_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \i_1_49_reg_2244[15]_i_1 
       (.I0(Q[45]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\i_1_49_reg_2244_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\mem_reg[4][0]_srl5_i_3_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_4_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_5_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_6_n_2 ),
        .I4(\q_reg[63] ),
        .I5(full_n_reg_0),
        .O(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \mem_reg[4][0]_srl5_i_10 
       (.I0(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[19]),
        .I4(\a2_sum4_reg_1806_reg[29] ),
        .I5(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .O(\mem_reg[4][0]_srl5_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][0]_srl5_i_11 
       (.I0(\mem_reg[4][0]_srl5_i_51_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_52_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_53_n_2 ),
        .O(\mem_reg[4][0]_srl5_i_11_n_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][0]_srl5_i_12 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .O(\mem_reg[4][0]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][0]_srl5_i_13 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_57_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_58_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_59_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_60_n_2 ),
        .O(\mem_reg[4][0]_srl5_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_14 
       (.I0(\a2_sum35_reg_2097_reg[29] ),
        .I1(Q[24]),
        .O(A_BUS_ARADDR1125_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_15 
       (.I0(\a2_sum35_reg_2097_reg[29] ),
        .I1(Q[25]),
        .O(A_BUS_ARADDR1126_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_16 
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[46]),
        .O(A_BUS_ARADDR1147_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_17 
       (.I0(Q[23]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .O(A_BUS_ARADDR1124_out));
  LUT6 #(
    .INIT(64'h0000FF000000FE00)) 
    \mem_reg[4][0]_srl5_i_18 
       (.I0(Q[27]),
        .I1(Q[26]),
        .I2(Q[29]),
        .I3(\a2_sum35_reg_2097_reg[29] ),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I5(Q[28]),
        .O(\mem_reg[4][0]_srl5_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_19 
       (.I0(\a2_sum35_reg_2097_reg[29] ),
        .I1(Q[15]),
        .O(A_BUS_ARADDR1116_out));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][0]_srl5_i_2 
       (.I0(\mem_reg[4][0]_srl5_i_8_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_9_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_11_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_13_n_2 ),
        .O(in[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_20 
       (.I0(\a2_sum35_reg_2097_reg[29] ),
        .I1(Q[16]),
        .O(A_BUS_ARADDR1117_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29] ),
        .I1(Q[13]),
        .O(A_BUS_ARADDR1114_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_22 
       (.I0(Q[14]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .O(A_BUS_ARADDR1115_out));
  LUT6 #(
    .INIT(64'h0000FF000000FE00)) 
    \mem_reg[4][0]_srl5_i_23 
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(Q[34]),
        .I3(\a2_sum35_reg_2097_reg[29] ),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I5(Q[19]),
        .O(\mem_reg[4][0]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'h0000FF000000FE00)) 
    \mem_reg[4][0]_srl5_i_24 
       (.I0(Q[39]),
        .I1(Q[38]),
        .I2(Q[43]),
        .I3(\a2_sum35_reg_2097_reg[29] ),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I5(Q[41]),
        .O(\mem_reg[4][0]_srl5_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_25 
       (.I0(Q[45]),
        .I1(\a2_sum4_reg_1806_reg[29] ),
        .O(A_BUS_ARADDR1146_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_26 
       (.I0(\a2_sum35_reg_2097_reg[29] ),
        .I1(Q[21]),
        .O(A_BUS_ARADDR1122_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_27 
       (.I0(Q[42]),
        .I1(\a2_sum4_reg_1806_reg[29] ),
        .O(A_BUS_ARADDR1143_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_28 
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[44]),
        .O(A_BUS_ARADDR1145_out));
  LUT6 #(
    .INIT(64'h0000F0F00000F0E0)) 
    \mem_reg[4][0]_srl5_i_29 
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[33]),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I5(Q[32]),
        .O(\mem_reg[4][0]_srl5_i_29_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \mem_reg[4][0]_srl5_i_3 
       (.I0(A_BUS_ARADDR1125_out),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I2(A_BUS_ARADDR1126_out),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(\mem_reg[4][0]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][0]_srl5_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_30 
       (.I0(Q[36]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .O(A_BUS_ARADDR1137_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_31 
       (.I0(\a2_sum35_reg_2097_reg[29] ),
        .I1(Q[37]),
        .O(A_BUS_ARADDR1138_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_32 
       (.I0(\a2_sum35_reg_2097_reg[29] ),
        .I1(Q[35]),
        .O(A_BUS_ARADDR1136_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_33 
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[40]),
        .O(A_BUS_ARADDR1141_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_34 
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[22]),
        .O(A_BUS_ARADDR1123_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_35 
       (.I0(Q[20]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .O(A_BUS_ARADDR1121_out));
  LUT6 #(
    .INIT(64'h0000FCFC0000FCEC)) 
    \mem_reg[4][0]_srl5_i_36 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[8]),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I5(Q[7]),
        .O(\mem_reg[4][0]_srl5_i_36_n_2 ));
  LUT6 #(
    .INIT(64'h0000FF000000FE00)) 
    \mem_reg[4][0]_srl5_i_37 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(\a2_sum35_reg_2097_reg[29] ),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I5(Q[11]),
        .O(\mem_reg[4][0]_srl5_i_37_n_2 ));
  LUT6 #(
    .INIT(64'hAFAFAFAFAFAFAFAE)) 
    \mem_reg[4][0]_srl5_i_38 
       (.I0(\mem_reg[4][0]_srl5_i_61_n_2 ),
        .I1(Q[4]),
        .I2(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I3(A_BUS_ARADDR1),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\mem_reg[4][0]_srl5_i_38_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_39 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [0]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [0]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [0]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][0]_srl5_i_39_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \mem_reg[4][0]_srl5_i_4 
       (.I0(A_BUS_ARADDR1116_out),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I2(A_BUS_ARADDR1117_out),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(\mem_reg[4][0]_srl5_i_23_n_2 ),
        .O(\mem_reg[4][0]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_40 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [0]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [0]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [0]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][0]_srl5_i_40_n_2 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \mem_reg[4][0]_srl5_i_41 
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(Q[13]),
        .I3(\a2_sum4_reg_1806_reg[29] ),
        .O(\mem_reg[4][0]_srl5_i_41_n_2 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \mem_reg[4][0]_srl5_i_42 
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[16]),
        .I3(\a2_sum4_reg_1806_reg[29] ),
        .O(\mem_reg[4][0]_srl5_i_42_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_43 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [0]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [0]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [0]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][0]_srl5_i_43_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \mem_reg[4][0]_srl5_i_44 
       (.I0(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[10]),
        .I4(\a2_sum4_reg_1806_reg[29] ),
        .I5(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .O(\mem_reg[4][0]_srl5_i_44_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_45 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [0]),
        .I1(\a2_sum1_reg_1773_reg[29] [0]),
        .I2(\a2_sum2_reg_1784_reg[29] [0]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][0]_srl5_i_45_n_2 ));
  LUT4 #(
    .INIT(16'hFECC)) 
    \mem_reg[4][0]_srl5_i_47 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(\a2_sum4_reg_1806_reg[29] ),
        .O(\mem_reg[4][0]_srl5_i_47_n_2 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \mem_reg[4][0]_srl5_i_49 
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(Q[22]),
        .I3(\a2_sum4_reg_1806_reg[29] ),
        .O(\mem_reg[4][0]_srl5_i_49_n_2 ));
  LUT6 #(
    .INIT(64'hAFAFAFAFAFAFAFAE)) 
    \mem_reg[4][0]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_24_n_2 ),
        .I1(A_BUS_ARADDR1146_out),
        .I2(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I3(A_BUS_ARADDR1122_out),
        .I4(A_BUS_ARADDR1143_out),
        .I5(A_BUS_ARADDR1145_out),
        .O(\mem_reg[4][0]_srl5_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \mem_reg[4][0]_srl5_i_50 
       (.I0(Q[24]),
        .I1(Q[23]),
        .I2(Q[25]),
        .I3(\a2_sum4_reg_1806_reg[29] ),
        .O(\mem_reg[4][0]_srl5_i_50_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_51 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [0]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [0]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [0]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][0]_srl5_i_51_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_52 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [0]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [0]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [0]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][0]_srl5_i_52_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_53 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [0]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [0]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [0]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][0]_srl5_i_53_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \mem_reg[4][0]_srl5_i_54 
       (.I0(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[37]),
        .I4(\a2_sum4_reg_1806_reg[29] ),
        .I5(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .O(\mem_reg[4][0]_srl5_i_54_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \mem_reg[4][0]_srl5_i_55 
       (.I0(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I1(Q[27]),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(\a2_sum4_reg_1806_reg[29] ),
        .I5(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .O(\mem_reg[4][0]_srl5_i_55_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \mem_reg[4][0]_srl5_i_56 
       (.I0(Q[46]),
        .I1(Q[44]),
        .I2(Q[45]),
        .I3(Q[48]),
        .I4(\a2_sum4_reg_1806_reg[29] ),
        .I5(Q[47]),
        .O(\mem_reg[4][0]_srl5_i_56_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][0]_srl5_i_57 
       (.I0(\mem_reg[4][0]_srl5_i_78_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [0]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][0]_srl5_i_79_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][0]_srl5_i_57_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_58 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [0]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [0]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [0]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][0]_srl5_i_58_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][0]_srl5_i_59 
       (.I0(\mem_reg[4][0]_srl5_i_82_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_83_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_84_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][0]_srl5_i_59_n_2 ));
  LUT6 #(
    .INIT(64'hAFAFAFAFAFAFAFAE)) 
    \mem_reg[4][0]_srl5_i_6 
       (.I0(\mem_reg[4][0]_srl5_i_29_n_2 ),
        .I1(A_BUS_ARADDR1137_out),
        .I2(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1141_out),
        .O(\mem_reg[4][0]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][0]_srl5_i_60 
       (.I0(\mem_reg[4][0]_srl5_i_85_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [0]),
        .I5(\a2_sum49_reg_2239_reg[29] [0]),
        .O(\mem_reg[4][0]_srl5_i_60_n_2 ));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFC8)) 
    \mem_reg[4][0]_srl5_i_61 
       (.I0(Q[47]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(Q[48]),
        .I3(Q[1]),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I5(Q[0]),
        .O(\mem_reg[4][0]_srl5_i_61_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_63 
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[10]),
        .O(A_BUS_ARADDR1111_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_64 
       (.I0(Q[8]),
        .I1(\a2_sum4_reg_1806_reg[29] ),
        .O(A_BUS_ARADDR1109_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_65 
       (.I0(Q[9]),
        .I1(\a2_sum4_reg_1806_reg[29] ),
        .O(A_BUS_ARADDR1110_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_66 
       (.I0(Q[11]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .O(A_BUS_ARADDR1112_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_67 
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[12]),
        .O(A_BUS_ARADDR1113_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_68 
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[7]),
        .O(A_BUS_ARADDR1108_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_69 
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[6]),
        .O(A_BUS_ARADDR1107_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF32)) 
    \mem_reg[4][0]_srl5_i_7 
       (.I0(A_BUS_ARADDR1123_out),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I2(A_BUS_ARADDR1121_out),
        .I3(\mem_reg[4][0]_srl5_i_36_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_37_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_38_n_2 ),
        .O(\q_reg[63] ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_71 
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[19]),
        .O(A_BUS_ARADDR1120_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_72 
       (.I0(Q[17]),
        .I1(\a2_sum4_reg_1806_reg[29] ),
        .O(A_BUS_ARADDR1118_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_73 
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[18]),
        .O(A_BUS_ARADDR1119_out));
  LUT4 #(
    .INIT(16'hFE00)) 
    \mem_reg[4][0]_srl5_i_74 
       (.I0(Q[39]),
        .I1(Q[38]),
        .I2(Q[40]),
        .I3(\a2_sum4_reg_1806_reg[29] ),
        .O(\mem_reg[4][0]_srl5_i_74_n_2 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \mem_reg[4][0]_srl5_i_75 
       (.I0(Q[42]),
        .I1(Q[41]),
        .I2(Q[43]),
        .I3(\a2_sum4_reg_1806_reg[29] ),
        .O(\mem_reg[4][0]_srl5_i_75_n_2 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \mem_reg[4][0]_srl5_i_76 
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(Q[31]),
        .I3(\a2_sum4_reg_1806_reg[29] ),
        .O(\mem_reg[4][0]_srl5_i_76_n_2 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \mem_reg[4][0]_srl5_i_77 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[34]),
        .I3(\a2_sum4_reg_1806_reg[29] ),
        .O(\mem_reg[4][0]_srl5_i_77_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_78 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [0]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [0]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [0]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][0]_srl5_i_78_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][0]_srl5_i_79 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [0]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [0]),
        .I5(Q[39]),
        .O(\mem_reg[4][0]_srl5_i_79_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][0]_srl5_i_8 
       (.I0(\mem_reg[4][0]_srl5_i_39_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_40_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_43_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][0]_srl5_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_80 
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[43]),
        .O(A_BUS_ARADDR1144_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_81 
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[41]),
        .O(A_BUS_ARADDR1142_out));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_82 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [0]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [0]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [0]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][0]_srl5_i_82_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_83 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [0]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [0]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [0]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][0]_srl5_i_83_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_84 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [0]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [0]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [0]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][0]_srl5_i_84_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_85 
       (.I0(\a2_sum47_reg_2229_reg[29] [0]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [0]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [0]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][0]_srl5_i_85_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_86 
       (.I0(\a2_sum4_reg_1806_reg[29] ),
        .I1(Q[32]),
        .O(A_BUS_ARADDR1133_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_87 
       (.I0(Q[33]),
        .I1(\a2_sum4_reg_1806_reg[29] ),
        .O(A_BUS_ARADDR1134_out));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][0]_srl5_i_9 
       (.I0(\mem_reg[4][0]_srl5_i_45_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[0] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[0] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][0]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\mem_reg[4][10]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][10]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][10]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][10]_srl5_i_5_n_2 ),
        .O(in[10]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [10]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [10]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [10]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][10]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [10]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [10]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [10]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][10]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [10]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [10]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [10]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][10]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][10]_srl5_i_15 
       (.I0(\mem_reg[4][10]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [10]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][10]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][10]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [10]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [10]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [10]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][10]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][10]_srl5_i_17 
       (.I0(\mem_reg[4][10]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][10]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][10]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][10]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][10]_srl5_i_18 
       (.I0(\mem_reg[4][10]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [10]),
        .I5(\a2_sum49_reg_2239_reg[29] [10]),
        .O(\mem_reg[4][10]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [10]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [10]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [10]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][10]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][10]_srl5_i_2 
       (.I0(\mem_reg[4][10]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][10]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][10]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][10]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][10]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [10]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [10]),
        .I5(Q[39]),
        .O(\mem_reg[4][10]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [10]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [10]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [10]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][10]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [10]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [10]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [10]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][10]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [10]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [10]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [10]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][10]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [10]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [10]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [10]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][10]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][10]_srl5_i_3 
       (.I0(\mem_reg[4][10]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[10] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[10] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][10]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][10]_srl5_i_4 
       (.I0(\mem_reg[4][10]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][10]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][10]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][10]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][10]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][10]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][10]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][10]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][10]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][10]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [10]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [10]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [10]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][10]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [10]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [10]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [10]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][10]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [10]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [10]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [10]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][10]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [10]),
        .I1(\a2_sum1_reg_1773_reg[29] [10]),
        .I2(\a2_sum2_reg_1784_reg[29] [10]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][10]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(\mem_reg[4][11]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][11]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][11]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][11]_srl5_i_5_n_2 ),
        .O(in[11]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [11]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [11]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [11]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][11]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [11]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [11]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [11]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][11]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [11]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [11]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [11]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][11]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][11]_srl5_i_15 
       (.I0(\mem_reg[4][11]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [11]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][11]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][11]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [11]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [11]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [11]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][11]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][11]_srl5_i_17 
       (.I0(\mem_reg[4][11]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][11]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][11]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][11]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][11]_srl5_i_18 
       (.I0(\mem_reg[4][11]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [11]),
        .I5(\a2_sum49_reg_2239_reg[29] [11]),
        .O(\mem_reg[4][11]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [11]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [11]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [11]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][11]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][11]_srl5_i_2 
       (.I0(\mem_reg[4][11]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][11]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][11]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][11]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][11]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [11]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [11]),
        .I5(Q[39]),
        .O(\mem_reg[4][11]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [11]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [11]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [11]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][11]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [11]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [11]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [11]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][11]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [11]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [11]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [11]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][11]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [11]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [11]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [11]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][11]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][11]_srl5_i_3 
       (.I0(\mem_reg[4][11]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[11] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[11] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][11]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][11]_srl5_i_4 
       (.I0(\mem_reg[4][11]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][11]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][11]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][11]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][11]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][11]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][11]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][11]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][11]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][11]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [11]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [11]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [11]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][11]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [11]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [11]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [11]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][11]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [11]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [11]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [11]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][11]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [11]),
        .I1(\a2_sum1_reg_1773_reg[29] [11]),
        .I2(\a2_sum2_reg_1784_reg[29] [11]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][11]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][12]_srl5_i_1 
       (.I0(\mem_reg[4][12]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][12]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][12]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][12]_srl5_i_5_n_2 ),
        .O(in[12]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [12]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [12]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [12]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][12]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [12]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [12]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [12]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][12]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [12]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [12]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [12]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][12]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][12]_srl5_i_15 
       (.I0(\mem_reg[4][12]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [12]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][12]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][12]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [12]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [12]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [12]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][12]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][12]_srl5_i_17 
       (.I0(\mem_reg[4][12]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][12]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][12]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][12]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][12]_srl5_i_18 
       (.I0(\mem_reg[4][12]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [12]),
        .I5(\a2_sum49_reg_2239_reg[29] [12]),
        .O(\mem_reg[4][12]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [12]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [12]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [12]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][12]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][12]_srl5_i_2 
       (.I0(\mem_reg[4][12]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][12]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][12]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][12]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][12]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [12]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [12]),
        .I5(Q[39]),
        .O(\mem_reg[4][12]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [12]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [12]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [12]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][12]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [12]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [12]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [12]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][12]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [12]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [12]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [12]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][12]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [12]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [12]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [12]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][12]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][12]_srl5_i_3 
       (.I0(\mem_reg[4][12]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[12] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[12] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][12]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][12]_srl5_i_4 
       (.I0(\mem_reg[4][12]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][12]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][12]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][12]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][12]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][12]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][12]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][12]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][12]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][12]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [12]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [12]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [12]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][12]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [12]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [12]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [12]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][12]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [12]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [12]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [12]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][12]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [12]),
        .I1(\a2_sum1_reg_1773_reg[29] [12]),
        .I2(\a2_sum2_reg_1784_reg[29] [12]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][12]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][13]_srl5_i_1 
       (.I0(\mem_reg[4][13]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][13]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][13]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][13]_srl5_i_5_n_2 ),
        .O(in[13]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [13]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [13]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [13]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][13]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [13]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [13]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [13]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][13]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [13]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [13]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [13]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][13]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][13]_srl5_i_15 
       (.I0(\mem_reg[4][13]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [13]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][13]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][13]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [13]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [13]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [13]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][13]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][13]_srl5_i_17 
       (.I0(\mem_reg[4][13]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][13]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][13]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][13]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][13]_srl5_i_18 
       (.I0(\mem_reg[4][13]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [13]),
        .I5(\a2_sum49_reg_2239_reg[29] [13]),
        .O(\mem_reg[4][13]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [13]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [13]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [13]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][13]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][13]_srl5_i_2 
       (.I0(\mem_reg[4][13]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][13]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][13]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][13]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][13]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [13]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [13]),
        .I5(Q[39]),
        .O(\mem_reg[4][13]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [13]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [13]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [13]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][13]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [13]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [13]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [13]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][13]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [13]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [13]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [13]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][13]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [13]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [13]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [13]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][13]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][13]_srl5_i_3 
       (.I0(\mem_reg[4][13]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[13] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[13] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][13]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][13]_srl5_i_4 
       (.I0(\mem_reg[4][13]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][13]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][13]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][13]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][13]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][13]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][13]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][13]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][13]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][13]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [13]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [13]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [13]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][13]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [13]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [13]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [13]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][13]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [13]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [13]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [13]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][13]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [13]),
        .I1(\a2_sum1_reg_1773_reg[29] [13]),
        .I2(\a2_sum2_reg_1784_reg[29] [13]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][13]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][14]_srl5_i_1 
       (.I0(\mem_reg[4][14]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][14]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][14]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][14]_srl5_i_5_n_2 ),
        .O(in[14]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [14]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [14]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [14]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][14]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [14]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [14]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [14]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][14]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [14]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [14]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [14]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][14]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][14]_srl5_i_15 
       (.I0(\mem_reg[4][14]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [14]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][14]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][14]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [14]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [14]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [14]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][14]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][14]_srl5_i_17 
       (.I0(\mem_reg[4][14]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][14]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][14]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][14]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][14]_srl5_i_18 
       (.I0(\mem_reg[4][14]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [14]),
        .I5(\a2_sum49_reg_2239_reg[29] [14]),
        .O(\mem_reg[4][14]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [14]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [14]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [14]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][14]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][14]_srl5_i_2 
       (.I0(\mem_reg[4][14]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][14]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][14]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][14]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][14]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [14]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [14]),
        .I5(Q[39]),
        .O(\mem_reg[4][14]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [14]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [14]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [14]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][14]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [14]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [14]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [14]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][14]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [14]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [14]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [14]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][14]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [14]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [14]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [14]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][14]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][14]_srl5_i_3 
       (.I0(\mem_reg[4][14]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[14] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[14] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][14]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][14]_srl5_i_4 
       (.I0(\mem_reg[4][14]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][14]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][14]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][14]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][14]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][14]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][14]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][14]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][14]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][14]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [14]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [14]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [14]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][14]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [14]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [14]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [14]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][14]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [14]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [14]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [14]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][14]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [14]),
        .I1(\a2_sum1_reg_1773_reg[29] [14]),
        .I2(\a2_sum2_reg_1784_reg[29] [14]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][14]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][15]_srl5_i_1 
       (.I0(\mem_reg[4][15]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][15]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][15]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][15]_srl5_i_5_n_2 ),
        .O(in[15]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [15]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [15]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [15]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][15]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [15]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [15]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [15]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][15]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [15]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [15]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [15]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][15]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][15]_srl5_i_15 
       (.I0(\mem_reg[4][15]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [15]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][15]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][15]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [15]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [15]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [15]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][15]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][15]_srl5_i_17 
       (.I0(\mem_reg[4][15]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][15]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][15]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][15]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][15]_srl5_i_18 
       (.I0(\mem_reg[4][15]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [15]),
        .I5(\a2_sum49_reg_2239_reg[29] [15]),
        .O(\mem_reg[4][15]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [15]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [15]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [15]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][15]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][15]_srl5_i_2 
       (.I0(\mem_reg[4][15]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][15]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][15]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][15]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][15]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [15]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [15]),
        .I5(Q[39]),
        .O(\mem_reg[4][15]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [15]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [15]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [15]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][15]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [15]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [15]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [15]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][15]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [15]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [15]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [15]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][15]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [15]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [15]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [15]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][15]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][15]_srl5_i_3 
       (.I0(\mem_reg[4][15]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[15] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[15] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][15]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][15]_srl5_i_4 
       (.I0(\mem_reg[4][15]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][15]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][15]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][15]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][15]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][15]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][15]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][15]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][15]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][15]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [15]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [15]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [15]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][15]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [15]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [15]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [15]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][15]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [15]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [15]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [15]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][15]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [15]),
        .I1(\a2_sum1_reg_1773_reg[29] [15]),
        .I2(\a2_sum2_reg_1784_reg[29] [15]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][15]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][16]_srl5_i_1 
       (.I0(\mem_reg[4][16]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][16]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][16]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][16]_srl5_i_5_n_2 ),
        .O(in[16]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [16]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [16]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [16]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][16]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [16]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [16]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [16]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][16]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [16]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [16]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [16]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][16]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][16]_srl5_i_15 
       (.I0(\mem_reg[4][16]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [16]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][16]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][16]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [16]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [16]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [16]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][16]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][16]_srl5_i_17 
       (.I0(\mem_reg[4][16]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][16]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][16]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][16]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][16]_srl5_i_18 
       (.I0(\mem_reg[4][16]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [16]),
        .I5(\a2_sum49_reg_2239_reg[29] [16]),
        .O(\mem_reg[4][16]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [16]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [16]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [16]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][16]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][16]_srl5_i_2 
       (.I0(\mem_reg[4][16]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][16]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][16]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][16]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][16]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [16]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [16]),
        .I5(Q[39]),
        .O(\mem_reg[4][16]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [16]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [16]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [16]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][16]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [16]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [16]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [16]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][16]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [16]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [16]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [16]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][16]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [16]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [16]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [16]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][16]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][16]_srl5_i_3 
       (.I0(\mem_reg[4][16]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[16] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[16] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][16]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][16]_srl5_i_4 
       (.I0(\mem_reg[4][16]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][16]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][16]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][16]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][16]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][16]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][16]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][16]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][16]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][16]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [16]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [16]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [16]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][16]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [16]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [16]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [16]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][16]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [16]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [16]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [16]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][16]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [16]),
        .I1(\a2_sum1_reg_1773_reg[29] [16]),
        .I2(\a2_sum2_reg_1784_reg[29] [16]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][16]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][17]_srl5_i_1 
       (.I0(\mem_reg[4][17]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][17]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][17]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][17]_srl5_i_5_n_2 ),
        .O(in[17]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [17]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [17]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [17]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][17]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [17]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [17]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [17]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][17]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [17]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [17]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [17]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][17]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][17]_srl5_i_15 
       (.I0(\mem_reg[4][17]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [17]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][17]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][17]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [17]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [17]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [17]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][17]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][17]_srl5_i_17 
       (.I0(\mem_reg[4][17]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][17]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][17]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][17]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][17]_srl5_i_18 
       (.I0(\mem_reg[4][17]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [17]),
        .I5(\a2_sum49_reg_2239_reg[29] [17]),
        .O(\mem_reg[4][17]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [17]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [17]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [17]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][17]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][17]_srl5_i_2 
       (.I0(\mem_reg[4][17]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][17]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][17]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][17]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][17]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [17]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [17]),
        .I5(Q[39]),
        .O(\mem_reg[4][17]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [17]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [17]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [17]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][17]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [17]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [17]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [17]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][17]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [17]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [17]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [17]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][17]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [17]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [17]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [17]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][17]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][17]_srl5_i_3 
       (.I0(\mem_reg[4][17]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[17] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[17] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][17]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][17]_srl5_i_4 
       (.I0(\mem_reg[4][17]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][17]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][17]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][17]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][17]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][17]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][17]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][17]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][17]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][17]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [17]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [17]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [17]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][17]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [17]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [17]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [17]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][17]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [17]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [17]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [17]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][17]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [17]),
        .I1(\a2_sum1_reg_1773_reg[29] [17]),
        .I2(\a2_sum2_reg_1784_reg[29] [17]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][17]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][18]_srl5_i_1 
       (.I0(\mem_reg[4][18]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][18]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][18]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][18]_srl5_i_5_n_2 ),
        .O(in[18]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [18]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [18]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [18]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][18]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [18]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [18]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [18]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][18]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [18]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [18]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [18]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][18]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][18]_srl5_i_15 
       (.I0(\mem_reg[4][18]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [18]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][18]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][18]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [18]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [18]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [18]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][18]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][18]_srl5_i_17 
       (.I0(\mem_reg[4][18]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][18]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][18]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][18]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][18]_srl5_i_18 
       (.I0(\mem_reg[4][18]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [18]),
        .I5(\a2_sum49_reg_2239_reg[29] [18]),
        .O(\mem_reg[4][18]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [18]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [18]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [18]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][18]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][18]_srl5_i_2 
       (.I0(\mem_reg[4][18]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][18]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][18]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][18]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][18]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [18]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [18]),
        .I5(Q[39]),
        .O(\mem_reg[4][18]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [18]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [18]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [18]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][18]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [18]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [18]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [18]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][18]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [18]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [18]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [18]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][18]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [18]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [18]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [18]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][18]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][18]_srl5_i_3 
       (.I0(\mem_reg[4][18]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[18] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[18] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][18]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][18]_srl5_i_4 
       (.I0(\mem_reg[4][18]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][18]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][18]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][18]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][18]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][18]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][18]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][18]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][18]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][18]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [18]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [18]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [18]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][18]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [18]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [18]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [18]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][18]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [18]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [18]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [18]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][18]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [18]),
        .I1(\a2_sum1_reg_1773_reg[29] [18]),
        .I2(\a2_sum2_reg_1784_reg[29] [18]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][18]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][19]_srl5_i_1 
       (.I0(\mem_reg[4][19]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][19]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][19]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][19]_srl5_i_5_n_2 ),
        .O(in[19]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [19]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [19]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [19]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][19]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [19]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [19]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [19]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][19]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [19]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [19]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [19]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][19]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][19]_srl5_i_15 
       (.I0(\mem_reg[4][19]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [19]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][19]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][19]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [19]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [19]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [19]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][19]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][19]_srl5_i_17 
       (.I0(\mem_reg[4][19]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][19]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][19]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][19]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][19]_srl5_i_18 
       (.I0(\mem_reg[4][19]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [19]),
        .I5(\a2_sum49_reg_2239_reg[29] [19]),
        .O(\mem_reg[4][19]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [19]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [19]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [19]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][19]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][19]_srl5_i_2 
       (.I0(\mem_reg[4][19]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][19]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][19]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][19]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][19]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [19]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [19]),
        .I5(Q[39]),
        .O(\mem_reg[4][19]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [19]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [19]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [19]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][19]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [19]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [19]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [19]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][19]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [19]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [19]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [19]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][19]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [19]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [19]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [19]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][19]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][19]_srl5_i_3 
       (.I0(\mem_reg[4][19]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[19] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[19] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][19]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][19]_srl5_i_4 
       (.I0(\mem_reg[4][19]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][19]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][19]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][19]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][19]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][19]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][19]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][19]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][19]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][19]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [19]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [19]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [19]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][19]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [19]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [19]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [19]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][19]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [19]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [19]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [19]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][19]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [19]),
        .I1(\a2_sum1_reg_1773_reg[29] [19]),
        .I2(\a2_sum2_reg_1784_reg[29] [19]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][19]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][1]_srl5_i_1 
       (.I0(\mem_reg[4][1]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][1]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][1]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][1]_srl5_i_5_n_2 ),
        .O(in[1]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [1]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [1]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [1]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][1]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [1]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [1]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [1]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][1]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [1]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [1]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [1]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][1]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][1]_srl5_i_15 
       (.I0(\mem_reg[4][1]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [1]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][1]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][1]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [1]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [1]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [1]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][1]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][1]_srl5_i_17 
       (.I0(\mem_reg[4][1]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][1]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][1]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][1]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][1]_srl5_i_18 
       (.I0(\mem_reg[4][1]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [1]),
        .I5(\a2_sum49_reg_2239_reg[29] [1]),
        .O(\mem_reg[4][1]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [1]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [1]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [1]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][1]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][1]_srl5_i_2 
       (.I0(\mem_reg[4][1]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][1]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][1]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][1]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][1]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [1]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [1]),
        .I5(Q[39]),
        .O(\mem_reg[4][1]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [1]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [1]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [1]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][1]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [1]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [1]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [1]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][1]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [1]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [1]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [1]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][1]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [1]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [1]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [1]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][1]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][1]_srl5_i_3 
       (.I0(\mem_reg[4][1]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[1] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[1] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][1]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][1]_srl5_i_4 
       (.I0(\mem_reg[4][1]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][1]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][1]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][1]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][1]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][1]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][1]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][1]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][1]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][1]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [1]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [1]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [1]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][1]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [1]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [1]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [1]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][1]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [1]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [1]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [1]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][1]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [1]),
        .I1(\a2_sum1_reg_1773_reg[29] [1]),
        .I2(\a2_sum2_reg_1784_reg[29] [1]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][1]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][20]_srl5_i_1 
       (.I0(\mem_reg[4][20]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][20]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][20]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][20]_srl5_i_5_n_2 ),
        .O(in[20]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [20]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [20]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [20]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][20]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [20]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [20]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [20]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][20]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [20]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [20]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [20]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][20]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][20]_srl5_i_15 
       (.I0(\mem_reg[4][20]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [20]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][20]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][20]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [20]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [20]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [20]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][20]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][20]_srl5_i_17 
       (.I0(\mem_reg[4][20]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][20]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][20]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][20]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][20]_srl5_i_18 
       (.I0(\mem_reg[4][20]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [20]),
        .I5(\a2_sum49_reg_2239_reg[29] [20]),
        .O(\mem_reg[4][20]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [20]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [20]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [20]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][20]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][20]_srl5_i_2 
       (.I0(\mem_reg[4][20]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][20]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][20]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][20]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][20]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [20]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [20]),
        .I5(Q[39]),
        .O(\mem_reg[4][20]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [20]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [20]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [20]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][20]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [20]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [20]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [20]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][20]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [20]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [20]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [20]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][20]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [20]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [20]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [20]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][20]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][20]_srl5_i_3 
       (.I0(\mem_reg[4][20]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[20] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[20] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][20]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][20]_srl5_i_4 
       (.I0(\mem_reg[4][20]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][20]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][20]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][20]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][20]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][20]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][20]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][20]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][20]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][20]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [20]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [20]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [20]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][20]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [20]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [20]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [20]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][20]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [20]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [20]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [20]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][20]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [20]),
        .I1(\a2_sum1_reg_1773_reg[29] [20]),
        .I2(\a2_sum2_reg_1784_reg[29] [20]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][20]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][21]_srl5_i_1 
       (.I0(\mem_reg[4][21]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][21]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][21]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][21]_srl5_i_5_n_2 ),
        .O(in[21]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [21]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [21]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [21]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][21]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [21]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [21]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [21]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][21]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [21]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [21]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [21]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][21]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][21]_srl5_i_15 
       (.I0(\mem_reg[4][21]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [21]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][21]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][21]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [21]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [21]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [21]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][21]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][21]_srl5_i_17 
       (.I0(\mem_reg[4][21]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][21]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][21]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][21]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][21]_srl5_i_18 
       (.I0(\mem_reg[4][21]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [21]),
        .I5(\a2_sum49_reg_2239_reg[29] [21]),
        .O(\mem_reg[4][21]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [21]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [21]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [21]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][21]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][21]_srl5_i_2 
       (.I0(\mem_reg[4][21]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][21]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][21]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][21]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][21]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [21]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [21]),
        .I5(Q[39]),
        .O(\mem_reg[4][21]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [21]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [21]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [21]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][21]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [21]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [21]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [21]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][21]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [21]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [21]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [21]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][21]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [21]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [21]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [21]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][21]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][21]_srl5_i_3 
       (.I0(\mem_reg[4][21]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[21] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[21] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][21]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][21]_srl5_i_4 
       (.I0(\mem_reg[4][21]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][21]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][21]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][21]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][21]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][21]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][21]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][21]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][21]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][21]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [21]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [21]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [21]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][21]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [21]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [21]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [21]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][21]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [21]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [21]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [21]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][21]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [21]),
        .I1(\a2_sum1_reg_1773_reg[29] [21]),
        .I2(\a2_sum2_reg_1784_reg[29] [21]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][21]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][22]_srl5_i_1 
       (.I0(\mem_reg[4][22]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][22]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][22]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][22]_srl5_i_5_n_2 ),
        .O(in[22]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [22]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [22]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [22]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][22]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [22]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [22]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [22]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][22]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [22]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [22]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [22]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][22]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][22]_srl5_i_15 
       (.I0(\mem_reg[4][22]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [22]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][22]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][22]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [22]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [22]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [22]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][22]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][22]_srl5_i_17 
       (.I0(\mem_reg[4][22]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][22]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][22]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][22]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][22]_srl5_i_18 
       (.I0(\mem_reg[4][22]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [22]),
        .I5(\a2_sum49_reg_2239_reg[29] [22]),
        .O(\mem_reg[4][22]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [22]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [22]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [22]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][22]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][22]_srl5_i_2 
       (.I0(\mem_reg[4][22]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][22]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][22]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][22]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][22]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [22]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [22]),
        .I5(Q[39]),
        .O(\mem_reg[4][22]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [22]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [22]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [22]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][22]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [22]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [22]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [22]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][22]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [22]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [22]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [22]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][22]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [22]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [22]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [22]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][22]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][22]_srl5_i_3 
       (.I0(\mem_reg[4][22]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[22] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[22] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][22]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][22]_srl5_i_4 
       (.I0(\mem_reg[4][22]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][22]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][22]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][22]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][22]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][22]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][22]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][22]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][22]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][22]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [22]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [22]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [22]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][22]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [22]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [22]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [22]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][22]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [22]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [22]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [22]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][22]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [22]),
        .I1(\a2_sum1_reg_1773_reg[29] [22]),
        .I2(\a2_sum2_reg_1784_reg[29] [22]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][22]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][23]_srl5_i_1 
       (.I0(\mem_reg[4][23]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][23]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][23]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][23]_srl5_i_5_n_2 ),
        .O(in[23]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [23]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [23]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [23]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][23]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [23]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [23]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [23]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][23]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [23]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [23]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [23]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][23]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][23]_srl5_i_15 
       (.I0(\mem_reg[4][23]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [23]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][23]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][23]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [23]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [23]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [23]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][23]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][23]_srl5_i_17 
       (.I0(\mem_reg[4][23]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][23]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][23]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][23]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][23]_srl5_i_18 
       (.I0(\mem_reg[4][23]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [23]),
        .I5(\a2_sum49_reg_2239_reg[29] [23]),
        .O(\mem_reg[4][23]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [23]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [23]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [23]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][23]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][23]_srl5_i_2 
       (.I0(\mem_reg[4][23]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][23]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][23]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][23]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][23]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [23]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [23]),
        .I5(Q[39]),
        .O(\mem_reg[4][23]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [23]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [23]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [23]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][23]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [23]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [23]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [23]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][23]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [23]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [23]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [23]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][23]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [23]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [23]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [23]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][23]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][23]_srl5_i_3 
       (.I0(\mem_reg[4][23]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[23] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[23] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][23]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][23]_srl5_i_4 
       (.I0(\mem_reg[4][23]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][23]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][23]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][23]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][23]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][23]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][23]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][23]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][23]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][23]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [23]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [23]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [23]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][23]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [23]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [23]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [23]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][23]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [23]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [23]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [23]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][23]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [23]),
        .I1(\a2_sum1_reg_1773_reg[29] [23]),
        .I2(\a2_sum2_reg_1784_reg[29] [23]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][23]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][24]_srl5_i_1 
       (.I0(\mem_reg[4][24]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][24]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][24]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][24]_srl5_i_5_n_2 ),
        .O(in[24]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [24]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [24]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [24]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][24]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [24]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [24]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [24]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][24]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [24]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [24]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [24]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][24]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][24]_srl5_i_15 
       (.I0(\mem_reg[4][24]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [24]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][24]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][24]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [24]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [24]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [24]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][24]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][24]_srl5_i_17 
       (.I0(\mem_reg[4][24]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][24]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][24]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][24]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][24]_srl5_i_18 
       (.I0(\mem_reg[4][24]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [24]),
        .I5(\a2_sum49_reg_2239_reg[29] [24]),
        .O(\mem_reg[4][24]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [24]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [24]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [24]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][24]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][24]_srl5_i_2 
       (.I0(\mem_reg[4][24]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][24]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][24]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][24]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][24]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [24]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [24]),
        .I5(Q[39]),
        .O(\mem_reg[4][24]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [24]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [24]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [24]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][24]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [24]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [24]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [24]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][24]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [24]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [24]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [24]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][24]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [24]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [24]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [24]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][24]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][24]_srl5_i_3 
       (.I0(\mem_reg[4][24]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[24] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[24] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][24]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][24]_srl5_i_4 
       (.I0(\mem_reg[4][24]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][24]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][24]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][24]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][24]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][24]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][24]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][24]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][24]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][24]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [24]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [24]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [24]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][24]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [24]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [24]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [24]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][24]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [24]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [24]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [24]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][24]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [24]),
        .I1(\a2_sum1_reg_1773_reg[29] [24]),
        .I2(\a2_sum2_reg_1784_reg[29] [24]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][24]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][25]_srl5_i_1 
       (.I0(\mem_reg[4][25]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][25]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][25]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][25]_srl5_i_5_n_2 ),
        .O(in[25]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [25]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [25]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [25]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][25]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [25]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [25]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [25]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][25]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [25]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [25]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [25]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][25]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][25]_srl5_i_15 
       (.I0(\mem_reg[4][25]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [25]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][25]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][25]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [25]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [25]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [25]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][25]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][25]_srl5_i_17 
       (.I0(\mem_reg[4][25]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][25]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][25]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][25]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][25]_srl5_i_18 
       (.I0(\mem_reg[4][25]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [25]),
        .I5(\a2_sum49_reg_2239_reg[29] [25]),
        .O(\mem_reg[4][25]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [25]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [25]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [25]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][25]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][25]_srl5_i_2 
       (.I0(\mem_reg[4][25]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][25]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][25]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][25]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][25]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [25]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [25]),
        .I5(Q[39]),
        .O(\mem_reg[4][25]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [25]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [25]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [25]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][25]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [25]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [25]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [25]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][25]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [25]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [25]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [25]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][25]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [25]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [25]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [25]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][25]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][25]_srl5_i_3 
       (.I0(\mem_reg[4][25]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[25] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[25] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][25]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][25]_srl5_i_4 
       (.I0(\mem_reg[4][25]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][25]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][25]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][25]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][25]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][25]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][25]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][25]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][25]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][25]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [25]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [25]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [25]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][25]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [25]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [25]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [25]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][25]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [25]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [25]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [25]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][25]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [25]),
        .I1(\a2_sum1_reg_1773_reg[29] [25]),
        .I2(\a2_sum2_reg_1784_reg[29] [25]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][25]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][26]_srl5_i_1 
       (.I0(\mem_reg[4][26]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][26]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][26]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][26]_srl5_i_5_n_2 ),
        .O(in[26]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [26]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [26]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [26]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][26]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [26]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [26]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [26]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][26]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [26]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [26]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [26]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][26]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][26]_srl5_i_15 
       (.I0(\mem_reg[4][26]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [26]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][26]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][26]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [26]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [26]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [26]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][26]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][26]_srl5_i_17 
       (.I0(\mem_reg[4][26]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][26]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][26]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][26]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][26]_srl5_i_18 
       (.I0(\mem_reg[4][26]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [26]),
        .I5(\a2_sum49_reg_2239_reg[29] [26]),
        .O(\mem_reg[4][26]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [26]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [26]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [26]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][26]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][26]_srl5_i_2 
       (.I0(\mem_reg[4][26]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][26]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][26]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][26]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][26]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [26]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [26]),
        .I5(Q[39]),
        .O(\mem_reg[4][26]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [26]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [26]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [26]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][26]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [26]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [26]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [26]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][26]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [26]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [26]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [26]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][26]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [26]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [26]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [26]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][26]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][26]_srl5_i_3 
       (.I0(\mem_reg[4][26]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[26] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[26] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][26]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][26]_srl5_i_4 
       (.I0(\mem_reg[4][26]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][26]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][26]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][26]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][26]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][26]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][26]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][26]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][26]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][26]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [26]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [26]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [26]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][26]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [26]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [26]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [26]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][26]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [26]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [26]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [26]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][26]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [26]),
        .I1(\a2_sum1_reg_1773_reg[29] [26]),
        .I2(\a2_sum2_reg_1784_reg[29] [26]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][26]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][27]_srl5_i_1 
       (.I0(\mem_reg[4][27]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][27]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][27]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][27]_srl5_i_5_n_2 ),
        .O(in[27]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [27]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [27]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [27]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][27]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [27]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [27]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [27]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][27]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [27]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [27]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [27]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][27]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][27]_srl5_i_15 
       (.I0(\mem_reg[4][27]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [27]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][27]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][27]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [27]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [27]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [27]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][27]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][27]_srl5_i_17 
       (.I0(\mem_reg[4][27]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][27]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][27]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][27]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][27]_srl5_i_18 
       (.I0(\mem_reg[4][27]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [27]),
        .I5(\a2_sum49_reg_2239_reg[29] [27]),
        .O(\mem_reg[4][27]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [27]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [27]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [27]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][27]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][27]_srl5_i_2 
       (.I0(\mem_reg[4][27]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][27]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][27]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][27]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][27]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [27]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [27]),
        .I5(Q[39]),
        .O(\mem_reg[4][27]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [27]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [27]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [27]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][27]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [27]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [27]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [27]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][27]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [27]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [27]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [27]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][27]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [27]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [27]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [27]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][27]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][27]_srl5_i_3 
       (.I0(\mem_reg[4][27]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[27] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[27] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][27]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][27]_srl5_i_4 
       (.I0(\mem_reg[4][27]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][27]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][27]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][27]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][27]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][27]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][27]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][27]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][27]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][27]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [27]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [27]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [27]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][27]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [27]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [27]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [27]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][27]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [27]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [27]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [27]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][27]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [27]),
        .I1(\a2_sum1_reg_1773_reg[29] [27]),
        .I2(\a2_sum2_reg_1784_reg[29] [27]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][27]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][28]_srl5_i_1 
       (.I0(\mem_reg[4][28]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][28]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][28]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][28]_srl5_i_5_n_2 ),
        .O(in[28]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [28]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [28]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [28]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][28]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [28]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [28]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [28]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][28]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [28]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [28]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [28]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][28]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][28]_srl5_i_15 
       (.I0(\mem_reg[4][28]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [28]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][28]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][28]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [28]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [28]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [28]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][28]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][28]_srl5_i_17 
       (.I0(\mem_reg[4][28]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][28]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][28]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][28]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][28]_srl5_i_18 
       (.I0(\mem_reg[4][28]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [28]),
        .I5(\a2_sum49_reg_2239_reg[29] [28]),
        .O(\mem_reg[4][28]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [28]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [28]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [28]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][28]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][28]_srl5_i_2 
       (.I0(\mem_reg[4][28]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][28]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][28]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][28]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][28]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [28]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [28]),
        .I5(Q[39]),
        .O(\mem_reg[4][28]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [28]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [28]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [28]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][28]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [28]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [28]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [28]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][28]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [28]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [28]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [28]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][28]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [28]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [28]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [28]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][28]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][28]_srl5_i_3 
       (.I0(\mem_reg[4][28]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[28] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[28] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][28]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][28]_srl5_i_4 
       (.I0(\mem_reg[4][28]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][28]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][28]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][28]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][28]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][28]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][28]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][28]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][28]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][28]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [28]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [28]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [28]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][28]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [28]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [28]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [28]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][28]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [28]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [28]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [28]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][28]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [28]),
        .I1(\a2_sum1_reg_1773_reg[29] [28]),
        .I2(\a2_sum2_reg_1784_reg[29] [28]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][28]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][29]_srl5_i_1 
       (.I0(\mem_reg[4][29]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][29]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][29]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][29]_srl5_i_5_n_2 ),
        .O(in[29]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [29]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [29]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [29]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][29]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [29]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [29]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [29]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][29]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [29]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [29]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [29]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][29]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][29]_srl5_i_15 
       (.I0(\mem_reg[4][29]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [29]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][29]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][29]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [29]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [29]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [29]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][29]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][29]_srl5_i_17 
       (.I0(\mem_reg[4][29]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][29]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][29]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][29]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][29]_srl5_i_18 
       (.I0(\mem_reg[4][29]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [29]),
        .I5(\a2_sum49_reg_2239_reg[29] [29]),
        .O(\mem_reg[4][29]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [29]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [29]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [29]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][29]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][29]_srl5_i_2 
       (.I0(\mem_reg[4][29]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][29]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][29]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][29]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][29]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [29]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [29]),
        .I5(Q[39]),
        .O(\mem_reg[4][29]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [29]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [29]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [29]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][29]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [29]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [29]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [29]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][29]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [29]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [29]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [29]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][29]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [29]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [29]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [29]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][29]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][29]_srl5_i_3 
       (.I0(\mem_reg[4][29]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[29] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[29] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][29]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][29]_srl5_i_4 
       (.I0(\mem_reg[4][29]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][29]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][29]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][29]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][29]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][29]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][29]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][29]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][29]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][29]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [29]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [29]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [29]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][29]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [29]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [29]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [29]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][29]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [29]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [29]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [29]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][29]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [29]),
        .I1(\a2_sum1_reg_1773_reg[29] [29]),
        .I2(\a2_sum2_reg_1784_reg[29] [29]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][29]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][2]_srl5_i_1 
       (.I0(\mem_reg[4][2]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][2]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][2]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][2]_srl5_i_5_n_2 ),
        .O(in[2]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [2]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [2]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [2]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][2]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [2]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [2]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [2]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][2]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [2]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [2]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [2]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][2]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][2]_srl5_i_15 
       (.I0(\mem_reg[4][2]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [2]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][2]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][2]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [2]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [2]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [2]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][2]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][2]_srl5_i_17 
       (.I0(\mem_reg[4][2]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][2]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][2]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][2]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][2]_srl5_i_18 
       (.I0(\mem_reg[4][2]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [2]),
        .I5(\a2_sum49_reg_2239_reg[29] [2]),
        .O(\mem_reg[4][2]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [2]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [2]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [2]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][2]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][2]_srl5_i_2 
       (.I0(\mem_reg[4][2]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][2]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][2]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][2]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][2]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [2]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [2]),
        .I5(Q[39]),
        .O(\mem_reg[4][2]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [2]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [2]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [2]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][2]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [2]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [2]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [2]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][2]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [2]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [2]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [2]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][2]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [2]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [2]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [2]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][2]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][2]_srl5_i_3 
       (.I0(\mem_reg[4][2]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[2] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[2] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][2]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][2]_srl5_i_4 
       (.I0(\mem_reg[4][2]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][2]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][2]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][2]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][2]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][2]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][2]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][2]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][2]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][2]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [2]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [2]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [2]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][2]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [2]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [2]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [2]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][2]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [2]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [2]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [2]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][2]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [2]),
        .I1(\a2_sum1_reg_1773_reg[29] [2]),
        .I2(\a2_sum2_reg_1784_reg[29] [2]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][2]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][3]_srl5_i_1 
       (.I0(\mem_reg[4][3]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][3]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][3]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][3]_srl5_i_5_n_2 ),
        .O(in[3]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [3]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [3]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [3]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][3]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [3]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [3]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [3]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][3]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [3]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [3]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [3]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][3]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][3]_srl5_i_15 
       (.I0(\mem_reg[4][3]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [3]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][3]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][3]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [3]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [3]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [3]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][3]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][3]_srl5_i_17 
       (.I0(\mem_reg[4][3]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][3]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][3]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][3]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][3]_srl5_i_18 
       (.I0(\mem_reg[4][3]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [3]),
        .I5(\a2_sum49_reg_2239_reg[29] [3]),
        .O(\mem_reg[4][3]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [3]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [3]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [3]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][3]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][3]_srl5_i_2 
       (.I0(\mem_reg[4][3]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][3]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][3]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][3]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][3]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [3]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [3]),
        .I5(Q[39]),
        .O(\mem_reg[4][3]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [3]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [3]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [3]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][3]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [3]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [3]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [3]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][3]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [3]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [3]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [3]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][3]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [3]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [3]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [3]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][3]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][3]_srl5_i_3 
       (.I0(\mem_reg[4][3]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[3] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[3] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][3]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][3]_srl5_i_4 
       (.I0(\mem_reg[4][3]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][3]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][3]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][3]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][3]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][3]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][3]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][3]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][3]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][3]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [3]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [3]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [3]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][3]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [3]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [3]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [3]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][3]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [3]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [3]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [3]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][3]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [3]),
        .I1(\a2_sum1_reg_1773_reg[29] [3]),
        .I2(\a2_sum2_reg_1784_reg[29] [3]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][3]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][4]_srl5_i_1 
       (.I0(\mem_reg[4][4]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][4]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][4]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][4]_srl5_i_5_n_2 ),
        .O(in[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [4]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [4]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [4]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][4]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [4]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [4]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [4]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][4]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [4]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [4]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [4]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][4]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][4]_srl5_i_15 
       (.I0(\mem_reg[4][4]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [4]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][4]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][4]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [4]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [4]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [4]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][4]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][4]_srl5_i_17 
       (.I0(\mem_reg[4][4]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][4]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][4]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][4]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][4]_srl5_i_18 
       (.I0(\mem_reg[4][4]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [4]),
        .I5(\a2_sum49_reg_2239_reg[29] [4]),
        .O(\mem_reg[4][4]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [4]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [4]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [4]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][4]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][4]_srl5_i_2 
       (.I0(\mem_reg[4][4]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][4]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][4]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][4]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][4]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [4]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [4]),
        .I5(Q[39]),
        .O(\mem_reg[4][4]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [4]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [4]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [4]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][4]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [4]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [4]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [4]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][4]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [4]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [4]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [4]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][4]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [4]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [4]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [4]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][4]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][4]_srl5_i_3 
       (.I0(\mem_reg[4][4]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[4] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[4] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][4]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][4]_srl5_i_4 
       (.I0(\mem_reg[4][4]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][4]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][4]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][4]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][4]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][4]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][4]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][4]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][4]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][4]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [4]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [4]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [4]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][4]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [4]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [4]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [4]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][4]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [4]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [4]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [4]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][4]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [4]),
        .I1(\a2_sum1_reg_1773_reg[29] [4]),
        .I2(\a2_sum2_reg_1784_reg[29] [4]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][4]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][5]_srl5_i_1 
       (.I0(\mem_reg[4][5]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][5]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][5]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][5]_srl5_i_5_n_2 ),
        .O(in[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [5]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [5]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [5]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][5]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [5]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [5]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [5]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][5]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [5]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [5]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [5]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][5]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][5]_srl5_i_15 
       (.I0(\mem_reg[4][5]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [5]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][5]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][5]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [5]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [5]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [5]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][5]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][5]_srl5_i_17 
       (.I0(\mem_reg[4][5]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][5]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][5]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][5]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][5]_srl5_i_18 
       (.I0(\mem_reg[4][5]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [5]),
        .I5(\a2_sum49_reg_2239_reg[29] [5]),
        .O(\mem_reg[4][5]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [5]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [5]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [5]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][5]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][5]_srl5_i_2 
       (.I0(\mem_reg[4][5]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][5]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][5]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][5]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][5]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [5]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [5]),
        .I5(Q[39]),
        .O(\mem_reg[4][5]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [5]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [5]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [5]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][5]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [5]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [5]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [5]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][5]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [5]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [5]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [5]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][5]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [5]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [5]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [5]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][5]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][5]_srl5_i_3 
       (.I0(\mem_reg[4][5]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[5] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[5] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][5]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][5]_srl5_i_4 
       (.I0(\mem_reg[4][5]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][5]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][5]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][5]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][5]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][5]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][5]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][5]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][5]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][5]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [5]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [5]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [5]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][5]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [5]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [5]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [5]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][5]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [5]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [5]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [5]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][5]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [5]),
        .I1(\a2_sum1_reg_1773_reg[29] [5]),
        .I2(\a2_sum2_reg_1784_reg[29] [5]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][5]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][6]_srl5_i_1 
       (.I0(\mem_reg[4][6]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][6]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][6]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][6]_srl5_i_5_n_2 ),
        .O(in[6]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [6]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [6]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [6]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][6]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [6]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [6]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [6]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][6]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [6]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [6]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [6]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][6]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][6]_srl5_i_15 
       (.I0(\mem_reg[4][6]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [6]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][6]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][6]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [6]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [6]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [6]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][6]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][6]_srl5_i_17 
       (.I0(\mem_reg[4][6]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][6]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][6]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][6]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][6]_srl5_i_18 
       (.I0(\mem_reg[4][6]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [6]),
        .I5(\a2_sum49_reg_2239_reg[29] [6]),
        .O(\mem_reg[4][6]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [6]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [6]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [6]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][6]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][6]_srl5_i_2 
       (.I0(\mem_reg[4][6]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][6]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][6]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][6]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][6]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [6]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [6]),
        .I5(Q[39]),
        .O(\mem_reg[4][6]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [6]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [6]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [6]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][6]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [6]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [6]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [6]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][6]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [6]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [6]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [6]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][6]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [6]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [6]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [6]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][6]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][6]_srl5_i_3 
       (.I0(\mem_reg[4][6]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[6] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[6] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][6]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][6]_srl5_i_4 
       (.I0(\mem_reg[4][6]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][6]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][6]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][6]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][6]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][6]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][6]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][6]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][6]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][6]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [6]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [6]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [6]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][6]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [6]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [6]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [6]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][6]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [6]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [6]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [6]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][6]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [6]),
        .I1(\a2_sum1_reg_1773_reg[29] [6]),
        .I2(\a2_sum2_reg_1784_reg[29] [6]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][6]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][7]_srl5_i_1 
       (.I0(\mem_reg[4][7]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][7]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][7]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][7]_srl5_i_5_n_2 ),
        .O(in[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [7]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [7]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [7]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][7]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [7]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [7]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [7]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][7]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [7]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [7]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [7]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][7]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][7]_srl5_i_15 
       (.I0(\mem_reg[4][7]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [7]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][7]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][7]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [7]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [7]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [7]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][7]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][7]_srl5_i_17 
       (.I0(\mem_reg[4][7]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][7]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][7]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][7]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][7]_srl5_i_18 
       (.I0(\mem_reg[4][7]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [7]),
        .I5(\a2_sum49_reg_2239_reg[29] [7]),
        .O(\mem_reg[4][7]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [7]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [7]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [7]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][7]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][7]_srl5_i_2 
       (.I0(\mem_reg[4][7]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][7]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][7]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][7]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][7]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [7]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [7]),
        .I5(Q[39]),
        .O(\mem_reg[4][7]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [7]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [7]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [7]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][7]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [7]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [7]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [7]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][7]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [7]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [7]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [7]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][7]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [7]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [7]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [7]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][7]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][7]_srl5_i_3 
       (.I0(\mem_reg[4][7]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[7] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[7] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][7]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][7]_srl5_i_4 
       (.I0(\mem_reg[4][7]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][7]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][7]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][7]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][7]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][7]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][7]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][7]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][7]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][7]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [7]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [7]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [7]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][7]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [7]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [7]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [7]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][7]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [7]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [7]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [7]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][7]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [7]),
        .I1(\a2_sum1_reg_1773_reg[29] [7]),
        .I2(\a2_sum2_reg_1784_reg[29] [7]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][7]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\mem_reg[4][8]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][8]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][8]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][8]_srl5_i_5_n_2 ),
        .O(in[8]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [8]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [8]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [8]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][8]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [8]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [8]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [8]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][8]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [8]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [8]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [8]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][8]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][8]_srl5_i_15 
       (.I0(\mem_reg[4][8]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [8]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][8]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][8]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [8]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [8]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [8]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][8]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][8]_srl5_i_17 
       (.I0(\mem_reg[4][8]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][8]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][8]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][8]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][8]_srl5_i_18 
       (.I0(\mem_reg[4][8]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [8]),
        .I5(\a2_sum49_reg_2239_reg[29] [8]),
        .O(\mem_reg[4][8]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [8]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [8]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [8]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][8]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][8]_srl5_i_2 
       (.I0(\mem_reg[4][8]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][8]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][8]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][8]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][8]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [8]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [8]),
        .I5(Q[39]),
        .O(\mem_reg[4][8]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [8]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [8]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [8]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][8]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [8]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [8]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [8]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][8]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [8]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [8]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [8]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][8]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [8]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [8]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [8]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][8]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][8]_srl5_i_3 
       (.I0(\mem_reg[4][8]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[8] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[8] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][8]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][8]_srl5_i_4 
       (.I0(\mem_reg[4][8]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][8]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][8]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][8]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][8]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][8]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][8]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][8]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][8]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][8]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [8]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [8]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [8]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][8]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [8]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [8]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [8]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][8]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [8]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [8]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [8]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][8]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [8]),
        .I1(\a2_sum1_reg_1773_reg[29] [8]),
        .I2(\a2_sum2_reg_1784_reg[29] [8]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][8]_srl5_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\mem_reg[4][9]_srl5_i_2_n_2 ),
        .I1(\mem_reg[4][9]_srl5_i_3_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_10_n_2 ),
        .I3(\mem_reg[4][9]_srl5_i_4_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_12_n_2 ),
        .I5(\mem_reg[4][9]_srl5_i_5_n_2 ),
        .O(in[9]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_12 
       (.I0(\a2_sum23_reg_1960_reg[29]_0 [9]),
        .I1(\a2_sum21_reg_1938_reg[29]_0 [9]),
        .I2(\a2_sum22_reg_1949_reg[29]_0 [9]),
        .I3(A_BUS_ARADDR1123_out),
        .I4(A_BUS_ARADDR1121_out),
        .I5(A_BUS_ARADDR1122_out),
        .O(\mem_reg[4][9]_srl5_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_13 
       (.I0(\a2_sum20_reg_1927_reg[29]_0 [9]),
        .I1(\a2_sum18_reg_1905_reg[29]_0 [9]),
        .I2(\a2_sum19_reg_1916_reg[29]_0 [9]),
        .I3(A_BUS_ARADDR1120_out),
        .I4(A_BUS_ARADDR1118_out),
        .I5(A_BUS_ARADDR1119_out),
        .O(\mem_reg[4][9]_srl5_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_14 
       (.I0(\a2_sum26_reg_1993_reg[29]_0 [9]),
        .I1(\a2_sum24_reg_1971_reg[29]_0 [9]),
        .I2(\a2_sum25_reg_1982_reg[29]_0 [9]),
        .I3(A_BUS_ARADDR1126_out),
        .I4(A_BUS_ARADDR1124_out),
        .I5(A_BUS_ARADDR1125_out),
        .O(\mem_reg[4][9]_srl5_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \mem_reg[4][9]_srl5_i_15 
       (.I0(\mem_reg[4][9]_srl5_i_19_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_75_n_2 ),
        .I2(\a2_sum41_reg_2163_reg[29]_0 [9]),
        .I3(A_BUS_ARADDR1141_out),
        .I4(\mem_reg[4][9]_srl5_i_20_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_74_n_2 ),
        .O(\mem_reg[4][9]_srl5_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_16 
       (.I0(\a2_sum44_reg_2196_reg[29]_0 [9]),
        .I1(\a2_sum42_reg_2174_reg[29]_0 [9]),
        .I2(\a2_sum43_reg_2185_reg[29]_0 [9]),
        .I3(A_BUS_ARADDR1144_out),
        .I4(A_BUS_ARADDR1142_out),
        .I5(A_BUS_ARADDR1143_out),
        .O(\mem_reg[4][9]_srl5_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][9]_srl5_i_17 
       (.I0(\mem_reg[4][9]_srl5_i_21_n_2 ),
        .I1(\mem_reg[4][9]_srl5_i_22_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_76_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_77_n_2 ),
        .I4(\mem_reg[4][9]_srl5_i_23_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_55_n_2 ),
        .O(\mem_reg[4][9]_srl5_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    \mem_reg[4][9]_srl5_i_18 
       (.I0(\mem_reg[4][9]_srl5_i_24_n_2 ),
        .I1(Q[47]),
        .I2(\a2_sum4_reg_1806_reg[29] ),
        .I3(Q[48]),
        .I4(\a2_sum48_reg_2234_reg[29] [9]),
        .I5(\a2_sum49_reg_2239_reg[29] [9]),
        .O(\mem_reg[4][9]_srl5_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_19 
       (.I0(\a2_sum38_reg_2130_reg[29]_0 [9]),
        .I1(\a2_sum36_reg_2108_reg[29]_0 [9]),
        .I2(\a2_sum37_reg_2119_reg[29]_0 [9]),
        .I3(A_BUS_ARADDR1138_out),
        .I4(A_BUS_ARADDR1136_out),
        .I5(A_BUS_ARADDR1137_out),
        .O(\mem_reg[4][9]_srl5_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \mem_reg[4][9]_srl5_i_2 
       (.I0(\mem_reg[4][9]_srl5_i_6_n_2 ),
        .I1(\mem_reg[4][9]_srl5_i_7_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_41_n_2 ),
        .I3(\mem_reg[4][0]_srl5_i_42_n_2 ),
        .I4(\mem_reg[4][9]_srl5_i_8_n_2 ),
        .I5(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][9]_srl5_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \mem_reg[4][9]_srl5_i_20 
       (.I0(Q[38]),
        .I1(\a2_sum39_reg_2141_reg[29]_0 [9]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(Q[40]),
        .I4(\a2_sum40_reg_2152_reg[29]_0 [9]),
        .I5(Q[39]),
        .O(\mem_reg[4][9]_srl5_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_21 
       (.I0(\a2_sum35_reg_2097_reg[29]_1 [9]),
        .I1(\a2_sum33_reg_2070_reg[29]_0 [9]),
        .I2(\a2_sum34_reg_2081_reg[29]_0 [9]),
        .I3(A_BUS_ARADDR1135_out),
        .I4(A_BUS_ARADDR1133_out),
        .I5(A_BUS_ARADDR1134_out),
        .O(\mem_reg[4][9]_srl5_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_22 
       (.I0(\a2_sum29_reg_2026_reg[29]_0 [9]),
        .I1(\a2_sum27_reg_2004_reg[29]_0 [9]),
        .I2(\a2_sum28_reg_2015_reg[29]_0 [9]),
        .I3(A_BUS_ARADDR1129_out),
        .I4(A_BUS_ARADDR1127_out),
        .I5(A_BUS_ARADDR1128_out),
        .O(\mem_reg[4][9]_srl5_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_23 
       (.I0(\a2_sum32_reg_2059_reg[29]_0 [9]),
        .I1(\a2_sum30_reg_2037_reg[29]_0 [9]),
        .I2(\a2_sum31_reg_2048_reg[29]_0 [9]),
        .I3(A_BUS_ARADDR1132_out),
        .I4(A_BUS_ARADDR1130_out),
        .I5(A_BUS_ARADDR1131_out),
        .O(\mem_reg[4][9]_srl5_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_24 
       (.I0(\a2_sum47_reg_2229_reg[29] [9]),
        .I1(\a2_sum45_reg_2207_reg[29]_0 [9]),
        .I2(\a2_sum46_reg_2218_reg[29]_0 [9]),
        .I3(A_BUS_ARADDR1147_out),
        .I4(A_BUS_ARADDR1145_out),
        .I5(A_BUS_ARADDR1146_out),
        .O(\mem_reg[4][9]_srl5_i_24_n_2 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \mem_reg[4][9]_srl5_i_3 
       (.I0(\mem_reg[4][9]_srl5_i_9_n_2 ),
        .I1(\a2_sum6_reg_1729_reg[9] ),
        .I2(\mem_reg[4][0]_srl5_i_47_n_2 ),
        .I3(\a2_sum9_reg_1762_reg[9] ),
        .I4(\mem_reg[4][0]_srl5_i_44_n_2 ),
        .O(\mem_reg[4][9]_srl5_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \mem_reg[4][9]_srl5_i_4 
       (.I0(\mem_reg[4][9]_srl5_i_12_n_2 ),
        .I1(\mem_reg[4][0]_srl5_i_50_n_2 ),
        .I2(\mem_reg[4][0]_srl5_i_49_n_2 ),
        .I3(\mem_reg[4][9]_srl5_i_13_n_2 ),
        .I4(\mem_reg[4][9]_srl5_i_14_n_2 ),
        .O(\mem_reg[4][9]_srl5_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \mem_reg[4][9]_srl5_i_5 
       (.I0(\mem_reg[4][0]_srl5_i_54_n_2 ),
        .I1(\mem_reg[4][9]_srl5_i_15_n_2 ),
        .I2(\mem_reg[4][9]_srl5_i_16_n_2 ),
        .I3(\mem_reg[4][9]_srl5_i_17_n_2 ),
        .I4(\mem_reg[4][0]_srl5_i_56_n_2 ),
        .I5(\mem_reg[4][9]_srl5_i_18_n_2 ),
        .O(\mem_reg[4][9]_srl5_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_6 
       (.I0(\a2_sum17_reg_1894_reg[29]_0 [9]),
        .I1(\a2_sum15_reg_1872_reg[29]_0 [9]),
        .I2(\a2_sum16_reg_1883_reg[29]_0 [9]),
        .I3(A_BUS_ARADDR1117_out),
        .I4(A_BUS_ARADDR1115_out),
        .I5(A_BUS_ARADDR1116_out),
        .O(\mem_reg[4][9]_srl5_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_7 
       (.I0(\a2_sum11_reg_1828_reg[29]_0 [9]),
        .I1(\a2_sum4_reg_1806_reg[29]_1 [9]),
        .I2(\a2_sum10_reg_1817_reg[29]_0 [9]),
        .I3(A_BUS_ARADDR1111_out),
        .I4(A_BUS_ARADDR1109_out),
        .I5(A_BUS_ARADDR1110_out),
        .O(\mem_reg[4][9]_srl5_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_8 
       (.I0(\a2_sum14_reg_1861_reg[29]_0 [9]),
        .I1(\a2_sum12_reg_1839_reg[29]_0 [9]),
        .I2(\a2_sum13_reg_1850_reg[29]_0 [9]),
        .I3(A_BUS_ARADDR1114_out),
        .I4(A_BUS_ARADDR1112_out),
        .I5(A_BUS_ARADDR1113_out),
        .O(\mem_reg[4][9]_srl5_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_9 
       (.I0(\a2_sum3_reg_1795_reg[29]_0 [9]),
        .I1(\a2_sum1_reg_1773_reg[29] [9]),
        .I2(\a2_sum2_reg_1784_reg[29] [9]),
        .I3(A_BUS_ARADDR1108_out),
        .I4(Q[5]),
        .I5(A_BUS_ARADDR1107_out),
        .O(\mem_reg[4][9]_srl5_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hFFF0FEF0)) 
    \reg_231[31]_i_1 
       (.I0(Q[49]),
        .I1(Q[54]),
        .I2(p_3_in),
        .I3(\a2_sum35_reg_2097_reg[29] ),
        .I4(Q[52]),
        .O(\reg_231_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_231[31]_i_2 
       (.I0(\a2_sum39_reg_2141_reg[29] ),
        .I1(\a2_sum31_reg_2048_reg[29] ),
        .I2(\a2_sum33_reg_2070_reg[29] ),
        .I3(\ap_CS_fsm_reg[46] ),
        .I4(\reg_273[31]_i_3_n_2 ),
        .I5(\reg_231[31]_i_3_n_2 ),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'hF0F0F000E0E0E000)) 
    \reg_231[31]_i_3 
       (.I0(Q[6]),
        .I1(Q[24]),
        .I2(\data_p1_reg[0]_0 ),
        .I3(full_n_reg_0),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I5(Q[12]),
        .O(\reg_231[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_235[31]_i_1 
       (.I0(\state_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg[19] ),
        .O(\reg_235_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_239[31]_i_1 
       (.I0(\reg_239[31]_i_2_n_2 ),
        .I1(\reg_239[31]_i_3_n_2 ),
        .I2(\a2_sum25_reg_1982_reg[29] ),
        .I3(\a2_sum13_reg_1850_reg[29] ),
        .I4(\a2_sum16_reg_1883_reg[29] ),
        .I5(\reg_239[31]_i_4_n_2 ),
        .O(\reg_239_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_239[31]_i_2 
       (.I0(\a2_sum10_reg_1817_reg[29] ),
        .I1(\a2_sum41_reg_2163_reg[29] ),
        .I2(\a2_sum22_reg_1949_reg[29] ),
        .I3(\a2_sum19_reg_1916_reg[29] ),
        .I4(\i_1_49_reg_2244_reg[15] ),
        .I5(\a2_sum44_reg_2196_reg[29] ),
        .O(\reg_239[31]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hF000F000FFFFFEEE)) 
    \reg_239[31]_i_3 
       (.I0(Q[33]),
        .I1(Q[26]),
        .I2(Q[51]),
        .I3(\a2_sum35_reg_2097_reg[29] ),
        .I4(Q[36]),
        .I5(ap_reg_ioackin_A_BUS_ARREADY_reg_3),
        .O(\reg_239[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \reg_239[31]_i_4 
       (.I0(Q[48]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\reg_239[31]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \reg_273[31]_i_1 
       (.I0(\reg_273[31]_i_3_n_2 ),
        .I1(Q[52]),
        .I2(\data_p1_reg[0]_0 ),
        .O(\reg_273_reg[0] ));
  LUT6 #(
    .INIT(64'hF0F0F000E0E0E000)) 
    \reg_273[31]_i_11 
       (.I0(Q[15]),
        .I1(Q[27]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(full_n_reg_0),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .I5(Q[21]),
        .O(\reg_273[31]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'hAFAFAFAFAFAFAFAE)) 
    \reg_273[31]_i_3 
       (.I0(\reg_273[31]_i_11_n_2 ),
        .I1(Q[9]),
        .I2(ap_reg_ioackin_A_BUS_ARREADY_reg_3),
        .I3(Q[46]),
        .I4(Q[34]),
        .I5(Q[40]),
        .O(\reg_273[31]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h88FF88FF88FF88F8)) 
    \reg_305[31]_i_1 
       (.I0(Q[49]),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(Q[12]),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_3),
        .I4(Q[24]),
        .I5(Q[37]),
        .O(\reg_305_reg[0] ));
  LUT6 #(
    .INIT(64'hFDFFFFFF00FFFC00)) 
    s_ready_t_i_1
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(\ap_CS_fsm_reg[19]_0 ),
        .I2(s_ready_t_i_2_n_2),
        .I3(\a2_sum35_reg_2097_reg[29] ),
        .I4(state),
        .I5(rdata_ack_t),
        .O(s_ready_t_i_1_n_2));
  LUT6 #(
    .INIT(64'hFFFAFFFAFFFAFFEA)) 
    s_ready_t_i_2
       (.I0(\reg_239_reg[0] ),
        .I1(Q[52]),
        .I2(\a2_sum35_reg_2097_reg[29] ),
        .I3(p_3_in),
        .I4(Q[54]),
        .I5(Q[49]),
        .O(s_ready_t_i_2_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_2),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEAEEE)) 
    \state[0]_i_1 
       (.I0(\state[0]_i_2_n_2 ),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(\state[1]_i_2_n_2 ),
        .I3(\ap_CS_fsm_reg[19]_0 ),
        .I4(\reg_239_reg[0] ),
        .I5(\reg_231_reg[0] ),
        .O(\state[0]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state[0]_i_2 
       (.I0(state),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(rdata_ack_t),
        .O(\state[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEAEEE)) 
    \state[0]_rep_i_1 
       (.I0(\state[0]_i_2_n_2 ),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(\state[1]_i_2_n_2 ),
        .I3(\ap_CS_fsm_reg[19]_0 ),
        .I4(\reg_239_reg[0] ),
        .I5(\reg_231_reg[0] ),
        .O(\state[0]_rep_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEAEEE)) 
    \state[0]_rep_i_1__0 
       (.I0(\state[0]_i_2_n_2 ),
        .I1(\a2_sum35_reg_2097_reg[29] ),
        .I2(\state[1]_i_2_n_2 ),
        .I3(\ap_CS_fsm_reg[19]_0 ),
        .I4(\reg_239_reg[0] ),
        .I5(\reg_231_reg[0] ),
        .O(\state[0]_rep_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_2 ),
        .I1(\reg_231_reg[0] ),
        .I2(\reg_239_reg[0] ),
        .I3(\state_reg[1]_0 ),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\a2_sum35_reg_2097_reg[29] ),
        .O(\state[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_2 
       (.I0(state),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    \state[1]_i_3 
       (.I0(Q[53]),
        .I1(Q[50]),
        .I2(Q[55]),
        .I3(\a2_sum35_reg_2097_reg[29] ),
        .I4(\state[1]_i_5_n_2 ),
        .O(\state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[1]_i_5 
       (.I0(\a2_sum30_reg_2037_reg[29] ),
        .I1(\state[1]_i_7_n_2 ),
        .I2(\a2_sum43_reg_2185_reg[29] ),
        .I3(\ap_CS_fsm_reg[41] ),
        .I4(\a2_sum37_reg_2119_reg[29] ),
        .I5(\a2_sum32_reg_2059_reg[29] ),
        .O(\state[1]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \state[1]_i_7 
       (.I0(Q[47]),
        .I1(\data_p1_reg[0]_0 ),
        .I2(full_n_reg_0),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg_2),
        .O(\state[1]_i_7_n_2 ));
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_2 ),
        .Q(\data_p1_reg[0]_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE \state_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_rep_i_1_n_2 ),
        .Q(\a2_sum35_reg_2097_reg[29] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE \state_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_rep_i_1__0_n_2 ),
        .Q(\a2_sum4_reg_1806_reg[29] ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_2 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_LOG_BUS_m_axi" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi
   (LOG_BUS_WREADY,
    ap_rst_n_inv,
    empty_n_reg,
    m_axi_LOG_BUS_WVALID,
    m_axi_LOG_BUS_WLAST,
    m_axi_LOG_BUS_RREADY,
    \m_axi_LOG_BUS_AWLEN[3] ,
    m_axi_LOG_BUS_AWVALID,
    m_axi_LOG_BUS_BREADY,
    m_axi_LOG_BUS_AWADDR,
    D,
    \q_reg[29] ,
    A_BUS_ARADDR1,
    \q_reg[28] ,
    \q_reg[27] ,
    \q_reg[26] ,
    \q_reg[25] ,
    \q_reg[24] ,
    \q_reg[23] ,
    \q_reg[22] ,
    \q_reg[21] ,
    \q_reg[20] ,
    \q_reg[19] ,
    \q_reg[18] ,
    \q_reg[17] ,
    \q_reg[16] ,
    \q_reg[15] ,
    \q_reg[14] ,
    \q_reg[13] ,
    \q_reg[12] ,
    \q_reg[11] ,
    \q_reg[10] ,
    \q_reg[9] ,
    \q_reg[8] ,
    \q_reg[7] ,
    \q_reg[6] ,
    \q_reg[5] ,
    \q_reg[4] ,
    \q_reg[3] ,
    \q_reg[2] ,
    \q_reg[1] ,
    \q_reg[0] ,
    ap_reg_ioackin_LOG_BUS_WREADY_reg,
    E,
    \a2_sum5_reg_1718_reg[29] ,
    \a2_sum1_reg_1773_reg[29] ,
    \q_reg[29]_0 ,
    \q_reg[28]_0 ,
    \q_reg[27]_0 ,
    \q_reg[26]_0 ,
    \q_reg[25]_0 ,
    \q_reg[24]_0 ,
    \q_reg[23]_0 ,
    \q_reg[22]_0 ,
    \q_reg[21]_0 ,
    \q_reg[20]_0 ,
    \q_reg[19]_0 ,
    \q_reg[18]_0 ,
    \q_reg[17]_0 ,
    \q_reg[16]_0 ,
    \q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 ,
    m_axi_LOG_BUS_WDATA,
    m_axi_LOG_BUS_WSTRB,
    ap_clk,
    Q,
    m_axi_LOG_BUS_WREADY,
    m_axi_LOG_BUS_AWREADY,
    ap_reg_ioackin_LOG_BUS_AWREADY,
    \ap_CS_fsm_reg[60] ,
    exitcond_fu_373_p2,
    ap_reg_ioackin_LOG_BUS_WREADY,
    A_BUS_ARREADY,
    ap_reg_ioackin_A_BUS_ARREADY_reg,
    m_axi_LOG_BUS_BVALID,
    m_axi_LOG_BUS_RVALID,
    ap_rst_n,
    ap_NS_fsm1,
    ap_start,
    \a2_sum9_reg_1762_reg[29] ,
    \a2_sum7_reg_1740_reg[29] ,
    \a2_sum8_reg_1751_reg[29] ,
    \a2_sum6_reg_1729_reg[29] ,
    \a2_sum_reg_1701_reg[29] ,
    \a2_sum5_reg_1718_reg[29]_0 ,
    pop0,
    \LOG_BUS_addr_reg_1639_reg[29] );
  output LOG_BUS_WREADY;
  output ap_rst_n_inv;
  output empty_n_reg;
  output m_axi_LOG_BUS_WVALID;
  output m_axi_LOG_BUS_WLAST;
  output m_axi_LOG_BUS_RREADY;
  output [3:0]\m_axi_LOG_BUS_AWLEN[3] ;
  output m_axi_LOG_BUS_AWVALID;
  output m_axi_LOG_BUS_BREADY;
  output [29:0]m_axi_LOG_BUS_AWADDR;
  output [3:0]D;
  output \q_reg[29] ;
  output A_BUS_ARADDR1;
  output \q_reg[28] ;
  output \q_reg[27] ;
  output \q_reg[26] ;
  output \q_reg[25] ;
  output \q_reg[24] ;
  output \q_reg[23] ;
  output \q_reg[22] ;
  output \q_reg[21] ;
  output \q_reg[20] ;
  output \q_reg[19] ;
  output \q_reg[18] ;
  output \q_reg[17] ;
  output \q_reg[16] ;
  output \q_reg[15] ;
  output \q_reg[14] ;
  output \q_reg[13] ;
  output \q_reg[12] ;
  output \q_reg[11] ;
  output \q_reg[10] ;
  output \q_reg[9] ;
  output \q_reg[8] ;
  output \q_reg[7] ;
  output \q_reg[6] ;
  output \q_reg[5] ;
  output \q_reg[4] ;
  output \q_reg[3] ;
  output \q_reg[2] ;
  output \q_reg[1] ;
  output \q_reg[0] ;
  output ap_reg_ioackin_LOG_BUS_WREADY_reg;
  output [0:0]E;
  output [0:0]\a2_sum5_reg_1718_reg[29] ;
  output [0:0]\a2_sum1_reg_1773_reg[29] ;
  output \q_reg[29]_0 ;
  output \q_reg[28]_0 ;
  output \q_reg[27]_0 ;
  output \q_reg[26]_0 ;
  output \q_reg[25]_0 ;
  output \q_reg[24]_0 ;
  output \q_reg[23]_0 ;
  output \q_reg[22]_0 ;
  output \q_reg[21]_0 ;
  output \q_reg[20]_0 ;
  output \q_reg[19]_0 ;
  output \q_reg[18]_0 ;
  output \q_reg[17]_0 ;
  output \q_reg[16]_0 ;
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output \q_reg[12]_0 ;
  output \q_reg[11]_0 ;
  output \q_reg[10]_0 ;
  output \q_reg[9]_0 ;
  output \q_reg[8]_0 ;
  output \q_reg[7]_0 ;
  output \q_reg[6]_0 ;
  output \q_reg[5]_0 ;
  output \q_reg[4]_0 ;
  output \q_reg[3]_0 ;
  output \q_reg[2]_0 ;
  output \q_reg[1]_0 ;
  output \q_reg[0]_0 ;
  output [31:0]m_axi_LOG_BUS_WDATA;
  output [3:0]m_axi_LOG_BUS_WSTRB;
  input ap_clk;
  input [15:0]Q;
  input m_axi_LOG_BUS_WREADY;
  input m_axi_LOG_BUS_AWREADY;
  input ap_reg_ioackin_LOG_BUS_AWREADY;
  input [9:0]\ap_CS_fsm_reg[60] ;
  input exitcond_fu_373_p2;
  input ap_reg_ioackin_LOG_BUS_WREADY;
  input A_BUS_ARREADY;
  input ap_reg_ioackin_A_BUS_ARREADY_reg;
  input m_axi_LOG_BUS_BVALID;
  input m_axi_LOG_BUS_RVALID;
  input ap_rst_n;
  input ap_NS_fsm1;
  input ap_start;
  input [29:0]\a2_sum9_reg_1762_reg[29] ;
  input [29:0]\a2_sum7_reg_1740_reg[29] ;
  input [29:0]\a2_sum8_reg_1751_reg[29] ;
  input [29:0]\a2_sum6_reg_1729_reg[29] ;
  input [29:0]\a2_sum_reg_1701_reg[29] ;
  input [29:0]\a2_sum5_reg_1718_reg[29]_0 ;
  input pop0;
  input [29:0]\LOG_BUS_addr_reg_1639_reg[29] ;

  wire AWVALID_Dummy;
  wire A_BUS_ARADDR1;
  wire A_BUS_ARREADY;
  wire [3:0]D;
  wire [0:0]E;
  wire LOG_BUS_WREADY;
  wire [29:0]\LOG_BUS_addr_reg_1639_reg[29] ;
  wire [15:0]Q;
  wire [0:0]\a2_sum1_reg_1773_reg[29] ;
  wire [0:0]\a2_sum5_reg_1718_reg[29] ;
  wire [29:0]\a2_sum5_reg_1718_reg[29]_0 ;
  wire [29:0]\a2_sum6_reg_1729_reg[29] ;
  wire [29:0]\a2_sum7_reg_1740_reg[29] ;
  wire [29:0]\a2_sum8_reg_1751_reg[29] ;
  wire [29:0]\a2_sum9_reg_1762_reg[29] ;
  wire [29:0]\a2_sum_reg_1701_reg[29] ;
  wire [9:0]\ap_CS_fsm_reg[60] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg;
  wire ap_reg_ioackin_LOG_BUS_AWREADY;
  wire ap_reg_ioackin_LOG_BUS_WREADY;
  wire ap_reg_ioackin_LOG_BUS_WREADY_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire bus_write_n_13;
  wire bus_write_n_14;
  wire empty_n_reg;
  wire exitcond_fu_373_p2;
  wire [29:0]m_axi_LOG_BUS_AWADDR;
  wire [3:0]\m_axi_LOG_BUS_AWLEN[3] ;
  wire m_axi_LOG_BUS_AWREADY;
  wire m_axi_LOG_BUS_AWVALID;
  wire m_axi_LOG_BUS_BREADY;
  wire m_axi_LOG_BUS_BVALID;
  wire m_axi_LOG_BUS_RREADY;
  wire m_axi_LOG_BUS_RVALID;
  wire [31:0]m_axi_LOG_BUS_WDATA;
  wire m_axi_LOG_BUS_WLAST;
  wire m_axi_LOG_BUS_WREADY;
  wire [3:0]m_axi_LOG_BUS_WSTRB;
  wire m_axi_LOG_BUS_WVALID;
  wire [0:0]p_0_in;
  wire pop0;
  wire \q_reg[0] ;
  wire \q_reg[0]_0 ;
  wire \q_reg[10] ;
  wire \q_reg[10]_0 ;
  wire \q_reg[11] ;
  wire \q_reg[11]_0 ;
  wire \q_reg[12] ;
  wire \q_reg[12]_0 ;
  wire \q_reg[13] ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14] ;
  wire \q_reg[14]_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_0 ;
  wire \q_reg[16] ;
  wire \q_reg[16]_0 ;
  wire \q_reg[17] ;
  wire \q_reg[17]_0 ;
  wire \q_reg[18] ;
  wire \q_reg[18]_0 ;
  wire \q_reg[19] ;
  wire \q_reg[19]_0 ;
  wire \q_reg[1] ;
  wire \q_reg[1]_0 ;
  wire \q_reg[20] ;
  wire \q_reg[20]_0 ;
  wire \q_reg[21] ;
  wire \q_reg[21]_0 ;
  wire \q_reg[22] ;
  wire \q_reg[22]_0 ;
  wire \q_reg[23] ;
  wire \q_reg[23]_0 ;
  wire \q_reg[24] ;
  wire \q_reg[24]_0 ;
  wire \q_reg[25] ;
  wire \q_reg[25]_0 ;
  wire \q_reg[26] ;
  wire \q_reg[26]_0 ;
  wire \q_reg[27] ;
  wire \q_reg[27]_0 ;
  wire \q_reg[28] ;
  wire \q_reg[28]_0 ;
  wire \q_reg[29] ;
  wire \q_reg[29]_0 ;
  wire \q_reg[2] ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3] ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4] ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5] ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6] ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7] ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8] ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9] ;
  wire \q_reg[9]_0 ;
  wire [0:0]throttl_cnt_reg;
  wire wreq_throttl_n_3;
  wire wreq_throttl_n_5;
  wire wreq_throttl_n_6;

  design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_read bus_read
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axi_LOG_BUS_RREADY(m_axi_LOG_BUS_RREADY),
        .m_axi_LOG_BUS_RVALID(m_axi_LOG_BUS_RVALID));
  design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .A_BUS_ARREADY(A_BUS_ARREADY),
        .D(p_0_in),
        .E(bus_write_n_14),
        .\LOG_BUS_addr_reg_1639_reg[29] (\LOG_BUS_addr_reg_1639_reg[29] ),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .\a2_sum1_reg_1773_reg[29] (\a2_sum1_reg_1773_reg[29] ),
        .\a2_sum5_reg_1718_reg[29] (\a2_sum5_reg_1718_reg[29] ),
        .\a2_sum5_reg_1718_reg[29]_0 (\a2_sum5_reg_1718_reg[29]_0 ),
        .\a2_sum6_reg_1729_reg[29] (\a2_sum6_reg_1729_reg[29] ),
        .\a2_sum7_reg_1740_reg[29] (\a2_sum7_reg_1740_reg[29] ),
        .\a2_sum8_reg_1751_reg[29] (\a2_sum8_reg_1751_reg[29] ),
        .\a2_sum9_reg_1762_reg[29] (\a2_sum9_reg_1762_reg[29] ),
        .\a2_sum_reg_1701_reg[29] (\a2_sum_reg_1701_reg[29] ),
        .\ap_CS_fsm_reg[60] (\ap_CS_fsm_reg[60] ),
        .\ap_CS_fsm_reg[8] (D),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_A_BUS_ARREADY_reg(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .ap_reg_ioackin_LOG_BUS_AWREADY(ap_reg_ioackin_LOG_BUS_AWREADY),
        .ap_reg_ioackin_LOG_BUS_WREADY(ap_reg_ioackin_LOG_BUS_WREADY),
        .ap_reg_ioackin_LOG_BUS_WREADY_reg(ap_reg_ioackin_LOG_BUS_WREADY_reg),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .empty_n_reg(empty_n_reg),
        .exitcond_fu_373_p2(exitcond_fu_373_p2),
        .\i_1_48_reg_1706_reg[15] (E),
        .m_axi_LOG_BUS_AWADDR(m_axi_LOG_BUS_AWADDR),
        .\m_axi_LOG_BUS_AWLEN[3] (\m_axi_LOG_BUS_AWLEN[3] ),
        .m_axi_LOG_BUS_AWREADY(m_axi_LOG_BUS_AWREADY),
        .m_axi_LOG_BUS_AWVALID(m_axi_LOG_BUS_AWVALID),
        .m_axi_LOG_BUS_BREADY(m_axi_LOG_BUS_BREADY),
        .m_axi_LOG_BUS_BVALID(m_axi_LOG_BUS_BVALID),
        .m_axi_LOG_BUS_WDATA(m_axi_LOG_BUS_WDATA),
        .m_axi_LOG_BUS_WLAST(m_axi_LOG_BUS_WLAST),
        .m_axi_LOG_BUS_WREADY(m_axi_LOG_BUS_WREADY),
        .m_axi_LOG_BUS_WSTRB(m_axi_LOG_BUS_WSTRB),
        .m_axi_LOG_BUS_WVALID(m_axi_LOG_BUS_WVALID),
        .mem_reg(LOG_BUS_WREADY),
        .pop0(pop0),
        .\q_reg[0] (\q_reg[0] ),
        .\q_reg[0]_0 (\q_reg[0]_0 ),
        .\q_reg[10] (\q_reg[10] ),
        .\q_reg[10]_0 (\q_reg[10]_0 ),
        .\q_reg[11] (\q_reg[11] ),
        .\q_reg[11]_0 (\q_reg[11]_0 ),
        .\q_reg[12] (\q_reg[12] ),
        .\q_reg[12]_0 (\q_reg[12]_0 ),
        .\q_reg[13] (\q_reg[13] ),
        .\q_reg[13]_0 (\q_reg[13]_0 ),
        .\q_reg[14] (\q_reg[14] ),
        .\q_reg[14]_0 (\q_reg[14]_0 ),
        .\q_reg[15] (\q_reg[15] ),
        .\q_reg[15]_0 (\q_reg[15]_0 ),
        .\q_reg[16] (\q_reg[16] ),
        .\q_reg[16]_0 (\q_reg[16]_0 ),
        .\q_reg[17] (\q_reg[17] ),
        .\q_reg[17]_0 (\q_reg[17]_0 ),
        .\q_reg[18] (\q_reg[18] ),
        .\q_reg[18]_0 (\q_reg[18]_0 ),
        .\q_reg[19] (\q_reg[19] ),
        .\q_reg[19]_0 (\q_reg[19]_0 ),
        .\q_reg[1] (\q_reg[1] ),
        .\q_reg[1]_0 (\q_reg[1]_0 ),
        .\q_reg[20] (\q_reg[20] ),
        .\q_reg[20]_0 (\q_reg[20]_0 ),
        .\q_reg[21] (\q_reg[21] ),
        .\q_reg[21]_0 (\q_reg[21]_0 ),
        .\q_reg[22] (\q_reg[22] ),
        .\q_reg[22]_0 (\q_reg[22]_0 ),
        .\q_reg[23] (\q_reg[23] ),
        .\q_reg[23]_0 (\q_reg[23]_0 ),
        .\q_reg[24] (\q_reg[24] ),
        .\q_reg[24]_0 (\q_reg[24]_0 ),
        .\q_reg[25] (\q_reg[25] ),
        .\q_reg[25]_0 (\q_reg[25]_0 ),
        .\q_reg[26] (\q_reg[26] ),
        .\q_reg[26]_0 (\q_reg[26]_0 ),
        .\q_reg[27] (\q_reg[27] ),
        .\q_reg[27]_0 (\q_reg[27]_0 ),
        .\q_reg[28] (\q_reg[28] ),
        .\q_reg[28]_0 (\q_reg[28]_0 ),
        .\q_reg[29] (\q_reg[29] ),
        .\q_reg[29]_0 (A_BUS_ARADDR1),
        .\q_reg[29]_1 (\q_reg[29]_0 ),
        .\q_reg[2] (\q_reg[2] ),
        .\q_reg[2]_0 (\q_reg[2]_0 ),
        .\q_reg[3] (\q_reg[3] ),
        .\q_reg[3]_0 (\q_reg[3]_0 ),
        .\q_reg[4] (\q_reg[4] ),
        .\q_reg[4]_0 (\q_reg[4]_0 ),
        .\q_reg[5] (\q_reg[5] ),
        .\q_reg[5]_0 (\q_reg[5]_0 ),
        .\q_reg[6] (\q_reg[6] ),
        .\q_reg[6]_0 (\q_reg[6]_0 ),
        .\q_reg[7] (\q_reg[7] ),
        .\q_reg[7]_0 (\q_reg[7]_0 ),
        .\q_reg[8] (\q_reg[8] ),
        .\q_reg[8]_0 (\q_reg[8]_0 ),
        .\q_reg[9] (\q_reg[9] ),
        .\q_reg[9]_0 (\q_reg[9]_0 ),
        .\throttl_cnt_reg[0] (bus_write_n_13),
        .\throttl_cnt_reg[0]_0 (throttl_cnt_reg),
        .\throttl_cnt_reg[1] (wreq_throttl_n_3),
        .\throttl_cnt_reg[5] (wreq_throttl_n_6),
        .\throttl_cnt_reg[6] (wreq_throttl_n_5));
  design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_throttl wreq_throttl
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in),
        .E(bus_write_n_14),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\could_multi_bursts.AWVALID_Dummy_reg (wreq_throttl_n_5),
        .\could_multi_bursts.awlen_buf_reg[1] (bus_write_n_13),
        .\could_multi_bursts.awlen_buf_reg[3] (\m_axi_LOG_BUS_AWLEN[3] [3:1]),
        .\could_multi_bursts.loop_cnt_reg[5] (wreq_throttl_n_6),
        .m_axi_LOG_BUS_AWVALID(m_axi_LOG_BUS_AWVALID),
        .\throttl_cnt_reg[5]_0 (wreq_throttl_n_3));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_LOG_BUS_m_axi_buffer" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_buffer
   (mem_reg_0,
    data_valid,
    \q_tmp_reg[0]_0 ,
    p_26_in,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \ap_CS_fsm_reg[3] ,
    ap_reg_ioackin_LOG_BUS_WREADY_reg,
    \a2_sum5_reg_1718_reg[29] ,
    \bus_equal_gen.strb_buf_reg[3] ,
    ap_clk,
    Q,
    burst_valid,
    m_axi_LOG_BUS_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    ap_reg_ioackin_LOG_BUS_WREADY,
    \ap_CS_fsm_reg[3]_0 ,
    ap_rst_n,
    A_BUS_ARREADY,
    ap_reg_ioackin_A_BUS_ARREADY_reg);
  output mem_reg_0;
  output data_valid;
  output \q_tmp_reg[0]_0 ;
  output p_26_in;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output ap_reg_ioackin_LOG_BUS_WREADY_reg;
  output [0:0]\a2_sum5_reg_1718_reg[29] ;
  output [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  input ap_clk;
  input [15:0]Q;
  input burst_valid;
  input m_axi_LOG_BUS_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input ap_reg_ioackin_LOG_BUS_WREADY;
  input [1:0]\ap_CS_fsm_reg[3]_0 ;
  input ap_rst_n;
  input A_BUS_ARREADY;
  input ap_reg_ioackin_A_BUS_ARREADY_reg;

  wire A_BUS_ARREADY;
  wire [15:0]Q;
  wire [0:0]\a2_sum5_reg_1718_reg[29] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_clk;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg;
  wire ap_reg_ioackin_LOG_BUS_WREADY;
  wire ap_reg_ioackin_LOG_BUS_WREADY_reg;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[24]_i_1_n_2 ;
  wire \dout_buf[25]_i_1_n_2 ;
  wire \dout_buf[26]_i_1_n_2 ;
  wire \dout_buf[27]_i_1_n_2 ;
  wire \dout_buf[28]_i_1_n_2 ;
  wire \dout_buf[29]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[30]_i_1_n_2 ;
  wire \dout_buf[31]_i_1_n_2 ;
  wire \dout_buf[32]_i_1_n_2 ;
  wire \dout_buf[33]_i_1_n_2 ;
  wire \dout_buf[34]_i_1_n_2 ;
  wire \dout_buf[35]_i_2_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1__0_n_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__0_n_2;
  wire empty_n_i_3__0_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__0_n_2;
  wire full_n_i_2__3_n_2;
  wire full_n_i_3__3_n_2;
  wire m_axi_LOG_BUS_WREADY;
  wire mem_reg_0;
  wire mem_reg_i_10__0_n_2;
  wire mem_reg_i_11_n_2;
  wire mem_reg_i_8__0_n_2;
  wire mem_reg_i_9__0_n_2;
  wire p_26_in;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire \q_tmp_reg[0]_0 ;
  wire [7:0]raddr;
  wire [7:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__0_n_2 ;
  wire \usedw[4]_i_2__1_n_2 ;
  wire \usedw[4]_i_3__1_n_2 ;
  wire \usedw[4]_i_4__1_n_2 ;
  wire \usedw[4]_i_5__1_n_2 ;
  wire \usedw[4]_i_6__0_n_2 ;
  wire \usedw[7]_i_1__1_n_2 ;
  wire \usedw[7]_i_3__0_n_2 ;
  wire \usedw[7]_i_4__0_n_2 ;
  wire \usedw[7]_i_5__1_n_2 ;
  wire \usedw_reg[4]_i_1__0_n_2 ;
  wire \usedw_reg[4]_i_1__0_n_3 ;
  wire \usedw_reg[4]_i_1__0_n_4 ;
  wire \usedw_reg[4]_i_1__0_n_5 ;
  wire \usedw_reg[4]_i_1__0_n_6 ;
  wire \usedw_reg[4]_i_1__0_n_7 ;
  wire \usedw_reg[4]_i_1__0_n_8 ;
  wire \usedw_reg[4]_i_1__0_n_9 ;
  wire \usedw_reg[7]_i_2__0_n_4 ;
  wire \usedw_reg[7]_i_2__0_n_5 ;
  wire \usedw_reg[7]_i_2__0_n_7 ;
  wire \usedw_reg[7]_i_2__0_n_8 ;
  wire \usedw_reg[7]_i_2__0_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_2 ;
  wire \waddr[1]_i_1__0_n_2 ;
  wire \waddr[2]_i_1__0_n_2 ;
  wire \waddr[3]_i_1__0_n_2 ;
  wire \waddr[4]_i_1__0_n_2 ;
  wire \waddr[5]_i_1__1_n_2 ;
  wire \waddr[6]_i_1__0_n_2 ;
  wire \waddr[6]_i_2__0_n_2 ;
  wire \waddr[7]_i_2__0_n_2 ;
  wire \waddr[7]_i_3__0_n_2 ;
  wire \waddr[7]_i_4__0_n_2 ;
  wire [3:2]\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hA8A8A800)) 
    \a2_sum5_reg_1718[29]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(mem_reg_0),
        .I2(ap_reg_ioackin_LOG_BUS_WREADY),
        .I3(A_BUS_ARREADY),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .O(\a2_sum5_reg_1718_reg[29] ));
  LUT6 #(
    .INIT(64'hE0E0E0FFE0E0E000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_reg_ioackin_LOG_BUS_WREADY),
        .I1(mem_reg_0),
        .I2(\ap_CS_fsm_reg[3]_0 [0]),
        .I3(A_BUS_ARREADY),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .I5(\ap_CS_fsm_reg[3]_0 [1]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h220022002200AA80)) 
    ap_reg_ioackin_LOG_BUS_WREADY_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(mem_reg_0),
        .I3(ap_reg_ioackin_LOG_BUS_WREADY),
        .I4(A_BUS_ARREADY),
        .I5(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .O(ap_reg_ioackin_LOG_BUS_WREADY_reg));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(m_axi_LOG_BUS_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \bus_equal_gen.data_buf[31]_i_1__0 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_LOG_BUS_WREADY),
        .I2(data_valid),
        .I3(burst_valid),
        .O(p_26_in));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(ap_rst_n),
        .O(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[16]_i_1 
       (.I0(q_buf[16]),
        .I1(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[17]_i_1 
       (.I0(q_buf[17]),
        .I1(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[18]_i_1 
       (.I0(q_buf[18]),
        .I1(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[19]_i_1 
       (.I0(q_buf[19]),
        .I1(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[20]_i_1 
       (.I0(q_buf[20]),
        .I1(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[21]_i_1 
       (.I0(q_buf[21]),
        .I1(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[22]_i_1 
       (.I0(q_buf[22]),
        .I1(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[23]_i_1 
       (.I0(q_buf[23]),
        .I1(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[24]_i_1 
       (.I0(q_buf[24]),
        .I1(show_ahead),
        .O(\dout_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[25]_i_1 
       (.I0(q_buf[25]),
        .I1(show_ahead),
        .O(\dout_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[26]_i_1 
       (.I0(q_buf[26]),
        .I1(show_ahead),
        .O(\dout_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[27]_i_1 
       (.I0(q_buf[27]),
        .I1(show_ahead),
        .O(\dout_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[28]_i_1 
       (.I0(q_buf[28]),
        .I1(show_ahead),
        .O(\dout_buf[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[29]_i_1 
       (.I0(q_buf[29]),
        .I1(show_ahead),
        .O(\dout_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[30]_i_1 
       (.I0(q_buf[30]),
        .I1(show_ahead),
        .O(\dout_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[31]_i_1 
       (.I0(q_buf[31]),
        .I1(show_ahead),
        .O(\dout_buf[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h8A0A8A8A)) 
    \dout_buf[35]_i_1 
       (.I0(empty_n_reg_n_2),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(m_axi_LOG_BUS_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [11]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [12]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [13]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [14]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [15]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [16]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [17]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [18]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [19]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [20]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [21]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [22]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [23]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [24]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [25]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [26]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [27]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [28]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [29]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [30]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [31]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [32]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [33]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [34]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [35]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [9]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hBAFABABA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_2),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(m_axi_LOG_BUS_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(dout_valid_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_2),
        .Q(data_valid),
        .R(\q_tmp_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFDFFFDFDF0F0F0F0)) 
    empty_n_i_1
       (.I0(usedw_reg__0[0]),
        .I1(empty_n_i_2__0_n_2),
        .I2(push),
        .I3(p_26_in),
        .I4(data_valid),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[2]),
        .I3(empty_n_i_3__0_n_2),
        .O(empty_n_i_2__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[4]),
        .O(empty_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(\q_tmp_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFBF3333FFFFFFFF)) 
    full_n_i_1__0
       (.I0(full_n_i_2__3_n_2),
        .I1(ap_rst_n),
        .I2(\ap_CS_fsm_reg[3]_0 [0]),
        .I3(ap_reg_ioackin_LOG_BUS_WREADY),
        .I4(mem_reg_0),
        .I5(mem_reg_i_11_n_2),
        .O(full_n_i_1__0_n_2));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__3
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[2]),
        .I4(full_n_i_3__3_n_2),
        .O(full_n_i_2__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[0]),
        .O(full_n_i_3__3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_2),
        .Q(mem_reg_0),
        .R(1'b0));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__0_n_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(Q),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(mem_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({mem_reg_i_9__0_n_2,mem_reg_i_9__0_n_2,mem_reg_i_9__0_n_2,mem_reg_i_9__0_n_2}));
  LUT6 #(
    .INIT(64'h77F7FFFFFFFFFFFF)) 
    mem_reg_i_10__0
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_2),
        .I2(data_valid),
        .I3(p_26_in),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(mem_reg_i_10__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h20F0FFFF)) 
    mem_reg_i_11
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_LOG_BUS_WREADY),
        .I2(data_valid),
        .I3(burst_valid),
        .I4(empty_n_reg_n_2),
        .O(mem_reg_i_11_n_2));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(raddr[4]),
        .I2(mem_reg_i_10__0_n_2),
        .I3(raddr[3]),
        .I4(raddr[5]),
        .I5(raddr[6]),
        .O(rnext[7]));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    mem_reg_i_2__0
       (.I0(raddr[4]),
        .I1(mem_reg_i_10__0_n_2),
        .I2(raddr[3]),
        .I3(raddr[5]),
        .I4(raddr[6]),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_3__0
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(mem_reg_i_10__0_n_2),
        .I3(raddr[4]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(mem_reg_i_11_n_2),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(mem_reg_i_11_n_2),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'h6A66AAAAAAAAAAAA)) 
    mem_reg_i_6__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(p_26_in),
        .I3(data_valid),
        .I4(empty_n_reg_n_2),
        .I5(raddr[1]),
        .O(rnext[2]));
  LUT5 #(
    .INIT(32'h66A6AAAA)) 
    mem_reg_i_7__0
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_2),
        .I2(data_valid),
        .I3(p_26_in),
        .I4(raddr[0]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h6A66AA666A666A66)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_2),
        .I2(burst_valid),
        .I3(data_valid),
        .I4(m_axi_LOG_BUS_WREADY),
        .I5(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(mem_reg_i_8__0_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_9__0
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(ap_reg_ioackin_LOG_BUS_WREADY),
        .O(mem_reg_i_9__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(q_tmp[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(q_tmp[10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(q_tmp[11]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(q_tmp[12]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(q_tmp[13]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(q_tmp[14]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(q_tmp[15]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(q_tmp[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(q_tmp[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(q_tmp[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(q_tmp[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(q_tmp[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(q_tmp[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(q_tmp[7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(q_tmp[8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(q_tmp[9]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__0_n_2),
        .Q(raddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(\q_tmp_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4040004004044404)) 
    show_ahead_i_1__0
       (.I0(empty_n_i_2__0_n_2),
        .I1(push),
        .I2(empty_n_reg_n_2),
        .I3(data_valid),
        .I4(p_26_in),
        .I5(usedw_reg__0[0]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(\q_tmp_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__1 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__1 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__1 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__1 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5__1_n_2 ));
  LUT5 #(
    .INIT(32'h59559999)) 
    \usedw[4]_i_6__0 
       (.I0(usedw_reg__0[1]),
        .I1(push),
        .I2(p_26_in),
        .I3(data_valid),
        .I4(empty_n_reg_n_2),
        .O(\usedw[4]_i_6__0_n_2 ));
  LUT6 #(
    .INIT(64'hA2A25DA2A2A2A2A2)) 
    \usedw[7]_i_1__1 
       (.I0(empty_n_reg_n_2),
        .I1(data_valid),
        .I2(p_26_in),
        .I3(\ap_CS_fsm_reg[3]_0 [0]),
        .I4(ap_reg_ioackin_LOG_BUS_WREADY),
        .I5(mem_reg_0),
        .O(\usedw[7]_i_1__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__0 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__0 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__1 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw[0]_i_1__0_n_2 ),
        .Q(usedw_reg__0[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[4]_i_1__0_n_9 ),
        .Q(usedw_reg__0[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[4]_i_1__0_n_8 ),
        .Q(usedw_reg__0[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[4]_i_1__0_n_7 ),
        .Q(usedw_reg__0[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[4]_i_1__0_n_6 ),
        .Q(usedw_reg__0[4]),
        .R(\q_tmp_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__0_n_2 ,\usedw_reg[4]_i_1__0_n_3 ,\usedw_reg[4]_i_1__0_n_4 ,\usedw_reg[4]_i_1__0_n_5 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2__1_n_2 }),
        .O({\usedw_reg[4]_i_1__0_n_6 ,\usedw_reg[4]_i_1__0_n_7 ,\usedw_reg[4]_i_1__0_n_8 ,\usedw_reg[4]_i_1__0_n_9 }),
        .S({\usedw[4]_i_3__1_n_2 ,\usedw[4]_i_4__1_n_2 ,\usedw[4]_i_5__1_n_2 ,\usedw[4]_i_6__0_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[7]_i_2__0_n_9 ),
        .Q(usedw_reg__0[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[7]_i_2__0_n_8 ),
        .Q(usedw_reg__0[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[7]_i_2__0_n_7 ),
        .Q(usedw_reg__0[7]),
        .R(\q_tmp_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__0 
       (.CI(\usedw_reg[4]_i_1__0_n_2 ),
        .CO({\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__0_n_4 ,\usedw_reg[7]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED [3],\usedw_reg[7]_i_2__0_n_7 ,\usedw_reg[7]_i_2__0_n_8 ,\usedw_reg[7]_i_2__0_n_9 }),
        .S({1'b0,\usedw[7]_i_3__0_n_2 ,\usedw[7]_i_4__0_n_2 ,\usedw[7]_i_5__1_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'h20)) 
    \waddr[7]_i_1__0 
       (.I0(mem_reg_0),
        .I1(ap_reg_ioackin_LOG_BUS_WREADY),
        .I2(\ap_CS_fsm_reg[3]_0 [0]),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_2 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_2 ),
        .Q(waddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_2 ),
        .Q(waddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_2 ),
        .Q(waddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_2 ),
        .Q(waddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_2 ),
        .Q(waddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_2 ),
        .Q(waddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_2 ),
        .Q(waddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_2 ),
        .Q(waddr[7]),
        .R(\q_tmp_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_LOG_BUS_m_axi_buffer" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_buffer__parameterized0
   (m_axi_LOG_BUS_RREADY,
    \bus_equal_gen.rdata_valid_t_reg ,
    SR,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    m_axi_LOG_BUS_RVALID,
    ap_rst_n);
  output m_axi_LOG_BUS_RREADY;
  output \bus_equal_gen.rdata_valid_t_reg ;
  input [0:0]SR;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input m_axi_LOG_BUS_RVALID;
  input ap_rst_n;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire dout_valid_i_1__1_n_2;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__1_n_2;
  wire empty_n_i_3__1_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__1_n_2;
  wire full_n_i_2__4_n_2;
  wire full_n_i_3__4_n_2;
  wire m_axi_LOG_BUS_RREADY;
  wire m_axi_LOG_BUS_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__1_n_2 ;
  wire \usedw[4]_i_2__0_n_2 ;
  wire \usedw[4]_i_3__0_n_2 ;
  wire \usedw[4]_i_4__0_n_2 ;
  wire \usedw[4]_i_5__0_n_2 ;
  wire \usedw[4]_i_6__1_n_2 ;
  wire \usedw[7]_i_1_n_2 ;
  wire \usedw[7]_i_3__1_n_2 ;
  wire \usedw[7]_i_4__1_n_2 ;
  wire \usedw[7]_i_5__0_n_2 ;
  wire [7:0]usedw_reg;
  wire \usedw_reg[4]_i_1__1_n_2 ;
  wire \usedw_reg[4]_i_1__1_n_3 ;
  wire \usedw_reg[4]_i_1__1_n_4 ;
  wire \usedw_reg[4]_i_1__1_n_5 ;
  wire \usedw_reg[4]_i_1__1_n_6 ;
  wire \usedw_reg[4]_i_1__1_n_7 ;
  wire \usedw_reg[4]_i_1__1_n_8 ;
  wire \usedw_reg[4]_i_1__1_n_9 ;
  wire \usedw_reg[7]_i_2__1_n_4 ;
  wire \usedw_reg[7]_i_2__1_n_5 ;
  wire \usedw_reg[7]_i_2__1_n_7 ;
  wire \usedw_reg[7]_i_2__1_n_8 ;
  wire \usedw_reg[7]_i_2__1_n_9 ;
  wire [3:2]\NLW_usedw_reg[7]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1__0 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    dout_valid_i_1__1
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_2),
        .O(dout_valid_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_2),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__1_n_2),
        .I1(empty_n_i_3__1_n_2),
        .I2(pop),
        .I3(m_axi_LOG_BUS_RREADY),
        .I4(m_axi_LOG_BUS_RVALID),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1__0_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[2]),
        .O(empty_n_i_2__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__1
       (.I0(usedw_reg[0]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[1]),
        .O(empty_n_i_3__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF0FFF0F)) 
    full_n_i_1__1
       (.I0(full_n_i_2__4_n_2),
        .I1(full_n_i_3__4_n_2),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(m_axi_LOG_BUS_RVALID),
        .I5(m_axi_LOG_BUS_RREADY),
        .O(full_n_i_1__1_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__4
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[0]),
        .I3(usedw_reg[1]),
        .O(full_n_i_2__4_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__4
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[2]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[3]),
        .O(full_n_i_3__4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    full_n_i_4__2
       (.I0(empty_n_reg_n_2),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_2),
        .Q(m_axi_LOG_BUS_RREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__0 
       (.I0(usedw_reg[1]),
        .O(\usedw[4]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__0 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[4]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__0 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[4]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__0 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[4]_i_5__0_n_2 ));
  LUT4 #(
    .INIT(16'h6555)) 
    \usedw[4]_i_6__1 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(m_axi_LOG_BUS_RREADY),
        .I3(m_axi_LOG_BUS_RVALID),
        .O(\usedw[4]_i_6__1_n_2 ));
  LUT6 #(
    .INIT(64'h08FFF700F700F700)) 
    \usedw[7]_i_1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_2),
        .I4(m_axi_LOG_BUS_RVALID),
        .I5(m_axi_LOG_BUS_RREADY),
        .O(\usedw[7]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__1 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[7]_i_3__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__1 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_4__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__0 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[7]_i_5__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw[0]_i_1__1_n_2 ),
        .Q(usedw_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[4]_i_1__1_n_9 ),
        .Q(usedw_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[4]_i_1__1_n_8 ),
        .Q(usedw_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[4]_i_1__1_n_7 ),
        .Q(usedw_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[4]_i_1__1_n_6 ),
        .Q(usedw_reg[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__1_n_2 ,\usedw_reg[4]_i_1__1_n_3 ,\usedw_reg[4]_i_1__1_n_4 ,\usedw_reg[4]_i_1__1_n_5 }),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],\usedw[4]_i_2__0_n_2 }),
        .O({\usedw_reg[4]_i_1__1_n_6 ,\usedw_reg[4]_i_1__1_n_7 ,\usedw_reg[4]_i_1__1_n_8 ,\usedw_reg[4]_i_1__1_n_9 }),
        .S({\usedw[4]_i_3__0_n_2 ,\usedw[4]_i_4__0_n_2 ,\usedw[4]_i_5__0_n_2 ,\usedw[4]_i_6__1_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[7]_i_2__1_n_9 ),
        .Q(usedw_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[7]_i_2__1_n_8 ),
        .Q(usedw_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[7]_i_2__1_n_7 ),
        .Q(usedw_reg[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__1 
       (.CI(\usedw_reg[4]_i_1__1_n_2 ),
        .CO({\NLW_usedw_reg[7]_i_2__1_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__1_n_4 ,\usedw_reg[7]_i_2__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__1_O_UNCONNECTED [3],\usedw_reg[7]_i_2__1_n_7 ,\usedw_reg[7]_i_2__1_n_8 ,\usedw_reg[7]_i_2__1_n_9 }),
        .S({1'b0,\usedw[7]_i_3__1_n_2 ,\usedw[7]_i_4__1_n_2 ,\usedw[7]_i_5__0_n_2 }));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_LOG_BUS_m_axi_fifo" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_fifo
   (burst_valid,
    next_loop,
    next_wreq,
    last_sect_buf,
    \could_multi_bursts.sect_handling_reg ,
    in,
    O,
    \sect_cnt_reg[7] ,
    \sect_cnt_reg[11] ,
    \sect_cnt_reg[15] ,
    \sect_cnt_reg[19] ,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    SR,
    \q_reg[0]_0 ,
    E,
    \sect_addr_buf_reg[2] ,
    \bus_equal_gen.len_cnt_reg[7] ,
    \bus_equal_gen.WLAST_Dummy_reg ,
    ap_rst_n_0,
    ap_clk,
    Q,
    sect_cnt_reg,
    wreq_handling_reg_0,
    CO,
    fifo_wreq_valid_buf_reg,
    fifo_wreq_valid,
    \could_multi_bursts.sect_handling_reg_1 ,
    AWVALID_Dummy,
    m_axi_LOG_BUS_AWREADY,
    \throttl_cnt_reg[5] ,
    \throttl_cnt_reg[1] ,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_LOG_BUS_WREADY,
    data_valid,
    \bus_equal_gen.len_cnt_reg[7]_0 ,
    fifo_resp_ready,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \throttl_cnt_reg[6] ,
    ap_rst_n,
    invalid_len_event_reg2_reg,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \start_addr_buf_reg[31] ,
    m_axi_LOG_BUS_WLAST);
  output burst_valid;
  output next_loop;
  output next_wreq;
  output last_sect_buf;
  output \could_multi_bursts.sect_handling_reg ;
  output [3:0]in;
  output [3:0]O;
  output [3:0]\sect_cnt_reg[7] ;
  output [3:0]\sect_cnt_reg[11] ;
  output [3:0]\sect_cnt_reg[15] ;
  output [3:0]\sect_cnt_reg[19] ;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [0:0]SR;
  output \q_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\sect_addr_buf_reg[2] ;
  output [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  input ap_rst_n_0;
  input ap_clk;
  input [19:0]Q;
  input [19:0]sect_cnt_reg;
  input wreq_handling_reg_0;
  input [0:0]CO;
  input fifo_wreq_valid_buf_reg;
  input fifo_wreq_valid;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input AWVALID_Dummy;
  input m_axi_LOG_BUS_AWREADY;
  input \throttl_cnt_reg[5] ;
  input \throttl_cnt_reg[1] ;
  input \bus_equal_gen.WVALID_Dummy_reg ;
  input m_axi_LOG_BUS_WREADY;
  input data_valid;
  input [7:0]\bus_equal_gen.len_cnt_reg[7]_0 ;
  input fifo_resp_ready;
  input [9:0]\sect_len_buf_reg[9] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input \throttl_cnt_reg[6] ;
  input ap_rst_n;
  input [0:0]invalid_len_event_reg2_reg;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [0:0]\start_addr_buf_reg[31] ;
  input m_axi_LOG_BUS_WLAST;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_2_n_2 ;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_2 ;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_2 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire [7:0]\bus_equal_gen.len_cnt_reg[7]_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_4_n_2 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_2 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_2 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire data_valid;
  wire data_vld_i_1__1_n_2;
  wire data_vld_reg_n_2;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1_n_2;
  wire full_n_i_2__1_n_2;
  wire full_n_i_3__1_n_2;
  wire full_n_i_4__0_n_2;
  wire [3:0]in;
  wire [0:0]invalid_len_event_reg2_reg;
  wire last_sect_buf;
  wire m_axi_LOG_BUS_AWREADY;
  wire m_axi_LOG_BUS_WLAST;
  wire m_axi_LOG_BUS_WREADY;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire next_loop;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1__1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout[2]_i_2_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire [7:0]q;
  wire \q_reg[0]_0 ;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire \sect_cnt[0]_i_3__0_n_2 ;
  wire \sect_cnt[0]_i_4__0_n_2 ;
  wire \sect_cnt[0]_i_5__0_n_2 ;
  wire \sect_cnt[0]_i_6__0_n_2 ;
  wire \sect_cnt[0]_i_7_n_2 ;
  wire \sect_cnt[12]_i_2__0_n_2 ;
  wire \sect_cnt[12]_i_3__0_n_2 ;
  wire \sect_cnt[12]_i_4__0_n_2 ;
  wire \sect_cnt[12]_i_5__0_n_2 ;
  wire \sect_cnt[16]_i_2__0_n_2 ;
  wire \sect_cnt[16]_i_3__0_n_2 ;
  wire \sect_cnt[16]_i_4__0_n_2 ;
  wire \sect_cnt[16]_i_5__0_n_2 ;
  wire \sect_cnt[4]_i_2__0_n_2 ;
  wire \sect_cnt[4]_i_3__0_n_2 ;
  wire \sect_cnt[4]_i_4__0_n_2 ;
  wire \sect_cnt[4]_i_5__0_n_2 ;
  wire \sect_cnt[8]_i_2__0_n_2 ;
  wire \sect_cnt[8]_i_3__0_n_2 ;
  wire \sect_cnt[8]_i_4__0_n_2 ;
  wire \sect_cnt[8]_i_5__0_n_2 ;
  wire [19:0]sect_cnt_reg;
  wire \sect_cnt_reg[0]_i_2__0_n_2 ;
  wire \sect_cnt_reg[0]_i_2__0_n_3 ;
  wire \sect_cnt_reg[0]_i_2__0_n_4 ;
  wire \sect_cnt_reg[0]_i_2__0_n_5 ;
  wire [3:0]\sect_cnt_reg[11] ;
  wire \sect_cnt_reg[12]_i_1__0_n_2 ;
  wire \sect_cnt_reg[12]_i_1__0_n_3 ;
  wire \sect_cnt_reg[12]_i_1__0_n_4 ;
  wire \sect_cnt_reg[12]_i_1__0_n_5 ;
  wire [3:0]\sect_cnt_reg[15] ;
  wire \sect_cnt_reg[16]_i_1__0_n_3 ;
  wire \sect_cnt_reg[16]_i_1__0_n_4 ;
  wire \sect_cnt_reg[16]_i_1__0_n_5 ;
  wire [3:0]\sect_cnt_reg[19] ;
  wire \sect_cnt_reg[4]_i_1__0_n_2 ;
  wire \sect_cnt_reg[4]_i_1__0_n_3 ;
  wire \sect_cnt_reg[4]_i_1__0_n_4 ;
  wire \sect_cnt_reg[4]_i_1__0_n_5 ;
  wire [3:0]\sect_cnt_reg[7] ;
  wire \sect_cnt_reg[8]_i_1__0_n_2 ;
  wire \sect_cnt_reg[8]_i_1__0_n_3 ;
  wire \sect_cnt_reg[8]_i_1__0_n_4 ;
  wire \sect_cnt_reg[8]_i_1__0_n_5 ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [0:0]\start_addr_buf_reg[31] ;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[5] ;
  wire \throttl_cnt_reg[6] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire [3:3]\NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0F008F8800008088)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(burst_valid),
        .I1(data_valid),
        .I2(m_axi_LOG_BUS_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg ),
        .I4(\bus_equal_gen.WLAST_Dummy_i_2_n_2 ),
        .I5(m_axi_LOG_BUS_WLAST),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg[7]_0 [7]),
        .I1(q[7]),
        .I2(\bus_equal_gen.len_cnt_reg[7]_0 [6]),
        .I3(q[6]),
        .I4(\bus_equal_gen.WLAST_Dummy_i_3_n_2 ),
        .I5(\bus_equal_gen.WLAST_Dummy_i_4_n_2 ),
        .O(\bus_equal_gen.WLAST_Dummy_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(q[0]),
        .I1(\bus_equal_gen.len_cnt_reg[7]_0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg[7]_0 [1]),
        .I3(q[1]),
        .I4(\bus_equal_gen.len_cnt_reg[7]_0 [2]),
        .I5(q[2]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(q[3]),
        .I1(\bus_equal_gen.len_cnt_reg[7]_0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg[7]_0 [4]),
        .I3(q[4]),
        .I4(\bus_equal_gen.len_cnt_reg[7]_0 [5]),
        .I5(q[5]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h00008088FFFFFFFF)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(burst_valid),
        .I1(data_valid),
        .I2(m_axi_LOG_BUS_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg ),
        .I4(\bus_equal_gen.WLAST_Dummy_i_2_n_2 ),
        .I5(ap_rst_n),
        .O(\bus_equal_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h00000000EECE0000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(AWVALID_Dummy),
        .I1(next_loop),
        .I2(m_axi_LOG_BUS_AWREADY),
        .I3(\throttl_cnt_reg[6] ),
        .I4(ap_rst_n),
        .I5(invalid_len_event_reg2_reg),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h0000555D)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(m_axi_LOG_BUS_AWREADY),
        .I2(\throttl_cnt_reg[5] ),
        .I3(\throttl_cnt_reg[1] ),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .O(next_loop));
  LUT3 #(
    .INIT(8'h7F)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(fifo_burst_ready),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(fifo_resp_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[9] [0]),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[9] [1]),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[9] [2]),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[9] [3]),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_2 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_2 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9] [7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I3(\sect_len_buf_reg[9] [8]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9] [9]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[9] [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(last_sect_buf),
        .I1(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(wreq_handling_reg_0),
        .I2(next_loop),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__1
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(full_n_i_4__0_n_2),
        .I4(next_loop),
        .I5(data_vld_reg_n_2),
        .O(data_vld_i_1__1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    empty_n_i_1__1
       (.I0(\pout[2]_i_2_n_2 ),
        .O(pop0));
  LUT6 #(
    .INIT(64'h5DDD5D5DFFFFFFFF)) 
    empty_n_i_1__4
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(next_loop),
        .I5(fifo_wreq_valid),
        .O(\q_reg[0]_0 ));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_2),
        .Q(burst_valid),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FFFF)) 
    full_n_i_1
       (.I0(\pout_reg_n_2_[2] ),
        .I1(full_n_i_2__1_n_2),
        .I2(full_n_i_3__1_n_2),
        .I3(fifo_burst_ready),
        .I4(ap_rst_n),
        .I5(full_n_i_4__0_n_2),
        .O(full_n_i_1_n_2));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__1
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .O(full_n_i_2__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    full_n_i_3__1
       (.I0(\pout[2]_i_2_n_2 ),
        .I1(next_loop),
        .I2(data_vld_reg_n_2),
        .O(full_n_i_3__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    full_n_i_4__0
       (.I0(data_vld_reg_n_2),
        .I1(\pout[2]_i_2_n_2 ),
        .O(full_n_i_4__0_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'h55AAAAAAAAAA54AA)) 
    \pout[0]_i_1__1 
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[2] ),
        .I3(data_vld_reg_n_2),
        .I4(next_loop),
        .I5(\pout[2]_i_2_n_2 ),
        .O(\pout[0]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h66CCCCCCCCCC98CC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[2] ),
        .I3(data_vld_reg_n_2),
        .I4(next_loop),
        .I5(\pout[2]_i_2_n_2 ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0E0F0)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[2] ),
        .I3(data_vld_reg_n_2),
        .I4(next_loop),
        .I5(\pout[2]_i_2_n_2 ),
        .O(\pout[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAEFF0000)) 
    \pout[2]_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_2_n_2 ),
        .I1(\bus_equal_gen.WVALID_Dummy_reg ),
        .I2(m_axi_LOG_BUS_WREADY),
        .I3(data_valid),
        .I4(burst_valid),
        .O(\pout[2]_i_2_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(q[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(q[1]),
        .R(ap_rst_n_0));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(q[2]),
        .R(ap_rst_n_0));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(q[3]),
        .R(ap_rst_n_0));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(q[4]),
        .R(ap_rst_n_0));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(q[5]),
        .R(ap_rst_n_0));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(q[6]),
        .R(ap_rst_n_0));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(q[7]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\start_addr_buf_reg[31] ),
        .I1(last_sect_buf),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_3__0 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[0]),
        .O(\sect_cnt[0]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_4__0 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[3]),
        .O(\sect_cnt[0]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_5__0 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[2]),
        .O(\sect_cnt[0]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_6__0 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[1]),
        .O(\sect_cnt[0]_i_6__0_n_2 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sect_cnt[0]_i_7 
       (.I0(sect_cnt_reg[0]),
        .I1(Q[0]),
        .I2(next_wreq),
        .O(\sect_cnt[0]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_2__0 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[15]),
        .O(\sect_cnt[12]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_3__0 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[14]),
        .O(\sect_cnt[12]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_4__0 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[13]),
        .O(\sect_cnt[12]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_5__0 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[12]),
        .O(\sect_cnt[12]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_2__0 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[19]),
        .O(\sect_cnt[16]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_3__0 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[18]),
        .O(\sect_cnt[16]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_4__0 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[17]),
        .O(\sect_cnt[16]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_5__0 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[16]),
        .O(\sect_cnt[16]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_2__0 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[7]),
        .O(\sect_cnt[4]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_3__0 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[6]),
        .O(\sect_cnt[4]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_4__0 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[5]),
        .O(\sect_cnt[4]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_5__0 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[4]),
        .O(\sect_cnt[4]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_2__0 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[11]),
        .O(\sect_cnt[8]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_3__0 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[10]),
        .O(\sect_cnt[8]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_4__0 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[9]),
        .O(\sect_cnt[8]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_5__0 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[8]),
        .O(\sect_cnt[8]_i_5__0_n_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[0]_i_2__0_n_2 ,\sect_cnt_reg[0]_i_2__0_n_3 ,\sect_cnt_reg[0]_i_2__0_n_4 ,\sect_cnt_reg[0]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sect_cnt[0]_i_3__0_n_2 }),
        .O(O),
        .S({\sect_cnt[0]_i_4__0_n_2 ,\sect_cnt[0]_i_5__0_n_2 ,\sect_cnt[0]_i_6__0_n_2 ,\sect_cnt[0]_i_7_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_1__0 
       (.CI(\sect_cnt_reg[8]_i_1__0_n_2 ),
        .CO({\sect_cnt_reg[12]_i_1__0_n_2 ,\sect_cnt_reg[12]_i_1__0_n_3 ,\sect_cnt_reg[12]_i_1__0_n_4 ,\sect_cnt_reg[12]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[15] ),
        .S({\sect_cnt[12]_i_2__0_n_2 ,\sect_cnt[12]_i_3__0_n_2 ,\sect_cnt[12]_i_4__0_n_2 ,\sect_cnt[12]_i_5__0_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_1__0 
       (.CI(\sect_cnt_reg[12]_i_1__0_n_2 ),
        .CO({\NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_cnt_reg[16]_i_1__0_n_3 ,\sect_cnt_reg[16]_i_1__0_n_4 ,\sect_cnt_reg[16]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[19] ),
        .S({\sect_cnt[16]_i_2__0_n_2 ,\sect_cnt[16]_i_3__0_n_2 ,\sect_cnt[16]_i_4__0_n_2 ,\sect_cnt[16]_i_5__0_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_1__0 
       (.CI(\sect_cnt_reg[0]_i_2__0_n_2 ),
        .CO({\sect_cnt_reg[4]_i_1__0_n_2 ,\sect_cnt_reg[4]_i_1__0_n_3 ,\sect_cnt_reg[4]_i_1__0_n_4 ,\sect_cnt_reg[4]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[7] ),
        .S({\sect_cnt[4]_i_2__0_n_2 ,\sect_cnt[4]_i_3__0_n_2 ,\sect_cnt[4]_i_4__0_n_2 ,\sect_cnt[4]_i_5__0_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_1__0 
       (.CI(\sect_cnt_reg[4]_i_1__0_n_2 ),
        .CO({\sect_cnt_reg[8]_i_1__0_n_2 ,\sect_cnt_reg[8]_i_1__0_n_3 ,\sect_cnt_reg[8]_i_1__0_n_4 ,\sect_cnt_reg[8]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[11] ),
        .S({\sect_cnt[8]_i_2__0_n_2 ,\sect_cnt[8]_i_3__0_n_2 ,\sect_cnt[8]_i_4__0_n_2 ,\sect_cnt[8]_i_5__0_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(wreq_handling_reg_0),
        .I1(next_loop),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\could_multi_bursts.sect_handling_reg_1 ),
        .O(last_sect_buf));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \start_addr[31]_i_1__0 
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(CO),
        .I3(last_sect_buf),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_LOG_BUS_m_axi_fifo" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    Q,
    S,
    \align_len_reg[28] ,
    \align_len_reg[24] ,
    \align_len_reg[20] ,
    \align_len_reg[16] ,
    \align_len_reg[12] ,
    \align_len_reg[8] ,
    \align_len_reg[4] ,
    wreq_handling_reg,
    wreq_handling_reg_0,
    \sect_cnt_reg_0__s_port_] ,
    \ap_CS_fsm_reg[2] ,
    \i_1_48_reg_1706_reg[15] ,
    invalid_len_event_reg,
    SR,
    ap_rst_n_0,
    wreq_handling_reg_1,
    ap_clk,
    ap_reg_ioackin_LOG_BUS_AWREADY,
    \ap_CS_fsm_reg[60] ,
    exitcond_fu_373_p2,
    \end_addr_buf_reg[31] ,
    sect_cnt_reg,
    fifo_wreq_valid_buf_reg,
    last_sect_buf,
    wreq_handling_reg_2,
    ap_NS_fsm1,
    ap_start,
    E,
    ap_rst_n,
    \LOG_BUS_addr_reg_1639_reg[29] );
  output fifo_wreq_valid;
  output [58:0]Q;
  output [2:0]S;
  output [3:0]\align_len_reg[28] ;
  output [3:0]\align_len_reg[24] ;
  output [3:0]\align_len_reg[20] ;
  output [3:0]\align_len_reg[16] ;
  output [3:0]\align_len_reg[12] ;
  output [3:0]\align_len_reg[8] ;
  output [2:0]\align_len_reg[4] ;
  output [3:0]wreq_handling_reg;
  output [2:0]wreq_handling_reg_0;
  output \sect_cnt_reg_0__s_port_] ;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output [0:0]\i_1_48_reg_1706_reg[15] ;
  output invalid_len_event_reg;
  output [0:0]SR;
  input ap_rst_n_0;
  input wreq_handling_reg_1;
  input ap_clk;
  input ap_reg_ioackin_LOG_BUS_AWREADY;
  input [3:0]\ap_CS_fsm_reg[60] ;
  input exitcond_fu_373_p2;
  input [19:0]\end_addr_buf_reg[31] ;
  input [19:0]sect_cnt_reg;
  input fifo_wreq_valid_buf_reg;
  input last_sect_buf;
  input wreq_handling_reg_2;
  input ap_NS_fsm1;
  input ap_start;
  input [0:0]E;
  input ap_rst_n;
  input [29:0]\LOG_BUS_addr_reg_1639_reg[29] ;

  wire [0:0]E;
  wire LOG_BUS_AWREADY;
  wire [29:0]\LOG_BUS_addr_reg_1639_reg[29] ;
  wire [58:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \align_len[31]_i_2_n_2 ;
  wire \align_len[31]_i_3_n_2 ;
  wire \align_len[31]_i_4_n_2 ;
  wire \align_len[31]_i_5_n_2 ;
  wire \align_len[31]_i_6_n_2 ;
  wire \align_len[31]_i_7_n_2 ;
  wire \align_len[31]_i_8_n_2 ;
  wire \align_len[31]_i_9_n_2 ;
  wire [3:0]\align_len_reg[12] ;
  wire [3:0]\align_len_reg[16] ;
  wire [3:0]\align_len_reg[20] ;
  wire [3:0]\align_len_reg[24] ;
  wire [3:0]\align_len_reg[28] ;
  wire [2:0]\align_len_reg[4] ;
  wire [3:0]\align_len_reg[8] ;
  wire \ap_CS_fsm[1]_i_2_n_2 ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire [3:0]\ap_CS_fsm_reg[60] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_reg_ioackin_LOG_BUS_AWREADY;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_start;
  wire data_vld_i_1__2_n_2;
  wire data_vld_reg_n_2;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire exitcond_fu_373_p2;
  wire [63:61]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1_n_2;
  wire full_n_i_2__6_n_2;
  wire [0:0]\i_1_48_reg_1706_reg[15] ;
  wire invalid_len_event_reg;
  wire last_sect_buf;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][12]_srl5_n_2 ;
  wire \mem_reg[4][13]_srl5_n_2 ;
  wire \mem_reg[4][14]_srl5_n_2 ;
  wire \mem_reg[4][15]_srl5_n_2 ;
  wire \mem_reg[4][16]_srl5_n_2 ;
  wire \mem_reg[4][17]_srl5_n_2 ;
  wire \mem_reg[4][18]_srl5_n_2 ;
  wire \mem_reg[4][19]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][20]_srl5_n_2 ;
  wire \mem_reg[4][21]_srl5_n_2 ;
  wire \mem_reg[4][22]_srl5_n_2 ;
  wire \mem_reg[4][23]_srl5_n_2 ;
  wire \mem_reg[4][24]_srl5_n_2 ;
  wire \mem_reg[4][25]_srl5_n_2 ;
  wire \mem_reg[4][26]_srl5_n_2 ;
  wire \mem_reg[4][27]_srl5_n_2 ;
  wire \mem_reg[4][28]_srl5_n_2 ;
  wire \mem_reg[4][29]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][32]_srl5_n_2 ;
  wire \mem_reg[4][33]_srl5_n_2 ;
  wire \mem_reg[4][34]_srl5_n_2 ;
  wire \mem_reg[4][35]_srl5_n_2 ;
  wire \mem_reg[4][36]_srl5_n_2 ;
  wire \mem_reg[4][37]_srl5_n_2 ;
  wire \mem_reg[4][38]_srl5_n_2 ;
  wire \mem_reg[4][39]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][40]_srl5_n_2 ;
  wire \mem_reg[4][41]_srl5_n_2 ;
  wire \mem_reg[4][42]_srl5_n_2 ;
  wire \mem_reg[4][43]_srl5_n_2 ;
  wire \mem_reg[4][44]_srl5_n_2 ;
  wire \mem_reg[4][45]_srl5_n_2 ;
  wire \mem_reg[4][46]_srl5_n_2 ;
  wire \mem_reg[4][47]_srl5_n_2 ;
  wire \mem_reg[4][48]_srl5_n_2 ;
  wire \mem_reg[4][49]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][50]_srl5_n_2 ;
  wire \mem_reg[4][51]_srl5_n_2 ;
  wire \mem_reg[4][52]_srl5_n_2 ;
  wire \mem_reg[4][53]_srl5_n_2 ;
  wire \mem_reg[4][54]_srl5_n_2 ;
  wire \mem_reg[4][55]_srl5_n_2 ;
  wire \mem_reg[4][56]_srl5_n_2 ;
  wire \mem_reg[4][57]_srl5_n_2 ;
  wire \mem_reg[4][58]_srl5_n_2 ;
  wire \mem_reg[4][59]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][60]_srl5_n_2 ;
  wire \mem_reg[4][61]_srl5_n_2 ;
  wire \mem_reg[4][62]_srl5_n_2 ;
  wire \mem_reg[4][63]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire [19:0]sect_cnt_reg;
  wire sect_cnt_reg_0__s_net_1;
  wire [3:0]wreq_handling_reg;
  wire [2:0]wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wreq_handling_reg_2;

  assign \sect_cnt_reg_0__s_port_]  = sect_cnt_reg_0__s_net_1;
  LUT6 #(
    .INIT(64'hFF020000FFFFFFFF)) 
    \align_len[31]_i_1 
       (.I0(\align_len[31]_i_2_n_2 ),
        .I1(\align_len[31]_i_3_n_2 ),
        .I2(\align_len[31]_i_4_n_2 ),
        .I3(fifo_wreq_data[63]),
        .I4(E),
        .I5(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \align_len[31]_i_2 
       (.I0(\align_len[31]_i_5_n_2 ),
        .I1(\align_len[31]_i_6_n_2 ),
        .I2(\align_len[31]_i_7_n_2 ),
        .I3(Q[49]),
        .I4(Q[46]),
        .I5(Q[51]),
        .O(\align_len[31]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_3 
       (.I0(Q[53]),
        .I1(Q[35]),
        .I2(Q[56]),
        .I3(Q[44]),
        .I4(\align_len[31]_i_8_n_2 ),
        .O(\align_len[31]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_4 
       (.I0(Q[50]),
        .I1(Q[47]),
        .I2(Q[48]),
        .I3(Q[36]),
        .I4(\align_len[31]_i_9_n_2 ),
        .O(\align_len[31]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_5 
       (.I0(Q[34]),
        .I1(Q[40]),
        .I2(Q[45]),
        .I3(Q[57]),
        .O(\align_len[31]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \align_len[31]_i_6 
       (.I0(Q[33]),
        .I1(Q[37]),
        .I2(Q[39]),
        .I3(Q[54]),
        .O(\align_len[31]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_7 
       (.I0(Q[42]),
        .I1(Q[58]),
        .I2(Q[32]),
        .I3(Q[38]),
        .O(\align_len[31]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_8 
       (.I0(Q[30]),
        .I1(Q[55]),
        .I2(fifo_wreq_data[62]),
        .I3(fifo_wreq_data[61]),
        .O(\align_len[31]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_9 
       (.I0(Q[31]),
        .I1(Q[52]),
        .I2(Q[41]),
        .I3(Q[43]),
        .O(\align_len[31]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF080808)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[60] [1]),
        .I1(exitcond_fu_373_p2),
        .I2(\ap_CS_fsm[1]_i_2_n_2 ),
        .I3(\ap_CS_fsm_reg[60] [0]),
        .I4(ap_start),
        .I5(\ap_CS_fsm_reg[60] [3]),
        .O(\ap_CS_fsm_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_reg_ioackin_LOG_BUS_AWREADY),
        .I1(LOG_BUS_AWREADY),
        .O(\ap_CS_fsm[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFE000E000E000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_reg_ioackin_LOG_BUS_AWREADY),
        .I1(LOG_BUS_AWREADY),
        .I2(exitcond_fu_373_p2),
        .I3(\ap_CS_fsm_reg[60] [1]),
        .I4(ap_NS_fsm1),
        .I5(\ap_CS_fsm_reg[60] [2]),
        .O(\ap_CS_fsm_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__2
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(wreq_handling_reg_1),
        .I5(push),
        .O(data_vld_i_1__2_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(data_vld_reg_n_2),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFF4F4F4F)) 
    full_n_i_1
       (.I0(full_n_i_2__6_n_2),
        .I1(LOG_BUS_AWREADY),
        .I2(ap_rst_n),
        .I3(data_vld_reg_n_2),
        .I4(wreq_handling_reg_1),
        .O(full_n_i_1_n_2));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    full_n_i_2__6
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[0] ),
        .I2(\pout_reg_n_2_[1] ),
        .I3(wreq_handling_reg_1),
        .I4(push),
        .I5(data_vld_reg_n_2),
        .O(full_n_i_2__6_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(LOG_BUS_AWREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \i_1_48_reg_1706[15]_i_1 
       (.I0(\ap_CS_fsm_reg[60] [1]),
        .I1(ap_reg_ioackin_LOG_BUS_AWREADY),
        .I2(LOG_BUS_AWREADY),
        .I3(exitcond_fu_373_p2),
        .O(\i_1_48_reg_1706_reg[15] ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(Q[36]),
        .O(\align_len_reg[8] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(Q[35]),
        .O(\align_len_reg[8] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(Q[34]),
        .O(\align_len_reg[8] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(Q[33]),
        .O(\align_len_reg[8] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(Q[40]),
        .O(\align_len_reg[12] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(Q[39]),
        .O(\align_len_reg[12] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(Q[38]),
        .O(\align_len_reg[12] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(Q[37]),
        .O(\align_len_reg[12] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(Q[44]),
        .O(\align_len_reg[16] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(Q[43]),
        .O(\align_len_reg[16] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(Q[42]),
        .O(\align_len_reg[16] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(Q[41]),
        .O(\align_len_reg[16] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(Q[48]),
        .O(\align_len_reg[20] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(Q[47]),
        .O(\align_len_reg[20] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(Q[46]),
        .O(\align_len_reg[20] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(Q[45]),
        .O(\align_len_reg[20] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(Q[52]),
        .O(\align_len_reg[24] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(Q[51]),
        .O(\align_len_reg[24] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(Q[50]),
        .O(\align_len_reg[24] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(Q[49]),
        .O(\align_len_reg[24] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(Q[56]),
        .O(\align_len_reg[28] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(Q[55]),
        .O(\align_len_reg[28] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(Q[54]),
        .O(\align_len_reg[28] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(Q[53]),
        .O(\align_len_reg[28] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(fifo_wreq_data[61]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(Q[58]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3
       (.I0(Q[57]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(Q[32]),
        .O(\align_len_reg[4] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(Q[31]),
        .O(\align_len_reg[4] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(Q[30]),
        .O(\align_len_reg[4] [0]));
  LUT5 #(
    .INIT(32'hFF020000)) 
    invalid_len_event_i_1__0
       (.I0(\align_len[31]_i_2_n_2 ),
        .I1(\align_len[31]_i_3_n_2 ),
        .I2(\align_len[31]_i_4_n_2 ),
        .I3(fifo_wreq_data[63]),
        .I4(fifo_wreq_valid),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(\end_addr_buf_reg[31] [19]),
        .I1(sect_cnt_reg[19]),
        .I2(\end_addr_buf_reg[31] [18]),
        .I3(sect_cnt_reg[18]),
        .O(wreq_handling_reg_0[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\end_addr_buf_reg[31] [17]),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[16]),
        .I3(\end_addr_buf_reg[31] [16]),
        .I4(sect_cnt_reg[15]),
        .I5(\end_addr_buf_reg[31] [15]),
        .O(wreq_handling_reg_0[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\end_addr_buf_reg[31] [14]),
        .I1(sect_cnt_reg[14]),
        .I2(sect_cnt_reg[13]),
        .I3(\end_addr_buf_reg[31] [13]),
        .I4(sect_cnt_reg[12]),
        .I5(\end_addr_buf_reg[31] [12]),
        .O(wreq_handling_reg_0[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\end_addr_buf_reg[31] [11]),
        .I1(sect_cnt_reg[11]),
        .I2(sect_cnt_reg[10]),
        .I3(\end_addr_buf_reg[31] [10]),
        .I4(sect_cnt_reg[9]),
        .I5(\end_addr_buf_reg[31] [9]),
        .O(wreq_handling_reg[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(sect_cnt_reg[6]),
        .I1(\end_addr_buf_reg[31] [6]),
        .I2(sect_cnt_reg[7]),
        .I3(\end_addr_buf_reg[31] [7]),
        .I4(\end_addr_buf_reg[31] [8]),
        .I5(sect_cnt_reg[8]),
        .O(wreq_handling_reg[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\end_addr_buf_reg[31] [5]),
        .I1(sect_cnt_reg[5]),
        .I2(sect_cnt_reg[3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(sect_cnt_reg[4]),
        .I5(\end_addr_buf_reg[31] [4]),
        .O(wreq_handling_reg[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\end_addr_buf_reg[31] [2]),
        .I1(sect_cnt_reg[2]),
        .I2(sect_cnt_reg[0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(sect_cnt_reg[1]),
        .I5(\end_addr_buf_reg[31] [1]),
        .O(wreq_handling_reg[0]));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(ap_reg_ioackin_LOG_BUS_AWREADY),
        .I1(\ap_CS_fsm_reg[60] [1]),
        .I2(exitcond_fu_373_p2),
        .I3(LOG_BUS_AWREADY),
        .O(push));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [12]),
        .Q(\mem_reg[4][12]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [13]),
        .Q(\mem_reg[4][13]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [14]),
        .Q(\mem_reg[4][14]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [15]),
        .Q(\mem_reg[4][15]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [16]),
        .Q(\mem_reg[4][16]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [17]),
        .Q(\mem_reg[4][17]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [18]),
        .Q(\mem_reg[4][18]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [19]),
        .Q(\mem_reg[4][19]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [20]),
        .Q(\mem_reg[4][20]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [21]),
        .Q(\mem_reg[4][21]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [22]),
        .Q(\mem_reg[4][22]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [23]),
        .Q(\mem_reg[4][23]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [24]),
        .Q(\mem_reg[4][24]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [25]),
        .Q(\mem_reg[4][25]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [26]),
        .Q(\mem_reg[4][26]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [27]),
        .Q(\mem_reg[4][27]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [28]),
        .Q(\mem_reg[4][28]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [29]),
        .Q(\mem_reg[4][29]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][33]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][34]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][35]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][36]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][37]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][38]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][39]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][40]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][41]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][42]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][43]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][44]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][45]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][46]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][47]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][48]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][49]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [4]),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][50]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][51]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][52]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][53]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][54]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][55]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][56]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][57]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][58]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][59]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [5]),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][60]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][61]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][62]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b0),
        .Q(\mem_reg[4][63]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [6]),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [7]),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\LOG_BUS_addr_reg_1639_reg[29] [9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'hF00FFFFF0EF00000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(push),
        .I3(wreq_handling_reg_1),
        .I4(data_vld_reg_n_2),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFF72008DFF72000)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(wreq_handling_reg_1),
        .I2(push),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFFFFFF720000000)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(wreq_handling_reg_1),
        .I2(push),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(Q[10]),
        .R(ap_rst_n_0));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(Q[11]),
        .R(ap_rst_n_0));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][12]_srl5_n_2 ),
        .Q(Q[12]),
        .R(ap_rst_n_0));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][13]_srl5_n_2 ),
        .Q(Q[13]),
        .R(ap_rst_n_0));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][14]_srl5_n_2 ),
        .Q(Q[14]),
        .R(ap_rst_n_0));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][15]_srl5_n_2 ),
        .Q(Q[15]),
        .R(ap_rst_n_0));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][16]_srl5_n_2 ),
        .Q(Q[16]),
        .R(ap_rst_n_0));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][17]_srl5_n_2 ),
        .Q(Q[17]),
        .R(ap_rst_n_0));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][18]_srl5_n_2 ),
        .Q(Q[18]),
        .R(ap_rst_n_0));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][19]_srl5_n_2 ),
        .Q(Q[19]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(Q[1]),
        .R(ap_rst_n_0));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][20]_srl5_n_2 ),
        .Q(Q[20]),
        .R(ap_rst_n_0));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][21]_srl5_n_2 ),
        .Q(Q[21]),
        .R(ap_rst_n_0));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][22]_srl5_n_2 ),
        .Q(Q[22]),
        .R(ap_rst_n_0));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][23]_srl5_n_2 ),
        .Q(Q[23]),
        .R(ap_rst_n_0));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][24]_srl5_n_2 ),
        .Q(Q[24]),
        .R(ap_rst_n_0));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][25]_srl5_n_2 ),
        .Q(Q[25]),
        .R(ap_rst_n_0));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][26]_srl5_n_2 ),
        .Q(Q[26]),
        .R(ap_rst_n_0));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][27]_srl5_n_2 ),
        .Q(Q[27]),
        .R(ap_rst_n_0));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][28]_srl5_n_2 ),
        .Q(Q[28]),
        .R(ap_rst_n_0));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][29]_srl5_n_2 ),
        .Q(Q[29]),
        .R(ap_rst_n_0));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(Q[2]),
        .R(ap_rst_n_0));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][32]_srl5_n_2 ),
        .Q(Q[30]),
        .R(ap_rst_n_0));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][33]_srl5_n_2 ),
        .Q(Q[31]),
        .R(ap_rst_n_0));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][34]_srl5_n_2 ),
        .Q(Q[32]),
        .R(ap_rst_n_0));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][35]_srl5_n_2 ),
        .Q(Q[33]),
        .R(ap_rst_n_0));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][36]_srl5_n_2 ),
        .Q(Q[34]),
        .R(ap_rst_n_0));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][37]_srl5_n_2 ),
        .Q(Q[35]),
        .R(ap_rst_n_0));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][38]_srl5_n_2 ),
        .Q(Q[36]),
        .R(ap_rst_n_0));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][39]_srl5_n_2 ),
        .Q(Q[37]),
        .R(ap_rst_n_0));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(Q[3]),
        .R(ap_rst_n_0));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][40]_srl5_n_2 ),
        .Q(Q[38]),
        .R(ap_rst_n_0));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][41]_srl5_n_2 ),
        .Q(Q[39]),
        .R(ap_rst_n_0));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][42]_srl5_n_2 ),
        .Q(Q[40]),
        .R(ap_rst_n_0));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][43]_srl5_n_2 ),
        .Q(Q[41]),
        .R(ap_rst_n_0));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][44]_srl5_n_2 ),
        .Q(Q[42]),
        .R(ap_rst_n_0));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][45]_srl5_n_2 ),
        .Q(Q[43]),
        .R(ap_rst_n_0));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][46]_srl5_n_2 ),
        .Q(Q[44]),
        .R(ap_rst_n_0));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][47]_srl5_n_2 ),
        .Q(Q[45]),
        .R(ap_rst_n_0));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][48]_srl5_n_2 ),
        .Q(Q[46]),
        .R(ap_rst_n_0));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][49]_srl5_n_2 ),
        .Q(Q[47]),
        .R(ap_rst_n_0));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(Q[4]),
        .R(ap_rst_n_0));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][50]_srl5_n_2 ),
        .Q(Q[48]),
        .R(ap_rst_n_0));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][51]_srl5_n_2 ),
        .Q(Q[49]),
        .R(ap_rst_n_0));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][52]_srl5_n_2 ),
        .Q(Q[50]),
        .R(ap_rst_n_0));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][53]_srl5_n_2 ),
        .Q(Q[51]),
        .R(ap_rst_n_0));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][54]_srl5_n_2 ),
        .Q(Q[52]),
        .R(ap_rst_n_0));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][55]_srl5_n_2 ),
        .Q(Q[53]),
        .R(ap_rst_n_0));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][56]_srl5_n_2 ),
        .Q(Q[54]),
        .R(ap_rst_n_0));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][57]_srl5_n_2 ),
        .Q(Q[55]),
        .R(ap_rst_n_0));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][58]_srl5_n_2 ),
        .Q(Q[56]),
        .R(ap_rst_n_0));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][59]_srl5_n_2 ),
        .Q(Q[57]),
        .R(ap_rst_n_0));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(Q[5]),
        .R(ap_rst_n_0));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][60]_srl5_n_2 ),
        .Q(Q[58]),
        .R(ap_rst_n_0));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][61]_srl5_n_2 ),
        .Q(fifo_wreq_data[61]),
        .R(ap_rst_n_0));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][62]_srl5_n_2 ),
        .Q(fifo_wreq_data[62]),
        .R(ap_rst_n_0));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][63]_srl5_n_2 ),
        .Q(fifo_wreq_data[63]),
        .R(ap_rst_n_0));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(Q[6]),
        .R(ap_rst_n_0));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(Q[7]),
        .R(ap_rst_n_0));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(Q[8]),
        .R(ap_rst_n_0));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(Q[9]),
        .R(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hF0FE)) 
    \sect_cnt[0]_i_1__0 
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(last_sect_buf),
        .I3(wreq_handling_reg_2),
        .O(sect_cnt_reg_0__s_net_1));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_LOG_BUS_m_axi_fifo" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_fifo__parameterized1
   (push,
    fifo_resp_ready,
    ap_rst_n_0,
    ap_clk,
    next_loop,
    next_resp,
    \could_multi_bursts.last_sect_buf_reg ,
    \sect_len_buf_reg[7] ,
    full_n_reg_0,
    in,
    ap_rst_n);
  output push;
  output fifo_resp_ready;
  input ap_rst_n_0;
  input ap_clk;
  input next_loop;
  input next_resp;
  input \could_multi_bursts.last_sect_buf_reg ;
  input \sect_len_buf_reg[7] ;
  input full_n_reg_0;
  input [0:0]in;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire data_vld_i_1__3_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_i_1__3_n_2;
  wire fifo_resp_ready;
  wire full_n_i_1_n_2;
  wire full_n_i_2__7_n_2;
  wire full_n_reg_0;
  wire [0:0]in;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire need_wrsp;
  wire next_loop;
  wire next_resp;
  wire pop0;
  wire \pout[0]_i_1__0_n_2 ;
  wire \pout[1]_i_1__0_n_2 ;
  wire \pout[2]_i_1__0_n_2 ;
  wire \pout[3]_i_1__0_n_2 ;
  wire \pout[3]_i_2__0_n_2 ;
  wire \pout[3]_i_3__0_n_2 ;
  wire \pout[3]_i_4_n_2 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire \sect_len_buf_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hAEAAFFAA)) 
    data_vld_i_1__3
       (.I0(next_loop),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_2),
        .I4(\pout[3]_i_3__0_n_2 ),
        .O(data_vld_i_1__3_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_2),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__3_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_2),
        .Q(need_wrsp),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFFBFBBBB)) 
    full_n_i_1
       (.I0(full_n_i_2__7_n_2),
        .I1(ap_rst_n),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(data_vld_reg_n_2),
        .O(full_n_i_1_n_2));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    full_n_i_2__7
       (.I0(fifo_resp_ready),
        .I1(\pout[3]_i_4_n_2 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[3]),
        .I5(pout_reg__0[2]),
        .O(full_n_i_2__7_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  (* srl_bus_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\fetch_readalloc_LOG_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg ),
        .I1(\sect_len_buf_reg[7] ),
        .O(aw2b_awdata));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hF7FF08000800F7FF)) 
    \pout[1]_i_1__0 
       (.I0(next_loop),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_2),
        .I4(pout_reg__0[0]),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAA5955)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg__0[2]),
        .I1(data_vld_reg_n_2),
        .I2(pop0),
        .I3(next_loop),
        .I4(pout_reg__0[1]),
        .I5(pout_reg__0[0]),
        .O(\pout[2]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hF8000000)) 
    \pout[2]_i_2__0 
       (.I0(next_resp),
        .I1(aw2b_bdata[1]),
        .I2(aw2b_bdata[0]),
        .I3(need_wrsp),
        .I4(full_n_reg_0),
        .O(push));
  LUT5 #(
    .INIT(32'h11C10000)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_2 ),
        .I1(next_loop),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(data_vld_reg_n_2),
        .O(\pout[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(\pout[3]_i_4_n_2 ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[3]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4 
       (.I0(data_vld_reg_n_2),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(next_loop),
        .O(\pout[3]_i_4_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[0]_i_1__0_n_2 ),
        .Q(pout_reg__0[0]),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[1]_i_1__0_n_2 ),
        .Q(pout_reg__0[1]),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[2]_i_1__0_n_2 ),
        .Q(pout_reg__0[2]),
        .R(ap_rst_n_0));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[3]_i_2__0_n_2 ),
        .Q(pout_reg__0[3]),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(aw2b_bdata[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(aw2b_bdata[1]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_LOG_BUS_m_axi_fifo" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_fifo__parameterized2
   (empty_n_reg_0,
    next_resp0,
    m_axi_LOG_BUS_BREADY,
    \ap_CS_fsm_reg[8] ,
    \q_reg[29] ,
    \q_reg[29]_0 ,
    \q_reg[28] ,
    \q_reg[27] ,
    \q_reg[26] ,
    \q_reg[25] ,
    \q_reg[24] ,
    \q_reg[23] ,
    \q_reg[22] ,
    \q_reg[21] ,
    \q_reg[20] ,
    \q_reg[19] ,
    \q_reg[18] ,
    \q_reg[17] ,
    \q_reg[16] ,
    \q_reg[15] ,
    \q_reg[14] ,
    \q_reg[13] ,
    \q_reg[12] ,
    \q_reg[11] ,
    \q_reg[10] ,
    \q_reg[9] ,
    \q_reg[8] ,
    \q_reg[7] ,
    \q_reg[6] ,
    \q_reg[5] ,
    \q_reg[4] ,
    \q_reg[3] ,
    \q_reg[2] ,
    \q_reg[1] ,
    \q_reg[0] ,
    \a2_sum1_reg_1773_reg[29] ,
    \q_reg[29]_1 ,
    \q_reg[28]_0 ,
    \q_reg[27]_0 ,
    \q_reg[26]_0 ,
    \q_reg[25]_0 ,
    \q_reg[24]_0 ,
    \q_reg[23]_0 ,
    \q_reg[22]_0 ,
    \q_reg[21]_0 ,
    \q_reg[20]_0 ,
    \q_reg[19]_0 ,
    \q_reg[18]_0 ,
    \q_reg[17]_0 ,
    \q_reg[16]_0 ,
    \q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 ,
    ap_rst_n_0,
    ap_clk,
    \ap_CS_fsm_reg[8]_0 ,
    A_BUS_ARREADY,
    ap_reg_ioackin_A_BUS_ARREADY_reg,
    push,
    m_axi_LOG_BUS_BVALID,
    \a2_sum9_reg_1762_reg[29] ,
    \a2_sum7_reg_1740_reg[29] ,
    \a2_sum8_reg_1751_reg[29] ,
    \a2_sum6_reg_1729_reg[29] ,
    \a2_sum_reg_1701_reg[29] ,
    \a2_sum5_reg_1718_reg[29] ,
    pop0,
    ap_rst_n);
  output empty_n_reg_0;
  output next_resp0;
  output m_axi_LOG_BUS_BREADY;
  output [0:0]\ap_CS_fsm_reg[8] ;
  output \q_reg[29] ;
  output \q_reg[29]_0 ;
  output \q_reg[28] ;
  output \q_reg[27] ;
  output \q_reg[26] ;
  output \q_reg[25] ;
  output \q_reg[24] ;
  output \q_reg[23] ;
  output \q_reg[22] ;
  output \q_reg[21] ;
  output \q_reg[20] ;
  output \q_reg[19] ;
  output \q_reg[18] ;
  output \q_reg[17] ;
  output \q_reg[16] ;
  output \q_reg[15] ;
  output \q_reg[14] ;
  output \q_reg[13] ;
  output \q_reg[12] ;
  output \q_reg[11] ;
  output \q_reg[10] ;
  output \q_reg[9] ;
  output \q_reg[8] ;
  output \q_reg[7] ;
  output \q_reg[6] ;
  output \q_reg[5] ;
  output \q_reg[4] ;
  output \q_reg[3] ;
  output \q_reg[2] ;
  output \q_reg[1] ;
  output \q_reg[0] ;
  output [0:0]\a2_sum1_reg_1773_reg[29] ;
  output \q_reg[29]_1 ;
  output \q_reg[28]_0 ;
  output \q_reg[27]_0 ;
  output \q_reg[26]_0 ;
  output \q_reg[25]_0 ;
  output \q_reg[24]_0 ;
  output \q_reg[23]_0 ;
  output \q_reg[22]_0 ;
  output \q_reg[21]_0 ;
  output \q_reg[20]_0 ;
  output \q_reg[19]_0 ;
  output \q_reg[18]_0 ;
  output \q_reg[17]_0 ;
  output \q_reg[16]_0 ;
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output \q_reg[12]_0 ;
  output \q_reg[11]_0 ;
  output \q_reg[10]_0 ;
  output \q_reg[9]_0 ;
  output \q_reg[8]_0 ;
  output \q_reg[7]_0 ;
  output \q_reg[6]_0 ;
  output \q_reg[5]_0 ;
  output \q_reg[4]_0 ;
  output \q_reg[3]_0 ;
  output \q_reg[2]_0 ;
  output \q_reg[1]_0 ;
  output \q_reg[0]_0 ;
  input ap_rst_n_0;
  input ap_clk;
  input [5:0]\ap_CS_fsm_reg[8]_0 ;
  input A_BUS_ARREADY;
  input ap_reg_ioackin_A_BUS_ARREADY_reg;
  input push;
  input m_axi_LOG_BUS_BVALID;
  input [29:0]\a2_sum9_reg_1762_reg[29] ;
  input [29:0]\a2_sum7_reg_1740_reg[29] ;
  input [29:0]\a2_sum8_reg_1751_reg[29] ;
  input [29:0]\a2_sum6_reg_1729_reg[29] ;
  input [29:0]\a2_sum_reg_1701_reg[29] ;
  input [29:0]\a2_sum5_reg_1718_reg[29] ;
  input pop0;
  input ap_rst_n;

  wire A_BUS_ARREADY;
  wire [0:0]\a2_sum1_reg_1773_reg[29] ;
  wire [29:0]\a2_sum5_reg_1718_reg[29] ;
  wire [29:0]\a2_sum6_reg_1729_reg[29] ;
  wire [29:0]\a2_sum7_reg_1740_reg[29] ;
  wire [29:0]\a2_sum8_reg_1751_reg[29] ;
  wire [29:0]\a2_sum9_reg_1762_reg[29] ;
  wire [29:0]\a2_sum_reg_1701_reg[29] ;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire [5:0]\ap_CS_fsm_reg[8]_0 ;
  wire ap_clk;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire data_vld_i_1__4_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_i_1__2_n_2;
  wire empty_n_reg_0;
  wire full_n_i_1_n_2;
  wire full_n_i_2__2_n_2;
  wire full_n_i_3__2_n_2;
  wire full_n_i_4__1_n_2;
  wire m_axi_LOG_BUS_BREADY;
  wire m_axi_LOG_BUS_BVALID;
  wire \mem_reg[4][0]_srl5_i_70_n_2 ;
  wire next_resp0;
  wire pop0;
  wire \pout[0]_i_1__2_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire \q_reg[0] ;
  wire \q_reg[0]_0 ;
  wire \q_reg[10] ;
  wire \q_reg[10]_0 ;
  wire \q_reg[11] ;
  wire \q_reg[11]_0 ;
  wire \q_reg[12] ;
  wire \q_reg[12]_0 ;
  wire \q_reg[13] ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14] ;
  wire \q_reg[14]_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_0 ;
  wire \q_reg[16] ;
  wire \q_reg[16]_0 ;
  wire \q_reg[17] ;
  wire \q_reg[17]_0 ;
  wire \q_reg[18] ;
  wire \q_reg[18]_0 ;
  wire \q_reg[19] ;
  wire \q_reg[19]_0 ;
  wire \q_reg[1] ;
  wire \q_reg[1]_0 ;
  wire \q_reg[20] ;
  wire \q_reg[20]_0 ;
  wire \q_reg[21] ;
  wire \q_reg[21]_0 ;
  wire \q_reg[22] ;
  wire \q_reg[22]_0 ;
  wire \q_reg[23] ;
  wire \q_reg[23]_0 ;
  wire \q_reg[24] ;
  wire \q_reg[24]_0 ;
  wire \q_reg[25] ;
  wire \q_reg[25]_0 ;
  wire \q_reg[26] ;
  wire \q_reg[26]_0 ;
  wire \q_reg[27] ;
  wire \q_reg[27]_0 ;
  wire \q_reg[28] ;
  wire \q_reg[28]_0 ;
  wire \q_reg[29] ;
  wire \q_reg[29]_0 ;
  wire \q_reg[29]_1 ;
  wire \q_reg[2] ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3] ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4] ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5] ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6] ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7] ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8] ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9] ;
  wire \q_reg[9]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \a2_sum1_reg_1773[29]_i_1 
       (.I0(\ap_CS_fsm_reg[8]_0 [4]),
        .I1(empty_n_reg_0),
        .I2(A_BUS_ARREADY),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .O(\a2_sum1_reg_1773_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h888F8880)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(empty_n_reg_0),
        .I1(\ap_CS_fsm_reg[8]_0 [4]),
        .I2(A_BUS_ARREADY),
        .I3(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .I4(\ap_CS_fsm_reg[8]_0 [5]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__4
       (.I0(push),
        .I1(\pout_reg_n_2_[2] ),
        .I2(\pout_reg_n_2_[1] ),
        .I3(\pout_reg_n_2_[0] ),
        .I4(full_n_i_4__1_n_2),
        .I5(data_vld_reg_n_2),
        .O(data_vld_i_1__4_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hABFFAAAA)) 
    empty_n_i_1__2
       (.I0(data_vld_reg_n_2),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .I2(A_BUS_ARREADY),
        .I3(\ap_CS_fsm_reg[8]_0 [4]),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__2_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_2),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FFFF)) 
    full_n_i_1
       (.I0(\pout_reg_n_2_[2] ),
        .I1(full_n_i_2__2_n_2),
        .I2(full_n_i_3__2_n_2),
        .I3(m_axi_LOG_BUS_BREADY),
        .I4(ap_rst_n),
        .I5(full_n_i_4__1_n_2),
        .O(full_n_i_1_n_2));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__2
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .O(full_n_i_2__2_n_2));
  LUT6 #(
    .INIT(64'hFD55FFFFFFFFFFFF)) 
    full_n_i_3__2
       (.I0(push),
        .I1(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .I2(A_BUS_ARREADY),
        .I3(\ap_CS_fsm_reg[8]_0 [4]),
        .I4(empty_n_reg_0),
        .I5(data_vld_reg_n_2),
        .O(full_n_i_3__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hA2A2A222)) 
    full_n_i_4__1
       (.I0(data_vld_reg_n_2),
        .I1(empty_n_reg_0),
        .I2(\ap_CS_fsm_reg[8]_0 [4]),
        .I3(A_BUS_ARREADY),
        .I4(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .O(full_n_i_4__1_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(m_axi_LOG_BUS_BREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][0]_srl5_i_46 
       (.I0(\a2_sum6_reg_1729_reg[29] [0]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [0]),
        .I3(\a2_sum5_reg_1718_reg[29] [0]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][0]_srl5_i_48 
       (.I0(\a2_sum9_reg_1762_reg[29] [0]),
        .I1(\a2_sum7_reg_1740_reg[29] [0]),
        .I2(\a2_sum8_reg_1751_reg[29] [0]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_62 
       (.I0(empty_n_reg_0),
        .I1(\ap_CS_fsm_reg[8]_0 [4]),
        .O(\q_reg[29]_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \mem_reg[4][0]_srl5_i_70 
       (.I0(\ap_CS_fsm_reg[8]_0 [3]),
        .I1(\ap_CS_fsm_reg[8]_0 [2]),
        .I2(\ap_CS_fsm_reg[8]_0 [4]),
        .I3(empty_n_reg_0),
        .O(\mem_reg[4][0]_srl5_i_70_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][10]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [10]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [10]),
        .I3(\a2_sum5_reg_1718_reg[29] [10]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][10]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [10]),
        .I1(\a2_sum7_reg_1740_reg[29] [10]),
        .I2(\a2_sum8_reg_1751_reg[29] [10]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[10] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][11]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [11]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [11]),
        .I3(\a2_sum5_reg_1718_reg[29] [11]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][11]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [11]),
        .I1(\a2_sum7_reg_1740_reg[29] [11]),
        .I2(\a2_sum8_reg_1751_reg[29] [11]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[11] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][12]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [12]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [12]),
        .I3(\a2_sum5_reg_1718_reg[29] [12]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][12]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [12]),
        .I1(\a2_sum7_reg_1740_reg[29] [12]),
        .I2(\a2_sum8_reg_1751_reg[29] [12]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[12] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][13]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [13]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [13]),
        .I3(\a2_sum5_reg_1718_reg[29] [13]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][13]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [13]),
        .I1(\a2_sum7_reg_1740_reg[29] [13]),
        .I2(\a2_sum8_reg_1751_reg[29] [13]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[13] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][14]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [14]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [14]),
        .I3(\a2_sum5_reg_1718_reg[29] [14]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][14]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [14]),
        .I1(\a2_sum7_reg_1740_reg[29] [14]),
        .I2(\a2_sum8_reg_1751_reg[29] [14]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[14] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][15]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [15]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [15]),
        .I3(\a2_sum5_reg_1718_reg[29] [15]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][15]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [15]),
        .I1(\a2_sum7_reg_1740_reg[29] [15]),
        .I2(\a2_sum8_reg_1751_reg[29] [15]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[15] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][16]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [16]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [16]),
        .I3(\a2_sum5_reg_1718_reg[29] [16]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][16]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [16]),
        .I1(\a2_sum7_reg_1740_reg[29] [16]),
        .I2(\a2_sum8_reg_1751_reg[29] [16]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[16] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][17]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [17]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [17]),
        .I3(\a2_sum5_reg_1718_reg[29] [17]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][17]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [17]),
        .I1(\a2_sum7_reg_1740_reg[29] [17]),
        .I2(\a2_sum8_reg_1751_reg[29] [17]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[17] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][18]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [18]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [18]),
        .I3(\a2_sum5_reg_1718_reg[29] [18]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][18]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [18]),
        .I1(\a2_sum7_reg_1740_reg[29] [18]),
        .I2(\a2_sum8_reg_1751_reg[29] [18]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[18] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][19]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [19]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [19]),
        .I3(\a2_sum5_reg_1718_reg[29] [19]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][19]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [19]),
        .I1(\a2_sum7_reg_1740_reg[29] [19]),
        .I2(\a2_sum8_reg_1751_reg[29] [19]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[19] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][1]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [1]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [1]),
        .I3(\a2_sum5_reg_1718_reg[29] [1]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][1]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [1]),
        .I1(\a2_sum7_reg_1740_reg[29] [1]),
        .I2(\a2_sum8_reg_1751_reg[29] [1]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][20]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [20]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [20]),
        .I3(\a2_sum5_reg_1718_reg[29] [20]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][20]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [20]),
        .I1(\a2_sum7_reg_1740_reg[29] [20]),
        .I2(\a2_sum8_reg_1751_reg[29] [20]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[20] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][21]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [21]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [21]),
        .I3(\a2_sum5_reg_1718_reg[29] [21]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][21]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [21]),
        .I1(\a2_sum7_reg_1740_reg[29] [21]),
        .I2(\a2_sum8_reg_1751_reg[29] [21]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[21] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][22]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [22]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [22]),
        .I3(\a2_sum5_reg_1718_reg[29] [22]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][22]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [22]),
        .I1(\a2_sum7_reg_1740_reg[29] [22]),
        .I2(\a2_sum8_reg_1751_reg[29] [22]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[22] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][23]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [23]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [23]),
        .I3(\a2_sum5_reg_1718_reg[29] [23]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][23]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [23]),
        .I1(\a2_sum7_reg_1740_reg[29] [23]),
        .I2(\a2_sum8_reg_1751_reg[29] [23]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[23] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][24]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [24]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [24]),
        .I3(\a2_sum5_reg_1718_reg[29] [24]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][24]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [24]),
        .I1(\a2_sum7_reg_1740_reg[29] [24]),
        .I2(\a2_sum8_reg_1751_reg[29] [24]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[24] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][25]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [25]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [25]),
        .I3(\a2_sum5_reg_1718_reg[29] [25]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][25]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [25]),
        .I1(\a2_sum7_reg_1740_reg[29] [25]),
        .I2(\a2_sum8_reg_1751_reg[29] [25]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[25] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][26]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [26]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [26]),
        .I3(\a2_sum5_reg_1718_reg[29] [26]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][26]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [26]),
        .I1(\a2_sum7_reg_1740_reg[29] [26]),
        .I2(\a2_sum8_reg_1751_reg[29] [26]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[26] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][27]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [27]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [27]),
        .I3(\a2_sum5_reg_1718_reg[29] [27]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][27]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [27]),
        .I1(\a2_sum7_reg_1740_reg[29] [27]),
        .I2(\a2_sum8_reg_1751_reg[29] [27]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[27] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][28]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [28]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [28]),
        .I3(\a2_sum5_reg_1718_reg[29] [28]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][28]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [28]),
        .I1(\a2_sum7_reg_1740_reg[29] [28]),
        .I2(\a2_sum8_reg_1751_reg[29] [28]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[28] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][29]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [29]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [29]),
        .I3(\a2_sum5_reg_1718_reg[29] [29]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[29]_1 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][29]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [29]),
        .I1(\a2_sum7_reg_1740_reg[29] [29]),
        .I2(\a2_sum8_reg_1751_reg[29] [29]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[29] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][2]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [2]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [2]),
        .I3(\a2_sum5_reg_1718_reg[29] [2]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][2]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [2]),
        .I1(\a2_sum7_reg_1740_reg[29] [2]),
        .I2(\a2_sum8_reg_1751_reg[29] [2]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][3]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [3]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [3]),
        .I3(\a2_sum5_reg_1718_reg[29] [3]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][3]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [3]),
        .I1(\a2_sum7_reg_1740_reg[29] [3]),
        .I2(\a2_sum8_reg_1751_reg[29] [3]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][4]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [4]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [4]),
        .I3(\a2_sum5_reg_1718_reg[29] [4]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][4]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [4]),
        .I1(\a2_sum7_reg_1740_reg[29] [4]),
        .I2(\a2_sum8_reg_1751_reg[29] [4]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][5]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [5]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [5]),
        .I3(\a2_sum5_reg_1718_reg[29] [5]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][5]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [5]),
        .I1(\a2_sum7_reg_1740_reg[29] [5]),
        .I2(\a2_sum8_reg_1751_reg[29] [5]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][6]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [6]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [6]),
        .I3(\a2_sum5_reg_1718_reg[29] [6]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][6]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [6]),
        .I1(\a2_sum7_reg_1740_reg[29] [6]),
        .I2(\a2_sum8_reg_1751_reg[29] [6]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][7]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [7]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [7]),
        .I3(\a2_sum5_reg_1718_reg[29] [7]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][7]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [7]),
        .I1(\a2_sum7_reg_1740_reg[29] [7]),
        .I2(\a2_sum8_reg_1751_reg[29] [7]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[7] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][8]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [8]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [8]),
        .I3(\a2_sum5_reg_1718_reg[29] [8]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][8]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [8]),
        .I1(\a2_sum7_reg_1740_reg[29] [8]),
        .I2(\a2_sum8_reg_1751_reg[29] [8]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[4][9]_srl5_i_10 
       (.I0(\a2_sum6_reg_1729_reg[29] [9]),
        .I1(\ap_CS_fsm_reg[8]_0 [1]),
        .I2(\a2_sum_reg_1701_reg[29] [9]),
        .I3(\a2_sum5_reg_1718_reg[29] [9]),
        .I4(\ap_CS_fsm_reg[8]_0 [0]),
        .I5(\mem_reg[4][0]_srl5_i_70_n_2 ),
        .O(\q_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[4][9]_srl5_i_11 
       (.I0(\a2_sum9_reg_1762_reg[29] [9]),
        .I1(\a2_sum7_reg_1740_reg[29] [9]),
        .I2(\a2_sum8_reg_1751_reg[29] [9]),
        .I3(\q_reg[29]_0 ),
        .I4(\ap_CS_fsm_reg[8]_0 [2]),
        .I5(\ap_CS_fsm_reg[8]_0 [3]),
        .O(\q_reg[9] ));
  LUT2 #(
    .INIT(4'h8)) 
    next_resp_i_1
       (.I0(m_axi_LOG_BUS_BREADY),
        .I1(m_axi_LOG_BUS_BVALID),
        .O(next_resp0));
  LUT6 #(
    .INIT(64'h9F609F609F609F20)) 
    \pout[0]_i_1__2 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[0]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hDFBF2040DFBF2000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFFFFFBF20000000)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__2_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_LOG_BUS_m_axi_read" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_read
   (m_axi_LOG_BUS_RREADY,
    SR,
    ap_clk,
    m_axi_LOG_BUS_RVALID,
    ap_rst_n);
  output m_axi_LOG_BUS_RREADY;
  input [0:0]SR;
  input ap_clk;
  input m_axi_LOG_BUS_RVALID;
  input ap_rst_n;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_3;
  wire \bus_equal_gen.rdata_valid_t_reg_n_2 ;
  wire m_axi_LOG_BUS_RREADY;
  wire m_axi_LOG_BUS_RVALID;
  wire rdata_ack_t;

  design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_buffer__parameterized0 buff_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_3),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .m_axi_LOG_BUS_RREADY(m_axi_LOG_BUS_RREADY),
        .m_axi_LOG_BUS_RVALID(m_axi_LOG_BUS_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_3),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .R(SR));
  design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_reg_slice rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .rdata_ack_t(rdata_ack_t));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_LOG_BUS_m_axi_reg_slice" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_reg_slice
   (rdata_ack_t,
    SR,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg );
  output rdata_ack_t;
  input [0:0]SR;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg ;

  wire [0:0]SR;
  wire ap_clk;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_2;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_2 ;
  wire \state[1]_i_1__0_n_2 ;
  wire \state_reg_n_2_[0] ;

  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    s_ready_t_i_1__0
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(\state_reg_n_2_[0] ),
        .I2(state),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_2),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \state[0]_i_1__0 
       (.I0(\state_reg_n_2_[0] ),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(state),
        .I3(rdata_ack_t),
        .O(\state[0]_i_1__0_n_2 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \state[1]_i_1__0 
       (.I0(\state_reg_n_2_[0] ),
        .I1(state),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_1__0_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_2 ),
        .Q(\state_reg_n_2_[0] ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_LOG_BUS_m_axi_throttl" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_throttl
   (Q,
    \throttl_cnt_reg[5]_0 ,
    m_axi_LOG_BUS_AWVALID,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    D,
    \could_multi_bursts.awlen_buf_reg[1] ,
    \could_multi_bursts.awlen_buf_reg[3] ,
    AWVALID_Dummy,
    SR,
    E,
    ap_clk);
  output [0:0]Q;
  output \throttl_cnt_reg[5]_0 ;
  output m_axi_LOG_BUS_AWVALID;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.loop_cnt_reg[5] ;
  input [0:0]D;
  input \could_multi_bursts.awlen_buf_reg[1] ;
  input [2:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input AWVALID_Dummy;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awlen_buf_reg[1] ;
  wire [2:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire m_axi_LOG_BUS_AWVALID;
  wire [7:1]p_0_in;
  wire \throttl_cnt_reg[5]_0 ;
  wire [7:1]throttl_cnt_reg__0;

  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(throttl_cnt_reg__0[5]),
        .I1(throttl_cnt_reg__0[4]),
        .I2(throttl_cnt_reg__0[7]),
        .I3(throttl_cnt_reg__0[6]),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_LOG_BUS_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[7]),
        .I4(throttl_cnt_reg__0[6]),
        .I5(\throttl_cnt_reg[5]_0 ),
        .O(m_axi_LOG_BUS_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_LOG_BUS_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg__0[1]),
        .I1(Q),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .O(\throttl_cnt_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h9099)) 
    \throttl_cnt[1]_i_1 
       (.I0(throttl_cnt_reg__0[1]),
        .I1(Q),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hDDD0000D)) 
    \throttl_cnt[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[1] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .I2(Q),
        .I3(throttl_cnt_reg__0[1]),
        .I4(throttl_cnt_reg__0[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFE010000FE01FE01)) 
    \throttl_cnt[3]_i_1 
       (.I0(throttl_cnt_reg__0[2]),
        .I1(throttl_cnt_reg__0[1]),
        .I2(Q),
        .I3(throttl_cnt_reg__0[3]),
        .I4(\could_multi_bursts.awlen_buf_reg[3] [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt_reg__0[1]),
        .I1(Q),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .I4(throttl_cnt_reg__0[4]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(\throttl_cnt_reg[5]_0 ),
        .I2(throttl_cnt_reg__0[5]),
        .I3(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \throttl_cnt[6]_i_1 
       (.I0(\throttl_cnt_reg[5]_0 ),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[6]),
        .I4(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(throttl_cnt_reg__0[5]),
        .I2(\throttl_cnt_reg[5]_0 ),
        .I3(throttl_cnt_reg__0[6]),
        .I4(throttl_cnt_reg__0[7]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(\throttl_cnt_reg[5]_0 ),
        .I1(throttl_cnt_reg__0[6]),
        .I2(throttl_cnt_reg__0[7]),
        .I3(throttl_cnt_reg__0[4]),
        .I4(throttl_cnt_reg__0[5]),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(throttl_cnt_reg__0[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg__0[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg__0[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(throttl_cnt_reg__0[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(throttl_cnt_reg__0[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(throttl_cnt_reg__0[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(throttl_cnt_reg__0[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fetch_readalloc_LOG_BUS_m_axi_write" *) 
module design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_write
   (mem_reg,
    SR,
    empty_n_reg,
    AWVALID_Dummy,
    m_axi_LOG_BUS_WVALID,
    m_axi_LOG_BUS_WLAST,
    D,
    \m_axi_LOG_BUS_AWLEN[3] ,
    \throttl_cnt_reg[0] ,
    E,
    m_axi_LOG_BUS_BREADY,
    m_axi_LOG_BUS_AWADDR,
    \ap_CS_fsm_reg[8] ,
    \q_reg[29] ,
    \q_reg[29]_0 ,
    \q_reg[28] ,
    \q_reg[27] ,
    \q_reg[26] ,
    \q_reg[25] ,
    \q_reg[24] ,
    \q_reg[23] ,
    \q_reg[22] ,
    \q_reg[21] ,
    \q_reg[20] ,
    \q_reg[19] ,
    \q_reg[18] ,
    \q_reg[17] ,
    \q_reg[16] ,
    \q_reg[15] ,
    \q_reg[14] ,
    \q_reg[13] ,
    \q_reg[12] ,
    \q_reg[11] ,
    \q_reg[10] ,
    \q_reg[9] ,
    \q_reg[8] ,
    \q_reg[7] ,
    \q_reg[6] ,
    \q_reg[5] ,
    \q_reg[4] ,
    \q_reg[3] ,
    \q_reg[2] ,
    \q_reg[1] ,
    \q_reg[0] ,
    ap_reg_ioackin_LOG_BUS_WREADY_reg,
    \i_1_48_reg_1706_reg[15] ,
    \a2_sum5_reg_1718_reg[29] ,
    \a2_sum1_reg_1773_reg[29] ,
    \q_reg[29]_1 ,
    \q_reg[28]_0 ,
    \q_reg[27]_0 ,
    \q_reg[26]_0 ,
    \q_reg[25]_0 ,
    \q_reg[24]_0 ,
    \q_reg[23]_0 ,
    \q_reg[22]_0 ,
    \q_reg[21]_0 ,
    \q_reg[20]_0 ,
    \q_reg[19]_0 ,
    \q_reg[18]_0 ,
    \q_reg[17]_0 ,
    \q_reg[16]_0 ,
    \q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 ,
    m_axi_LOG_BUS_WDATA,
    m_axi_LOG_BUS_WSTRB,
    ap_clk,
    Q,
    \throttl_cnt_reg[0]_0 ,
    m_axi_LOG_BUS_WREADY,
    \throttl_cnt_reg[6] ,
    m_axi_LOG_BUS_AWVALID,
    m_axi_LOG_BUS_AWREADY,
    \throttl_cnt_reg[5] ,
    \throttl_cnt_reg[1] ,
    ap_reg_ioackin_LOG_BUS_AWREADY,
    \ap_CS_fsm_reg[60] ,
    exitcond_fu_373_p2,
    ap_reg_ioackin_LOG_BUS_WREADY,
    A_BUS_ARREADY,
    ap_reg_ioackin_A_BUS_ARREADY_reg,
    m_axi_LOG_BUS_BVALID,
    ap_rst_n,
    ap_NS_fsm1,
    ap_start,
    \a2_sum9_reg_1762_reg[29] ,
    \a2_sum7_reg_1740_reg[29] ,
    \a2_sum8_reg_1751_reg[29] ,
    \a2_sum6_reg_1729_reg[29] ,
    \a2_sum_reg_1701_reg[29] ,
    \a2_sum5_reg_1718_reg[29]_0 ,
    pop0,
    \LOG_BUS_addr_reg_1639_reg[29] );
  output mem_reg;
  output [0:0]SR;
  output empty_n_reg;
  output AWVALID_Dummy;
  output m_axi_LOG_BUS_WVALID;
  output m_axi_LOG_BUS_WLAST;
  output [0:0]D;
  output [3:0]\m_axi_LOG_BUS_AWLEN[3] ;
  output \throttl_cnt_reg[0] ;
  output [0:0]E;
  output m_axi_LOG_BUS_BREADY;
  output [29:0]m_axi_LOG_BUS_AWADDR;
  output [3:0]\ap_CS_fsm_reg[8] ;
  output \q_reg[29] ;
  output \q_reg[29]_0 ;
  output \q_reg[28] ;
  output \q_reg[27] ;
  output \q_reg[26] ;
  output \q_reg[25] ;
  output \q_reg[24] ;
  output \q_reg[23] ;
  output \q_reg[22] ;
  output \q_reg[21] ;
  output \q_reg[20] ;
  output \q_reg[19] ;
  output \q_reg[18] ;
  output \q_reg[17] ;
  output \q_reg[16] ;
  output \q_reg[15] ;
  output \q_reg[14] ;
  output \q_reg[13] ;
  output \q_reg[12] ;
  output \q_reg[11] ;
  output \q_reg[10] ;
  output \q_reg[9] ;
  output \q_reg[8] ;
  output \q_reg[7] ;
  output \q_reg[6] ;
  output \q_reg[5] ;
  output \q_reg[4] ;
  output \q_reg[3] ;
  output \q_reg[2] ;
  output \q_reg[1] ;
  output \q_reg[0] ;
  output ap_reg_ioackin_LOG_BUS_WREADY_reg;
  output [0:0]\i_1_48_reg_1706_reg[15] ;
  output [0:0]\a2_sum5_reg_1718_reg[29] ;
  output [0:0]\a2_sum1_reg_1773_reg[29] ;
  output \q_reg[29]_1 ;
  output \q_reg[28]_0 ;
  output \q_reg[27]_0 ;
  output \q_reg[26]_0 ;
  output \q_reg[25]_0 ;
  output \q_reg[24]_0 ;
  output \q_reg[23]_0 ;
  output \q_reg[22]_0 ;
  output \q_reg[21]_0 ;
  output \q_reg[20]_0 ;
  output \q_reg[19]_0 ;
  output \q_reg[18]_0 ;
  output \q_reg[17]_0 ;
  output \q_reg[16]_0 ;
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output \q_reg[12]_0 ;
  output \q_reg[11]_0 ;
  output \q_reg[10]_0 ;
  output \q_reg[9]_0 ;
  output \q_reg[8]_0 ;
  output \q_reg[7]_0 ;
  output \q_reg[6]_0 ;
  output \q_reg[5]_0 ;
  output \q_reg[4]_0 ;
  output \q_reg[3]_0 ;
  output \q_reg[2]_0 ;
  output \q_reg[1]_0 ;
  output \q_reg[0]_0 ;
  output [31:0]m_axi_LOG_BUS_WDATA;
  output [3:0]m_axi_LOG_BUS_WSTRB;
  input ap_clk;
  input [15:0]Q;
  input [0:0]\throttl_cnt_reg[0]_0 ;
  input m_axi_LOG_BUS_WREADY;
  input \throttl_cnt_reg[6] ;
  input m_axi_LOG_BUS_AWVALID;
  input m_axi_LOG_BUS_AWREADY;
  input \throttl_cnt_reg[5] ;
  input \throttl_cnt_reg[1] ;
  input ap_reg_ioackin_LOG_BUS_AWREADY;
  input [9:0]\ap_CS_fsm_reg[60] ;
  input exitcond_fu_373_p2;
  input ap_reg_ioackin_LOG_BUS_WREADY;
  input A_BUS_ARREADY;
  input ap_reg_ioackin_A_BUS_ARREADY_reg;
  input m_axi_LOG_BUS_BVALID;
  input ap_rst_n;
  input ap_NS_fsm1;
  input ap_start;
  input [29:0]\a2_sum9_reg_1762_reg[29] ;
  input [29:0]\a2_sum7_reg_1740_reg[29] ;
  input [29:0]\a2_sum8_reg_1751_reg[29] ;
  input [29:0]\a2_sum6_reg_1729_reg[29] ;
  input [29:0]\a2_sum_reg_1701_reg[29] ;
  input [29:0]\a2_sum5_reg_1718_reg[29]_0 ;
  input pop0;
  input [29:0]\LOG_BUS_addr_reg_1639_reg[29] ;

  wire AWVALID_Dummy;
  wire A_BUS_ARREADY;
  wire [0:0]D;
  wire [0:0]E;
  wire [29:0]\LOG_BUS_addr_reg_1639_reg[29] ;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]\a2_sum1_reg_1773_reg[29] ;
  wire [0:0]\a2_sum5_reg_1718_reg[29] ;
  wire [29:0]\a2_sum5_reg_1718_reg[29]_0 ;
  wire [29:0]\a2_sum6_reg_1729_reg[29] ;
  wire [29:0]\a2_sum7_reg_1740_reg[29] ;
  wire [29:0]\a2_sum8_reg_1751_reg[29] ;
  wire [29:0]\a2_sum9_reg_1762_reg[29] ;
  wire [29:0]\a2_sum_reg_1701_reg[29] ;
  wire [31:2]align_len0;
  wire \align_len0_inferred__1/i__carry__0_n_2 ;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__0_n_4 ;
  wire \align_len0_inferred__1/i__carry__0_n_5 ;
  wire \align_len0_inferred__1/i__carry__1_n_2 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_4 ;
  wire \align_len0_inferred__1/i__carry__1_n_5 ;
  wire \align_len0_inferred__1/i__carry__2_n_2 ;
  wire \align_len0_inferred__1/i__carry__2_n_3 ;
  wire \align_len0_inferred__1/i__carry__2_n_4 ;
  wire \align_len0_inferred__1/i__carry__2_n_5 ;
  wire \align_len0_inferred__1/i__carry__3_n_2 ;
  wire \align_len0_inferred__1/i__carry__3_n_3 ;
  wire \align_len0_inferred__1/i__carry__3_n_4 ;
  wire \align_len0_inferred__1/i__carry__3_n_5 ;
  wire \align_len0_inferred__1/i__carry__4_n_2 ;
  wire \align_len0_inferred__1/i__carry__4_n_3 ;
  wire \align_len0_inferred__1/i__carry__4_n_4 ;
  wire \align_len0_inferred__1/i__carry__4_n_5 ;
  wire \align_len0_inferred__1/i__carry__5_n_2 ;
  wire \align_len0_inferred__1/i__carry__5_n_3 ;
  wire \align_len0_inferred__1/i__carry__5_n_4 ;
  wire \align_len0_inferred__1/i__carry__5_n_5 ;
  wire \align_len0_inferred__1/i__carry__6_n_4 ;
  wire \align_len0_inferred__1/i__carry__6_n_5 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_4 ;
  wire \align_len0_inferred__1/i__carry_n_5 ;
  wire \align_len_reg_n_2_[10] ;
  wire \align_len_reg_n_2_[11] ;
  wire \align_len_reg_n_2_[12] ;
  wire \align_len_reg_n_2_[13] ;
  wire \align_len_reg_n_2_[14] ;
  wire \align_len_reg_n_2_[15] ;
  wire \align_len_reg_n_2_[16] ;
  wire \align_len_reg_n_2_[17] ;
  wire \align_len_reg_n_2_[18] ;
  wire \align_len_reg_n_2_[19] ;
  wire \align_len_reg_n_2_[20] ;
  wire \align_len_reg_n_2_[21] ;
  wire \align_len_reg_n_2_[22] ;
  wire \align_len_reg_n_2_[23] ;
  wire \align_len_reg_n_2_[24] ;
  wire \align_len_reg_n_2_[25] ;
  wire \align_len_reg_n_2_[26] ;
  wire \align_len_reg_n_2_[27] ;
  wire \align_len_reg_n_2_[28] ;
  wire \align_len_reg_n_2_[29] ;
  wire \align_len_reg_n_2_[2] ;
  wire \align_len_reg_n_2_[30] ;
  wire \align_len_reg_n_2_[31] ;
  wire \align_len_reg_n_2_[3] ;
  wire \align_len_reg_n_2_[4] ;
  wire \align_len_reg_n_2_[5] ;
  wire \align_len_reg_n_2_[6] ;
  wire \align_len_reg_n_2_[7] ;
  wire \align_len_reg_n_2_[8] ;
  wire \align_len_reg_n_2_[9] ;
  wire [9:0]\ap_CS_fsm_reg[60] ;
  wire [3:0]\ap_CS_fsm_reg[8] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_reg_ioackin_A_BUS_ARREADY_reg;
  wire ap_reg_ioackin_LOG_BUS_AWREADY;
  wire ap_reg_ioackin_LOG_BUS_WREADY;
  wire ap_reg_ioackin_LOG_BUS_WREADY_reg;
  wire ap_rst_n;
  wire ap_start;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_6;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.fifo_burst_n_13 ;
  wire \bus_equal_gen.fifo_burst_n_14 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_19 ;
  wire \bus_equal_gen.fifo_burst_n_20 ;
  wire \bus_equal_gen.fifo_burst_n_21 ;
  wire \bus_equal_gen.fifo_burst_n_22 ;
  wire \bus_equal_gen.fifo_burst_n_23 ;
  wire \bus_equal_gen.fifo_burst_n_24 ;
  wire \bus_equal_gen.fifo_burst_n_25 ;
  wire \bus_equal_gen.fifo_burst_n_26 ;
  wire \bus_equal_gen.fifo_burst_n_27 ;
  wire \bus_equal_gen.fifo_burst_n_28 ;
  wire \bus_equal_gen.fifo_burst_n_29 ;
  wire \bus_equal_gen.fifo_burst_n_30 ;
  wire \bus_equal_gen.fifo_burst_n_31 ;
  wire \bus_equal_gen.fifo_burst_n_32 ;
  wire \bus_equal_gen.fifo_burst_n_33 ;
  wire \bus_equal_gen.fifo_burst_n_34 ;
  wire \bus_equal_gen.fifo_burst_n_35 ;
  wire \bus_equal_gen.fifo_burst_n_36 ;
  wire \bus_equal_gen.fifo_burst_n_37 ;
  wire \bus_equal_gen.fifo_burst_n_38 ;
  wire \bus_equal_gen.fifo_burst_n_39 ;
  wire \bus_equal_gen.fifo_burst_n_40 ;
  wire \bus_equal_gen.fifo_burst_n_6 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_2 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg__0 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_7_n_2 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_8_n_2 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_9_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_2 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [19:0]data;
  wire [31:2]data1;
  wire data_valid;
  wire empty_n_reg;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire end_addr_carry__0_i_1__0_n_2;
  wire end_addr_carry__0_i_2__0_n_2;
  wire end_addr_carry__0_i_3__0_n_2;
  wire end_addr_carry__0_i_4__0_n_2;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__1_i_1__0_n_2;
  wire end_addr_carry__1_i_2__0_n_2;
  wire end_addr_carry__1_i_3__0_n_2;
  wire end_addr_carry__1_i_4__0_n_2;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__2_i_1__0_n_2;
  wire end_addr_carry__2_i_2__0_n_2;
  wire end_addr_carry__2_i_3__0_n_2;
  wire end_addr_carry__2_i_4__0_n_2;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__3_i_1__0_n_2;
  wire end_addr_carry__3_i_2__0_n_2;
  wire end_addr_carry__3_i_3__0_n_2;
  wire end_addr_carry__3_i_4__0_n_2;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__4_i_1__0_n_2;
  wire end_addr_carry__4_i_2__0_n_2;
  wire end_addr_carry__4_i_3__0_n_2;
  wire end_addr_carry__4_i_4__0_n_2;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__5_i_1__0_n_2;
  wire end_addr_carry__5_i_2__0_n_2;
  wire end_addr_carry__5_i_3__0_n_2;
  wire end_addr_carry__5_i_4__0_n_2;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__6_i_1__0_n_2;
  wire end_addr_carry__6_i_2__0_n_2;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry_i_1__0_n_2;
  wire end_addr_carry_i_2__0_n_2;
  wire end_addr_carry_i_3__0_n_2;
  wire end_addr_carry_i_4__0_n_2;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire exitcond_fu_373_p2;
  wire fifo_resp_ready;
  wire [60:32]fifo_wreq_data;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_2;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_2;
  wire first_sect_carry__0_i_2__0_n_2;
  wire first_sect_carry__0_i_3__0_n_2;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry_i_1__0_n_2;
  wire first_sect_carry_i_2__0_n_2;
  wire first_sect_carry_i_3__0_n_2;
  wire first_sect_carry_i_4__0_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire [0:0]\i_1_48_reg_1706_reg[15] ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire [29:0]m_axi_LOG_BUS_AWADDR;
  wire [3:0]\m_axi_LOG_BUS_AWLEN[3] ;
  wire m_axi_LOG_BUS_AWREADY;
  wire m_axi_LOG_BUS_AWVALID;
  wire m_axi_LOG_BUS_BREADY;
  wire m_axi_LOG_BUS_BVALID;
  wire [31:0]m_axi_LOG_BUS_WDATA;
  wire m_axi_LOG_BUS_WLAST;
  wire m_axi_LOG_BUS_WREADY;
  wire [3:0]m_axi_LOG_BUS_WSTRB;
  wire m_axi_LOG_BUS_WVALID;
  wire mem_reg;
  wire next_loop;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_26_in;
  wire pop0;
  wire push;
  wire \q_reg[0] ;
  wire \q_reg[0]_0 ;
  wire \q_reg[10] ;
  wire \q_reg[10]_0 ;
  wire \q_reg[11] ;
  wire \q_reg[11]_0 ;
  wire \q_reg[12] ;
  wire \q_reg[12]_0 ;
  wire \q_reg[13] ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14] ;
  wire \q_reg[14]_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_0 ;
  wire \q_reg[16] ;
  wire \q_reg[16]_0 ;
  wire \q_reg[17] ;
  wire \q_reg[17]_0 ;
  wire \q_reg[18] ;
  wire \q_reg[18]_0 ;
  wire \q_reg[19] ;
  wire \q_reg[19]_0 ;
  wire \q_reg[1] ;
  wire \q_reg[1]_0 ;
  wire \q_reg[20] ;
  wire \q_reg[20]_0 ;
  wire \q_reg[21] ;
  wire \q_reg[21]_0 ;
  wire \q_reg[22] ;
  wire \q_reg[22]_0 ;
  wire \q_reg[23] ;
  wire \q_reg[23]_0 ;
  wire \q_reg[24] ;
  wire \q_reg[24]_0 ;
  wire \q_reg[25] ;
  wire \q_reg[25]_0 ;
  wire \q_reg[26] ;
  wire \q_reg[26]_0 ;
  wire \q_reg[27] ;
  wire \q_reg[27]_0 ;
  wire \q_reg[28] ;
  wire \q_reg[28]_0 ;
  wire \q_reg[29] ;
  wire \q_reg[29]_0 ;
  wire \q_reg[29]_1 ;
  wire \q_reg[2] ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3] ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4] ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5] ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6] ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7] ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8] ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9] ;
  wire \q_reg[9]_0 ;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire [19:0]sect_cnt_reg;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_2 ;
  wire \sect_len_buf[1]_i_1_n_2 ;
  wire \sect_len_buf[2]_i_1_n_2 ;
  wire \sect_len_buf[3]_i_1_n_2 ;
  wire \sect_len_buf[4]_i_1_n_2 ;
  wire \sect_len_buf[5]_i_1_n_2 ;
  wire \sect_len_buf[6]_i_1_n_2 ;
  wire \sect_len_buf[7]_i_1_n_2 ;
  wire \sect_len_buf[8]_i_1_n_2 ;
  wire \sect_len_buf[9]_i_2_n_2 ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire [31:2]start_addr_buf;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire \throttl_cnt_reg[0] ;
  wire [0:0]\throttl_cnt_reg[0]_0 ;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[5] ;
  wire \throttl_cnt_reg[6] ;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_2;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 ,\align_len0_inferred__1/i__carry_n_4 ,\align_len0_inferred__1/i__carry_n_5 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[34:32],1'b0}),
        .O({align_len0[4:2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_2 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_2 ,\align_len0_inferred__1/i__carry__0_n_3 ,\align_len0_inferred__1/i__carry__0_n_4 ,\align_len0_inferred__1/i__carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[38:35]),
        .O(align_len0[8:5]),
        .S({fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_2 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_2 ,\align_len0_inferred__1/i__carry__1_n_3 ,\align_len0_inferred__1/i__carry__1_n_4 ,\align_len0_inferred__1/i__carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[42:39]),
        .O(align_len0[12:9]),
        .S({fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_2 ),
        .CO({\align_len0_inferred__1/i__carry__2_n_2 ,\align_len0_inferred__1/i__carry__2_n_3 ,\align_len0_inferred__1/i__carry__2_n_4 ,\align_len0_inferred__1/i__carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[46:43]),
        .O(align_len0[16:13]),
        .S({fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__3 
       (.CI(\align_len0_inferred__1/i__carry__2_n_2 ),
        .CO({\align_len0_inferred__1/i__carry__3_n_2 ,\align_len0_inferred__1/i__carry__3_n_3 ,\align_len0_inferred__1/i__carry__3_n_4 ,\align_len0_inferred__1/i__carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[50:47]),
        .O(align_len0[20:17]),
        .S({fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__4 
       (.CI(\align_len0_inferred__1/i__carry__3_n_2 ),
        .CO({\align_len0_inferred__1/i__carry__4_n_2 ,\align_len0_inferred__1/i__carry__4_n_3 ,\align_len0_inferred__1/i__carry__4_n_4 ,\align_len0_inferred__1/i__carry__4_n_5 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[54:51]),
        .O(align_len0[24:21]),
        .S({fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__5 
       (.CI(\align_len0_inferred__1/i__carry__4_n_2 ),
        .CO({\align_len0_inferred__1/i__carry__5_n_2 ,\align_len0_inferred__1/i__carry__5_n_3 ,\align_len0_inferred__1/i__carry__5_n_4 ,\align_len0_inferred__1/i__carry__5_n_5 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[58:55]),
        .O(align_len0[28:25]),
        .S({fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__6 
       (.CI(\align_len0_inferred__1/i__carry__5_n_2 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry__6_n_4 ,\align_len0_inferred__1/i__carry__6_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data[60:59]}),
        .O({\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED [3],align_len0[31:29]}),
        .S({1'b0,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_2_[10] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_2_[11] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_2_[12] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_2_[13] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_2_[14] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_2_[15] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_2_[16] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_2_[17] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_2_[18] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_2_[19] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_2_[20] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_2_[21] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_2_[22] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[23]),
        .Q(\align_len_reg_n_2_[23] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[24]),
        .Q(\align_len_reg_n_2_[24] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[25]),
        .Q(\align_len_reg_n_2_[25] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[26]),
        .Q(\align_len_reg_n_2_[26] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[27]),
        .Q(\align_len_reg_n_2_[27] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[28]),
        .Q(\align_len_reg_n_2_[28] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[29]),
        .Q(\align_len_reg_n_2_[29] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_2_[2] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_2_[30] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_2_[31] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_2_[3] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_2_[4] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_2_[5] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_2_[6] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_2_[7] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_2_[8] ),
        .R(fifo_wreq_n_104));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_2_[9] ),
        .R(fifo_wreq_n_104));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[3] ),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[4] ),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[5] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[6] ),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[7] ),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[8] ),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[9] ),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[10] ),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[11] ),
        .Q(beat_len_buf[9]),
        .R(SR));
  design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_buffer buff_wdata
       (.A_BUS_ARREADY(A_BUS_ARREADY),
        .Q(Q),
        .\a2_sum5_reg_1718_reg[29] (\a2_sum5_reg_1718_reg[29] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[8] [2]),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[60] [3:2]),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_A_BUS_ARREADY_reg(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .ap_reg_ioackin_LOG_BUS_WREADY(ap_reg_ioackin_LOG_BUS_WREADY),
        .ap_reg_ioackin_LOG_BUS_WREADY_reg(ap_reg_ioackin_LOG_BUS_WREADY_reg),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_6),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (m_axi_LOG_BUS_WVALID),
        .\bus_equal_gen.strb_buf_reg[3] ({tmp_strb,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45}),
        .data_valid(data_valid),
        .m_axi_LOG_BUS_WREADY(m_axi_LOG_BUS_WREADY),
        .mem_reg_0(mem_reg),
        .p_26_in(p_26_in),
        .\q_tmp_reg[0]_0 (SR));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_40 ),
        .Q(m_axi_LOG_BUS_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_6),
        .Q(m_axi_LOG_BUS_WVALID),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_LOG_BUS_WDATA[0]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_LOG_BUS_WDATA[10]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_LOG_BUS_WDATA[11]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_LOG_BUS_WDATA[12]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_LOG_BUS_WDATA[13]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_LOG_BUS_WDATA[14]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_LOG_BUS_WDATA[15]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_LOG_BUS_WDATA[16]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_LOG_BUS_WDATA[17]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_27),
        .Q(m_axi_LOG_BUS_WDATA[18]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_26),
        .Q(m_axi_LOG_BUS_WDATA[19]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_LOG_BUS_WDATA[1]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_25),
        .Q(m_axi_LOG_BUS_WDATA[20]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_24),
        .Q(m_axi_LOG_BUS_WDATA[21]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_23),
        .Q(m_axi_LOG_BUS_WDATA[22]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_22),
        .Q(m_axi_LOG_BUS_WDATA[23]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_21),
        .Q(m_axi_LOG_BUS_WDATA[24]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_20),
        .Q(m_axi_LOG_BUS_WDATA[25]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_19),
        .Q(m_axi_LOG_BUS_WDATA[26]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_18),
        .Q(m_axi_LOG_BUS_WDATA[27]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_17),
        .Q(m_axi_LOG_BUS_WDATA[28]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_16),
        .Q(m_axi_LOG_BUS_WDATA[29]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_LOG_BUS_WDATA[2]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_15),
        .Q(m_axi_LOG_BUS_WDATA[30]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_14),
        .Q(m_axi_LOG_BUS_WDATA[31]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_LOG_BUS_WDATA[3]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_LOG_BUS_WDATA[4]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_LOG_BUS_WDATA[5]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_LOG_BUS_WDATA[6]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_LOG_BUS_WDATA[7]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_LOG_BUS_WDATA[8]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_LOG_BUS_WDATA[9]),
        .R(SR));
  design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(last_sect),
        .E(\bus_equal_gen.fifo_burst_n_37 ),
        .O({\bus_equal_gen.fifo_burst_n_11 ,\bus_equal_gen.fifo_burst_n_12 ,\bus_equal_gen.fifo_burst_n_13 ,\bus_equal_gen.fifo_burst_n_14 }),
        .Q(data),
        .SR(\bus_equal_gen.fifo_burst_n_35 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_40 ),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_LOG_BUS_WVALID),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.fifo_burst_n_39 ),
        .\bus_equal_gen.len_cnt_reg[7]_0 (\bus_equal_gen.len_cnt_reg__0 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (\bus_equal_gen.fifo_burst_n_33 ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_equal_gen.fifo_burst_n_34 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.sect_handling_reg (\bus_equal_gen.fifo_burst_n_6 ),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_equal_gen.fifo_burst_n_32 ),
        .\could_multi_bursts.sect_handling_reg_1 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .data_valid(data_valid),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_2),
        .in(awlen_tmp),
        .invalid_len_event_reg2_reg(invalid_len_event_reg2),
        .last_sect_buf(last_sect_buf),
        .m_axi_LOG_BUS_AWREADY(m_axi_LOG_BUS_AWREADY),
        .m_axi_LOG_BUS_WLAST(m_axi_LOG_BUS_WLAST),
        .m_axi_LOG_BUS_WREADY(m_axi_LOG_BUS_WREADY),
        .next_loop(next_loop),
        .next_wreq(next_wreq),
        .\q_reg[0]_0 (\bus_equal_gen.fifo_burst_n_36 ),
        .\sect_addr_buf_reg[2] (\bus_equal_gen.fifo_burst_n_38 ),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg[11] ({\bus_equal_gen.fifo_burst_n_19 ,\bus_equal_gen.fifo_burst_n_20 ,\bus_equal_gen.fifo_burst_n_21 ,\bus_equal_gen.fifo_burst_n_22 }),
        .\sect_cnt_reg[15] ({\bus_equal_gen.fifo_burst_n_23 ,\bus_equal_gen.fifo_burst_n_24 ,\bus_equal_gen.fifo_burst_n_25 ,\bus_equal_gen.fifo_burst_n_26 }),
        .\sect_cnt_reg[19] ({\bus_equal_gen.fifo_burst_n_27 ,\bus_equal_gen.fifo_burst_n_28 ,\bus_equal_gen.fifo_burst_n_29 ,\bus_equal_gen.fifo_burst_n_30 }),
        .\sect_cnt_reg[7] ({\bus_equal_gen.fifo_burst_n_15 ,\bus_equal_gen.fifo_burst_n_16 ,\bus_equal_gen.fifo_burst_n_17 ,\bus_equal_gen.fifo_burst_n_18 }),
        .\sect_len_buf_reg[9] ({sect_len_buf,\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] ,\sect_len_buf_reg_n_2_[1] ,\sect_len_buf_reg_n_2_[0] }),
        .\start_addr_buf_reg[31] (first_sect),
        .\throttl_cnt_reg[1] (\throttl_cnt_reg[1] ),
        .\throttl_cnt_reg[5] (\throttl_cnt_reg[5] ),
        .\throttl_cnt_reg[6] (\throttl_cnt_reg[6] ),
        .wreq_handling_reg(\bus_equal_gen.fifo_burst_n_31 ),
        .wreq_handling_reg_0(wreq_handling_reg_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [4]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_2 ),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_2 ),
        .I2(\bus_equal_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_2 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[0]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[1]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[2]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[3]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[4]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[5]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[6]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [6]),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(p_0_in__1[7]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7]),
        .R(\bus_equal_gen.fifo_burst_n_39 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(tmp_strb[0]),
        .Q(m_axi_LOG_BUS_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(tmp_strb[1]),
        .Q(m_axi_LOG_BUS_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(tmp_strb[2]),
        .Q(m_axi_LOG_BUS_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(tmp_strb[3]),
        .Q(m_axi_LOG_BUS_WSTRB[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_33 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_3 
       (.I0(m_axi_LOG_BUS_AWADDR[10]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_4 
       (.I0(m_axi_LOG_BUS_AWADDR[9]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_5 
       (.I0(m_axi_LOG_BUS_AWADDR[8]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_6 
       (.I0(m_axi_LOG_BUS_AWADDR[7]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_3 
       (.I0(m_axi_LOG_BUS_AWADDR[14]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_4 
       (.I0(m_axi_LOG_BUS_AWADDR[13]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_5 
       (.I0(m_axi_LOG_BUS_AWADDR[12]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_6 
       (.I0(m_axi_LOG_BUS_AWADDR[11]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_3 
       (.I0(m_axi_LOG_BUS_AWADDR[18]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_4 
       (.I0(m_axi_LOG_BUS_AWADDR[17]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_5 
       (.I0(m_axi_LOG_BUS_AWADDR[16]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_6 
       (.I0(m_axi_LOG_BUS_AWADDR[15]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_3 
       (.I0(m_axi_LOG_BUS_AWADDR[22]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_4 
       (.I0(m_axi_LOG_BUS_AWADDR[21]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_5 
       (.I0(m_axi_LOG_BUS_AWADDR[20]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_6 
       (.I0(m_axi_LOG_BUS_AWADDR[19]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_3 
       (.I0(m_axi_LOG_BUS_AWADDR[26]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_4 
       (.I0(m_axi_LOG_BUS_AWADDR[25]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_5 
       (.I0(m_axi_LOG_BUS_AWADDR[24]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_6 
       (.I0(m_axi_LOG_BUS_AWADDR[23]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(sect_addr_buf[2]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_7 
       (.I0(m_axi_LOG_BUS_AWADDR[29]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_8 
       (.I0(m_axi_LOG_BUS_AWADDR[28]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_9 
       (.I0(m_axi_LOG_BUS_AWADDR[27]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(sect_addr_buf[3]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(sect_addr_buf[4]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_LOG_BUS_AWADDR[2]),
        .I1(\m_axi_LOG_BUS_AWLEN[3] [0]),
        .I2(\m_axi_LOG_BUS_AWLEN[3] [1]),
        .I3(\m_axi_LOG_BUS_AWLEN[3] [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_LOG_BUS_AWADDR[1]),
        .I1(\m_axi_LOG_BUS_AWLEN[3] [1]),
        .I2(\m_axi_LOG_BUS_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_LOG_BUS_AWADDR[0]),
        .I1(\m_axi_LOG_BUS_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(sect_addr_buf[5]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(sect_addr_buf[6]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_LOG_BUS_AWADDR[6]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_LOG_BUS_AWADDR[5]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_5 
       (.I0(m_axi_LOG_BUS_AWADDR[4]),
        .I1(\m_axi_LOG_BUS_AWLEN[3] [1]),
        .I2(\m_axi_LOG_BUS_AWLEN[3] [0]),
        .I3(\m_axi_LOG_BUS_AWLEN[3] [2]),
        .I4(\m_axi_LOG_BUS_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_6 
       (.I0(m_axi_LOG_BUS_AWADDR[3]),
        .I1(\m_axi_LOG_BUS_AWLEN[3] [1]),
        .I2(\m_axi_LOG_BUS_AWLEN[3] [0]),
        .I3(\m_axi_LOG_BUS_AWLEN[3] [2]),
        .I4(\m_axi_LOG_BUS_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[10]),
        .Q(m_axi_LOG_BUS_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[11]),
        .Q(m_axi_LOG_BUS_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[12]),
        .Q(m_axi_LOG_BUS_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_LOG_BUS_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S({\could_multi_bursts.awaddr_buf[12]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[12]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[12]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[12]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[13]),
        .Q(m_axi_LOG_BUS_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[14]),
        .Q(m_axi_LOG_BUS_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[15]),
        .Q(m_axi_LOG_BUS_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[16]),
        .Q(m_axi_LOG_BUS_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S({\could_multi_bursts.awaddr_buf[16]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[16]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[16]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[16]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[17]),
        .Q(m_axi_LOG_BUS_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[18]),
        .Q(m_axi_LOG_BUS_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[19]),
        .Q(m_axi_LOG_BUS_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[20]),
        .Q(m_axi_LOG_BUS_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S({\could_multi_bursts.awaddr_buf[20]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[20]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[20]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[20]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[21]),
        .Q(m_axi_LOG_BUS_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[22]),
        .Q(m_axi_LOG_BUS_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[23]),
        .Q(m_axi_LOG_BUS_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[24]),
        .Q(m_axi_LOG_BUS_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S({\could_multi_bursts.awaddr_buf[24]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[24]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[24]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[24]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[25]),
        .Q(m_axi_LOG_BUS_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[26]),
        .Q(m_axi_LOG_BUS_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[27]),
        .Q(m_axi_LOG_BUS_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[28]),
        .Q(m_axi_LOG_BUS_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S({\could_multi_bursts.awaddr_buf[28]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[28]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[28]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[28]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[29]),
        .Q(m_axi_LOG_BUS_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[2]),
        .Q(m_axi_LOG_BUS_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[30]),
        .Q(m_axi_LOG_BUS_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[31]),
        .Q(m_axi_LOG_BUS_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_4 ,\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf[31]_i_7_n_2 ,\could_multi_bursts.awaddr_buf[31]_i_8_n_2 ,\could_multi_bursts.awaddr_buf[31]_i_9_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[3]),
        .Q(m_axi_LOG_BUS_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[4]),
        .Q(m_axi_LOG_BUS_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_LOG_BUS_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[5]),
        .Q(m_axi_LOG_BUS_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[6]),
        .Q(m_axi_LOG_BUS_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[7]),
        .Q(m_axi_LOG_BUS_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[8]),
        .Q(m_axi_LOG_BUS_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(m_axi_LOG_BUS_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[9]),
        .Q(m_axi_LOG_BUS_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awlen_tmp[0]),
        .Q(\m_axi_LOG_BUS_AWLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awlen_tmp[1]),
        .Q(\m_axi_LOG_BUS_AWLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awlen_tmp[2]),
        .Q(\m_axi_LOG_BUS_AWLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awlen_tmp[3]),
        .Q(\m_axi_LOG_BUS_AWLEN[3] [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_34 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_35 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_35 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_35 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_35 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_35 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in__0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_35 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_32 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__0 
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] ,\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_2,end_addr_carry_i_2__0_n_2,end_addr_carry_i_3__0_n_2,end_addr_carry_i_4__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_2),
        .CO({end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] ,\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1__0_n_2,end_addr_carry__0_i_2__0_n_2,end_addr_carry__0_i_3__0_n_2,end_addr_carry__0_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry__0_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(end_addr_carry__0_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry__0_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[6] ),
        .O(end_addr_carry__0_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_2),
        .CO({end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({data[1:0],\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1__0_n_2,end_addr_carry__1_i_2__0_n_2,end_addr_carry__1_i_3__0_n_2,end_addr_carry__1_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(data[1]),
        .I1(\align_len_reg_n_2_[13] ),
        .O(end_addr_carry__1_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(data[0]),
        .I1(\align_len_reg_n_2_[12] ),
        .O(end_addr_carry__1_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry__1_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[10] ),
        .O(end_addr_carry__1_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_2),
        .CO({end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI(data[5:2]),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1__0_n_2,end_addr_carry__2_i_2__0_n_2,end_addr_carry__2_i_3__0_n_2,end_addr_carry__2_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(data[5]),
        .I1(\align_len_reg_n_2_[17] ),
        .O(end_addr_carry__2_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(data[4]),
        .I1(\align_len_reg_n_2_[16] ),
        .O(end_addr_carry__2_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(data[3]),
        .I1(\align_len_reg_n_2_[15] ),
        .O(end_addr_carry__2_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(data[2]),
        .I1(\align_len_reg_n_2_[14] ),
        .O(end_addr_carry__2_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_2),
        .CO({end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI(data[9:6]),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1__0_n_2,end_addr_carry__3_i_2__0_n_2,end_addr_carry__3_i_3__0_n_2,end_addr_carry__3_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(data[9]),
        .I1(\align_len_reg_n_2_[21] ),
        .O(end_addr_carry__3_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(data[8]),
        .I1(\align_len_reg_n_2_[20] ),
        .O(end_addr_carry__3_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(data[7]),
        .I1(\align_len_reg_n_2_[19] ),
        .O(end_addr_carry__3_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(data[6]),
        .I1(\align_len_reg_n_2_[18] ),
        .O(end_addr_carry__3_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_2),
        .CO({end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI(data[13:10]),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1__0_n_2,end_addr_carry__4_i_2__0_n_2,end_addr_carry__4_i_3__0_n_2,end_addr_carry__4_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(data[13]),
        .I1(\align_len_reg_n_2_[25] ),
        .O(end_addr_carry__4_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(data[12]),
        .I1(\align_len_reg_n_2_[24] ),
        .O(end_addr_carry__4_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(data[11]),
        .I1(\align_len_reg_n_2_[23] ),
        .O(end_addr_carry__4_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(data[10]),
        .I1(\align_len_reg_n_2_[22] ),
        .O(end_addr_carry__4_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_2),
        .CO({end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI(data[17:14]),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1__0_n_2,end_addr_carry__5_i_2__0_n_2,end_addr_carry__5_i_3__0_n_2,end_addr_carry__5_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(data[17]),
        .I1(\align_len_reg_n_2_[29] ),
        .O(end_addr_carry__5_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(data[16]),
        .I1(\align_len_reg_n_2_[28] ),
        .O(end_addr_carry__5_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(data[15]),
        .I1(\align_len_reg_n_2_[27] ),
        .O(end_addr_carry__5_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(data[14]),
        .I1(\align_len_reg_n_2_[26] ),
        .O(end_addr_carry__5_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_2),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,data[18]}),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_2,end_addr_carry__6_i_2__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(data[19]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(data[18]),
        .I1(\align_len_reg_n_2_[30] ),
        .O(end_addr_carry__6_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[5] ),
        .O(end_addr_carry_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[4] ),
        .O(end_addr_carry_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[3] ),
        .O(end_addr_carry_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(end_addr_carry_i_4__0_n_2));
  design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_fifo__parameterized1 fifo_resp
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\could_multi_bursts.last_sect_buf_reg (\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(m_axi_LOG_BUS_BREADY),
        .in(invalid_len_event_reg2),
        .next_loop(next_loop),
        .next_resp(next_resp),
        .push(push),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_6 ));
  design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.A_BUS_ARREADY(A_BUS_ARREADY),
        .\a2_sum1_reg_1773_reg[29] (\a2_sum1_reg_1773_reg[29] ),
        .\a2_sum5_reg_1718_reg[29] (\a2_sum5_reg_1718_reg[29]_0 ),
        .\a2_sum6_reg_1729_reg[29] (\a2_sum6_reg_1729_reg[29] ),
        .\a2_sum7_reg_1740_reg[29] (\a2_sum7_reg_1740_reg[29] ),
        .\a2_sum8_reg_1751_reg[29] (\a2_sum8_reg_1751_reg[29] ),
        .\a2_sum9_reg_1762_reg[29] (\a2_sum9_reg_1762_reg[29] ),
        .\a2_sum_reg_1701_reg[29] (\a2_sum_reg_1701_reg[29] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] [3]),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[60] [8:3]),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_A_BUS_ARREADY_reg(ap_reg_ioackin_A_BUS_ARREADY_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .empty_n_reg_0(empty_n_reg),
        .m_axi_LOG_BUS_BREADY(m_axi_LOG_BUS_BREADY),
        .m_axi_LOG_BUS_BVALID(m_axi_LOG_BUS_BVALID),
        .next_resp0(next_resp0),
        .pop0(pop0),
        .push(push),
        .\q_reg[0] (\q_reg[0] ),
        .\q_reg[0]_0 (\q_reg[0]_0 ),
        .\q_reg[10] (\q_reg[10] ),
        .\q_reg[10]_0 (\q_reg[10]_0 ),
        .\q_reg[11] (\q_reg[11] ),
        .\q_reg[11]_0 (\q_reg[11]_0 ),
        .\q_reg[12] (\q_reg[12] ),
        .\q_reg[12]_0 (\q_reg[12]_0 ),
        .\q_reg[13] (\q_reg[13] ),
        .\q_reg[13]_0 (\q_reg[13]_0 ),
        .\q_reg[14] (\q_reg[14] ),
        .\q_reg[14]_0 (\q_reg[14]_0 ),
        .\q_reg[15] (\q_reg[15] ),
        .\q_reg[15]_0 (\q_reg[15]_0 ),
        .\q_reg[16] (\q_reg[16] ),
        .\q_reg[16]_0 (\q_reg[16]_0 ),
        .\q_reg[17] (\q_reg[17] ),
        .\q_reg[17]_0 (\q_reg[17]_0 ),
        .\q_reg[18] (\q_reg[18] ),
        .\q_reg[18]_0 (\q_reg[18]_0 ),
        .\q_reg[19] (\q_reg[19] ),
        .\q_reg[19]_0 (\q_reg[19]_0 ),
        .\q_reg[1] (\q_reg[1] ),
        .\q_reg[1]_0 (\q_reg[1]_0 ),
        .\q_reg[20] (\q_reg[20] ),
        .\q_reg[20]_0 (\q_reg[20]_0 ),
        .\q_reg[21] (\q_reg[21] ),
        .\q_reg[21]_0 (\q_reg[21]_0 ),
        .\q_reg[22] (\q_reg[22] ),
        .\q_reg[22]_0 (\q_reg[22]_0 ),
        .\q_reg[23] (\q_reg[23] ),
        .\q_reg[23]_0 (\q_reg[23]_0 ),
        .\q_reg[24] (\q_reg[24] ),
        .\q_reg[24]_0 (\q_reg[24]_0 ),
        .\q_reg[25] (\q_reg[25] ),
        .\q_reg[25]_0 (\q_reg[25]_0 ),
        .\q_reg[26] (\q_reg[26] ),
        .\q_reg[26]_0 (\q_reg[26]_0 ),
        .\q_reg[27] (\q_reg[27] ),
        .\q_reg[27]_0 (\q_reg[27]_0 ),
        .\q_reg[28] (\q_reg[28] ),
        .\q_reg[28]_0 (\q_reg[28]_0 ),
        .\q_reg[29] (\q_reg[29] ),
        .\q_reg[29]_0 (\q_reg[29]_0 ),
        .\q_reg[29]_1 (\q_reg[29]_1 ),
        .\q_reg[2] (\q_reg[2] ),
        .\q_reg[2]_0 (\q_reg[2]_0 ),
        .\q_reg[3] (\q_reg[3] ),
        .\q_reg[3]_0 (\q_reg[3]_0 ),
        .\q_reg[4] (\q_reg[4] ),
        .\q_reg[4]_0 (\q_reg[4]_0 ),
        .\q_reg[5] (\q_reg[5] ),
        .\q_reg[5]_0 (\q_reg[5]_0 ),
        .\q_reg[6] (\q_reg[6] ),
        .\q_reg[6]_0 (\q_reg[6]_0 ),
        .\q_reg[7] (\q_reg[7] ),
        .\q_reg[7]_0 (\q_reg[7]_0 ),
        .\q_reg[8] (\q_reg[8] ),
        .\q_reg[8]_0 (\q_reg[8]_0 ),
        .\q_reg[9] (\q_reg[9] ),
        .\q_reg[9]_0 (\q_reg[9]_0 ));
  design_1_fetch_readalloc_0_1_fetch_readalloc_LOG_BUS_m_axi_fifo__parameterized0 fifo_wreq
       (.E(\bus_equal_gen.fifo_burst_n_37 ),
        .\LOG_BUS_addr_reg_1639_reg[29] (\LOG_BUS_addr_reg_1639_reg[29] ),
        .Q({fifo_wreq_data,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61}),
        .S({fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64}),
        .SR(fifo_wreq_n_104),
        .\align_len_reg[12] ({fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84}),
        .\align_len_reg[16] ({fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80}),
        .\align_len_reg[20] ({fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76}),
        .\align_len_reg[24] ({fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72}),
        .\align_len_reg[28] ({fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68}),
        .\align_len_reg[4] ({fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91}),
        .\align_len_reg[8] ({fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88}),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[8] [1:0]),
        .\ap_CS_fsm_reg[60] ({\ap_CS_fsm_reg[60] [9],\ap_CS_fsm_reg[60] [2:0]}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_LOG_BUS_AWREADY(ap_reg_ioackin_LOG_BUS_AWREADY),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .ap_start(ap_start),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .exitcond_fu_373_p2(exitcond_fu_373_p2),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_2),
        .\i_1_48_reg_1706_reg[15] (\i_1_48_reg_1706_reg[15] ),
        .invalid_len_event_reg(fifo_wreq_n_103),
        .last_sect_buf(last_sect_buf),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg_0__s_port_] (fifo_wreq_n_99),
        .wreq_handling_reg({fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95}),
        .wreq_handling_reg_0({fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98}),
        .wreq_handling_reg_1(\bus_equal_gen.fifo_burst_n_36 ),
        .wreq_handling_reg_2(wreq_handling_reg_n_2));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_2,first_sect_carry_i_2__0_n_2,first_sect_carry_i_3__0_n_2,first_sect_carry_i_4__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_2,first_sect_carry__0_i_2__0_n_2,first_sect_carry__0_i_3__0_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(start_addr_buf[31]),
        .I1(sect_cnt_reg[19]),
        .I2(start_addr_buf[30]),
        .I3(sect_cnt_reg[18]),
        .O(first_sect_carry__0_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(start_addr_buf[29]),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[15]),
        .I3(start_addr_buf[27]),
        .I4(sect_cnt_reg[16]),
        .I5(start_addr_buf[28]),
        .O(first_sect_carry__0_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(start_addr_buf[26]),
        .I1(sect_cnt_reg[14]),
        .I2(sect_cnt_reg[12]),
        .I3(start_addr_buf[24]),
        .I4(sect_cnt_reg[13]),
        .I5(start_addr_buf[25]),
        .O(first_sect_carry__0_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(start_addr_buf[23]),
        .I1(sect_cnt_reg[11]),
        .I2(sect_cnt_reg[10]),
        .I3(start_addr_buf[22]),
        .I4(sect_cnt_reg[9]),
        .I5(start_addr_buf[21]),
        .O(first_sect_carry_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(sect_cnt_reg[8]),
        .I1(start_addr_buf[20]),
        .I2(sect_cnt_reg[6]),
        .I3(start_addr_buf[18]),
        .I4(start_addr_buf[19]),
        .I5(sect_cnt_reg[7]),
        .O(first_sect_carry_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(start_addr_buf[17]),
        .I1(sect_cnt_reg[5]),
        .I2(sect_cnt_reg[3]),
        .I3(start_addr_buf[15]),
        .I4(sect_cnt_reg[4]),
        .I5(start_addr_buf[16]),
        .O(first_sect_carry_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(start_addr_buf[14]),
        .I1(sect_cnt_reg[2]),
        .I2(sect_cnt_reg[0]),
        .I3(start_addr_buf[12]),
        .I4(sect_cnt_reg[1]),
        .I5(start_addr_buf[13]),
        .O(first_sect_carry_i_4__0_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_103),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[10]),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(start_addr_buf[11]),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(start_addr_buf[12]),
        .I1(first_sect),
        .I2(sect_cnt_reg[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(start_addr_buf[13]),
        .I1(first_sect),
        .I2(sect_cnt_reg[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(start_addr_buf[14]),
        .I1(first_sect),
        .I2(sect_cnt_reg[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(start_addr_buf[15]),
        .I1(first_sect),
        .I2(sect_cnt_reg[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(start_addr_buf[16]),
        .I1(first_sect),
        .I2(sect_cnt_reg[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(start_addr_buf[17]),
        .I1(first_sect),
        .I2(sect_cnt_reg[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(start_addr_buf[18]),
        .I1(first_sect),
        .I2(sect_cnt_reg[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(start_addr_buf[19]),
        .I1(first_sect),
        .I2(sect_cnt_reg[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(start_addr_buf[20]),
        .I1(first_sect),
        .I2(sect_cnt_reg[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(start_addr_buf[21]),
        .I1(first_sect),
        .I2(sect_cnt_reg[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(start_addr_buf[22]),
        .I1(first_sect),
        .I2(sect_cnt_reg[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(start_addr_buf[23]),
        .I1(first_sect),
        .I2(sect_cnt_reg[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(start_addr_buf[24]),
        .I1(first_sect),
        .I2(sect_cnt_reg[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(start_addr_buf[25]),
        .I1(first_sect),
        .I2(sect_cnt_reg[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(start_addr_buf[26]),
        .I1(first_sect),
        .I2(sect_cnt_reg[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(start_addr_buf[27]),
        .I1(first_sect),
        .I2(sect_cnt_reg[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(start_addr_buf[28]),
        .I1(first_sect),
        .I2(sect_cnt_reg[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(start_addr_buf[29]),
        .I1(first_sect),
        .I2(sect_cnt_reg[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[2]),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(start_addr_buf[30]),
        .I1(first_sect),
        .I2(sect_cnt_reg[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(start_addr_buf[31]),
        .I1(first_sect),
        .I2(sect_cnt_reg[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[3]),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[4]),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[5]),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[6]),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[7]),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[8]),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[9]),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\bus_equal_gen.fifo_burst_n_38 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_14 ),
        .Q(sect_cnt_reg[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_20 ),
        .Q(sect_cnt_reg[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_19 ),
        .Q(sect_cnt_reg[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_26 ),
        .Q(sect_cnt_reg[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_25 ),
        .Q(sect_cnt_reg[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_24 ),
        .Q(sect_cnt_reg[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_23 ),
        .Q(sect_cnt_reg[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_30 ),
        .Q(sect_cnt_reg[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_29 ),
        .Q(sect_cnt_reg[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_28 ),
        .Q(sect_cnt_reg[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_27 ),
        .Q(sect_cnt_reg[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_13 ),
        .Q(sect_cnt_reg[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_12 ),
        .Q(sect_cnt_reg[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_11 ),
        .Q(sect_cnt_reg[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(sect_cnt_reg[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_17 ),
        .Q(sect_cnt_reg[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_16 ),
        .Q(sect_cnt_reg[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_15 ),
        .Q(sect_cnt_reg[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_22 ),
        .Q(sect_cnt_reg[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_99),
        .D(\bus_equal_gen.fifo_burst_n_21 ),
        .Q(sect_cnt_reg[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[0]_i_1 
       (.I0(start_addr_buf[2]),
        .I1(\end_addr_buf_reg_n_2_[2] ),
        .I2(beat_len_buf[0]),
        .I3(last_sect),
        .I4(last_sect_buf),
        .I5(first_sect),
        .O(\sect_len_buf[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[1]_i_1 
       (.I0(start_addr_buf[3]),
        .I1(\end_addr_buf_reg_n_2_[3] ),
        .I2(beat_len_buf[1]),
        .I3(last_sect),
        .I4(last_sect_buf),
        .I5(first_sect),
        .O(\sect_len_buf[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[2]_i_1 
       (.I0(start_addr_buf[4]),
        .I1(\end_addr_buf_reg_n_2_[4] ),
        .I2(beat_len_buf[2]),
        .I3(last_sect),
        .I4(last_sect_buf),
        .I5(first_sect),
        .O(\sect_len_buf[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCC0FCC0FAAFFAAAA)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[5] ),
        .I1(beat_len_buf[3]),
        .I2(start_addr_buf[5]),
        .I3(last_sect),
        .I4(last_sect_buf),
        .I5(first_sect),
        .O(\sect_len_buf[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCC0FCC0FAAFFAAAA)) 
    \sect_len_buf[4]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[6] ),
        .I1(beat_len_buf[4]),
        .I2(start_addr_buf[6]),
        .I3(last_sect),
        .I4(last_sect_buf),
        .I5(first_sect),
        .O(\sect_len_buf[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[5]_i_1 
       (.I0(start_addr_buf[7]),
        .I1(\end_addr_buf_reg_n_2_[7] ),
        .I2(beat_len_buf[5]),
        .I3(last_sect),
        .I4(last_sect_buf),
        .I5(first_sect),
        .O(\sect_len_buf[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[6]_i_1 
       (.I0(start_addr_buf[8]),
        .I1(\end_addr_buf_reg_n_2_[8] ),
        .I2(beat_len_buf[6]),
        .I3(last_sect),
        .I4(last_sect_buf),
        .I5(first_sect),
        .O(\sect_len_buf[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCC0FCC0FAAFFAAAA)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[9] ),
        .I1(beat_len_buf[7]),
        .I2(start_addr_buf[9]),
        .I3(last_sect),
        .I4(last_sect_buf),
        .I5(first_sect),
        .O(\sect_len_buf[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCC0FCC0FAAFFAAAA)) 
    \sect_len_buf[8]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[10] ),
        .I1(beat_len_buf[8]),
        .I2(start_addr_buf[10]),
        .I3(last_sect),
        .I4(last_sect_buf),
        .I5(first_sect),
        .O(\sect_len_buf[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCC0FCC0FAAFFAAAA)) 
    \sect_len_buf[9]_i_2 
       (.I0(\end_addr_buf_reg_n_2_[11] ),
        .I1(beat_len_buf[9]),
        .I2(start_addr_buf[11]),
        .I3(last_sect),
        .I4(last_sect_buf),
        .I5(first_sect),
        .O(\sect_len_buf[9]_i_2_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[0]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[1]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[2]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[3]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[4]_i_1_n_2 ),
        .Q(sect_len_buf[4]),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[5]_i_1_n_2 ),
        .Q(sect_len_buf[5]),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[6]_i_1_n_2 ),
        .Q(sect_len_buf[6]),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[7]_i_1_n_2 ),
        .Q(sect_len_buf[7]),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[8]_i_1_n_2 ),
        .Q(sect_len_buf[8]),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[9]_i_2_n_2 ),
        .Q(sect_len_buf[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(start_addr_buf[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(start_addr_buf[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[0]),
        .Q(start_addr_buf[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[1]),
        .Q(start_addr_buf[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[2]),
        .Q(start_addr_buf[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[3]),
        .Q(start_addr_buf[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[4]),
        .Q(start_addr_buf[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[5]),
        .Q(start_addr_buf[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[6]),
        .Q(start_addr_buf[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[7]),
        .Q(start_addr_buf[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[8]),
        .Q(start_addr_buf[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[9]),
        .Q(start_addr_buf[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[10]),
        .Q(start_addr_buf[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[11]),
        .Q(start_addr_buf[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[12]),
        .Q(start_addr_buf[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[13]),
        .Q(start_addr_buf[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[14]),
        .Q(start_addr_buf[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[15]),
        .Q(start_addr_buf[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[16]),
        .Q(start_addr_buf[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[17]),
        .Q(start_addr_buf[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(start_addr_buf[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[18]),
        .Q(start_addr_buf[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[19]),
        .Q(start_addr_buf[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(start_addr_buf[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(start_addr_buf[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(start_addr_buf[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(start_addr_buf[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(start_addr_buf[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(start_addr_buf[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(start_addr_buf[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_51),
        .Q(data[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_50),
        .Q(data[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_49),
        .Q(data[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_48),
        .Q(data[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_47),
        .Q(data[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_46),
        .Q(data[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_45),
        .Q(data[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_44),
        .Q(data[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_43),
        .Q(data[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_42),
        .Q(data[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_41),
        .Q(data[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_40),
        .Q(data[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_39),
        .Q(data[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_38),
        .Q(data[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_37),
        .Q(data[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_36),
        .Q(data[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_35),
        .Q(data[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_34),
        .Q(data[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_33),
        .Q(data[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_32),
        .Q(data[19]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_37 ),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_LOG_BUS_AWLEN[3] [0]),
        .I1(\throttl_cnt_reg[0] ),
        .I2(\throttl_cnt_reg[0]_0 ),
        .O(D));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(m_axi_LOG_BUS_WREADY),
        .I1(m_axi_LOG_BUS_WVALID),
        .I2(\throttl_cnt_reg[6] ),
        .I3(\throttl_cnt_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[7]_i_4 
       (.I0(m_axi_LOG_BUS_AWVALID),
        .I1(m_axi_LOG_BUS_AWREADY),
        .I2(\m_axi_LOG_BUS_AWLEN[3] [1]),
        .I3(\m_axi_LOG_BUS_AWLEN[3] [0]),
        .I4(\m_axi_LOG_BUS_AWLEN[3] [3]),
        .I5(\m_axi_LOG_BUS_AWLEN[3] [2]),
        .O(\throttl_cnt_reg[0] ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_31 ),
        .Q(wreq_handling_reg_n_2),
        .R(SR));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
