Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 12 14:49:09 2024
| Host         : StaaBuG15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ram532_control_sets_placed.rpt
| Design       : ram532
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   257 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |          257 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           64 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            8192 |         5170 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------+------------------+------------------+----------------+
| Clock Signal |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+----------------------+------------------+------------------+----------------+
|  clk         | RAM[157][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[106][31]_i_1_n_0 |                  |               14 |             32 |
|  clk         | RAM[115][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[107][31]_i_1_n_0 |                  |               14 |             32 |
|  clk         | RAM[113][31]_i_1_n_0 |                  |               18 |             32 |
|  clk         | RAM[111][31]_i_1_n_0 |                  |               13 |             32 |
|  clk         | RAM[101][31]_i_1_n_0 |                  |               13 |             32 |
|  clk         | RAM[120][31]_i_1_n_0 |                  |               18 |             32 |
|  clk         | RAM[112][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[109][31]_i_1_n_0 |                  |               12 |             32 |
|  clk         | RAM[100][31]_i_1_n_0 |                  |               15 |             32 |
|  clk         | RAM[117][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[122][31]_i_1_n_0 |                  |               18 |             32 |
|  clk         | RAM[123][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[102][31]_i_1_n_0 |                  |               14 |             32 |
|  clk         | RAM[104][31]_i_1_n_0 |                  |               13 |             32 |
|  clk         | RAM[118][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[121][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[108][31]_i_1_n_0 |                  |               13 |             32 |
|  clk         | RAM[0][31]_i_1_n_0   |                  |               21 |             32 |
|  clk         | RAM[103][31]_i_1_n_0 |                  |               14 |             32 |
|  clk         | RAM[10][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[105][31]_i_1_n_0 |                  |               14 |             32 |
|  clk         | RAM[110][31]_i_1_n_0 |                  |               13 |             32 |
|  clk         | RAM[114][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[116][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[119][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[11][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[125][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[130][31]_i_1_n_0 |                  |               13 |             32 |
|  clk         | RAM[143][31]_i_1_n_0 |                  |               13 |             32 |
|  clk         | RAM[126][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[153][31]_i_1_n_0 |                  |               18 |             32 |
|  clk         | RAM[142][31]_i_1_n_0 |                  |               15 |             32 |
|  clk         | RAM[15][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[161][31]_i_1_n_0 |                  |               27 |             32 |
|  clk         | RAM[14][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[132][31]_i_1_n_0 |                  |               14 |             32 |
|  clk         | RAM[156][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[162][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[129][31]_i_1_n_0 |                  |               14 |             32 |
|  clk         | RAM[127][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[140][31]_i_1_n_0 |                  |               13 |             32 |
|  clk         | RAM[159][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[164][31]_i_1_n_0 |                  |               24 |             32 |
|  clk         | RAM[166][31]_i_1_n_0 |                  |               26 |             32 |
|  clk         | RAM[167][31]_i_1_n_0 |                  |               24 |             32 |
|  clk         | RAM[160][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[168][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[169][31]_i_1_n_0 |                  |               26 |             32 |
|  clk         | RAM[16][31]_i_1_n_0  |                  |               20 |             32 |
|  clk         | RAM[170][31]_i_1_n_0 |                  |               25 |             32 |
|  clk         | RAM[134][31]_i_1_n_0 |                  |               15 |             32 |
|  clk         | RAM[137][31]_i_1_n_0 |                  |               12 |             32 |
|  clk         | RAM[13][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[158][31]_i_1_n_0 |                  |               17 |             32 |
|  clk         | RAM[146][31]_i_1_n_0 |                  |               17 |             32 |
|  clk         | RAM[148][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[165][31]_i_1_n_0 |                  |               23 |             32 |
|  clk         | RAM[171][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[173][31]_i_1_n_0 |                  |               24 |             32 |
|  clk         | RAM[155][31]_i_1_n_0 |                  |               18 |             32 |
|  clk         | RAM[163][31]_i_1_n_0 |                  |               25 |             32 |
|  clk         | RAM[174][31]_i_1_n_0 |                  |               23 |             32 |
|  clk         | RAM[7][31]_i_1_n_0   |                  |               21 |             32 |
|  clk         | RAM[172][31]_i_1_n_0 |                  |               23 |             32 |
|  clk         | RAM[147][31]_i_1_n_0 |                  |               15 |             32 |
|  clk         | RAM[175][31]_i_1_n_0 |                  |               24 |             32 |
|  clk         | RAM[176][31]_i_1_n_0 |                  |               18 |             32 |
|  clk         | RAM[177][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[178][31]_i_1_n_0 |                  |               17 |             32 |
|  clk         | RAM[128][31]_i_1_n_0 |                  |               14 |             32 |
|  clk         | RAM[135][31]_i_1_n_0 |                  |               12 |             32 |
|  clk         | RAM[131][31]_i_1_n_0 |                  |               13 |             32 |
|  clk         | RAM[139][31]_i_1_n_0 |                  |               11 |             32 |
|  clk         | RAM[141][31]_i_1_n_0 |                  |               13 |             32 |
|  clk         | RAM[138][31]_i_1_n_0 |                  |               14 |             32 |
|  clk         | RAM[144][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[133][31]_i_1_n_0 |                  |               12 |             32 |
|  clk         | RAM[145][31]_i_1_n_0 |                  |               18 |             32 |
|  clk         | RAM[150][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[149][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[124][31]_i_1_n_0 |                  |               18 |             32 |
|  clk         | RAM[136][31]_i_1_n_0 |                  |               15 |             32 |
|  clk         | RAM[151][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[154][31]_i_1_n_0 |                  |               18 |             32 |
|  clk         | RAM[12][31]_i_1_n_0  |                  |               24 |             32 |
|  clk         | RAM[152][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[184][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[208][31]_i_1_n_0 |                  |               24 |             32 |
|  clk         | RAM[210][31]_i_1_n_0 |                  |               25 |             32 |
|  clk         | RAM[18][31]_i_1_n_0  |                  |               25 |             32 |
|  clk         | RAM[179][31]_i_1_n_0 |                  |               17 |             32 |
|  clk         | RAM[221][31]_i_1_n_0 |                  |               25 |             32 |
|  clk         | RAM[222][31]_i_1_n_0 |                  |               26 |             32 |
|  clk         | RAM[190][31]_i_1_n_0 |                  |               18 |             32 |
|  clk         | RAM[206][31]_i_1_n_0 |                  |               21 |             32 |
|  clk         | RAM[20][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[209][31]_i_1_n_0 |                  |               25 |             32 |
|  clk         | RAM[227][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[230][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[231][31]_i_1_n_0 |                  |               23 |             32 |
|  clk         | RAM[194][31]_i_1_n_0 |                  |               24 |             32 |
|  clk         | RAM[182][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[185][31]_i_1_n_0 |                  |               16 |             32 |
|  clk         | RAM[196][31]_i_1_n_0 |                  |               23 |             32 |
|  clk         | RAM[189][31]_i_1_n_0 |                  |               17 |             32 |
|  clk         | RAM[197][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[199][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[204][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[212][31]_i_1_n_0 |                  |               24 |             32 |
|  clk         | RAM[214][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[211][31]_i_1_n_0 |                  |               25 |             32 |
|  clk         | RAM[215][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[216][31]_i_1_n_0 |                  |               25 |             32 |
|  clk         | RAM[218][31]_i_1_n_0 |                  |               23 |             32 |
|  clk         | RAM[21][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[186][31]_i_1_n_0 |                  |               18 |             32 |
|  clk         | RAM[187][31]_i_1_n_0 |                  |               17 |             32 |
|  clk         | RAM[217][31]_i_1_n_0 |                  |               24 |             32 |
|  clk         | RAM[220][31]_i_1_n_0 |                  |               26 |             32 |
|  clk         | RAM[223][31]_i_1_n_0 |                  |               24 |             32 |
|  clk         | RAM[205][31]_i_1_n_0 |                  |               25 |             32 |
|  clk         | RAM[213][31]_i_1_n_0 |                  |               23 |             32 |
|  clk         | RAM[226][31]_i_1_n_0 |                  |               24 |             32 |
|  clk         | RAM[181][31]_i_1_n_0 |                  |               18 |             32 |
|  clk         | RAM[229][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[22][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[19][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[228][31]_i_1_n_0 |                  |               24 |             32 |
|  clk         | RAM[233][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[234][31]_i_1_n_0 |                  |               25 |             32 |
|  clk         | RAM[200][31]_i_1_n_0 |                  |               25 |             32 |
|  clk         | RAM[17][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[183][31]_i_1_n_0 |                  |               18 |             32 |
|  clk         | RAM[192][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[193][31]_i_1_n_0 |                  |               21 |             32 |
|  clk         | RAM[195][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[232][31]_i_1_n_0 |                  |               21 |             32 |
|  clk         | RAM[235][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[1][31]_i_1_n_0   |                  |               22 |             32 |
|  clk         | RAM[202][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[219][31]_i_1_n_0 |                  |               23 |             32 |
|  clk         | RAM[224][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[198][31]_i_1_n_0 |                  |               21 |             32 |
|  clk         | RAM[225][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[191][31]_i_1_n_0 |                  |               17 |             32 |
|  clk         | RAM[201][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[203][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[207][31]_i_1_n_0 |                  |               21 |             32 |
|  clk         | RAM[188][31]_i_1_n_0 |                  |               17 |             32 |
|  clk         | RAM[180][31]_i_1_n_0 |                  |               16 |             32 |
|  clk         | RAM[31][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[3][31]_i_1_n_0   |                  |               21 |             32 |
|  clk         | RAM[34][31]_i_1_n_0  |                  |               24 |             32 |
|  clk         | RAM[41][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[28][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[37][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[42][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[43][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[25][31]_i_1_n_0  |                  |               20 |             32 |
|  clk         | RAM[4][31]_i_1_n_0   |                  |               19 |             32 |
|  clk         | RAM[51][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[242][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[246][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[239][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[247][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[244][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[243][31]_i_1_n_0 |                  |               21 |             32 |
|  clk         | RAM[237][31]_i_1_n_0 |                  |               21 |             32 |
|  clk         | RAM[241][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[249][31]_i_1_n_0 |                  |               19 |             32 |
|  clk         | RAM[251][31]_i_1_n_0 |                  |               21 |             32 |
|  clk         | RAM[255][31]_i_1_n_0 |                  |               23 |             32 |
|  clk         | RAM[26][31]_i_1_n_0  |                  |               20 |             32 |
|  clk         | RAM[29][31]_i_1_n_0  |                  |               24 |             32 |
|  clk         | RAM[238][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[2][31]_i_1_n_0   |                  |               20 |             32 |
|  clk         | RAM[38][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[39][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[254][31]_i_1_n_0 |                  |               20 |             32 |
|  clk         | RAM[40][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[252][31]_i_1_n_0 |                  |               22 |             32 |
|  clk         | RAM[44][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[35][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[46][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[47][31]_i_1_n_0  |                  |               25 |             32 |
|  clk         | RAM[48][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[49][31]_i_1_n_0  |                  |               24 |             32 |
|  clk         | RAM[250][31]_i_1_n_0 |                  |               21 |             32 |
|  clk         | RAM[52][31]_i_1_n_0  |                  |               24 |             32 |
|  clk         | RAM[53][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[36][31]_i_1_n_0  |                  |               25 |             32 |
|  clk         | RAM[27][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[50][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[55][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[54][31]_i_1_n_0  |                  |               20 |             32 |
|  clk         | RAM[240][31]_i_1_n_0 |                  |               24 |             32 |
|  clk         | RAM[30][31]_i_1_n_0  |                  |               24 |             32 |
|  clk         | RAM[33][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[45][31]_i_1_n_0  |                  |               19 |             32 |
|  clk         | RAM[248][31]_i_1_n_0 |                  |               23 |             32 |
|  clk         | RAM[253][31]_i_1_n_0 |                  |               21 |             32 |
|  clk         | RAM[23][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[32][31]_i_1_n_0  |                  |               19 |             32 |
|  clk         | RAM[245][31]_i_1_n_0 |                  |               21 |             32 |
|  clk         | RAM[24][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[236][31]_i_1_n_0 |                  |               21 |             32 |
|  clk         | RAM[66][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[57][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[63][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[58][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[91][31]_i_1_n_0  |                  |               17 |             32 |
|  clk         | RAM[71][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[69][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[61][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[70][31]_i_1_n_0  |                  |               20 |             32 |
|  clk         | RAM[72][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[87][31]_i_1_n_0  |                  |               18 |             32 |
|  clk         | RAM[88][31]_i_1_n_0  |                  |               18 |             32 |
|  clk         | RAM[89][31]_i_1_n_0  |                  |               18 |             32 |
|  clk         | RAM[86][31]_i_1_n_0  |                  |               18 |             32 |
|  clk         | RAM[96][31]_i_1_n_0  |                  |               12 |             32 |
|  clk         | RAM[85][31]_i_1_n_0  |                  |               18 |             32 |
|  clk         | RAM[60][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[68][31]_i_1_n_0  |                  |               24 |             32 |
|  clk         | RAM[65][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[75][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[76][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[78][31]_i_1_n_0  |                  |               22 |             32 |
|  clk         | RAM[99][31]_i_1_n_0  |                  |               14 |             32 |
|  clk         | RAM[8][31]_i_1_n_0   |                  |               23 |             32 |
|  clk         | RAM[6][31]_i_1_n_0   |                  |               23 |             32 |
|  clk         | RAM[9][31]_i_1_n_0   |                  |               24 |             32 |
|  clk         | RAM[77][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[82][31]_i_1_n_0  |                  |               19 |             32 |
|  clk         | RAM[83][31]_i_1_n_0  |                  |               19 |             32 |
|  clk         | RAM[97][31]_i_1_n_0  |                  |               13 |             32 |
|  clk         | RAM[81][31]_i_1_n_0  |                  |               18 |             32 |
|  clk         | RAM[67][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[92][31]_i_1_n_0  |                  |               17 |             32 |
|  clk         | RAM[93][31]_i_1_n_0  |                  |               16 |             32 |
|  clk         | RAM[90][31]_i_1_n_0  |                  |               20 |             32 |
|  clk         | RAM[94][31]_i_1_n_0  |                  |               17 |             32 |
|  clk         | RAM[95][31]_i_1_n_0  |                  |               16 |             32 |
|  clk         | RAM[59][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[56][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[64][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[74][31]_i_1_n_0  |                  |               24 |             32 |
|  clk         | RAM[80][31]_i_1_n_0  |                  |               17 |             32 |
|  clk         | RAM[62][31]_i_1_n_0  |                  |               23 |             32 |
|  clk         | RAM[84][31]_i_1_n_0  |                  |               17 |             32 |
|  clk         | RAM[98][31]_i_1_n_0  |                  |               14 |             32 |
|  clk         | RAM[79][31]_i_1_n_0  |                  |               21 |             32 |
|  clk         | RAM[73][31]_i_1_n_0  |                  |               26 |             32 |
|  clk         | RAM[5][31]_i_1_n_0   |                  |               22 |             32 |
|  clk         |                      |                  |               64 |             64 |
+--------------+----------------------+------------------+------------------+----------------+


