-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_loop_height_pro is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tmp_15_loc_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    tmp_15_loc_empty_n : IN STD_LOGIC;
    tmp_15_loc_read : OUT STD_LOGIC;
    tmp_loc_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    tmp_loc_empty_n : IN STD_LOGIC;
    tmp_loc_read : OUT STD_LOGIC;
    rows_cast727_loc_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    rows_cast727_loc_empty_n : IN STD_LOGIC;
    rows_cast727_loc_read : OUT STD_LOGIC;
    p_neg393_i_loc_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    p_neg393_i_loc_empty_n : IN STD_LOGIC;
    p_neg393_i_loc_read : OUT STD_LOGIC;
    rows : IN STD_LOGIC_VECTOR (31 downto 0);
    p_neg393_i_cast_loc_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    p_neg393_i_cast_loc_empty_n : IN STD_LOGIC;
    p_neg393_i_cast_loc_read : OUT STD_LOGIC;
    tmp_16_cast_loc_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    tmp_16_cast_loc_empty_n : IN STD_LOGIC;
    tmp_16_cast_loc_read : OUT STD_LOGIC;
    cols : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_16_loc_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    tmp_16_loc_empty_n : IN STD_LOGIC;
    tmp_16_loc_read : OUT STD_LOGIC;
    g_img_0_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    g_img_0_data_stream_0_V_empty_n : IN STD_LOGIC;
    g_img_0_data_stream_0_V_read : OUT STD_LOGIC;
    g_img_1_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    g_img_1_data_stream_0_V_full_n : IN STD_LOGIC;
    g_img_1_data_stream_0_V_write : OUT STD_LOGIC;
    switch_loc_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    switch_loc_empty_n : IN STD_LOGIC;
    switch_loc_read : OUT STD_LOGIC;
    p_neg393_i_loc_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_neg393_i_loc_out_full_n : IN STD_LOGIC;
    p_neg393_i_loc_out_write : OUT STD_LOGIC );
end;


architecture behav of Loop_loop_height_pro is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv12_FFD : STD_LOGIC_VECTOR (11 downto 0) := "111111111101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_15_loc_blk_n : STD_LOGIC;
    signal tmp_loc_blk_n : STD_LOGIC;
    signal rows_cast727_loc_blk_n : STD_LOGIC;
    signal p_neg393_i_loc_blk_n : STD_LOGIC;
    signal p_neg393_i_cast_loc_blk_n : STD_LOGIC;
    signal tmp_16_cast_loc_blk_n : STD_LOGIC;
    signal tmp_16_loc_blk_n : STD_LOGIC;
    signal g_img_0_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_cond_i_i_i_i_reg_1363 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1316 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_i_i_reg_1266 : STD_LOGIC_VECTOR (0 downto 0);
    signal g_img_1_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal or_cond_i_i_i_reg_1375 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 : STD_LOGIC_VECTOR (0 downto 0);
    signal switch_loc_blk_n : STD_LOGIC;
    signal p_neg393_i_loc_out_blk_n : STD_LOGIC;
    signal t_V_1_reg_433 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_444 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op138_read_state5 : BOOLEAN;
    signal ap_predicate_op139_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_reg_pp0_iter2_reg_444 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_neg393_i_loc_read_reg_1194 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_15_loc_read_reg_1199 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_loc_read_reg_1204 : STD_LOGIC_VECTOR (10 downto 0);
    signal rows_cast727_loc_rea_reg_1209 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_neg393_i_cast_loc_r_reg_1215 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_451_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_reg_1220 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_loc_read_reg_1225 : STD_LOGIC_VECTOR (10 downto 0);
    signal switch_loc_read_reg_1230 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_455_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_fu_459_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_fu_463_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_reg_1250 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_V_fu_476_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_V_reg_1261 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_21_i_i_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_i_i_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_i_i_fu_487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_i_i_reg_1271 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_i_i_fu_492_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_102_i_i_reg_1278 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_104_i_i_fu_498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_i_i_reg_1284 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_4_1_i_i_fu_503_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_4_1_i_i_reg_1289 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_104_1_i_i_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_1_i_i_reg_1295 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_4_2_i_i_fu_514_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_4_2_i_i_reg_1300 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_104_2_i_i_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_2_i_i_reg_1306 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_not_i_i_fu_525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_not_i_i_reg_1311 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_i_i_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_i_i_reg_1321 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_i_i_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_i_i_reg_1325 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_663_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_reg_1329 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_7_1_t_i_i_fu_688_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_7_1_t_i_i_reg_1334 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_7_2_t_i_i_fu_714_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_7_2_t_i_i_reg_1339 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond388_i_i_i_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond388_i_i_i_reg_1344 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_728_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ImagLoc_x_fu_750_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_reg_1353 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_cast_fu_756_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ImagLoc_x_cast_reg_1358 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_cond_i_i_i_i_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_reg_1368 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_brmerge_i_i_reg_1368 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_brmerge_i_i_reg_1368 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_fu_828_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter2_col_assign_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_3_addr_reg_1386 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_1392 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_1398 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_load_reg_1404 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_load_reg_1410 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_load_reg_1416 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_fu_919_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_reg_1421 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter4_src_kernel_win_0_va_9_reg_1421 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_10_fu_937_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_10_reg_1428 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_11_fu_955_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_11_reg_1435 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_059_i_1_s_fu_981_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_059_i_1_s_reg_1441 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_059_i_2_0_2_i_i_fu_1012_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_059_i_2_0_2_i_i_reg_1448 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_14_reg_1454 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_059_i_1_2_fu_1029_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_059_i_1_2_reg_1459 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_1_1_i_i_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_1_1_i_i_reg_1464 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_059_i_1_4_fu_1064_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_059_i_1_4_reg_1469 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_12_reg_1476 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_059_i_2_2_i_i_fu_1089_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_059_i_2_2_i_i_reg_1481 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_2_1_i_i_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_2_1_i_i_reg_1486 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1130_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_1491 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_421 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_42_i_i_fu_821_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_887_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_870_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_853_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_cast_i_i_fu_467_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_530_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_17_fu_564_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_582_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_600_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_625_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i423_i_i_i_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_i_i_cast_fu_558_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_assign_5_i_i_fu_589_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_1_i_i_fu_650_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal row_assign_7_i_i_fu_658_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_19_fu_596_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_fu_618_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i423_i_1_i_i_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_667_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_673_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_fu_680_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_643_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i423_i_2_i_i_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_693_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_699_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_706_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_fu_734_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_V_1_cast_i_i_fu_719_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_26_fu_762_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_i_i_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_797_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_804_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_fu_811_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_28_fu_817_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_fu_842_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_859_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_876_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_908_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_926_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_944_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_059_i_2_0_i_i_fu_968_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_0_1_i_i_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_0_2_i_i_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_059_i_1_1_fu_1006_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_1_i_i_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_059_i_1_3_fu_1054_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_1_2_i_i_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_2_i_i_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_059_i_1_5_fu_1082_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_059_i_1_6_fu_1113_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_2_2_i_i_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_059_i_1_7_fu_1123_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_980 : BOOLEAN;

    component erode_hls_mux_32_g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Loop_loop_height_dEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_4_U : component Loop_loop_height_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_3_U : component Loop_loop_height_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_1386,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => reg_444);

    k_buf_0_val_5_U : component Loop_loop_height_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    erode_hls_mux_32_g8j_U24 : component erode_hls_mux_32_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_2_fu_282,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_reg_pp0_iter2_col_assign_reg_1379,
        dout => tmp_5_fu_842_p5);

    erode_hls_mux_32_g8j_U25 : component erode_hls_mux_32_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_1_fu_278,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_reg_pp0_iter2_col_assign_reg_1379,
        dout => tmp_6_fu_859_p5);

    erode_hls_mux_32_g8j_U26 : component erode_hls_mux_32_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_274,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_reg_pp0_iter2_col_assign_reg_1379,
        dout => tmp_8_fu_876_p5);

    erode_hls_mux_32_g8j_U27 : component erode_hls_mux_32_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_853_p3,
        din1 => col_buf_0_val_1_0_fu_870_p3,
        din2 => col_buf_0_val_2_0_fu_887_p3,
        din3 => tmp_24_reg_1329,
        dout => tmp_9_fu_908_p5);

    erode_hls_mux_32_g8j_U28 : component erode_hls_mux_32_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_853_p3,
        din1 => col_buf_0_val_1_0_fu_870_p3,
        din2 => col_buf_0_val_2_0_fu_887_p3,
        din3 => row_assign_7_1_t_i_i_reg_1334,
        dout => tmp_13_fu_926_p5);

    erode_hls_mux_32_g8j_U29 : component erode_hls_mux_32_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_853_p3,
        din1 => col_buf_0_val_1_0_fu_870_p3,
        din2 => col_buf_0_val_2_0_fu_887_p3,
        din3 => row_assign_7_2_t_i_i_reg_1339,
        dout => tmp_16_fu_944_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond389_i_i_i_fu_471_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state4);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_1_reg_433_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond388_i_i_i_fu_723_p2 = ap_const_lv1_0))) then 
                t_V_1_reg_433 <= j_V_fu_728_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                t_V_1_reg_433 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                t_V_reg_421 <= i_V_reg_1261;
            elsif ((not(((p_neg393_i_loc_out_full_n = ap_const_logic_0) or (switch_loc_empty_n = ap_const_logic_0) or (tmp_16_loc_empty_n = ap_const_logic_0) or (tmp_16_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_loc_empty_n = ap_const_logic_0) or (rows_cast727_loc_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_15_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_421 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond388_i_i_i_fu_723_p2 = ap_const_lv1_0))) then
                ImagLoc_x_cast_reg_1358 <= ImagLoc_x_cast_fu_756_p2;
                ImagLoc_x_reg_1353 <= ImagLoc_x_fu_750_p2;
                brmerge_i_i_reg_1368 <= brmerge_i_i_fu_787_p2;
                or_cond_i_i_i_i_reg_1363 <= or_cond_i_i_i_i_fu_781_p2;
                or_cond_i_i_i_reg_1375 <= or_cond_i_i_i_fu_792_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_reg_pp0_iter1_brmerge_i_i_reg_1368 <= brmerge_i_i_reg_1368;
                ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344 <= exitcond388_i_i_i_reg_1344;
                ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 <= or_cond_i_i_i_i_reg_1363;
                ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375 <= or_cond_i_i_i_reg_1375;
                col_assign_reg_1379 <= col_assign_fu_828_p2;
                exitcond388_i_i_i_reg_1344 <= exitcond388_i_i_i_fu_723_p2;
                k_buf_0_val_3_addr_reg_1386 <= tmp_42_i_i_fu_821_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_1392 <= tmp_42_i_i_fu_821_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_1398 <= tmp_42_i_i_fu_821_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_reg_pp0_iter2_brmerge_i_i_reg_1368 <= ap_reg_pp0_iter1_brmerge_i_i_reg_1368;
                ap_reg_pp0_iter2_col_assign_reg_1379 <= col_assign_reg_1379;
                ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344 <= ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344;
                ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392 <= k_buf_0_val_4_addr_reg_1392;
                ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398 <= k_buf_0_val_5_addr_reg_1398;
                ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 <= ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363;
                ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375;
                ap_reg_pp0_iter2_reg_444 <= reg_444;
                ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344 <= ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344;
                ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375;
                ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344 <= ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344;
                ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375;
                ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428 <= src_kernel_win_0_va_10_reg_1428;
                ap_reg_pp0_iter4_src_kernel_win_0_va_9_reg_1421 <= src_kernel_win_0_va_9_reg_1421;
                ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344 <= ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344;
                ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375;
                ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428 <= ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428;
                ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421 <= ap_reg_pp0_iter4_src_kernel_win_0_va_9_reg_1421;
                ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344 <= ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344;
                ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375;
                ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421 <= ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421;
                ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375;
                ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421 <= ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421;
                ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375;
                src_kernel_win_0_va_10_reg_1428 <= src_kernel_win_0_va_10_fu_937_p3;
                src_kernel_win_0_va_11_reg_1435 <= src_kernel_win_0_va_11_fu_955_p3;
                src_kernel_win_0_va_9_reg_1421 <= src_kernel_win_0_va_9_fu_919_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_1261 <= i_V_fu_476_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                icmp_reg_1316 <= icmp_fu_540_p2;
                tmp_35_not_i_i_reg_1311 <= tmp_35_not_i_i_fu_525_p2;
                tmp_76_2_i_i_reg_1325 <= tmp_76_2_i_i_fu_552_p2;
                tmp_76_i_i_reg_1321 <= tmp_76_i_i_fu_546_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                k_buf_0_val_3_load_reg_1404 <= k_buf_0_val_3_q0;
                k_buf_0_val_4_load_reg_1410 <= k_buf_0_val_4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_brmerge_i_i_reg_1368 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                k_buf_0_val_5_load_reg_1416 <= k_buf_0_val_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_059_i_2_0_2_i_i_reg_1448 <= p_059_i_2_0_2_i_i_fu_1012_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_059_i_2_2_i_i_reg_1481 <= p_059_i_2_2_i_i_fu_1089_p3;
                src_kernel_win_0_va_12_reg_1476 <= src_kernel_win_0_va_fu_250;
                tmp_124_2_1_i_i_reg_1486 <= tmp_124_2_1_i_i_fu_1095_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond389_i_i_i_fu_471_p2 = ap_const_lv1_0))) then
                p_assign_4_1_i_i_reg_1289 <= p_assign_4_1_i_i_fu_503_p2;
                p_assign_4_2_i_i_reg_1300 <= p_assign_4_2_i_i_fu_514_p2;
                tmp_102_i_i_reg_1278 <= tmp_102_i_i_fu_492_p2;
                tmp_104_1_i_i_reg_1295 <= tmp_104_1_i_i_fu_509_p2;
                tmp_104_2_i_i_reg_1306 <= tmp_104_2_i_i_fu_520_p2;
                tmp_104_i_i_reg_1284 <= tmp_104_i_i_fu_498_p2;
                tmp_21_i_i_reg_1266 <= tmp_21_i_i_fu_482_p2;
                tmp_99_i_i_reg_1271 <= tmp_99_i_i_fu_487_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((p_neg393_i_loc_out_full_n = ap_const_logic_0) or (switch_loc_empty_n = ap_const_logic_0) or (tmp_16_loc_empty_n = ap_const_logic_0) or (tmp_16_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_loc_empty_n = ap_const_logic_0) or (rows_cast727_loc_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_15_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                p_neg393_i_cast_loc_r_reg_1215 <= p_neg393_i_cast_loc_dout;
                p_neg393_i_loc_read_reg_1194 <= p_neg393_i_loc_dout;
                rows_cast727_loc_rea_reg_1209 <= rows_cast727_loc_dout;
                switch_loc_read_reg_1230 <= switch_loc_dout;
                tmp_15_loc_read_reg_1199 <= tmp_15_loc_dout;
                tmp_16_loc_read_reg_1225 <= tmp_16_loc_dout;
                tmp_3_reg_1250 <= tmp_3_fu_463_p1;
                tmp_loc_read_reg_1204 <= tmp_loc_dout;
                tmp_reg_1220 <= tmp_fu_451_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_op139_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op138_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_444 <= g_img_0_data_stream_0_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (tmp_21_i_i_reg_1266 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_1_fu_278 <= col_buf_0_val_1_0_fu_870_p3;
                right_border_buf_0_2_fu_282 <= col_buf_0_val_0_0_fu_853_p3;
                right_border_buf_0_s_fu_274 <= col_buf_0_val_2_0_fu_887_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_99_i_i_reg_1271 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                row_assign_7_1_t_i_i_reg_1334 <= row_assign_7_1_t_i_i_fu_688_p2;
                row_assign_7_2_t_i_i_reg_1339 <= row_assign_7_2_t_i_i_fu_714_p2;
                tmp_24_reg_1329 <= tmp_24_fu_663_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_14_reg_1454 <= src_kernel_win_0_va_2_fu_258;
                temp_0_i_i_059_i_1_2_reg_1459 <= temp_0_i_i_059_i_1_2_fu_1029_p3;
                tmp_124_1_1_i_i_reg_1464 <= tmp_124_1_1_i_i_fu_1036_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344 = ap_const_lv1_0))) then
                src_kernel_win_0_va_1_fu_254 <= src_kernel_win_0_va_fu_250;
                src_kernel_win_0_va_fu_250 <= ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344 = ap_const_lv1_0))) then
                src_kernel_win_0_va_2_fu_258 <= ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428;
                src_kernel_win_0_va_3_fu_262 <= src_kernel_win_0_va_2_fu_258;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344 = ap_const_lv1_0))) then
                src_kernel_win_0_va_4_fu_266 <= src_kernel_win_0_va_11_fu_955_p3;
                src_kernel_win_0_va_5_fu_270 <= src_kernel_win_0_va_4_fu_266;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                temp_0_i_i_059_i_1_4_reg_1469 <= temp_0_i_i_059_i_1_4_fu_1064_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                temp_0_i_i_059_i_1_s_reg_1441 <= temp_0_i_i_059_i_1_s_fu_981_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_7_reg_1491 <= tmp_7_fu_1130_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, tmp_15_loc_empty_n, tmp_loc_empty_n, rows_cast727_loc_empty_n, p_neg393_i_loc_empty_n, p_neg393_i_cast_loc_empty_n, tmp_16_cast_loc_empty_n, tmp_16_loc_empty_n, switch_loc_empty_n, p_neg393_i_loc_out_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter9, ap_CS_fsm_state2, exitcond389_i_i_i_fu_471_p2, exitcond388_i_i_i_fu_723_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((p_neg393_i_loc_out_full_n = ap_const_logic_0) or (switch_loc_empty_n = ap_const_logic_0) or (tmp_16_loc_empty_n = ap_const_logic_0) or (tmp_16_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_loc_empty_n = ap_const_logic_0) or (rows_cast727_loc_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_15_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond389_i_i_i_fu_471_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond388_i_i_i_fu_723_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((exitcond388_i_i_i_fu_723_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ImagLoc_x_cast_fu_756_p2 <= std_logic_vector(signed(ap_const_lv11_7FF) + signed(t_V_1_reg_433));
    ImagLoc_x_fu_750_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(t_V_1_cast_i_i_fu_719_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state14 <= ap_CS_fsm(4);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(g_img_0_data_stream_0_V_empty_n, g_img_1_data_stream_0_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter9, ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375, ap_predicate_op138_read_state5, ap_predicate_op139_read_state5)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((g_img_0_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op139_read_state5 = ap_const_boolean_1)) or ((g_img_0_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op138_read_state5 = ap_const_boolean_1)))) or ((ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 = ap_const_lv1_1) and (g_img_1_data_stream_0_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(g_img_0_data_stream_0_V_empty_n, g_img_1_data_stream_0_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter9, ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375, ap_predicate_op138_read_state5, ap_predicate_op139_read_state5)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((g_img_0_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op139_read_state5 = ap_const_boolean_1)) or ((g_img_0_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op138_read_state5 = ap_const_boolean_1)))) or ((ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 = ap_const_lv1_1) and (g_img_1_data_stream_0_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(g_img_0_data_stream_0_V_empty_n, g_img_1_data_stream_0_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter9, ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375, ap_predicate_op138_read_state5, ap_predicate_op139_read_state5)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((g_img_0_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op139_read_state5 = ap_const_boolean_1)) or ((g_img_0_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op138_read_state5 = ap_const_boolean_1)))) or ((ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 = ap_const_lv1_1) and (g_img_1_data_stream_0_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, tmp_15_loc_empty_n, tmp_loc_empty_n, rows_cast727_loc_empty_n, p_neg393_i_loc_empty_n, p_neg393_i_cast_loc_empty_n, tmp_16_cast_loc_empty_n, tmp_16_loc_empty_n, switch_loc_empty_n, p_neg393_i_loc_out_full_n)
    begin
                ap_block_state1 <= ((p_neg393_i_loc_out_full_n = ap_const_logic_0) or (switch_loc_empty_n = ap_const_logic_0) or (tmp_16_loc_empty_n = ap_const_logic_0) or (tmp_16_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_loc_empty_n = ap_const_logic_0) or (rows_cast727_loc_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_15_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp0_stage0_iter9_assign_proc : process(g_img_1_data_stream_0_V_full_n, ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375)
    begin
                ap_block_state13_pp0_stage0_iter9 <= ((ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 = ap_const_lv1_1) and (g_img_1_data_stream_0_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter1_assign_proc : process(g_img_0_data_stream_0_V_empty_n, ap_predicate_op138_read_state5, ap_predicate_op139_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter1 <= (((g_img_0_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op139_read_state5 = ap_const_boolean_1)) or ((g_img_0_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op138_read_state5 = ap_const_boolean_1)));
    end process;

        ap_block_state6_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_980_assign_proc : process(ap_block_pp0_stage0, ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_980 <= ((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter0_state4_assign_proc : process(exitcond388_i_i_i_fu_723_p2)
    begin
        if ((exitcond388_i_i_i_fu_723_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, exitcond389_i_i_i_fu_471_p2)
    begin
        if (((exitcond389_i_i_i_fu_471_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op138_read_state5_assign_proc : process(or_cond_i_i_i_i_reg_1363, icmp_reg_1316)
    begin
                ap_predicate_op138_read_state5 <= ((or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_0));
    end process;


    ap_predicate_op139_read_state5_assign_proc : process(or_cond_i_i_i_i_reg_1363, icmp_reg_1316, tmp_21_i_i_reg_1266)
    begin
                ap_predicate_op139_read_state5 <= ((tmp_21_i_i_reg_1266 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_1) and (or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond389_i_i_i_fu_471_p2)
    begin
        if (((exitcond389_i_i_i_fu_471_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_i_fu_787_p2 <= (tmp_35_not_i_i_reg_1311 or tmp_28_i_i_fu_776_p2);
    col_assign_fu_828_p2 <= std_logic_vector(unsigned(tmp_reg_1220) - unsigned(tmp_28_fu_817_p1));
    col_buf_0_val_0_0_fu_853_p3 <= 
        k_buf_0_val_3_load_reg_1404 when (ap_reg_pp0_iter2_brmerge_i_i_reg_1368(0) = '1') else 
        tmp_5_fu_842_p5;
    col_buf_0_val_1_0_fu_870_p3 <= 
        k_buf_0_val_4_load_reg_1410 when (ap_reg_pp0_iter2_brmerge_i_i_reg_1368(0) = '1') else 
        tmp_6_fu_859_p5;
    col_buf_0_val_2_0_fu_887_p3 <= 
        k_buf_0_val_5_load_reg_1416 when (ap_reg_pp0_iter2_brmerge_i_i_reg_1368(0) = '1') else 
        tmp_8_fu_876_p5;
    exitcond388_i_i_i_fu_723_p2 <= "1" when (t_V_1_reg_433 = tmp_loc_read_reg_1204) else "0";
    exitcond389_i_i_i_fu_471_p2 <= "1" when (t_V_reg_421 = tmp_15_loc_read_reg_1199) else "0";

    g_img_0_data_stream_0_V_blk_n_assign_proc : process(g_img_0_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_i_i_i_i_reg_1363, icmp_reg_1316, tmp_21_i_i_reg_1266)
    begin
        if ((((or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_reg_1316 = ap_const_lv1_0)) or ((tmp_21_i_i_reg_1266 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_1) and (or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            g_img_0_data_stream_0_V_blk_n <= g_img_0_data_stream_0_V_empty_n;
        else 
            g_img_0_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    g_img_0_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op138_read_state5, ap_predicate_op139_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op139_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op138_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            g_img_0_data_stream_0_V_read <= ap_const_logic_1;
        else 
            g_img_0_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    g_img_1_data_stream_0_V_blk_n_assign_proc : process(g_img_1_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter9, ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375)
    begin
        if (((ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            g_img_1_data_stream_0_V_blk_n <= g_img_1_data_stream_0_V_full_n;
        else 
            g_img_1_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    g_img_1_data_stream_0_V_din <= tmp_7_reg_1491;

    g_img_1_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter9, ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375, ap_block_pp0_stage0_11001)
    begin
        if (((ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g_img_1_data_stream_0_V_write <= ap_const_logic_1;
        else 
            g_img_1_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    i_V_fu_476_p2 <= std_logic_vector(unsigned(t_V_reg_421) + unsigned(ap_const_lv11_1));
    icmp1_fu_744_p2 <= "0" when (tmp_25_fu_734_p4 = ap_const_lv10_0) else "1";
    icmp_fu_540_p2 <= "0" when (tmp_4_fu_530_p4 = ap_const_lv10_0) else "1";
    j_V_fu_728_p2 <= std_logic_vector(unsigned(t_V_1_reg_433) + unsigned(ap_const_lv11_1));
    k_buf_0_val_3_address0 <= tmp_42_i_i_fu_821_p1(11 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(icmp_reg_1316, tmp_21_i_i_reg_1266, ap_block_pp0_stage0_11001, tmp_76_2_i_i_reg_1325, ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (tmp_76_2_i_i_reg_1325 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_reg_1316 = ap_const_lv1_0)) or ((ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (tmp_21_i_i_reg_1266 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(icmp_reg_1316, tmp_21_i_i_reg_1266, ap_block_pp0_stage0_11001, tmp_76_2_i_i_reg_1325, ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (tmp_76_2_i_i_reg_1325 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_reg_1316 = ap_const_lv1_0)) or ((ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (tmp_21_i_i_reg_1266 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_42_i_i_fu_821_p1(11 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(icmp_reg_1316, tmp_21_i_i_reg_1266, ap_block_pp0_stage0_11001, tmp_76_i_i_reg_1321, ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (tmp_76_i_i_reg_1321 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_reg_1316 = ap_const_lv1_0)) or ((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (tmp_21_i_i_reg_1266 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(icmp_reg_1316, tmp_21_i_i_reg_1266, ap_reg_pp0_iter2_reg_444, tmp_76_i_i_reg_1321, k_buf_0_val_3_load_reg_1404, ap_condition_980)
    begin
        if ((ap_const_boolean_1 = ap_condition_980)) then
            if (((tmp_21_i_i_reg_1266 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_load_reg_1404;
            elsif (((tmp_76_i_i_reg_1321 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_0))) then 
                k_buf_0_val_4_d1 <= ap_reg_pp0_iter2_reg_444;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(icmp_reg_1316, tmp_21_i_i_reg_1266, ap_block_pp0_stage0_11001, tmp_76_i_i_reg_1321, ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (tmp_76_i_i_reg_1321 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_reg_1316 = ap_const_lv1_0)) or ((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (tmp_21_i_i_reg_1266 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_42_i_i_fu_821_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(icmp_reg_1316, tmp_21_i_i_reg_1266, ap_block_pp0_stage0_11001, tmp_76_i_i_reg_1321, ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (tmp_76_i_i_reg_1321 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_reg_1316 = ap_const_lv1_0)) or ((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (tmp_21_i_i_reg_1266 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(icmp_reg_1316, tmp_21_i_i_reg_1266, ap_reg_pp0_iter2_reg_444, tmp_76_i_i_reg_1321, k_buf_0_val_4_load_reg_1410, ap_condition_980)
    begin
        if ((ap_const_boolean_1 = ap_condition_980)) then
            if (((tmp_21_i_i_reg_1266 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_load_reg_1410;
            elsif (((tmp_76_i_i_reg_1321 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_0))) then 
                k_buf_0_val_5_d1 <= ap_reg_pp0_iter2_reg_444;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(icmp_reg_1316, tmp_21_i_i_reg_1266, ap_block_pp0_stage0_11001, tmp_76_i_i_reg_1321, ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (tmp_76_i_i_reg_1321 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_reg_1316 = ap_const_lv1_0)) or ((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 = ap_const_lv1_1) and (tmp_21_i_i_reg_1266 = ap_const_lv1_1) and (icmp_reg_1316 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_cond_i423_i_1_i_i_fu_613_p2 <= (tmp_104_1_i_i_reg_1295 and rev1_fu_607_p2);
    or_cond_i423_i_2_i_i_fu_638_p2 <= (tmp_104_2_i_i_reg_1306 and rev2_fu_632_p2);
    or_cond_i423_i_i_i_fu_577_p2 <= (tmp_104_i_i_reg_1284 and rev_fu_571_p2);
    or_cond_i_i_i_fu_792_p2 <= (icmp_reg_1316 and icmp1_fu_744_p2);
    or_cond_i_i_i_i_fu_781_p2 <= (tmp_28_i_i_fu_776_p2 and rev3_fu_770_p2);
    p_059_i_2_0_2_i_i_fu_1012_p3 <= 
        temp_0_i_i_059_i_1_s_reg_1441 when (switch_loc_read_reg_1230(0) = '1') else 
        temp_0_i_i_059_i_1_1_fu_1006_p3;
    p_059_i_2_0_i_i_fu_968_p3 <= 
        ap_const_lv8_FF when (switch_loc_read_reg_1230(0) = '1') else 
        src_kernel_win_0_va_5_fu_270;
    p_059_i_2_2_i_i_fu_1089_p3 <= 
        temp_0_i_i_059_i_1_4_reg_1469 when (switch_loc_read_reg_1230(0) = '1') else 
        temp_0_i_i_059_i_1_5_fu_1082_p3;
    p_assign_1_fu_804_p3 <= 
        ap_const_lv11_0 when (tmp_27_fu_797_p3(0) = '1') else 
        tmp_16_loc_read_reg_1225;
    p_assign_4_1_i_i_fu_503_p2 <= std_logic_vector(signed(ap_const_lv12_FFE) + signed(t_V_cast_i_i_fu_467_p1));
    p_assign_4_2_i_i_fu_514_p2 <= std_logic_vector(signed(ap_const_lv12_FFD) + signed(t_V_cast_i_i_fu_467_p1));
    p_assign_5_i_i_fu_589_p3 <= 
        ap_const_lv11_0 when (tmp_18_fu_582_p3(0) = '1') else 
        p_neg393_i_loc_read_reg_1194;

    p_neg393_i_cast_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_neg393_i_cast_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_neg393_i_cast_loc_blk_n <= p_neg393_i_cast_loc_empty_n;
        else 
            p_neg393_i_cast_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_neg393_i_cast_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_15_loc_empty_n, tmp_loc_empty_n, rows_cast727_loc_empty_n, p_neg393_i_loc_empty_n, p_neg393_i_cast_loc_empty_n, tmp_16_cast_loc_empty_n, tmp_16_loc_empty_n, switch_loc_empty_n, p_neg393_i_loc_out_full_n)
    begin
        if ((not(((p_neg393_i_loc_out_full_n = ap_const_logic_0) or (switch_loc_empty_n = ap_const_logic_0) or (tmp_16_loc_empty_n = ap_const_logic_0) or (tmp_16_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_loc_empty_n = ap_const_logic_0) or (rows_cast727_loc_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_15_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_neg393_i_cast_loc_read <= ap_const_logic_1;
        else 
            p_neg393_i_cast_loc_read <= ap_const_logic_0;
        end if; 
    end process;


    p_neg393_i_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_neg393_i_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_neg393_i_loc_blk_n <= p_neg393_i_loc_empty_n;
        else 
            p_neg393_i_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_neg393_i_loc_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_neg393_i_loc_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_neg393_i_loc_out_blk_n <= p_neg393_i_loc_out_full_n;
        else 
            p_neg393_i_loc_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_neg393_i_loc_out_din <= p_neg393_i_loc_dout;

    p_neg393_i_loc_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_15_loc_empty_n, tmp_loc_empty_n, rows_cast727_loc_empty_n, p_neg393_i_loc_empty_n, p_neg393_i_cast_loc_empty_n, tmp_16_cast_loc_empty_n, tmp_16_loc_empty_n, switch_loc_empty_n, p_neg393_i_loc_out_full_n)
    begin
        if ((not(((p_neg393_i_loc_out_full_n = ap_const_logic_0) or (switch_loc_empty_n = ap_const_logic_0) or (tmp_16_loc_empty_n = ap_const_logic_0) or (tmp_16_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_loc_empty_n = ap_const_logic_0) or (rows_cast727_loc_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_15_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_neg393_i_loc_out_write <= ap_const_logic_1;
        else 
            p_neg393_i_loc_out_write <= ap_const_logic_0;
        end if; 
    end process;


    p_neg393_i_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_15_loc_empty_n, tmp_loc_empty_n, rows_cast727_loc_empty_n, p_neg393_i_loc_empty_n, p_neg393_i_cast_loc_empty_n, tmp_16_cast_loc_empty_n, tmp_16_loc_empty_n, switch_loc_empty_n, p_neg393_i_loc_out_full_n)
    begin
        if ((not(((p_neg393_i_loc_out_full_n = ap_const_logic_0) or (switch_loc_empty_n = ap_const_logic_0) or (tmp_16_loc_empty_n = ap_const_logic_0) or (tmp_16_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_loc_empty_n = ap_const_logic_0) or (rows_cast727_loc_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_15_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_neg393_i_loc_read <= ap_const_logic_1;
        else 
            p_neg393_i_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    rev1_fu_607_p2 <= (tmp_20_fu_600_p3 xor ap_const_lv1_1);
    rev2_fu_632_p2 <= (tmp_22_fu_625_p3 xor ap_const_lv1_1);
    rev3_fu_770_p2 <= (tmp_26_fu_762_p3 xor ap_const_lv1_1);
    rev_fu_571_p2 <= (tmp_17_fu_564_p3 xor ap_const_lv1_1);
    row_assign_7_1_t_i_i_fu_688_p2 <= std_logic_vector(unsigned(tmp_3_reg_1250) - unsigned(tmp_11_fu_680_p3));
    row_assign_7_2_t_i_i_fu_714_p2 <= std_logic_vector(unsigned(tmp_3_reg_1250) - unsigned(tmp_15_fu_706_p3));
    row_assign_7_i_i_fu_658_p2 <= std_logic_vector(unsigned(p_neg393_i_cast_loc_r_reg_1215) - unsigned(y_1_i_i_fu_650_p3));

    rows_cast727_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rows_cast727_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_cast727_loc_blk_n <= rows_cast727_loc_empty_n;
        else 
            rows_cast727_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rows_cast727_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_15_loc_empty_n, tmp_loc_empty_n, rows_cast727_loc_empty_n, p_neg393_i_loc_empty_n, p_neg393_i_cast_loc_empty_n, tmp_16_cast_loc_empty_n, tmp_16_loc_empty_n, switch_loc_empty_n, p_neg393_i_loc_out_full_n)
    begin
        if ((not(((p_neg393_i_loc_out_full_n = ap_const_logic_0) or (switch_loc_empty_n = ap_const_logic_0) or (tmp_16_loc_empty_n = ap_const_logic_0) or (tmp_16_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_loc_empty_n = ap_const_logic_0) or (rows_cast727_loc_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_15_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_cast727_loc_read <= ap_const_logic_1;
        else 
            rows_cast727_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    src_kernel_win_0_va_10_fu_937_p3 <= 
        tmp_13_fu_926_p5 when (tmp_99_i_i_reg_1271(0) = '1') else 
        col_buf_0_val_1_0_fu_870_p3;
    src_kernel_win_0_va_11_fu_955_p3 <= 
        tmp_16_fu_944_p5 when (tmp_99_i_i_reg_1271(0) = '1') else 
        col_buf_0_val_2_0_fu_887_p3;
    src_kernel_win_0_va_9_fu_919_p3 <= 
        tmp_9_fu_908_p5 when (tmp_99_i_i_reg_1271(0) = '1') else 
        col_buf_0_val_0_0_fu_853_p3;

    switch_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, switch_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            switch_loc_blk_n <= switch_loc_empty_n;
        else 
            switch_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    switch_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_15_loc_empty_n, tmp_loc_empty_n, rows_cast727_loc_empty_n, p_neg393_i_loc_empty_n, p_neg393_i_cast_loc_empty_n, tmp_16_cast_loc_empty_n, tmp_16_loc_empty_n, switch_loc_empty_n, p_neg393_i_loc_out_full_n)
    begin
        if ((not(((p_neg393_i_loc_out_full_n = ap_const_logic_0) or (switch_loc_empty_n = ap_const_logic_0) or (tmp_16_loc_empty_n = ap_const_logic_0) or (tmp_16_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_loc_empty_n = ap_const_logic_0) or (rows_cast727_loc_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_15_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            switch_loc_read <= ap_const_logic_1;
        else 
            switch_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    t_V_1_cast_i_i_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_1_reg_433),12));
    t_V_cast_i_i_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_421),12));
    temp_0_i_i_059_i_1_1_fu_1006_p3 <= 
        src_kernel_win_0_va_11_reg_1435 when (tmp_124_0_2_i_i_fu_1002_p2(0) = '1') else 
        temp_0_i_i_059_i_1_s_reg_1441;
    temp_0_i_i_059_i_1_2_fu_1029_p3 <= 
        src_kernel_win_0_va_3_fu_262 when (tmp_124_1_i_i_fu_1024_p2(0) = '1') else 
        p_059_i_2_0_2_i_i_reg_1448;
    temp_0_i_i_059_i_1_3_fu_1054_p3 <= 
        src_kernel_win_0_va_14_reg_1454 when (tmp_124_1_1_i_i_reg_1464(0) = '1') else 
        temp_0_i_i_059_i_1_2_reg_1459;
    temp_0_i_i_059_i_1_4_fu_1064_p3 <= 
        ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428 when (tmp_124_1_2_i_i_fu_1059_p2(0) = '1') else 
        temp_0_i_i_059_i_1_3_fu_1054_p3;
    temp_0_i_i_059_i_1_5_fu_1082_p3 <= 
        src_kernel_win_0_va_1_fu_254 when (tmp_124_2_i_i_fu_1077_p2(0) = '1') else 
        temp_0_i_i_059_i_1_4_reg_1469;
    temp_0_i_i_059_i_1_6_fu_1113_p3 <= 
        src_kernel_win_0_va_12_reg_1476 when (tmp_124_2_1_i_i_reg_1486(0) = '1') else 
        p_059_i_2_2_i_i_reg_1481;
    temp_0_i_i_059_i_1_7_fu_1123_p3 <= 
        ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421 when (tmp_124_2_2_i_i_fu_1118_p2(0) = '1') else 
        temp_0_i_i_059_i_1_6_fu_1113_p3;
    temp_0_i_i_059_i_1_s_fu_981_p3 <= 
        src_kernel_win_0_va_4_fu_266 when (tmp_124_0_1_i_i_fu_975_p2(0) = '1') else 
        p_059_i_2_0_i_i_fu_968_p3;
    tmp_102_i_i_cast_fu_558_p2 <= std_logic_vector(unsigned(ap_const_lv11_3) + unsigned(t_V_reg_421));
    tmp_102_i_i_fu_492_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(t_V_cast_i_i_fu_467_p1));
    tmp_104_1_i_i_fu_509_p2 <= "1" when (signed(p_assign_4_1_i_i_fu_503_p2) < signed(tmp_2_fu_459_p1)) else "0";
    tmp_104_2_i_i_fu_520_p2 <= "1" when (signed(p_assign_4_2_i_i_fu_514_p2) < signed(tmp_2_fu_459_p1)) else "0";
    tmp_104_i_i_fu_498_p2 <= "1" when (signed(tmp_102_i_i_fu_492_p2) < signed(tmp_2_fu_459_p1)) else "0";
    tmp_10_fu_673_p3 <= 
        ap_const_lv2_0 when (tmp_21_fu_618_p3(0) = '1') else 
        tmp_3_reg_1250;
    tmp_11_fu_680_p3 <= 
        tmp_s_fu_667_p2 when (or_cond_i423_i_1_i_i_fu_613_p2(0) = '1') else 
        tmp_10_fu_673_p3;
    tmp_124_0_1_i_i_fu_975_p2 <= "1" when (unsigned(src_kernel_win_0_va_4_fu_266) < unsigned(p_059_i_2_0_i_i_fu_968_p3)) else "0";
    tmp_124_0_2_i_i_fu_1002_p2 <= "1" when (unsigned(src_kernel_win_0_va_11_reg_1435) < unsigned(temp_0_i_i_059_i_1_s_reg_1441)) else "0";
    tmp_124_1_1_i_i_fu_1036_p2 <= "1" when (unsigned(src_kernel_win_0_va_2_fu_258) < unsigned(temp_0_i_i_059_i_1_2_fu_1029_p3)) else "0";
    tmp_124_1_2_i_i_fu_1059_p2 <= "1" when (unsigned(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428) < unsigned(temp_0_i_i_059_i_1_3_fu_1054_p3)) else "0";
    tmp_124_1_i_i_fu_1024_p2 <= "1" when (unsigned(src_kernel_win_0_va_3_fu_262) < unsigned(p_059_i_2_0_2_i_i_reg_1448)) else "0";
    tmp_124_2_1_i_i_fu_1095_p2 <= "1" when (unsigned(src_kernel_win_0_va_fu_250) < unsigned(p_059_i_2_2_i_i_fu_1089_p3)) else "0";
    tmp_124_2_2_i_i_fu_1118_p2 <= "1" when (unsigned(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421) < unsigned(temp_0_i_i_059_i_1_6_fu_1113_p3)) else "0";
    tmp_124_2_i_i_fu_1077_p2 <= "1" when (unsigned(src_kernel_win_0_va_1_fu_254) < unsigned(temp_0_i_i_059_i_1_4_reg_1469)) else "0";
    tmp_12_fu_693_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_19_fu_596_p1));
    tmp_14_fu_699_p3 <= 
        ap_const_lv2_0 when (tmp_23_fu_643_p3(0) = '1') else 
        tmp_3_reg_1250;
    tmp_15_fu_706_p3 <= 
        tmp_12_fu_693_p2 when (or_cond_i423_i_2_i_i_fu_638_p2(0) = '1') else 
        tmp_14_fu_699_p3;

    tmp_15_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_15_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_15_loc_blk_n <= tmp_15_loc_empty_n;
        else 
            tmp_15_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tmp_15_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_15_loc_empty_n, tmp_loc_empty_n, rows_cast727_loc_empty_n, p_neg393_i_loc_empty_n, p_neg393_i_cast_loc_empty_n, tmp_16_cast_loc_empty_n, tmp_16_loc_empty_n, switch_loc_empty_n, p_neg393_i_loc_out_full_n)
    begin
        if ((not(((p_neg393_i_loc_out_full_n = ap_const_logic_0) or (switch_loc_empty_n = ap_const_logic_0) or (tmp_16_loc_empty_n = ap_const_logic_0) or (tmp_16_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_loc_empty_n = ap_const_logic_0) or (rows_cast727_loc_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_15_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_15_loc_read <= ap_const_logic_1;
        else 
            tmp_15_loc_read <= ap_const_logic_0;
        end if; 
    end process;


    tmp_16_cast_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_16_cast_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_16_cast_loc_blk_n <= tmp_16_cast_loc_empty_n;
        else 
            tmp_16_cast_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tmp_16_cast_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_15_loc_empty_n, tmp_loc_empty_n, rows_cast727_loc_empty_n, p_neg393_i_loc_empty_n, p_neg393_i_cast_loc_empty_n, tmp_16_cast_loc_empty_n, tmp_16_loc_empty_n, switch_loc_empty_n, p_neg393_i_loc_out_full_n)
    begin
        if ((not(((p_neg393_i_loc_out_full_n = ap_const_logic_0) or (switch_loc_empty_n = ap_const_logic_0) or (tmp_16_loc_empty_n = ap_const_logic_0) or (tmp_16_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_loc_empty_n = ap_const_logic_0) or (rows_cast727_loc_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_15_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_16_cast_loc_read <= ap_const_logic_1;
        else 
            tmp_16_cast_loc_read <= ap_const_logic_0;
        end if; 
    end process;


    tmp_16_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_16_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_16_loc_blk_n <= tmp_16_loc_empty_n;
        else 
            tmp_16_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tmp_16_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_15_loc_empty_n, tmp_loc_empty_n, rows_cast727_loc_empty_n, p_neg393_i_loc_empty_n, p_neg393_i_cast_loc_empty_n, tmp_16_cast_loc_empty_n, tmp_16_loc_empty_n, switch_loc_empty_n, p_neg393_i_loc_out_full_n)
    begin
        if ((not(((p_neg393_i_loc_out_full_n = ap_const_logic_0) or (switch_loc_empty_n = ap_const_logic_0) or (tmp_16_loc_empty_n = ap_const_logic_0) or (tmp_16_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_loc_empty_n = ap_const_logic_0) or (rows_cast727_loc_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_15_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_16_loc_read <= ap_const_logic_1;
        else 
            tmp_16_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_17_fu_564_p3 <= tmp_102_i_i_reg_1278(11 downto 11);
    tmp_18_fu_582_p3 <= tmp_102_i_i_reg_1278(11 downto 11);
    tmp_19_fu_596_p1 <= t_V_reg_421(2 - 1 downto 0);
    tmp_1_fu_455_p1 <= cols(12 - 1 downto 0);
    tmp_20_fu_600_p3 <= p_assign_4_1_i_i_reg_1289(11 downto 11);
    tmp_21_fu_618_p3 <= p_assign_4_1_i_i_reg_1289(11 downto 11);
    tmp_21_i_i_fu_482_p2 <= "1" when (unsigned(t_V_reg_421) < unsigned(rows_cast727_loc_rea_reg_1209)) else "0";
    tmp_22_fu_625_p3 <= p_assign_4_2_i_i_reg_1300(11 downto 11);
    tmp_23_fu_643_p3 <= p_assign_4_2_i_i_reg_1300(11 downto 11);
    tmp_24_fu_663_p1 <= row_assign_7_i_i_fu_658_p2(2 - 1 downto 0);
    tmp_25_fu_734_p4 <= t_V_1_reg_433(10 downto 1);
    tmp_26_fu_762_p3 <= ImagLoc_x_fu_750_p2(11 downto 11);
    tmp_27_fu_797_p3 <= ImagLoc_x_reg_1353(11 downto 11);
    tmp_28_fu_817_p1 <= x_fu_811_p3(2 - 1 downto 0);
    tmp_28_i_i_fu_776_p2 <= "1" when (signed(ImagLoc_x_fu_750_p2) < signed(tmp_1_fu_455_p1)) else "0";
    tmp_2_fu_459_p1 <= rows(12 - 1 downto 0);
    tmp_35_not_i_i_fu_525_p2 <= (tmp_21_i_i_reg_1266 xor ap_const_lv1_1);
    tmp_3_fu_463_p1 <= p_neg393_i_loc_dout(2 - 1 downto 0);
    tmp_42_i_i_fu_821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_fu_811_p3),64));
    tmp_4_fu_530_p4 <= t_V_reg_421(10 downto 1);
    tmp_76_2_i_i_fu_552_p2 <= "1" when (t_V_reg_421 = ap_const_lv11_1) else "0";
    tmp_76_i_i_fu_546_p2 <= "1" when (t_V_reg_421 = ap_const_lv11_0) else "0";
    tmp_7_fu_1130_p3 <= 
        temp_0_i_i_059_i_1_6_fu_1113_p3 when (switch_loc_read_reg_1230(0) = '1') else 
        temp_0_i_i_059_i_1_7_fu_1123_p3;
    tmp_99_i_i_fu_487_p2 <= "1" when (unsigned(t_V_reg_421) > unsigned(rows_cast727_loc_rea_reg_1209)) else "0";
    tmp_fu_451_p1 <= tmp_16_cast_loc_dout(2 - 1 downto 0);

    tmp_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_loc_blk_n <= tmp_loc_empty_n;
        else 
            tmp_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tmp_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_15_loc_empty_n, tmp_loc_empty_n, rows_cast727_loc_empty_n, p_neg393_i_loc_empty_n, p_neg393_i_cast_loc_empty_n, tmp_16_cast_loc_empty_n, tmp_16_loc_empty_n, switch_loc_empty_n, p_neg393_i_loc_out_full_n)
    begin
        if ((not(((p_neg393_i_loc_out_full_n = ap_const_logic_0) or (switch_loc_empty_n = ap_const_logic_0) or (tmp_16_loc_empty_n = ap_const_logic_0) or (tmp_16_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_cast_loc_empty_n = ap_const_logic_0) or (p_neg393_i_loc_empty_n = ap_const_logic_0) or (rows_cast727_loc_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_15_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_loc_read <= ap_const_logic_1;
        else 
            tmp_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_667_p2 <= (tmp_19_fu_596_p1 xor ap_const_lv2_2);
    x_fu_811_p3 <= 
        ImagLoc_x_cast_reg_1358 when (or_cond_i_i_i_i_reg_1363(0) = '1') else 
        p_assign_1_fu_804_p3;
    y_1_i_i_fu_650_p3 <= 
        tmp_102_i_i_cast_fu_558_p2 when (or_cond_i423_i_i_i_fu_577_p2(0) = '1') else 
        p_assign_5_i_i_fu_589_p3;
end behav;
