set target_library { /opt/cadtools/designkit/synopsys_90nm/Digital_Standard_Cell_Library/synopsys/models/saed90nm_max.db }
set link_library { /opt/cadtools/designkit/synopsys_90nm/Digital_Standard_Cell_Library/synopsys/models/saed90nm_max.db }
set symbol_library { /opt/cadtools/designkit/synopsys_90nm/Digital_Standard_Cell_Library/synopsys/icons/saed90nm.sdb }
define_design_lib WORK -path ./WORK

analyze -library WORK -format verilog {/ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-ProcNetCacheMemDebug-dynamic.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab1-imul-CountZeros.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab1-imul-IntMulVarLat.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab1-imul-msgs.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab2-proc-dpath-components.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab2-proc-PIC.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab2-proc-PipelinedProcDynamicCtrl.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab2-proc-PipelinedProcDynamicDpath.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab2-proc-PipelinedProcDynamic.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab3-mem-BlockingCacheSec-FSM1.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab3-mem-BlockingL1CacheCtrl.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab3-mem-BlockingL1CacheDpath.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab3-mem-BlockingL1Cache.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab3-mem-BlockingL2CacheCtrl.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab3-mem-BlockingL2CacheDpath.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab3-mem-BlockingL2Cache.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab3-mem-DecodeWben.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab3-mem-PrefetchBufferCtrl.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab3-mem-PrefetchBufferDpath.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab3-mem-PrefetchBuffer.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab4-net-GreedyRouteCompute.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab4-net-demux.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab4-net-RingNetAlt-sep.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab4-net-RouterAdaptiveInputTerminalCtrl-Sep.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab4-net-RouterAdaptiveInputTerminalCtrl.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab4-net-RouterAlt-Sep.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab4-net-RouterInputCtrl-Arb-Sep.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab4-net-RouterInputCtrl.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab4-net-RouterInputTerminalCtrl-Sep.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab4-net-RouterOutputCtrl-Sep.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-Debug-checker.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-Debug-Interface.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-debug.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-define.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-DMA-checker.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-DMA-controller.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-mem-addr-ctrl-FSM.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-mem-arbiter.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-mem-msgs.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-mem-net-adapters.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-MemNet-sep.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-netmem-hub.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-proc2mem-trans.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-proc-acc.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-procnet-hub.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/plab5-mcore-TestMem_uni.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/vc-arbiters.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/vc-arithmetic.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/vc-crossbars.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/vc-DropUnit.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/vc-mem-msgs.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/vc-muxes.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/vc-net-msgs.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/vc-param-utils.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/vc-PipeCtrl.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/vc-queues.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/vc-regfiles.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/vc-regs.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/vc-srams.v /ufs/lockbox/rx37/synopsys/trust-proto-verilog/pisa-inst.v}

elaborate TOP -architecture verilog -library DEFAULT

create_clock -name "clk" -period 5 -waveform {0 1} {clk}
set_clock_uncertainty 0.1 clk
set_clock_latency 0.2 clk
set_clock_transition 0.1 clk

check_design > ./warnings.txt

compile_ultra

write -hierarchy -format ddc -output ./final.ddc

report_timing -nworst 10 > ./timing.txt
report_hierarchy > ./hierarchy.log
report_power > ./power.log
report_area -hierarchy > ./area.log
report_constraint > ./constraint.log

exit
