

================================================================
== Vitis HLS Report for 'read_phase'
================================================================
* Date:           Fri Feb 27 17:36:35 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        ml_kem_pqc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.630 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      260|  3.330 ns|  0.866 us|    1|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52  |read_phase_Pipeline_VITIS_LOOP_30_1  |      258|      258|  0.859 us|  0.859 us|  257|  257|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      28|      93|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      47|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      34|     146|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52  |read_phase_Pipeline_VITIS_LOOP_30_1  |        0|   0|  28|  93|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |Total                                          |                                     |        0|   0|  28|  93|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_38_p6           |       and|   0|  0|   2|           1|           0|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   6|           3|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  20|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |coeff_stream_write             |   9|          2|    1|          2|
    |in_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  47|         10|    4|         10|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  3|   0|    3|          0|
    |ap_done_reg                                                 |  1|   0|    1|          0|
    |grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_start_reg  |  1|   0|    1|          0|
    |tmp_reg_66                                                  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  6|   0|    6|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|          read_phase|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|          read_phase|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|          read_phase|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|          read_phase|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|          read_phase|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|          read_phase|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|          read_phase|  return value|
|in_stream_TDATA              |   in|   32|        axis|  in_stream_V_data_V|       pointer|
|in_stream_TVALID             |   in|    1|        axis|  in_stream_V_last_V|       pointer|
|in_stream_TREADY             |  out|    1|        axis|  in_stream_V_last_V|       pointer|
|in_stream_TLAST              |   in|    1|        axis|  in_stream_V_last_V|       pointer|
|in_stream_TKEEP              |   in|    4|        axis|  in_stream_V_keep_V|       pointer|
|in_stream_TSTRB              |   in|    4|        axis|  in_stream_V_strb_V|       pointer|
|coeff_stream_din             |  out|   16|     ap_fifo|        coeff_stream|       pointer|
|coeff_stream_num_data_valid  |   in|    9|     ap_fifo|        coeff_stream|       pointer|
|coeff_stream_fifo_cap        |   in|    9|     ap_fifo|        coeff_stream|       pointer|
|coeff_stream_full_n          |   in|    1|     ap_fifo|        coeff_stream|       pointer|
|coeff_stream_write           |  out|    1|     ap_fifo|        coeff_stream|       pointer|
+-----------------------------+-----+-----+------------+--------------------+--------------+

