# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
RT_TCL_PATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/scripts/rt/base_tcl/tcl
LS_COLORS=no=00:fi=00:di=01;34:ln=00;36:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=41;33;01:ex=00;32:*.cmd=00;32:*.exe=01;32:*.com=01;32:*.bat=01;32:*.btm=01;32:*.dll=01;32:*.tar=00;31:*.tbz=00;31:*.tgz=00;31:*.rpm=00;31:*.deb=00;31:*.arj=00;31:*.taz=00;31:*.lzh=00;31:*.lzma=00;31:*.zip=00;31:*.zoo=00;31:*.z=00;31:*.Z=00;31:*.gz=00;31:*.bz2=00;31:*.tb2=00;31:*.tz2=00;31:*.tbz2=00;31:*.xz=00;31:*.avi=01;35:*.bmp=01;35:*.dl=01;35:*.fli=01;35:*.gif=01;35:*.gl=01;35:*.jpg=01;35:*.jpeg=01;35:*.mkv=01;35:*.mng=01;35:*.mov=01;35:*.mp4=01;35:*.mpg=01;35:*.pcx=01;35:*.pbm=01;35:*.pgm=01;35:*.png=01;35:*.ppm=01;35:*.svg=01;35:*.tga=01;35:*.tif=01;35:*.webm=01;35:*.webp=01;35:*.wmv=01;35:*.xbm=01;35:*.xcf=01;35:*.xpm=01;35:*.aiff=00;32:*.ape=00;32:*.au=00;32:*.flac=00;32:*.m4a=00;32:*.mid=00;32:*.mp3=00;32:*.mpc=00;32:*.ogg=00;32:*.voc=00;32:*.wav=00;32:*.wma=00;32:*.wv=00;32:
LD_LIBRARY_PATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o/SuSE:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o/SuSE:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../lnx64/tools/dot/lib
HOSTTYPE=x86_64
XILINX_VITIS=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
PSPRINTER=lw1
SSH_CONNECTION=10.100.130.173 38240 158.130.24.140 22
LESSCLOSE=lessclose.sh %s %s
XKEYSYMDB=/usr/X11R6/lib/X11/XKeysymDB
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/scripts/rt/data
LANG=en_US.UTF-8
SINGULARITY_DISABLE_CACHE=1
WINDOWMANAGER=/usr/bin/startplasma-x11
LESS=-M -I -R
GUESTFISH_RESTORE=\e[0m
JAVA_ROOT=/usr/lib64/jvm/java-11-openjdk-11
RDI_INSTALLROOT=/mnt/pollux/software/xilinx/2020.2
HOSTNAME=big11.seas.upenn.edu
OLDPWD=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin
CONFIG_SITE=/usr/share/site/x86_64-unknown-linux-gnu
CSHEDIT=emacs
EDITOR=emacs
AUDIODRIVER=pulseaudio
GPG_TTY=/dev/pts/6
LESS_ADVANCED_PREPROCESSOR=no
TEXEDIT=emacs
COLORTERM=truecolor
GUESTFISH_INIT=\e[1;34m
RDI_PREPEND_PATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin
MAKE_TERMOUT=/dev/pts/6
JAVA_HOME=/usr/lib64/jvm/java-11-openjdk-11
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
MACHTYPE=x86_64-suse-linux
PLATFORM_REPO_PATHS=/home1/e/ese5320/u96v2_sbc_base
QEMU_AUDIO_DRV=pa
MFLAGS=
MINICOM=-c on
XILINX_VIVADO=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
XILINX_SDK=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
OSTYPE=linux
XILINX_PLANAHEAD=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
XDG_SESSION_ID=56810
USER=chihan
XILINXD_LICENSE_FILE=/mnt/pollux/software/xilinx/.Xilinx/
PAGER=less
GUESTFISH_PS1=\[\e[1;32m\]><fs>\[\e[0;31m\] 
RDI_BASEROOT=/mnt/pollux/software/xilinx/2020.2/Vitis
RDI_INSTALLVER=2020.2
MORE=-sl
RDI_JAVA_VERSION=9.0.4
PWD=/home1/c/chihan/chihan/ese532_hw7/hw7
XILINX_HLS=/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2
HOME=/home1/c/chihan
LC_CTYPE=en_US.UTF-8
BROWSER=/mnt/castor/seas_home/c/chihan/.vscode-server/bin/fdb98833154679dbaa7af67a5a29fe19e55c2b73/bin/helpers/browser.sh
VSCODE_GIT_ASKPASS_NODE=/mnt/castor/seas_home/c/chihan/.vscode-server/bin/fdb98833154679dbaa7af67a5a29fe19e55c2b73/node
TERM_PROGRAM=vscode
HOST=big11.seas.upenn.edu
SSH_CLIENT=10.100.130.173 38240 22
TERM_PROGRAM_VERSION=1.82.3
XNLSPATH=/usr/share/X11/nls
TCL_LIBRARY=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/tps/tcl/tcl8.5
XDG_SESSION_TYPE=tty
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
SDK_HOME=/usr/lib64/jvm/java-11-openjdk-11
KRB5CCNAME=FILE:/tmp/krb5cc_64407
RDI_APPROOT=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
XDG_DATA_DIRS=/home1/c/chihan/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/tps/lnx64
RDI_BUILD=yes
LIBGL_DEBUG=quiet
ISL_IOSTREAMS_RSA=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/tps/isl
JDK_HOME=/usr/lib64/jvm/java-11-openjdk-11
VSCODE_IPC_HOOK_CLI=/run/user/64407/vscode-ipc-6c33f9f1-0968-4ad4-a036-7f60c39dbd11.sock
NNTPSERVER=news
PROFILEREAD=true
RDI_PLATFORM=lnx64
RDI_BINROOT=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin
RDI_PROG=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o/SuSE:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data
SYNTH_COMMON=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/scripts/rt/data
FROM_HEADER=seas.upenn.edu
MAIL=/var/spool/mail/chihan
VSCODE_GIT_ASKPASS_MAIN=/mnt/castor/seas_home/c/chihan/.vscode-server/bin/fdb98833154679dbaa7af67a5a29fe19e55c2b73/extensions/git/dist/askpass-main.js
VISUAL=emacs
LESSKEY=/etc/lesskey.bin
SHELL=/pkg/bin/bash
TERM=xterm-256color
XDG_SESSION_CLASS=user
XCURSOR_THEME=DMZ
LS_OPTIONS=-N --color=tty -T 0
MAKELEVEL=1
PYTHONSTARTUP=/etc/pythonstart
HDI_APPROOT=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
SHLVL=7
G_FILENAME_ENCODING=@locale,UTF-8,ISO-8859-15,CP1252
R3D_LIB=/usr/local/share/Raster3D/materials
MAKE_TERMERR=/dev/pts/6
VSCODE_GIT_IPC_HANDLE=/run/user/64407/vscode-git-ba9d69825c.sock
XIL_NO_OVERRIDE=0
MANPATH=/usr/local/man:/usr/local/share/man:/usr/share/man
RDI_OPT_EXT=.o
LOGNAME=chihan
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/64407/bus
GIT_ASKPASS=/mnt/castor/seas_home/c/chihan/.vscode-server/bin/fdb98833154679dbaa7af67a5a29fe19e55c2b73/extensions/git/dist/askpass.sh
XDG_RUNTIME_DIR=/run/user/64407
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
JRE_HOME=/usr/lib64/jvm/java-11-openjdk-11
XDG_CONFIG_DIRS=/etc/xdg
PATH=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/tps/lnx64/binutils-2.26/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin:/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/gnu/microblaze/lin/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin:/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/bin:/usr/sbin:/Model_Composer/2020.2/bin:/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/microblaze/lin/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/arm/lin/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/aarch64/lin/aarch64-linux/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/aarch64/lin/aarch64-none/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/tps/lnx64/cmake-3.3.2/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/cardano/bin:/mnt/castor/seas_home/c/chihan/.vscode-server/bin/fdb98833154679dbaa7af67a5a29fe19e55c2b73/bin/remote-cli:/usr/local/bin:/usr/bin:/bin:/usr/games:/usr/local/homer/bin:/usr/lib/mit/bin:/usr/local/mirnylib/bin:/usr/local/Qt5.4.0/Tools/QtCreator/bin:/usr/local/sra-toolkit/bin:/usr/local/tophat/bin:.
JAVA_BINDIR=/usr/lib64/jvm/java-11-openjdk-11/bin
GUESTFISH_OUTPUT=\e[0m
RDI_JAVA_PLATFORM=
G_BROKEN_FILENAMES=1
MAKEFLAGS=
HISTSIZE=1000
HDI_PROCESSOR=x86_64
RDI_LIBDIR=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o/SuSE:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o
CPU=x86_64
CVS_RSH=ssh
LESSOPEN=lessopen.sh %s
_=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=32927
XILINX_CD_SESSION=2b43b19f-61cc-41eb-8f6a-1f4ff12ea594
XILINX_RS_PORT=33459
XILINX_RS_SESSION=33bf0d92-40d3-4e19-8f26-c542f400d0f9


V++ command line:
------------------------------------------
/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ --package --target hw --config ./u96_v2.cfg Filter_HW.xclbin --package.out_dir package --package.sd_file host --package.kernel_image /home1/e/ese5320/u96v2_sbc_base/sw/u96v2_sbc_base/PetaLinux/image/image.ub --package.rootfs /home1/e/ese5320/u96v2_sbc_base/sw/u96v2_sbc_base/PetaLinux/rootfs/rootfs.ext4 --package.sd_file Filter_HW.xclbin --package.sd_file xrt.ini 

FINAL PROGRAM OPTIONS
--config ./u96_v2.cfg
--debug
--input_files Filter_HW.xclbin
--optimize 0
--package
--package.kernel_image /home1/e/ese5320/u96v2_sbc_base/sw/u96v2_sbc_base/PetaLinux/image/image.ub
--package.out_dir package
--package.rootfs /home1/e/ese5320/u96v2_sbc_base/sw/u96v2_sbc_base/PetaLinux/rootfs/rootfs.ext4
--package.sd_file host
--package.sd_file Filter_HW.xclbin
--package.sd_file xrt.ini
--platform u96v2_sbc_base
--report_level 0
--save-temps
--target hw

PARSED COMMAND LINE OPTIONS
--package 
--target hw 
--config ./u96_v2.cfg 
Filter_HW.xclbin 
--package.out_dir package 
--package.sd_file host 
--package.kernel_image /home1/e/ese5320/u96v2_sbc_base/sw/u96v2_sbc_base/PetaLinux/image/image.ub 
--package.rootfs /home1/e/ese5320/u96v2_sbc_base/sw/u96v2_sbc_base/PetaLinux/rootfs/rootfs.ext4 
--package.sd_file Filter_HW.xclbin 
--package.sd_file xrt.ini 

PARSED CONFIG FILE (1) OPTIONS
file: ./u96_v2.cfg
platform u96v2_sbc_base 
debug 1 
save-temps 1 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/home1/e/ese5320/u96v2_sbc_base/u96v2_sbc_base.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 29 Oct 2023 13:18:20
------------------------------------------
V++ internal step: running xclbinutil to extract system diagram from input xclbin
timestamp: 29 Oct 2023 13:18:20
cmd: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/xclbinutil --input /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/Filter_HW.xclbin --dump-section SYSTEM_METADATA:RAW:/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/package/extractedSystemDiagram.json --quiet
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to extract bit file from input xclbin for hw target
timestamp: 29 Oct 2023 13:18:24
cmd: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/xclbinutil --input /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/Filter_HW.xclbin --dump-section BITSTREAM:RAW:/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/package/system.bit --quiet
V++ internal step status: success
------------------------------------------
V++ internal step: generating a boot image
timestamp: 29 Oct 2023 13:18:25
V++ internal step status: success
------------------------------------------
V++ internal step: copying input xclbin to output xclbin, from /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/Filter_HW.xclbin to /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/a.xclbin
timestamp: 29 Oct 2023 13:18:50
V++ internal step status: success
------------------------------------------
V++ internal step: adding the output xclbin as sd file
timestamp: 29 Oct 2023 13:18:50
V++ internal step status: success
------------------------------------------
V++ internal step: generating other output files
timestamp: 29 Oct 2023 13:18:50
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to replace a section SYSTEM_METADATA:RAW: with a file /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/package/packagedSystemDiagram.json to output xclbin: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/package/upsert.xclbin
timestamp: 29 Oct 2023 13:20:17
cmd: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/xclbinutil --input /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/a.xclbin --replace-section SYSTEM_METADATA:RAW:/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/package/packagedSystemDiagram.json -o /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/package/upsert.xclbin --quiet --force
V++ internal step status: success
------------------------------------------
V++ internal step: copying xclbin from /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/package/upsert.xclbin to /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/a.xclbin
timestamp: 29 Oct 2023 13:20:18
V++ internal step status: success
------------------------------------------
V++ internal step: removing temporary xclbin: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/package/upsert.xclbin
timestamp: 29 Oct 2023 13:20:18
V++ internal step status: success
