# Reading E:/Programme/altera/modelsim_ase/tcl/vsim/pref.tcl 
# do Drehzahlmesser_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\Programme\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\Programme\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/GitHub/Nachrichten/Projekt/freq_gen.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity freq_gen
# -- Compiling architecture rtl of freq_gen
# vcom -93 -work work {E:/GitHub/Nachrichten/Projekt/Richtungserkennung.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity richtungserkennung
# -- Compiling architecture rtl of richtungserkennung
# vcom -93 -work work {E:/GitHub/Nachrichten/Projekt/Drehzahlmessung.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling entity drehzahlmessung
# -- Compiling architecture rtl of drehzahlmessung
# vcom -93 -work work {E:/GitHub/Nachrichten/Projekt/Anzeige_Richtung.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity anzeige_richtung
# -- Compiling architecture rtl of anzeige_richtung
# vcom -93 -work work {E:/GitHub/Nachrichten/Projekt/Anzeige_Drehzahl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity anzeige_drehzahl
# -- Compiling architecture rtl of anzeige_drehzahl
# 
vsim -voptargs=+acc work.richtungserkennung
# vsim -voptargs=+acc work.richtungserkennung 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading work.richtungserkennung(rtl)
wave create -pattern none -portmode in -language vhdl /richtungserkennung/clock
# richtungserkennung
wave create -pattern none -portmode in -language vhdl /richtungserkennung/reset
# richtungserkennung
wave create -pattern none -portmode in -language vhdl /richtungserkennung/sig1
# richtungserkennung
wave create -pattern none -portmode in -language vhdl /richtungserkennung/sig2
# richtungserkennung
wave create -pattern none -portmode out -language vhdl /richtungserkennung/error
# richtungserkennung
wave create -pattern none -portmode out -language vhdl /richtungserkennung/richtung
# richtungserkennung
