Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun  4 15:10:39 2024
| Host         : DESKTOP-MII2473 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_compresssorConventional16_timing_summary_routed.rpt -pb multiplier_compresssorConventional16_timing_summary_routed.pb -rpx multiplier_compresssorConventional16_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier_compresssorConventional16
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            P[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.039ns  (logic 5.401ns (26.953%)  route 14.638ns (73.047%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    W6                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  b_IBUF[6]_inst/O
                         net (fo=39, routed)          5.631     6.590    b_IBUF[6]
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.714 r  P_OBUF[12]_inst_i_13/O
                         net (fo=4, routed)           0.805     7.519    P_OBUF[12]_inst_i_13_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I2_O)        0.152     7.671 r  P_OBUF[11]_inst_i_30/O
                         net (fo=3, routed)           0.698     8.370    P_OBUF[11]_inst_i_30_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I1_O)        0.360     8.730 r  P_OBUF[11]_inst_i_18/O
                         net (fo=5, routed)           0.838     9.568    P_OBUF[11]_inst_i_18_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.354     9.922 r  P_OBUF[11]_inst_i_8/O
                         net (fo=3, routed)           0.968    10.890    P_OBUF[11]_inst_i_8_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.326    11.216 f  P_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.813    12.029    P_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.124    12.153 r  P_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.949    13.102    P_OBUF[13]_inst_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    13.226 r  P_OBUF[19]_inst_i_2/O
                         net (fo=3, routed)           0.814    14.040    P_OBUF[19]_inst_i_2_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    14.163 r  P_OBUF[29]_inst_i_6/O
                         net (fo=5, routed)           1.218    15.381    P_OBUF[29]_inst_i_6_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.124    15.505 r  P_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           1.904    17.409    P_OBUF[25]
    K17                  OBUF (Prop_obuf_I_O)         2.630    20.039 r  P_OBUF[25]_inst/O
                         net (fo=0)                   0.000    20.039    P[25]
    K17                                                               r  P[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            P[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.924ns  (logic 5.359ns (26.896%)  route 14.565ns (73.104%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT5=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    W6                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  b_IBUF[6]_inst/O
                         net (fo=39, routed)          5.631     6.590    b_IBUF[6]
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.714 r  P_OBUF[12]_inst_i_13/O
                         net (fo=4, routed)           0.805     7.519    P_OBUF[12]_inst_i_13_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I2_O)        0.152     7.671 r  P_OBUF[11]_inst_i_30/O
                         net (fo=3, routed)           0.698     8.370    P_OBUF[11]_inst_i_30_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I1_O)        0.360     8.730 r  P_OBUF[11]_inst_i_18/O
                         net (fo=5, routed)           0.898     9.627    P_OBUF[11]_inst_i_18_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.352     9.979 f  P_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.830    10.809    P_OBUF[10]_inst_i_10_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.326    11.135 f  P_OBUF[10]_inst_i_5/O
                         net (fo=2, routed)           0.834    11.970    P_OBUF[10]_inst_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124    12.094 f  P_OBUF[28]_inst_i_7/O
                         net (fo=5, routed)           1.462    13.555    P_OBUF[28]_inst_i_7_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.124    13.679 f  P_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.825    14.504    P_OBUF[14]_inst_i_3_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124    14.628 r  P_OBUF[30]_inst_i_7/O
                         net (fo=1, routed)           0.874    15.502    P_OBUF[30]_inst_i_7_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.124    15.626 r  P_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           1.708    17.335    P_OBUF[30]
    P19                  OBUF (Prop_obuf_I_O)         2.590    19.924 r  P_OBUF[30]_inst/O
                         net (fo=0)                   0.000    19.924    P[30]
    P19                                                               r  P[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[11]
                            (input port)
  Destination:            P[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.812ns  (logic 5.555ns (28.037%)  route 14.258ns (71.963%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT4=1 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  b[11] (IN)
                         net (fo=0)                   0.000     0.000    b[11]
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  b_IBUF[11]_inst/O
                         net (fo=41, routed)          4.544     5.473    b_IBUF[11]
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.597 r  P_OBUF[26]_inst_i_53/O
                         net (fo=3, routed)           1.042     6.639    P_OBUF[26]_inst_i_53_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I2_O)        0.152     6.791 r  P_OBUF[26]_inst_i_30/O
                         net (fo=4, routed)           0.876     7.666    P_OBUF[26]_inst_i_30_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I2_O)        0.358     8.024 r  P_OBUF[26]_inst_i_37/O
                         net (fo=3, routed)           1.053     9.077    P_OBUF[26]_inst_i_37_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I4_O)        0.354     9.431 r  P_OBUF[26]_inst_i_11/O
                         net (fo=6, routed)           1.139    10.569    P_OBUF[26]_inst_i_11_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I5_O)        0.326    10.895 r  P_OBUF[21]_inst_i_7/O
                         net (fo=2, routed)           0.881    11.776    P_OBUF[21]_inst_i_7_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124    11.900 f  P_OBUF[21]_inst_i_2/O
                         net (fo=2, routed)           0.962    12.862    P_OBUF[21]_inst_i_2_n_0
    SLICE_X1Y32          LUT2 (Prop_lut2_I0_O)        0.152    13.014 r  P_OBUF[30]_inst_i_16/O
                         net (fo=4, routed)           0.833    13.847    P_OBUF[30]_inst_i_16_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.326    14.173 r  P_OBUF[26]_inst_i_5/O
                         net (fo=3, routed)           0.960    15.133    P_OBUF[26]_inst_i_5_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I4_O)        0.124    15.257 r  P_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           1.970    17.227    P_OBUF[24]
    N17                  OBUF (Prop_obuf_I_O)         2.585    19.812 r  P_OBUF[24]_inst/O
                         net (fo=0)                   0.000    19.812    P[24]
    N17                                                               r  P[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            P[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.786ns  (logic 5.361ns (27.095%)  route 14.425ns (72.905%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    W6                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  b_IBUF[6]_inst/O
                         net (fo=39, routed)          5.631     6.590    b_IBUF[6]
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.714 r  P_OBUF[12]_inst_i_13/O
                         net (fo=4, routed)           0.805     7.519    P_OBUF[12]_inst_i_13_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I2_O)        0.152     7.671 r  P_OBUF[11]_inst_i_30/O
                         net (fo=3, routed)           0.698     8.370    P_OBUF[11]_inst_i_30_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I1_O)        0.360     8.730 r  P_OBUF[11]_inst_i_18/O
                         net (fo=5, routed)           0.838     9.568    P_OBUF[11]_inst_i_18_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.354     9.922 r  P_OBUF[11]_inst_i_8/O
                         net (fo=3, routed)           0.968    10.890    P_OBUF[11]_inst_i_8_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.326    11.216 f  P_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.813    12.029    P_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.124    12.153 r  P_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.949    13.102    P_OBUF[13]_inst_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    13.226 r  P_OBUF[19]_inst_i_2/O
                         net (fo=3, routed)           0.814    14.040    P_OBUF[19]_inst_i_2_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    14.163 r  P_OBUF[29]_inst_i_6/O
                         net (fo=5, routed)           0.801    14.965    P_OBUF[29]_inst_i_6_n_0
    SLICE_X1Y33          LUT5 (Prop_lut5_I3_O)        0.124    15.089 r  P_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           2.107    17.196    P_OBUF[23]
    P17                  OBUF (Prop_obuf_I_O)         2.590    19.786 r  P_OBUF[23]_inst/O
                         net (fo=0)                   0.000    19.786    P[23]
    P17                                                               r  P[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            P[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.612ns  (logic 5.368ns (27.369%)  route 14.244ns (72.631%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    W6                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  b_IBUF[6]_inst/O
                         net (fo=39, routed)          5.631     6.590    b_IBUF[6]
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.714 r  P_OBUF[12]_inst_i_13/O
                         net (fo=4, routed)           0.805     7.519    P_OBUF[12]_inst_i_13_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I2_O)        0.152     7.671 r  P_OBUF[11]_inst_i_30/O
                         net (fo=3, routed)           0.698     8.370    P_OBUF[11]_inst_i_30_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I1_O)        0.360     8.730 r  P_OBUF[11]_inst_i_18/O
                         net (fo=5, routed)           0.838     9.568    P_OBUF[11]_inst_i_18_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.354     9.922 r  P_OBUF[11]_inst_i_8/O
                         net (fo=3, routed)           0.968    10.890    P_OBUF[11]_inst_i_8_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.326    11.216 f  P_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.813    12.029    P_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.124    12.153 r  P_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.949    13.102    P_OBUF[13]_inst_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    13.226 r  P_OBUF[19]_inst_i_2/O
                         net (fo=3, routed)           0.814    14.040    P_OBUF[19]_inst_i_2_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    14.163 r  P_OBUF[29]_inst_i_6/O
                         net (fo=5, routed)           1.020    15.183    P_OBUF[29]_inst_i_6_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.124    15.307 r  P_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           1.708    17.016    P_OBUF[29]
    R19                  OBUF (Prop_obuf_I_O)         2.596    19.612 r  P_OBUF[29]_inst/O
                         net (fo=0)                   0.000    19.612    P[29]
    R19                                                               r  P[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[11]
                            (input port)
  Destination:            P[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.587ns  (logic 5.576ns (28.469%)  route 14.011ns (71.531%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  b[11] (IN)
                         net (fo=0)                   0.000     0.000    b[11]
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  b_IBUF[11]_inst/O
                         net (fo=41, routed)          4.544     5.473    b_IBUF[11]
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.597 r  P_OBUF[26]_inst_i_53/O
                         net (fo=3, routed)           1.042     6.639    P_OBUF[26]_inst_i_53_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I2_O)        0.152     6.791 r  P_OBUF[26]_inst_i_30/O
                         net (fo=4, routed)           0.876     7.666    P_OBUF[26]_inst_i_30_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I2_O)        0.358     8.024 r  P_OBUF[26]_inst_i_37/O
                         net (fo=3, routed)           1.053     9.077    P_OBUF[26]_inst_i_37_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I4_O)        0.354     9.431 r  P_OBUF[26]_inst_i_11/O
                         net (fo=6, routed)           1.139    10.569    P_OBUF[26]_inst_i_11_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I5_O)        0.326    10.895 r  P_OBUF[21]_inst_i_7/O
                         net (fo=2, routed)           0.881    11.776    P_OBUF[21]_inst_i_7_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124    11.900 f  P_OBUF[21]_inst_i_2/O
                         net (fo=2, routed)           0.962    12.862    P_OBUF[21]_inst_i_2_n_0
    SLICE_X1Y32          LUT2 (Prop_lut2_I0_O)        0.152    13.014 r  P_OBUF[30]_inst_i_16/O
                         net (fo=4, routed)           0.833    13.847    P_OBUF[30]_inst_i_16_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.326    14.173 r  P_OBUF[26]_inst_i_5/O
                         net (fo=3, routed)           0.597    14.770    P_OBUF[26]_inst_i_5_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.124    14.894 r  P_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           2.086    16.980    P_OBUF[22]
    P18                  OBUF (Prop_obuf_I_O)         2.607    19.587 r  P_OBUF[22]_inst/O
                         net (fo=0)                   0.000    19.587    P[22]
    P18                                                               r  P[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[8]
                            (input port)
  Destination:            P[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.579ns  (logic 5.319ns (27.169%)  route 14.259ns (72.831%))
  Logic Levels:           11  (IBUF=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  b[8] (IN)
                         net (fo=0)                   0.000     0.000    b[8]
    W4                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  b_IBUF[8]_inst/O
                         net (fo=41, routed)          5.288     6.229    b_IBUF[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.353 r  P_OBUF[24]_inst_i_18/O
                         net (fo=4, routed)           1.033     7.385    P_OBUF[24]_inst_i_18_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.509 r  P_OBUF[26]_inst_i_46/O
                         net (fo=3, routed)           0.810     8.320    P_OBUF[26]_inst_i_46_n_0
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.152     8.472 r  P_OBUF[26]_inst_i_33/O
                         net (fo=4, routed)           0.999     9.470    P_OBUF[26]_inst_i_33_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.360     9.830 r  P_OBUF[25]_inst_i_5/O
                         net (fo=3, routed)           0.642    10.472    P_OBUF[25]_inst_i_5_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I1_O)        0.320    10.792 r  P_OBUF[24]_inst_i_2/O
                         net (fo=4, routed)           0.901    11.693    P_OBUF[24]_inst_i_2_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.326    12.019 f  P_OBUF[26]_inst_i_2/O
                         net (fo=4, routed)           0.959    12.979    P_OBUF[26]_inst_i_2_n_0
    SLICE_X1Y34          LUT3 (Prop_lut3_I2_O)        0.124    13.103 r  P_OBUF[28]_inst_i_12/O
                         net (fo=2, routed)           0.968    14.070    P_OBUF[28]_inst_i_12_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.124    14.194 r  P_OBUF[28]_inst_i_5/O
                         net (fo=1, routed)           0.961    15.155    P_OBUF[28]_inst_i_5_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.124    15.279 r  P_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           1.699    16.978    P_OBUF[28]
    M18                  OBUF (Prop_obuf_I_O)         2.601    19.579 r  P_OBUF[28]_inst/O
                         net (fo=0)                   0.000    19.579    P[28]
    M18                                                               r  P[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            P[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.534ns  (logic 5.383ns (27.559%)  route 14.150ns (72.441%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    W6                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  b_IBUF[6]_inst/O
                         net (fo=39, routed)          5.631     6.590    b_IBUF[6]
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.714 r  P_OBUF[12]_inst_i_13/O
                         net (fo=4, routed)           0.805     7.519    P_OBUF[12]_inst_i_13_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I2_O)        0.152     7.671 r  P_OBUF[11]_inst_i_30/O
                         net (fo=3, routed)           0.698     8.370    P_OBUF[11]_inst_i_30_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I1_O)        0.360     8.730 r  P_OBUF[11]_inst_i_18/O
                         net (fo=5, routed)           0.838     9.568    P_OBUF[11]_inst_i_18_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.354     9.922 r  P_OBUF[11]_inst_i_8/O
                         net (fo=3, routed)           0.968    10.890    P_OBUF[11]_inst_i_8_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.326    11.216 f  P_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.813    12.029    P_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.124    12.153 r  P_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.949    13.102    P_OBUF[13]_inst_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    13.226 r  P_OBUF[19]_inst_i_2/O
                         net (fo=3, routed)           0.814    14.040    P_OBUF[19]_inst_i_2_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    14.163 r  P_OBUF[29]_inst_i_6/O
                         net (fo=5, routed)           0.741    14.905    P_OBUF[29]_inst_i_6_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I2_O)        0.124    15.029 r  P_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           1.893    16.922    P_OBUF[27]
    M19                  OBUF (Prop_obuf_I_O)         2.612    19.534 r  P_OBUF[27]_inst/O
                         net (fo=0)                   0.000    19.534    P[27]
    M19                                                               r  P[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[11]
                            (input port)
  Destination:            P[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.447ns  (logic 5.593ns (28.761%)  route 13.854ns (71.239%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT4=1 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  b[11] (IN)
                         net (fo=0)                   0.000     0.000    b[11]
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  b_IBUF[11]_inst/O
                         net (fo=41, routed)          4.544     5.473    b_IBUF[11]
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.597 r  P_OBUF[26]_inst_i_53/O
                         net (fo=3, routed)           1.042     6.639    P_OBUF[26]_inst_i_53_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I2_O)        0.152     6.791 r  P_OBUF[26]_inst_i_30/O
                         net (fo=4, routed)           0.876     7.666    P_OBUF[26]_inst_i_30_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I2_O)        0.358     8.024 r  P_OBUF[26]_inst_i_37/O
                         net (fo=3, routed)           1.053     9.077    P_OBUF[26]_inst_i_37_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I4_O)        0.354     9.431 r  P_OBUF[26]_inst_i_11/O
                         net (fo=6, routed)           1.139    10.569    P_OBUF[26]_inst_i_11_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I5_O)        0.326    10.895 r  P_OBUF[21]_inst_i_7/O
                         net (fo=2, routed)           0.881    11.776    P_OBUF[21]_inst_i_7_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124    11.900 f  P_OBUF[21]_inst_i_2/O
                         net (fo=2, routed)           0.962    12.862    P_OBUF[21]_inst_i_2_n_0
    SLICE_X1Y32          LUT2 (Prop_lut2_I0_O)        0.152    13.014 r  P_OBUF[30]_inst_i_16/O
                         net (fo=4, routed)           0.833    13.847    P_OBUF[30]_inst_i_16_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.326    14.173 r  P_OBUF[26]_inst_i_5/O
                         net (fo=3, routed)           0.650    14.823    P_OBUF[26]_inst_i_5_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.124    14.947 r  P_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           1.876    16.823    P_OBUF[26]
    L17                  OBUF (Prop_obuf_I_O)         2.624    19.447 r  P_OBUF[26]_inst/O
                         net (fo=0)                   0.000    19.447    P[26]
    L17                                                               r  P[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            P[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.431ns  (logic 5.365ns (27.609%)  route 14.066ns (72.391%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    W6                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  b_IBUF[6]_inst/O
                         net (fo=39, routed)          5.631     6.590    b_IBUF[6]
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.714 r  P_OBUF[12]_inst_i_13/O
                         net (fo=4, routed)           0.805     7.519    P_OBUF[12]_inst_i_13_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I2_O)        0.152     7.671 r  P_OBUF[11]_inst_i_30/O
                         net (fo=3, routed)           0.698     8.370    P_OBUF[11]_inst_i_30_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I1_O)        0.360     8.730 r  P_OBUF[11]_inst_i_18/O
                         net (fo=5, routed)           0.838     9.568    P_OBUF[11]_inst_i_18_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.354     9.922 r  P_OBUF[11]_inst_i_8/O
                         net (fo=3, routed)           0.968    10.890    P_OBUF[11]_inst_i_8_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.326    11.216 f  P_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.813    12.029    P_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.124    12.153 r  P_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.949    13.102    P_OBUF[13]_inst_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    13.226 r  P_OBUF[19]_inst_i_2/O
                         net (fo=3, routed)           0.814    14.040    P_OBUF[19]_inst_i_2_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    14.163 r  P_OBUF[29]_inst_i_6/O
                         net (fo=5, routed)           0.430    14.594    P_OBUF[29]_inst_i_6_n_0
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.718 r  P_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.120    16.838    P_OBUF[21]
    R18                  OBUF (Prop_obuf_I_O)         2.593    19.431 r  P_OBUF[21]_inst/O
                         net (fo=0)                   0.000    19.431    P[21]
    R18                                                               r  P[21] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.775ns  (logic 1.322ns (47.641%)  route 1.453ns (52.359%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[0]_inst/O
                         net (fo=42, routed)          0.858     1.020    a_IBUF[0]
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.045     1.065 r  P_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.595     1.661    P_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.114     2.775 r  P_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.775    P[2]
    V13                                                               r  P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.376ns (49.205%)  route 1.421ns (50.795%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[0]_inst/O
                         net (fo=42, routed)          0.730     0.893    a_IBUF[0]
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.045     0.938 r  P_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.168     1.106    P_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.151 r  P_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.522     1.674    P_OBUF[6]
    W13                  OBUF (Prop_obuf_I_O)         1.124     2.797 r  P_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.797    P[6]
    W13                                                               r  P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            P[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.834ns  (logic 1.369ns (48.295%)  route 1.465ns (51.705%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[0]_inst/O
                         net (fo=42, routed)          0.758     0.921    a_IBUF[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.045     0.966 r  P_OBUF[16]_inst_i_2/O
                         net (fo=6, routed)           0.155     1.121    P_OBUF[16]_inst_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.166 r  P_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.552     1.718    P_OBUF[16]
    T17                  OBUF (Prop_obuf_I_O)         1.116     2.834 r  P_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.834    P[16]
    T17                                                               r  P[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.844ns  (logic 1.368ns (48.122%)  route 1.475ns (51.878%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[0]_inst/O
                         net (fo=42, routed)          0.745     0.908    a_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.953 r  P_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.137     1.090    P_OBUF[7]_inst_i_2_n_0
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.045     1.135 r  P_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.593     1.728    P_OBUF[7]
    W15                  OBUF (Prop_obuf_I_O)         1.116     2.844 r  P_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.844    P[7]
    W15                                                               r  P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[12]
                            (input port)
  Destination:            P[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.873ns  (logic 1.476ns (51.375%)  route 1.397ns (48.625%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  a[12] (IN)
                         net (fo=0)                   0.000     0.000    a[12]
    G18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  a_IBUF[12]_inst/O
                         net (fo=58, routed)          0.587     0.770    a_IBUF[12]
    SLICE_X2Y40          LUT4 (Prop_lut4_I2_O)        0.045     0.815 r  P_OBUF[29]_inst_i_10/O
                         net (fo=1, routed)           0.091     0.906    P_OBUF[29]_inst_i_10_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.045     0.951 r  P_OBUF[29]_inst_i_8/O
                         net (fo=1, routed)           0.095     1.046    P_OBUF[29]_inst_i_8_n_0
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.091 r  P_OBUF[29]_inst_i_2/O
                         net (fo=4, routed)           0.275     1.366    P_OBUF[29]_inst_i_2_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.045     1.411 r  P_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.760    P_OBUF[29]
    R19                  OBUF (Prop_obuf_I_O)         1.113     2.873 r  P_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.873    P[29]
    R19                                                               r  P[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.385ns (47.989%)  route 1.501ns (52.011%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[0]_inst/O
                         net (fo=42, routed)          0.867     1.029    a_IBUF[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.044     1.073 r  P_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.634     1.708    P_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.178     2.886 r  P_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.886    P[0]
    U14                                                               r  P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.319ns (45.634%)  route 1.571ns (54.366%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[0]_inst/O
                         net (fo=42, routed)          0.962     1.124    a_IBUF[0]
    SLICE_X0Y22          LUT4 (Prop_lut4_I3_O)        0.045     1.169 r  P_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.609     1.779    P_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     2.889 r  P_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.889    P[1]
    V14                                                               r  P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.895ns  (logic 1.415ns (48.894%)  route 1.479ns (51.106%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[0]_inst/O
                         net (fo=42, routed)          0.627     0.790    a_IBUF[0]
    SLICE_X2Y26          LUT6 (Prop_lut6_I2_O)        0.045     0.835 r  P_OBUF[11]_inst_i_13/O
                         net (fo=5, routed)           0.169     1.004    P_OBUF[11]_inst_i_13_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.045     1.049 r  P_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.132     1.181    P_OBUF[11]_inst_i_2_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.045     1.226 r  P_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.551     1.777    P_OBUF[11]
    V17                  OBUF (Prop_obuf_I_O)         1.118     2.895 r  P_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.895    P[11]
    V17                                                               r  P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            P[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.955ns  (logic 1.430ns (48.384%)  route 1.525ns (51.616%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    J18                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  a_IBUF[1]_inst/O
                         net (fo=48, routed)          0.598     0.782    a_IBUF[1]
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.045     0.827 r  P_OBUF[20]_inst_i_20/O
                         net (fo=7, routed)           0.147     0.974    P_OBUF[20]_inst_i_20_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.045     1.019 r  P_OBUF[20]_inst_i_7/O
                         net (fo=4, routed)           0.245     1.264    P_OBUF[20]_inst_i_7_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.309 r  P_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.536     1.844    P_OBUF[20]
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.955 r  P_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.955    P[20]
    U19                                                               r  P[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.968ns  (logic 1.367ns (46.078%)  route 1.600ns (53.922%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[0]_inst/O
                         net (fo=42, routed)          0.818     0.981    a_IBUF[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.045     1.026 r  P_OBUF[6]_inst_i_5/O
                         net (fo=3, routed)           0.206     1.231    P_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.045     1.276 r  P_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.576     1.853    P_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         1.115     2.968 r  P_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.968    P[5]
    W14                                                               r  P[5] (OUT)
  -------------------------------------------------------------------    -------------------





