

================================================================
== Vitis HLS Report for 'resblock'
================================================================
* Date:           Sat May 10 17:36:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        resblock
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   200720|   200720|  2.007 ms|  2.007 ms|  200704|  200704|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3  |   200718|   200718|        16|          1|          1|  200704|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten1013 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:8]   --->   Operation 20 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_9, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:8]   --->   Operation 28 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:8]   --->   Operation 29 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten1013"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%br_ln0 = br void %new.header"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 0, void %new.latch.for.inc22"   --->   Operation 32 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %first_iter_0, void %for.inc22, void %for.first.iter.for.inc22"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten1013_load = load i18 %indvar_flatten1013" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 34 'load' 'indvar_flatten1013_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.87ns)   --->   "%add_ln15 = add i18 %indvar_flatten1013_load, i18 1" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 35 'add' 'add_ln15' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.87ns)   --->   "%icmp_ln15 = icmp_eq  i18 %indvar_flatten1013_load, i18 200703" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 36 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %new.latch.for.inc22, void %last.iter.for.inc22" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 37 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln15 = store i18 %add_ln15, i18 %indvar_flatten1013" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 38 'store' 'store_ln15' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %new.header, void %for.end24" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 39 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_r_read, i32 2, i32 63" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i62 %trunc_ln" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 41 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln15" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 42 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_r_read, i32 2, i32 63" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 43 'partselect' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i62 %trunc_ln15_1" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 44 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln15_1" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 45 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 200704" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 46 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 47 [1/1] (7.30ns)   --->   "%empty_15 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i64 200704" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 47 'writereq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 48 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 200704" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 48 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 49 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 200704" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 49 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 50 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 200704" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 50 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 51 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 200704" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 51 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 52 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 200704" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 52 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 53 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 200704" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 53 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 54 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 200704" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15]   --->   Operation 54 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 55 'br' 'br_ln0' <Predicate = (first_iter_0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 56 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:19]   --->   Operation 56 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200704, i64 200704, i64 200704"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:18]   --->   Operation 59 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (7.30ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read, i4 15" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:19]   --->   Operation 60 'write' 'write_ln19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 61 [5/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23]   --->   Operation 61 'writeresp' 'empty_16' <Predicate = (icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 62 [4/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23]   --->   Operation 62 'writeresp' 'empty_16' <Predicate = (icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 63 [3/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23]   --->   Operation 63 'writeresp' 'empty_16' <Predicate = (icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 64 [2/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23]   --->   Operation 64 'writeresp' 'empty_16' <Predicate = (icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 65 [1/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23]   --->   Operation 65 'writeresp' 'empty_16' <Predicate = (icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %new.latch.for.inc22"   --->   Operation 66 'br' 'br_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_16 : Operation 67 [1/1] (0.42ns)   --->   "%ret_ln23 = ret" [X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23]   --->   Operation 67 'ret' 'ret_ln23' <Predicate = (icmp_ln15)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.727ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten1013' [15]  (0.427 ns)
	'load' operation 18 bit ('indvar_flatten1013_load', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) on local variable 'indvar_flatten1013' [31]  (0.000 ns)
	'add' operation 18 bit ('add_ln15', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) [37]  (0.873 ns)
	'store' operation 0 bit ('store_ln15', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) of variable 'add_ln15', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15 on local variable 'indvar_flatten1013' [44]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) [21]  (0.000 ns)
	bus request operation ('empty', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) [27]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) [27]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) [27]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) [27]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) [27]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) [27]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) [27]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15) [27]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:19) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:19) [35]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln19', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:19) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:19) [36]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_16', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23) [41]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_16', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23) [41]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_16', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23) [41]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_16', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23) [41]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_16', X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23) on port 'gmem' (X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:23) [41]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
