// Seed: 3948696397
module module_0 (
    output wor id_0,
    output uwire id_1,
    input uwire id_2
    , id_36,
    input wor id_3,
    output uwire id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri id_10,
    input tri id_11,
    input supply1 id_12,
    output wire id_13,
    input wire id_14,
    input tri1 id_15,
    output supply1 id_16,
    input tri1 id_17,
    input wire id_18,
    input wor id_19,
    input supply0 id_20,
    output supply1 id_21,
    input wand id_22,
    input supply1 id_23,
    input supply0 id_24,
    output supply1 id_25,
    input tri id_26,
    input wor id_27,
    input tri1 id_28,
    output tri id_29,
    input wand id_30,
    input supply1 id_31,
    output wand id_32,
    output wire id_33,
    output wand id_34
);
  wire id_37;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wand id_2
    , id_18 = id_9 !== 1'b0 | 1,
    output tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    output tri0 id_6,
    input wor id_7,
    output tri0 id_8,
    input wire id_9,
    output supply0 id_10,
    input tri id_11,
    input tri1 id_12,
    input uwire id_13,
    output tri0 id_14,
    input wire id_15,
    output wand id_16
);
  wire id_19;
  module_0(
      id_16,
      id_10,
      id_12,
      id_5,
      id_3,
      id_2,
      id_4,
      id_9,
      id_2,
      id_2,
      id_9,
      id_15,
      id_13,
      id_6,
      id_4,
      id_9,
      id_16,
      id_7,
      id_11,
      id_4,
      id_9,
      id_16,
      id_5,
      id_12,
      id_2,
      id_3,
      id_13,
      id_0,
      id_0,
      id_16,
      id_5,
      id_2,
      id_8,
      id_3,
      id_8
  );
  wire id_20, id_21;
endmodule
