//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Sat Mar 14 02:08:22 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\support.vhd "
// file 10 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\iram512x9_rtl.vhd "
// file 11 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\misc.vhd "
// file 12 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd "
// file 13 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.vhd "
// file 14 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x16_rtl.vhd "
// file 15 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x8_rtl.vhd "
// file 16 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\components.vhd "
// file 17 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd "
// file 18 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd "
// file 19 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\components.vhd "
// file 20 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd "
// file 21 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\dpsram_c0\dpsram_c0_0\dpsram_c0_dpsram_c0_0_dpsram.vhd "
// file 22 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_package.vhd "
// file 23 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\hard_mult_addsub_c0\hard_mult_addsub_c0_0\hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub.vhd "
// file 24 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\twiddle_table.vhd "
// file 25 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\math_real.vhd "
// file 26 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\hard_mult_addsub_c1\hard_mult_addsub_c1_0\hard_mult_addsub_c1_hard_mult_addsub_c1_0_hard_mult_addsub.vhd "
// file 27 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\pixelbar_creator.vhd "
// file 28 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 29 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\power_on_reset_delay.vhd "
// file 30 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\averaging_filter.vhd "
// file 31 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd "
// file 32 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\acmtable.vhd "
// file 33 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructnvm_bb.vhd "
// file 34 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructram.vhd "
// file 35 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\textio.vhd "
// file 36 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\debugblk.vhd "
// file 37 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd "
// file 38 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ramblocks.vhd "
// file 39 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd "
// file 40 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0.vhd "
// file 41 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd "
// file 42 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreapb3_c0\coreapb3_c0.vhd "
// file 43 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\fccc_c0\fccc_c0.vhd "
// file 44 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\dpsram_c0\dpsram_c0.vhd "
// file 45 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_sample_loader.vhd "
// file 46 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\hard_mult_addsub_c0\hard_mult_addsub_c0.vhd "
// file 47 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_butterfly_hw_mathdsp.vhd "
// file 48 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_transformer.vhd "
// file 49 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_sample_outputer.vhd "
// file 50 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft.vhd "
// file 51 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\hard_mult_addsub_c1\hard_mult_addsub_c1.vhd "
// file 52 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\alpha_max_plus_beta_min.vhd "
// file 53 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_result_to_pixel_bar.vhd "
// file 54 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.vhd "
// file 55 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\osc_c0\osc_c0.vhd "
// file 56 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd "
// file 57 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\sigma_delta_lvds_adc.vhd "
// file 58 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\spectrum_analyzer\spectrum_analyzer.vhd "
// file 59 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 60 "\c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\designer\spectrum_analyzer\synthesis.fdc "

`timescale 100 ps/100 ps
module Averaging_Filter (
  Sigma_Delta_LVDS_ADC_0_Data_out,
  Averaging_Filter_0_Data_out,
  Sigma_Delta_LVDS_ADC_0_Data_Ready,
  Averaging_Filter_0_Data_out_ready,
  FCCC_C0_0_GL0,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i
)
;
input [7:0] Sigma_Delta_LVDS_ADC_0_Data_out ;
output [7:0] Averaging_Filter_0_Data_out ;
input Sigma_Delta_LVDS_ADC_0_Data_Ready ;
output Averaging_Filter_0_Data_out_ready ;
input FCCC_C0_0_GL0 ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire Sigma_Delta_LVDS_ADC_0_Data_Ready ;
wire Averaging_Filter_0_Data_out_ready ;
wire FCCC_C0_0_GL0 ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire [9:0] running_sum;
wire [7:7] samples_mem_3_RNIOSFQ5_S;
wire [8:8] running_sum_RNINQ916_S;
wire [9:9] running_sum_RNO_S;
wire [1:0] filter_state;
wire [0:0] running_sum_RNI0OAQ_S;
wire [1:1] running_sum_RNIVJ6H1_S;
wire [2:2] samples_mem_3_RNI1J282_S;
wire [3:3] samples_mem_3_RNI6LUU2_S;
wire [4:4] samples_mem_3_RNIEQQL3_S;
wire [5:5] samples_mem_3_RNIP2NC4_S;
wire [6:6] samples_mem_3_RNI7EJ35_S;
wire [7:0] samples_mem;
wire [7:0] samples_mem_2;
wire [7:0] samples_mem_1;
wire [7:0] samples_mem_0;
wire [0:0] filter_state_ns;
wire [0:0] filter_state_RNI4VE3_S;
wire [0:0] filter_state_RNI4VE3_Y;
wire [0:0] running_sum_RNI0OAQ_Y;
wire [1:1] running_sum_RNIVJ6H1_Y;
wire [2:2] samples_mem_3_RNI1J282_Y;
wire [3:3] samples_mem_3_RNI6LUU2_Y;
wire [4:4] samples_mem_3_RNIEQQL3_Y;
wire [5:5] samples_mem_3_RNIP2NC4_Y;
wire [6:6] samples_mem_3_RNI7EJ35_Y;
wire [7:7] samples_mem_3_RNIOSFQ5_Y;
wire [9:9] running_sum_RNO_FCO;
wire [9:9] running_sum_RNO_Y;
wire [8:8] running_sum_RNINQ916_Y;
wire VCC ;
wire N_46_i ;
wire GND ;
wire N_45_i ;
wire data_in_ready_last_Z ;
wire un1_running_sum_1_cry_0_cy ;
wire un1_running_sum_1_cry_0 ;
wire un1_running_sum_1_cry_1 ;
wire un1_running_sum_1_cry_2 ;
wire un1_running_sum_1_cry_3 ;
wire un1_running_sum_1_cry_4 ;
wire un1_running_sum_1_cry_5 ;
wire un1_running_sum_1_cry_6 ;
wire un1_running_sum_1_cry_7 ;
wire un1_running_sum_1_cry_8 ;
wire un6_data_in_ready_last_i ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @30:72
  SLE \running_sum[7]  (
	.Q(running_sum[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_3_RNIOSFQ5_S[7]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \running_sum[8]  (
	.Q(running_sum[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(running_sum_RNINQ916_S[8]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \running_sum[9]  (
	.Q(running_sum[9]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(running_sum_RNO_S[9]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \filtered_value[0]  (
	.Q(Averaging_Filter_0_Data_out[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(running_sum[2]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \filtered_value[1]  (
	.Q(Averaging_Filter_0_Data_out[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(running_sum[3]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \filtered_value[2]  (
	.Q(Averaging_Filter_0_Data_out[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(running_sum[4]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \filtered_value[3]  (
	.Q(Averaging_Filter_0_Data_out[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(running_sum[5]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \filtered_value[4]  (
	.Q(Averaging_Filter_0_Data_out[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(running_sum[6]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \filtered_value[5]  (
	.Q(Averaging_Filter_0_Data_out[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(running_sum[7]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \filtered_value[6]  (
	.Q(Averaging_Filter_0_Data_out[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(running_sum[8]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \filtered_value[7]  (
	.Q(Averaging_Filter_0_Data_out[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(running_sum[9]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \running_sum[0]  (
	.Q(running_sum[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(running_sum_RNI0OAQ_S[0]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \running_sum[1]  (
	.Q(running_sum[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(running_sum_RNIVJ6H1_S[1]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \running_sum[2]  (
	.Q(running_sum[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_3_RNI1J282_S[2]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \running_sum[3]  (
	.Q(running_sum[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_3_RNI6LUU2_S[3]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \running_sum[4]  (
	.Q(running_sum[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_3_RNIEQQL3_S[4]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \running_sum[5]  (
	.Q(running_sum[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_3_RNIP2NC4_S[5]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \running_sum[6]  (
	.Q(running_sum[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_3_RNI7EJ35_S[6]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_3[1]  (
	.Q(samples_mem[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_2[1]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_2[1]  (
	.Q(samples_mem_2[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_1[1]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_1[1]  (
	.Q(samples_mem_1[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_0[1]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_0[1]  (
	.Q(samples_mem_0[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[1]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_3[0]  (
	.Q(samples_mem[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_2[0]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_2[0]  (
	.Q(samples_mem_2[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_1[0]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_1[0]  (
	.Q(samples_mem_1[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_0[0]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_0[0]  (
	.Q(samples_mem_0[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[0]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE Data_out_ready_sig (
	.Q(Averaging_Filter_0_Data_out_ready),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(filter_state[1]),
	.EN(N_45_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_2[5]  (
	.Q(samples_mem_2[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_1[5]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_1[5]  (
	.Q(samples_mem_1[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_0[5]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_0[5]  (
	.Q(samples_mem_0[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[5]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_3[4]  (
	.Q(samples_mem[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_2[4]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_2[4]  (
	.Q(samples_mem_2[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_1[4]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_1[4]  (
	.Q(samples_mem_1[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_0[4]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_0[4]  (
	.Q(samples_mem_0[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[4]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_3[3]  (
	.Q(samples_mem[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_2[3]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_2[3]  (
	.Q(samples_mem_2[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_1[3]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_1[3]  (
	.Q(samples_mem_1[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_0[3]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_0[3]  (
	.Q(samples_mem_0[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[3]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_3[2]  (
	.Q(samples_mem[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_2[2]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_2[2]  (
	.Q(samples_mem_2[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_1[2]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_1[2]  (
	.Q(samples_mem_1[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_0[2]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_0[2]  (
	.Q(samples_mem_0[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[2]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \filter_state[0]  (
	.Q(filter_state[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(filter_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \filter_state[1]  (
	.Q(filter_state[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(filter_state[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_3[7]  (
	.Q(samples_mem[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_2[7]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_2[7]  (
	.Q(samples_mem_2[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_1[7]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_1[7]  (
	.Q(samples_mem_1[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_0[7]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_0[7]  (
	.Q(samples_mem_0[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[7]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_3[6]  (
	.Q(samples_mem[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_2[6]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_2[6]  (
	.Q(samples_mem_2[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_1[6]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_1[6]  (
	.Q(samples_mem_1[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_0[6]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_0[6]  (
	.Q(samples_mem_0[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[6]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  SLE \samples_mem_3[5]  (
	.Q(samples_mem[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(samples_mem_2[5]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:62
  SLE data_in_ready_last (
	.Q(data_in_ready_last_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_Ready),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:72
  ARI1 \filter_state_RNI4VE3[0]  (
	.FCO(un1_running_sum_1_cry_0_cy),
	.S(filter_state_RNI4VE3_S[0]),
	.Y(filter_state_RNI4VE3_Y[0]),
	.B(filter_state[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \filter_state_RNI4VE3[0] .INIT=20'h45500;
// @30:72
  ARI1 \running_sum_RNI0OAQ[0]  (
	.FCO(un1_running_sum_1_cry_0),
	.S(running_sum_RNI0OAQ_S[0]),
	.Y(running_sum_RNI0OAQ_Y[0]),
	.B(filter_state[0]),
	.C(samples_mem[0]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[0]),
	.A(running_sum[0]),
	.FCI(un1_running_sum_1_cry_0_cy)
);
defparam \running_sum_RNI0OAQ[0] .INIT=20'h54EB1;
// @30:72
  ARI1 \running_sum_RNIVJ6H1[1]  (
	.FCO(un1_running_sum_1_cry_1),
	.S(running_sum_RNIVJ6H1_S[1]),
	.Y(running_sum_RNIVJ6H1_Y[1]),
	.B(filter_state[0]),
	.C(samples_mem[1]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[1]),
	.A(running_sum[1]),
	.FCI(un1_running_sum_1_cry_0)
);
defparam \running_sum_RNIVJ6H1[1] .INIT=20'h54EB1;
// @30:72
  ARI1 \samples_mem_3_RNI1J282[2]  (
	.FCO(un1_running_sum_1_cry_2),
	.S(samples_mem_3_RNI1J282_S[2]),
	.Y(samples_mem_3_RNI1J282_Y[2]),
	.B(filter_state[0]),
	.C(samples_mem[2]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[2]),
	.A(running_sum[2]),
	.FCI(un1_running_sum_1_cry_1)
);
defparam \samples_mem_3_RNI1J282[2] .INIT=20'h54EB1;
// @30:72
  ARI1 \samples_mem_3_RNI6LUU2[3]  (
	.FCO(un1_running_sum_1_cry_3),
	.S(samples_mem_3_RNI6LUU2_S[3]),
	.Y(samples_mem_3_RNI6LUU2_Y[3]),
	.B(filter_state[0]),
	.C(samples_mem[3]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[3]),
	.A(running_sum[3]),
	.FCI(un1_running_sum_1_cry_2)
);
defparam \samples_mem_3_RNI6LUU2[3] .INIT=20'h54EB1;
// @30:72
  ARI1 \samples_mem_3_RNIEQQL3[4]  (
	.FCO(un1_running_sum_1_cry_4),
	.S(samples_mem_3_RNIEQQL3_S[4]),
	.Y(samples_mem_3_RNIEQQL3_Y[4]),
	.B(filter_state[0]),
	.C(samples_mem[4]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[4]),
	.A(running_sum[4]),
	.FCI(un1_running_sum_1_cry_3)
);
defparam \samples_mem_3_RNIEQQL3[4] .INIT=20'h54EB1;
// @30:72
  ARI1 \samples_mem_3_RNIP2NC4[5]  (
	.FCO(un1_running_sum_1_cry_5),
	.S(samples_mem_3_RNIP2NC4_S[5]),
	.Y(samples_mem_3_RNIP2NC4_Y[5]),
	.B(filter_state[0]),
	.C(samples_mem[5]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[5]),
	.A(running_sum[5]),
	.FCI(un1_running_sum_1_cry_4)
);
defparam \samples_mem_3_RNIP2NC4[5] .INIT=20'h54EB1;
// @30:72
  ARI1 \samples_mem_3_RNI7EJ35[6]  (
	.FCO(un1_running_sum_1_cry_6),
	.S(samples_mem_3_RNI7EJ35_S[6]),
	.Y(samples_mem_3_RNI7EJ35_Y[6]),
	.B(filter_state[0]),
	.C(samples_mem[6]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[6]),
	.A(running_sum[6]),
	.FCI(un1_running_sum_1_cry_5)
);
defparam \samples_mem_3_RNI7EJ35[6] .INIT=20'h54EB1;
// @30:72
  ARI1 \samples_mem_3_RNIOSFQ5[7]  (
	.FCO(un1_running_sum_1_cry_7),
	.S(samples_mem_3_RNIOSFQ5_S[7]),
	.Y(samples_mem_3_RNIOSFQ5_Y[7]),
	.B(filter_state[0]),
	.C(samples_mem[7]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out[7]),
	.A(running_sum[7]),
	.FCI(un1_running_sum_1_cry_6)
);
defparam \samples_mem_3_RNIOSFQ5[7] .INIT=20'h54EB1;
// @30:72
  ARI1 \running_sum_RNO[9]  (
	.FCO(running_sum_RNO_FCO[9]),
	.S(running_sum_RNO_S[9]),
	.Y(running_sum_RNO_Y[9]),
	.B(filter_state[0]),
	.C(running_sum[9]),
	.D(GND),
	.A(VCC),
	.FCI(un1_running_sum_1_cry_8)
);
defparam \running_sum_RNO[9] .INIT=20'h49900;
// @30:72
  ARI1 \running_sum_RNINQ916[8]  (
	.FCO(un1_running_sum_1_cry_8),
	.S(running_sum_RNINQ916_S[8]),
	.Y(running_sum_RNINQ916_Y[8]),
	.B(filter_state[0]),
	.C(GND),
	.D(GND),
	.A(running_sum[8]),
	.FCI(un1_running_sum_1_cry_7)
);
defparam \running_sum_RNINQ916[8] .INIT=20'h5AA55;
// @30:80
  CFG2 un6_data_in_ready_last (
	.A(Sigma_Delta_LVDS_ADC_0_Data_Ready),
	.B(data_in_ready_last_Z),
	.Y(un6_data_in_ready_last_i)
);
defparam un6_data_in_ready_last.INIT=4'h2;
// @30:72
  CFG3 \filter_state_ns_0_a2[0]  (
	.A(filter_state[0]),
	.B(un6_data_in_ready_last_i),
	.C(filter_state[1]),
	.Y(filter_state_ns[0])
);
defparam \filter_state_ns_0_a2[0] .INIT=8'h04;
// @30:72
  CFG2 Data_out_ready_sig_RNO (
	.A(un6_data_in_ready_last_i),
	.B(filter_state[1]),
	.Y(N_45_i)
);
defparam Data_out_ready_sig_RNO.INIT=4'hE;
// @30:72
  CFG2 un6_data_in_ready_last_RNI90M9 (
	.A(un6_data_in_ready_last_i),
	.B(filter_state[0]),
	.Y(N_46_i)
);
defparam un6_data_in_ready_last_RNI90M9.INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Averaging_Filter */

module COREABC_C0_COREABC_C0_0_RAM128X8 (
  RAMWDATA,
  RAMADDR_i_m4,
  Board_J7_c_0,
  RD_r0c0,
  RAMRDATA_0_0,
  RD_r1c0_0,
  N_105,
  N_106,
  N_47,
  N_71_i,
  N_72_i,
  N_68,
  N_56_i,
  FCCC_C0_0_GL0,
  STBRAM,
  N_82,
  g1_2,
  ADDR7_q
)
;
input [5:0] RAMWDATA ;
input [2:1] RAMADDR_i_m4 ;
input Board_J7_c_0 ;
output [7:0] RD_r0c0 ;
output RAMRDATA_0_0 ;
input RD_r1c0_0 ;
input N_105 ;
input N_106 ;
input N_47 ;
input N_71_i ;
input N_72_i ;
input N_68 ;
input N_56_i ;
input FCCC_C0_0_GL0 ;
input STBRAM ;
input N_82 ;
output g1_2 ;
input ADDR7_q ;
wire Board_J7_c_0 ;
wire RAMRDATA_0_0 ;
wire RD_r1c0_0 ;
wire N_105 ;
wire N_106 ;
wire N_47 ;
wire N_71_i ;
wire N_72_i ;
wire N_68 ;
wire N_56_i ;
wire FCCC_C0_0_GL0 ;
wire STBRAM ;
wire N_82 ;
wire g1_2 ;
wire ADDR7_q ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT;
wire N_174_i ;
wire U_RAM64x18_BUSY ;
wire VCC ;
wire GND ;
// @38:318
  CFG3 U_RAM64x18_RNING6A1 (
	.A(RD_r0c0[5]),
	.B(ADDR7_q),
	.C(RD_r1c0_0),
	.Y(RAMRDATA_0_0)
);
defparam U_RAM64x18_RNING6A1.INIT=8'hE2;
// @39:653
  CFG3 U_RAM64x18_RNING6A1_0 (
	.A(RD_r0c0[5]),
	.B(ADDR7_q),
	.C(RD_r1c0_0),
	.Y(g1_2)
);
defparam U_RAM64x18_RNING6A1_0.INIT=8'hE2;
// @12:103
  CFG2 U_RAM64x18_RNO (
	.A(N_82),
	.B(STBRAM),
	.Y(N_174_i)
);
defparam U_RAM64x18_RNO.INIT=4'h4;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r0c0[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT[17:0]),
	.BUSY(U_RAM64x18_BUSY),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(Board_J7_c_0),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({N_82, N_71_i, N_72_i, N_68, RAMADDR_i_m4[2:1], N_56_i, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({N_82, N_71_i, N_72_i, N_68, RAMADDR_i_m4[2:1], N_47, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, N_105, N_106, RAMWDATA[5:0]}),
	.C_WEN(N_174_i),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8 */

module COREABC_C0_COREABC_C0_0_RAM128X8_0 (
  RAMWDATA,
  RAMADDR_i_m4,
  Board_J7_c_0,
  RD_r1c0,
  WEN_r1c0,
  N_105,
  N_106,
  N_47,
  N_82,
  N_71_i,
  N_72_i,
  N_68,
  N_56_i,
  FCCC_C0_0_GL0
)
;
input [5:0] RAMWDATA ;
input [2:1] RAMADDR_i_m4 ;
input Board_J7_c_0 ;
output [7:0] RD_r1c0 ;
input WEN_r1c0 ;
input N_105 ;
input N_106 ;
input N_47 ;
input N_82 ;
input N_71_i ;
input N_72_i ;
input N_68 ;
input N_56_i ;
input FCCC_C0_0_GL0 ;
wire Board_J7_c_0 ;
wire WEN_r1c0 ;
wire N_105 ;
wire N_106 ;
wire N_47 ;
wire N_82 ;
wire N_71_i ;
wire N_72_i ;
wire N_68 ;
wire N_56_i ;
wire FCCC_C0_0_GL0 ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT_0;
wire U_RAM64x18_BUSY_0 ;
wire VCC ;
wire GND ;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r1c0[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT_0[17:0]),
	.BUSY(U_RAM64x18_BUSY_0),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(Board_J7_c_0),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({N_82, N_71_i, N_72_i, N_68, RAMADDR_i_m4[2:1], N_56_i, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({N_82, N_71_i, N_72_i, N_68, RAMADDR_i_m4[2:1], N_47, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, N_105, N_106, RAMWDATA[5:0]}),
	.C_WEN(WEN_r1c0),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8_0 */

module COREABC_C0_COREABC_C0_0_RAMBLOCKS (
  RAMRDATA_0_0,
  Board_J7_c_0,
  RAMADDR_i_m4,
  RAMWDATA,
  COREABC_C0_0_APB3master_PADDR,
  RAMRDATA,
  RD_r1c0,
  RD_r0c0,
  STKPTR_0,
  SMADDR,
  SMADDR_s,
  SMADDR_cry_0,
  SMADDR_cry_3,
  g1_2,
  N_68,
  N_72_i,
  N_71_i,
  N_47,
  N_106,
  N_105,
  N_173_i,
  N_114_i,
  SMADDR_3_sqmuxa,
  STBRAM,
  DOJMP_RNIJ75I_Y,
  N_82,
  FCCC_C0_0_GL0,
  ADDR7_q_1z
)
;
output RAMRDATA_0_0 ;
input Board_J7_c_0 ;
input [2:1] RAMADDR_i_m4 ;
input [5:0] RAMWDATA ;
input [4:0] COREABC_C0_0_APB3master_PADDR ;
output [7:0] RAMRDATA ;
output [7:0] RD_r1c0 ;
output [7:0] RD_r0c0 ;
input STKPTR_0 ;
input [3:1] SMADDR ;
output [3:1] SMADDR_s ;
input SMADDR_cry_0 ;
output SMADDR_cry_3 ;
output g1_2 ;
input N_68 ;
input N_72_i ;
input N_71_i ;
input N_47 ;
input N_106 ;
input N_105 ;
output N_173_i ;
input N_114_i ;
input SMADDR_3_sqmuxa ;
input STBRAM ;
input DOJMP_RNIJ75I_Y ;
input N_82 ;
input FCCC_C0_0_GL0 ;
output ADDR7_q_1z ;
wire RAMRDATA_0_0 ;
wire Board_J7_c_0 ;
wire STKPTR_0 ;
wire SMADDR_cry_0 ;
wire SMADDR_cry_3 ;
wire g1_2 ;
wire N_68 ;
wire N_72_i ;
wire N_71_i ;
wire N_47 ;
wire N_106 ;
wire N_105 ;
wire N_173_i ;
wire N_114_i ;
wire SMADDR_3_sqmuxa ;
wire STBRAM ;
wire DOJMP_RNIJ75I_Y ;
wire N_82 ;
wire FCCC_C0_0_GL0 ;
wire ADDR7_q_1z ;
wire [2:1] SMADDR_cry;
wire [1:1] RD_RNIM87A3_Y;
wire [2:2] RD_RNIOEBR4_Y;
wire [3:3] RD_RNIM77B6_Y;
wire VCC ;
wire GND ;
wire N_19_i ;
wire N_17_i ;
wire N_15_i ;
wire N_56_i ;
wire WEN_r1c0 ;
// @38:310
  SLE ADDR7_q (
	.Q(ADDR7_q_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_82),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:1018
  ARI1 \RD_RNIM87A3[1]  (
	.FCO(SMADDR_cry[1]),
	.S(SMADDR_s[1]),
	.Y(RD_RNIM87A3_Y[1]),
	.B(SMADDR[1]),
	.C(N_19_i),
	.D(DOJMP_RNIJ75I_Y),
	.A(VCC),
	.FCI(SMADDR_cry_0)
);
defparam \RD_RNIM87A3[1] .INIT=20'h4AC00;
// @39:1018
  ARI1 \RD_RNIOEBR4[2]  (
	.FCO(SMADDR_cry[2]),
	.S(SMADDR_s[2]),
	.Y(RD_RNIOEBR4_Y[2]),
	.B(SMADDR[2]),
	.C(N_17_i),
	.D(DOJMP_RNIJ75I_Y),
	.A(VCC),
	.FCI(SMADDR_cry[1])
);
defparam \RD_RNIOEBR4[2] .INIT=20'h4AC00;
// @39:1018
  ARI1 \RD_RNIM77B6[3]  (
	.FCO(SMADDR_cry_3),
	.S(SMADDR_s[3]),
	.Y(RD_RNIM77B6_Y[3]),
	.B(SMADDR[3]),
	.C(N_15_i),
	.D(DOJMP_RNIJ75I_Y),
	.A(VCC),
	.FCI(SMADDR_cry[2])
);
defparam \RD_RNIM77B6[3] .INIT=20'h4AC00;
// @38:294
  CFG4 \RADDR_0_x4[0]  (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(N_82),
	.C(STBRAM),
	.D(STKPTR_0),
	.Y(N_56_i)
);
defparam \RADDR_0_x4[0] .INIT=16'hD21E;
// @38:318
  CFG3 \RD[2]  (
	.A(RD_r0c0[2]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[2]),
	.Y(RAMRDATA[2])
);
defparam \RD[2] .INIT=8'hE2;
// @38:318
  CFG3 \RD[6]  (
	.A(RD_r0c0[6]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[6]),
	.Y(RAMRDATA[6])
);
defparam \RD[6] .INIT=8'hE2;
// @38:318
  CFG3 \RD[7]  (
	.A(RD_r0c0[7]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[7]),
	.Y(RAMRDATA[7])
);
defparam \RD[7] .INIT=8'hE2;
// @38:318
  CFG3 \RD[0]  (
	.A(RD_r0c0[0]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[0]),
	.Y(RAMRDATA[0])
);
defparam \RD[0] .INIT=8'hE2;
// @38:318
  CFG3 \RD[1]  (
	.A(RD_r0c0[1]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[1]),
	.Y(RAMRDATA[1])
);
defparam \RD[1] .INIT=8'hE2;
// @38:318
  CFG3 \RD[3]  (
	.A(RD_r0c0[3]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[3]),
	.Y(RAMRDATA[3])
);
defparam \RD[3] .INIT=8'hE2;
// @38:318
  CFG3 \RD[4]  (
	.A(RD_r0c0[4]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[4]),
	.Y(RAMRDATA[4])
);
defparam \RD[4] .INIT=8'hE2;
// @38:318
  CFG3 \RD[5]  (
	.A(RD_r0c0[5]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[5]),
	.Y(RAMRDATA[5])
);
defparam \RD[5] .INIT=8'hE2;
// @39:869
  CFG4 \RD_RNIC41K[4]  (
	.A(SMADDR_3_sqmuxa),
	.B(RAMRDATA[4]),
	.C(COREABC_C0_0_APB3master_PADDR[4]),
	.D(N_114_i),
	.Y(N_173_i)
);
defparam \RD_RNIC41K[4] .INIT=16'hE400;
// @39:869
  CFG4 \RD_RNI9OOI[3]  (
	.A(SMADDR_3_sqmuxa),
	.B(RAMRDATA[3]),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.D(N_114_i),
	.Y(N_15_i)
);
defparam \RD_RNI9OOI[3] .INIT=16'hE400;
// @39:869
  CFG4 \RD_RNIE61K[2]  (
	.A(SMADDR_3_sqmuxa),
	.B(RAMRDATA[2]),
	.C(COREABC_C0_0_APB3master_PADDR[2]),
	.D(N_114_i),
	.Y(N_17_i)
);
defparam \RD_RNIE61K[2] .INIT=16'hE400;
// @39:869
  CFG4 \RD_RNIC41K[1]  (
	.A(SMADDR_3_sqmuxa),
	.B(RAMRDATA[1]),
	.C(COREABC_C0_0_APB3master_PADDR[1]),
	.D(N_114_i),
	.Y(N_19_i)
);
defparam \RD_RNIC41K[1] .INIT=16'hE400;
// @38:299
  CFG2 WEN_r1c0_0_a3 (
	.A(N_82),
	.B(STBRAM),
	.Y(WEN_r1c0)
);
defparam WEN_r1c0_0_a3.INIT=4'h8;
// @38:325
  COREABC_C0_COREABC_C0_0_RAM128X8 \UG4.UR8.ram_r0c0  (
	.RAMWDATA(RAMWDATA[5:0]),
	.RAMADDR_i_m4(RAMADDR_i_m4[2:1]),
	.Board_J7_c_0(Board_J7_c_0),
	.RD_r0c0(RD_r0c0[7:0]),
	.RAMRDATA_0_0(RAMRDATA_0_0),
	.RD_r1c0_0(RD_r1c0[5]),
	.N_105(N_105),
	.N_106(N_106),
	.N_47(N_47),
	.N_71_i(N_71_i),
	.N_72_i(N_72_i),
	.N_68(N_68),
	.N_56_i(N_56_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.STBRAM(STBRAM),
	.N_82(N_82),
	.g1_2(g1_2),
	.ADDR7_q(ADDR7_q_1z)
);
// @38:336
  COREABC_C0_COREABC_C0_0_RAM128X8_0 \UG4.UR8.ram_r1c0  (
	.RAMWDATA(RAMWDATA[5:0]),
	.RAMADDR_i_m4(RAMADDR_i_m4[2:1]),
	.Board_J7_c_0(Board_J7_c_0),
	.RD_r1c0(RD_r1c0[7:0]),
	.WEN_r1c0(WEN_r1c0),
	.N_105(N_105),
	.N_106(N_106),
	.N_47(N_47),
	.N_82(N_82),
	.N_71_i(N_71_i),
	.N_72_i(N_72_i),
	.N_68(N_68),
	.N_56_i(N_56_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAMBLOCKS */

module COREABC_C0_COREABC_C0_0_INSTRUCTIONS (
  INSTRUCTION_18,
  INSTRUCTION_0,
  INSTRUCTION_19,
  SMADDR,
  ACCUMULATOR,
  INS_0_dreg_RNIPHUV_S_0,
  INS_0_dreg_RNIVLCQ_S_0,
  INS_0_dreg_RNI7SQK_S_0,
  INS_0_dreg_RNIOGSD_S_0,
  INS_0_dreg_RNIB7U6_Y_0,
  INSTR_DATA,
  COREABC_C0_0_APB3master_PADDR_4,
  COREABC_C0_0_APB3master_PADDR_5,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_8,
  INSTR_SCMD,
  INSTR_CMD,
  N_71_i,
  N_82,
  N_9_i_0,
  N_9,
  N_91,
  N_13_1,
  N_87,
  N_90,
  N_89,
  un1_accum_next8_0,
  N_1145_0,
  un1_ACCUMULATOR_0_s0_0_cry_4,
  FCCC_C0_0_GL0
)
;
output INSTRUCTION_18 ;
output INSTRUCTION_0 ;
output INSTRUCTION_19 ;
input [5:0] SMADDR ;
input [4:0] ACCUMULATOR ;
output INS_0_dreg_RNIPHUV_S_0 ;
output INS_0_dreg_RNIVLCQ_S_0 ;
output INS_0_dreg_RNI7SQK_S_0 ;
output INS_0_dreg_RNIOGSD_S_0 ;
output INS_0_dreg_RNIB7U6_Y_0 ;
output [4:0] INSTR_DATA ;
output COREABC_C0_0_APB3master_PADDR_4 ;
output COREABC_C0_0_APB3master_PADDR_5 ;
output COREABC_C0_0_APB3master_PADDR_0 ;
output COREABC_C0_0_APB3master_PADDR_1 ;
output COREABC_C0_0_APB3master_PADDR_2 ;
output COREABC_C0_0_APB3master_PADDR_8 ;
output [2:0] INSTR_SCMD ;
output [2:0] INSTR_CMD ;
output N_71_i ;
input N_82 ;
output N_9_i_0 ;
output N_9 ;
output N_91 ;
output N_13_1 ;
input N_87 ;
output N_90 ;
output N_89 ;
output un1_accum_next8_0 ;
output N_1145_0 ;
output un1_ACCUMULATOR_0_s0_0_cry_4 ;
input FCCC_C0_0_GL0 ;
wire INSTRUCTION_18 ;
wire INSTRUCTION_0 ;
wire INSTRUCTION_19 ;
wire INS_0_dreg_RNIPHUV_S_0 ;
wire INS_0_dreg_RNIVLCQ_S_0 ;
wire INS_0_dreg_RNI7SQK_S_0 ;
wire INS_0_dreg_RNIOGSD_S_0 ;
wire INS_0_dreg_RNIB7U6_Y_0 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire N_71_i ;
wire N_82 ;
wire N_9_i_0 ;
wire N_9 ;
wire N_91 ;
wire N_13_1 ;
wire N_87 ;
wire N_90 ;
wire N_89 ;
wire un1_accum_next8_0 ;
wire N_1145_0 ;
wire un1_ACCUMULATOR_0_s0_0_cry_4 ;
wire FCCC_C0_0_GL0 ;
wire [7:7] INS_0_dreg_RNIB7U6_S;
wire [8:8] INS_0_dreg_RNIOGSD_Y;
wire [9:9] INS_0_dreg_RNI7SQK_Y;
wire [10:10] INS_0_dreg_RNIVLCQ_Y;
wire [11:11] INS_0_dreg_RNIPHUV_Y;
wire VCC ;
wire m116_2_1 ;
wire GND ;
wire m120 ;
wire m127 ;
wire m137_0 ;
wire m139_0 ;
wire m14_0 ;
wire N_28_i ;
wire m36_0 ;
wire m52_1_0_wmux_0_Y ;
wire m63_1_0_wmux_0_Y ;
wire m67_0 ;
wire m77_2_1 ;
wire N_88_i ;
wire m95_2_1 ;
wire m100_2_1_1_wmux_0_Y ;
wire N_143_mux ;
wire m109_0 ;
wire un1_ACCUMULATOR_0_s0_0_cry_0 ;
wire un1_ACCUMULATOR_0_s0_0_cry_1 ;
wire un1_ACCUMULATOR_0_s0_0_cry_2 ;
wire un1_ACCUMULATOR_0_s0_0_cry_3 ;
wire m100_2_1_1_0_co1 ;
wire m100_2_1_1_wmux_0_S ;
wire m100_1_0 ;
wire m12 ;
wire m100_2_1_1_0_y0 ;
wire m100_2_1_1_0_co0 ;
wire m100_2_1_1_0_wmux_S ;
wire m100_1 ;
wire m97_0 ;
wire m77_1_1_co1 ;
wire m77_1_1_wmux_0_S ;
wire m77_1_1_wmux_0_Y ;
wire m71 ;
wire m72 ;
wire m77_1_1_y0 ;
wire m77_1_1_co0 ;
wire m77_1_1_wmux_S ;
wire N_69_i ;
wire m69 ;
wire m27_1_0_co1 ;
wire m27_1_0_wmux_0_S ;
wire m27_1_0_wmux_0_Y ;
wire N_19_i ;
wire m19 ;
wire m27_1_0_y0 ;
wire m27_1_0_co0 ;
wire m27_1_0_wmux_S ;
wire m15 ;
wire N_17_i_0 ;
wire m132_1_0_co1 ;
wire m132_1_0_wmux_0_S ;
wire m132_1_0_wmux_0_Y ;
wire N_12_i ;
wire m2_0 ;
wire m132_1_0_y0 ;
wire m132_1_0_co0 ;
wire m132_1_0_wmux_S ;
wire N_31 ;
wire N_2_i ;
wire m63_1_0_co1 ;
wire m63_1_0_wmux_0_S ;
wire m60 ;
wire m61_0 ;
wire m63_1_0_y0 ;
wire m63_1_0_co0 ;
wire m63_1_0_wmux_S ;
wire m53 ;
wire N_57_i_0 ;
wire m52_1_0_co1 ;
wire m52_1_0_wmux_0_S ;
wire N_47_i ;
wire m50 ;
wire m52_1_0_y0 ;
wire m52_1_0_co0 ;
wire m52_1_0_wmux_S ;
wire m39_2 ;
wire m42 ;
wire m30_0 ;
wire m28 ;
wire m1 ;
wire m31_1_0 ;
wire m95_1_0 ;
wire m27_2_0 ;
wire m85 ;
wire m83 ;
wire m87_1 ;
wire g0_i_o3_4_0 ;
wire g1_4 ;
wire m10_1_0_1 ;
wire N_9_i ;
wire m10_1_0 ;
wire m3 ;
wire m10_0 ;
wire m120_1_1 ;
wire m126_1_0 ;
wire m126 ;
wire m40_0 ;
wire m31 ;
wire m39_1 ;
wire m27_2_0_1_0 ;
wire m116_2_1_1_1 ;
wire m111 ;
wire m116_1_0 ;
wire m114 ;
wire m16_0 ;
wire m44 ;
wire m95_2 ;
wire m95_2_0 ;
wire m64 ;
wire m90 ;
wire m95_1 ;
wire m77_2_0 ;
wire m77_1_0 ;
wire m22 ;
wire N_3_i ;
wire N_81_i_0 ;
wire N_79_i_0 ;
wire i4_mux ;
wire m105_0 ;
wire m106_0 ;
wire ins204_2 ;
wire ins256_1 ;
wire N_7_mux ;
wire m65_0 ;
wire i4_mux_5 ;
wire m129_0 ;
wire i4_mux_1 ;
wire i3_mux_1 ;
wire i3_mux_2 ;
wire m133 ;
// @37:112
  SLE \INS_0_dreg[12]  (
	.Q(COREABC_C0_0_APB3master_PADDR_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m116_2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[13]  (
	.Q(COREABC_C0_0_APB3master_PADDR_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m120),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[14]  (
	.Q(COREABC_C0_0_APB3master_PADDR_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m127),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[15]  (
	.Q(COREABC_C0_0_APB3master_PADDR_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m137_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[16]  (
	.Q(COREABC_C0_0_APB3master_PADDR_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m139_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[0]  (
	.Q(INSTR_CMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m14_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[1]  (
	.Q(INSTR_CMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_28_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[2]  (
	.Q(INSTR_CMD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m36_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[3]  (
	.Q(INSTR_SCMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m52_1_0_wmux_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[4]  (
	.Q(INSTR_SCMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m63_1_0_wmux_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[5]  (
	.Q(INSTR_SCMD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m67_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[6]  (
	.Q(COREABC_C0_0_APB3master_PADDR_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m77_2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[7]  (
	.Q(INSTR_DATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_88_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[8]  (
	.Q(INSTR_DATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m95_2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[9]  (
	.Q(INSTR_DATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m100_2_1_1_wmux_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[10]  (
	.Q(INSTR_DATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_143_mux),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:112
  SLE \INS_0_dreg[11]  (
	.Q(INSTR_DATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m109_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:672
  ARI1 \INS_0_dreg_RNIB7U6[7]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_0),
	.S(INS_0_dreg_RNIB7U6_S[7]),
	.Y(INS_0_dreg_RNIB7U6_Y_0),
	.B(INSTR_DATA[0]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[0]),
	.FCI(GND)
);
defparam \INS_0_dreg_RNIB7U6[7] .INIT=20'h555AA;
// @39:672
  ARI1 \INS_0_dreg_RNIOGSD[8]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_1),
	.S(INS_0_dreg_RNIOGSD_S_0),
	.Y(INS_0_dreg_RNIOGSD_Y[8]),
	.B(INSTR_DATA[1]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[1]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_0)
);
defparam \INS_0_dreg_RNIOGSD[8] .INIT=20'h555AA;
// @39:672
  ARI1 \INS_0_dreg_RNI7SQK[9]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_2),
	.S(INS_0_dreg_RNI7SQK_S_0),
	.Y(INS_0_dreg_RNI7SQK_Y[9]),
	.B(INSTR_DATA[2]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[2]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_1)
);
defparam \INS_0_dreg_RNI7SQK[9] .INIT=20'h555AA;
// @39:672
  ARI1 \INS_0_dreg_RNIVLCQ[10]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_3),
	.S(INS_0_dreg_RNIVLCQ_S_0),
	.Y(INS_0_dreg_RNIVLCQ_Y[10]),
	.B(INSTR_DATA[3]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[3]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_2)
);
defparam \INS_0_dreg_RNIVLCQ[10] .INIT=20'h555AA;
// @39:672
  ARI1 \INS_0_dreg_RNIPHUV[11]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_4),
	.S(INS_0_dreg_RNIPHUV_S_0),
	.Y(INS_0_dreg_RNIPHUV_Y[11]),
	.B(INSTR_DATA[4]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[4]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_3)
);
defparam \INS_0_dreg_RNIPHUV[11] .INIT=20'h555AA;
  ARI1 \INS_0_16_0_.m100_2_1_1_wmux_0  (
	.FCO(m100_2_1_1_0_co1),
	.S(m100_2_1_1_wmux_0_S),
	.Y(m100_2_1_1_wmux_0_Y),
	.B(SMADDR[5]),
	.C(m100_1_0),
	.D(m12),
	.A(m100_2_1_1_0_y0),
	.FCI(m100_2_1_1_0_co0)
);
defparam \INS_0_16_0_.m100_2_1_1_wmux_0 .INIT=20'h0F588;
  ARI1 \INS_0_16_0_.m100_2_1_1_0_wmux  (
	.FCO(m100_2_1_1_0_co0),
	.S(m100_2_1_1_0_wmux_S),
	.Y(m100_2_1_1_0_y0),
	.B(SMADDR[5]),
	.C(m100_1),
	.D(m97_0),
	.A(SMADDR[3]),
	.FCI(VCC)
);
defparam \INS_0_16_0_.m100_2_1_1_0_wmux .INIT=20'h0FA44;
// @37:112
  ARI1 \INS_0_16_0_.m77_1_1_wmux_0  (
	.FCO(m77_1_1_co1),
	.S(m77_1_1_wmux_0_S),
	.Y(m77_1_1_wmux_0_Y),
	.B(SMADDR[3]),
	.C(m71),
	.D(m72),
	.A(m77_1_1_y0),
	.FCI(m77_1_1_co0)
);
defparam \INS_0_16_0_.m77_1_1_wmux_0 .INIT=20'h0F588;
// @37:112
  ARI1 \INS_0_16_0_.m77_1_1_wmux  (
	.FCO(m77_1_1_co0),
	.S(m77_1_1_wmux_S),
	.Y(m77_1_1_y0),
	.B(SMADDR[3]),
	.C(N_69_i),
	.D(m69),
	.A(SMADDR[1]),
	.FCI(VCC)
);
defparam \INS_0_16_0_.m77_1_1_wmux .INIT=20'h0FA44;
// @37:112
  ARI1 \INS_0_16_0_.m27_1_0_wmux_0  (
	.FCO(m27_1_0_co1),
	.S(m27_1_0_wmux_0_S),
	.Y(m27_1_0_wmux_0_Y),
	.B(SMADDR[3]),
	.C(N_19_i),
	.D(m19),
	.A(m27_1_0_y0),
	.FCI(m27_1_0_co0)
);
defparam \INS_0_16_0_.m27_1_0_wmux_0 .INIT=20'h0F588;
// @37:112
  ARI1 \INS_0_16_0_.m27_1_0_wmux  (
	.FCO(m27_1_0_co0),
	.S(m27_1_0_wmux_S),
	.Y(m27_1_0_y0),
	.B(SMADDR[3]),
	.C(m15),
	.D(N_17_i_0),
	.A(SMADDR[1]),
	.FCI(VCC)
);
defparam \INS_0_16_0_.m27_1_0_wmux .INIT=20'h0FA44;
// @37:112
  ARI1 \INS_0_16_0_.m132_1_0_wmux_0  (
	.FCO(m132_1_0_co1),
	.S(m132_1_0_wmux_0_S),
	.Y(m132_1_0_wmux_0_Y),
	.B(SMADDR[1]),
	.C(N_12_i),
	.D(m2_0),
	.A(m132_1_0_y0),
	.FCI(m132_1_0_co0)
);
defparam \INS_0_16_0_.m132_1_0_wmux_0 .INIT=20'h0F588;
// @37:112
  ARI1 \INS_0_16_0_.m132_1_0_wmux  (
	.FCO(m132_1_0_co0),
	.S(m132_1_0_wmux_S),
	.Y(m132_1_0_y0),
	.B(SMADDR[1]),
	.C(N_31),
	.D(N_2_i),
	.A(SMADDR[2]),
	.FCI(VCC)
);
defparam \INS_0_16_0_.m132_1_0_wmux .INIT=20'h0FA44;
// @37:112
  ARI1 \INS_0_16_0_.m63_1_0_wmux_0  (
	.FCO(m63_1_0_co1),
	.S(m63_1_0_wmux_0_S),
	.Y(m63_1_0_wmux_0_Y),
	.B(SMADDR[5]),
	.C(m60),
	.D(m61_0),
	.A(m63_1_0_y0),
	.FCI(m63_1_0_co0)
);
defparam \INS_0_16_0_.m63_1_0_wmux_0 .INIT=20'h0F588;
// @37:112
  ARI1 \INS_0_16_0_.m63_1_0_wmux  (
	.FCO(m63_1_0_co0),
	.S(m63_1_0_wmux_S),
	.Y(m63_1_0_y0),
	.B(SMADDR[5]),
	.C(m53),
	.D(N_57_i_0),
	.A(SMADDR[3]),
	.FCI(VCC)
);
defparam \INS_0_16_0_.m63_1_0_wmux .INIT=20'h0FA44;
// @37:112
  ARI1 \INS_0_16_0_.m52_1_0_wmux_0  (
	.FCO(m52_1_0_co1),
	.S(m52_1_0_wmux_0_S),
	.Y(m52_1_0_wmux_0_Y),
	.B(SMADDR[5]),
	.C(N_47_i),
	.D(m50),
	.A(m52_1_0_y0),
	.FCI(m52_1_0_co0)
);
defparam \INS_0_16_0_.m52_1_0_wmux_0 .INIT=20'h0F588;
// @37:112
  ARI1 \INS_0_16_0_.m52_1_0_wmux  (
	.FCO(m52_1_0_co0),
	.S(m52_1_0_wmux_S),
	.Y(m52_1_0_y0),
	.B(SMADDR[5]),
	.C(m39_2),
	.D(m42),
	.A(SMADDR[3]),
	.FCI(VCC)
);
defparam \INS_0_16_0_.m52_1_0_wmux .INIT=20'h0FA44;
// @37:112
  CFG4 \INS_0_16_0_.m30  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.D(SMADDR[4]),
	.Y(m30_0)
);
defparam \INS_0_16_0_.m30 .INIT=16'h0200;
// @37:112
  CFG4 \INS_0_16_0_.m31_1_1  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(m28),
	.D(m1),
	.Y(m31_1_0)
);
defparam \INS_0_16_0_.m31_1_1 .INIT=16'h4E5F;
// @37:112
  CFG4 \INS_0_16_0_.m95_1_0  (
	.A(SMADDR[1]),
	.B(SMADDR[3]),
	.C(N_31),
	.D(SMADDR[2]),
	.Y(m95_1_0)
);
defparam \INS_0_16_0_.m95_1_0 .INIT=16'h8A88;
// @37:112
  CFG4 \INS_0_16_0_.m100_1_0  (
	.A(SMADDR[1]),
	.B(SMADDR[3]),
	.C(N_31),
	.D(SMADDR[2]),
	.Y(m100_1_0)
);
defparam \INS_0_16_0_.m100_1_0 .INIT=16'h8A88;
// @37:112
  CFG3 \INS_0_16_0_.m19  (
	.A(SMADDR[0]),
	.B(SMADDR[4]),
	.C(SMADDR[2]),
	.Y(m19)
);
defparam \INS_0_16_0_.m19 .INIT=8'h04;
// @37:112
  CFG3 \INS_0_16_0_.N_28_i  (
	.A(m27_1_0_wmux_0_Y),
	.B(SMADDR[5]),
	.C(m27_2_0),
	.Y(N_28_i)
);
defparam \INS_0_16_0_.N_28_i .INIT=8'h1D;
// @37:112
  CFG4 \INS_0_16_0_.N_88_i  (
	.A(SMADDR[5]),
	.B(m85),
	.C(m83),
	.D(m87_1),
	.Y(N_88_i)
);
defparam \INS_0_16_0_.N_88_i .INIT=16'h225F;
// @39:672
  CFG4 \INS_0_dreg_RNIDTQF[5]  (
	.A(INSTR_SCMD[2]),
	.B(INSTR_SCMD[1]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_CMD[1]),
	.Y(N_1145_0)
);
defparam \INS_0_dreg_RNIDTQF[5] .INIT=16'h0013;
// @39:672
  CFG3 \INS_0_dreg_RNI84SB[4]  (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD[0]),
	.C(INSTR_CMD[1]),
	.Y(un1_accum_next8_0)
);
defparam \INS_0_dreg_RNI84SB[4] .INIT=8'h01;
  CFG2 \INS_0_dreg_RNI3VRB[0]  (
	.A(N_89),
	.B(INSTR_CMD[0]),
	.Y(g0_i_o3_4_0)
);
defparam \INS_0_dreg_RNI3VRB[0] .INIT=4'hB;
// @39:672
  CFG2 \INS_0_dreg_RNI8OQF[5]  (
	.A(N_90),
	.B(INSTR_SCMD[2]),
	.Y(g1_4)
);
defparam \INS_0_dreg_RNI8OQF[5] .INIT=4'h2;
// @39:672
  CFG4 \INS_0_dreg_RNIP1651[3]  (
	.A(g0_i_o3_4_0),
	.B(g1_4),
	.C(INSTR_SCMD[0]),
	.D(N_87),
	.Y(N_13_1)
);
defparam \INS_0_dreg_RNIP1651[3] .INIT=16'hCECF;
// @37:112
  CFG4 \INS_0_16_0_.m10_1_0  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.C(m10_1_0_1),
	.D(N_9_i),
	.Y(m10_1_0)
);
defparam \INS_0_16_0_.m10_1_0 .INIT=16'hFD75;
// @37:112
  CFG2 \INS_0_16_0_.m10_1_0_1  (
	.A(SMADDR[2]),
	.B(SMADDR[4]),
	.Y(m10_1_0_1)
);
defparam \INS_0_16_0_.m10_1_0_1 .INIT=4'h4;
// @37:112
  CFG4 \INS_0_16_0_.m10  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.C(m10_1_0),
	.D(m3),
	.Y(m10_0)
);
defparam \INS_0_16_0_.m10 .INIT=16'h1F5F;
// @37:112
  CFG4 \INS_0_16_0_.m120  (
	.A(SMADDR[3]),
	.B(SMADDR[5]),
	.C(m120_1_1),
	.D(m97_0),
	.Y(m120)
);
defparam \INS_0_16_0_.m120 .INIT=16'h5C18;
// @37:112
  CFG4 \INS_0_16_0_.m120_1_0  (
	.A(SMADDR[1]),
	.B(SMADDR[3]),
	.C(m15),
	.D(m1),
	.Y(m120_1_1)
);
defparam \INS_0_16_0_.m120_1_0 .INIT=16'h54DC;
// @37:112
  CFG4 \INS_0_16_0_.m126  (
	.A(SMADDR[1]),
	.B(SMADDR[3]),
	.C(m126_1_0),
	.D(m1),
	.Y(m126)
);
defparam \INS_0_16_0_.m126 .INIT=16'h9A12;
// @37:112
  CFG4 \INS_0_16_0_.m126_1_1  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(m40_0),
	.D(N_31),
	.Y(m126_1_0)
);
defparam \INS_0_16_0_.m126_1_1 .INIT=16'h0A4E;
// @37:112
  CFG3 \INS_0_16_0_.m31  (
	.A(SMADDR[3]),
	.B(m30_0),
	.C(m31_1_0),
	.Y(m31)
);
defparam \INS_0_16_0_.m31 .INIT=8'h8D;
// @37:112
  CFG4 \INS_0_16_0_.m39_2  (
	.A(SMADDR[0]),
	.B(SMADDR[4]),
	.C(SMADDR[1]),
	.D(m39_1),
	.Y(m39_2)
);
defparam \INS_0_16_0_.m39_2 .INIT=16'h7F50;
// @37:112
  CFG4 \INS_0_16_0_.m27_2_0  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.C(SMADDR[2]),
	.D(m27_2_0_1_0),
	.Y(m27_2_0)
);
defparam \INS_0_16_0_.m27_2_0 .INIT=16'hF704;
// @37:112
  CFG4 \INS_0_16_0_.m27_2_0_1_0  (
	.A(SMADDR[3]),
	.B(SMADDR[0]),
	.C(SMADDR[2]),
	.D(SMADDR[4]),
	.Y(m27_2_0_1_0)
);
defparam \INS_0_16_0_.m27_2_0_1_0 .INIT=16'h41AA;
  CFG4 \INS_0_16_0_.m116_2_1  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.C(m116_2_1_1_1),
	.D(m111),
	.Y(m116_2_1)
);
defparam \INS_0_16_0_.m116_2_1 .INIT=16'h3D0D;
  CFG4 \INS_0_16_0_.m116_2_1_1_1  (
	.A(SMADDR[5]),
	.B(SMADDR[3]),
	.C(m116_1_0),
	.D(m114),
	.Y(m116_2_1_1_1)
);
defparam \INS_0_16_0_.m116_2_1_1_1 .INIT=16'h139B;
// @37:112
  CFG4 \INS_0_16_0_.m116_1_0  (
	.A(SMADDR[1]),
	.B(SMADDR[3]),
	.C(m69),
	.D(m16_0),
	.Y(m116_1_0)
);
defparam \INS_0_16_0_.m116_1_0 .INIT=16'hB9A8;
// @37:112
  CFG4 \INS_0_16_0_.m100_1  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.C(m44),
	.D(m15),
	.Y(m100_1)
);
defparam \INS_0_16_0_.m100_1 .INIT=16'hDC98;
  CFG3 \INS_0_16_0_.m95_2_1  (
	.A(SMADDR[5]),
	.B(m95_2),
	.C(m95_2_0),
	.Y(m95_2_1)
);
defparam \INS_0_16_0_.m95_2_1 .INIT=8'hE4;
// @37:112
  CFG4 \INS_0_16_0_.m95_2_0  (
	.A(SMADDR[3]),
	.B(m64),
	.C(m1),
	.D(m95_1_0),
	.Y(m95_2_0)
);
defparam \INS_0_16_0_.m95_2_0 .INIT=16'hF588;
// @37:112
  CFG3 \INS_0_16_0_.m95_2  (
	.A(m90),
	.B(SMADDR[3]),
	.C(m95_1),
	.Y(m95_2)
);
defparam \INS_0_16_0_.m95_2 .INIT=8'hB8;
// @37:112
  CFG4 \INS_0_16_0_.m95_1  (
	.A(SMADDR[1]),
	.B(SMADDR[3]),
	.C(m28),
	.D(N_9_i),
	.Y(m95_1)
);
defparam \INS_0_16_0_.m95_1 .INIT=16'hB9A8;
  CFG3 \INS_0_16_0_.m77_2_1  (
	.A(m77_1_1_wmux_0_Y),
	.B(SMADDR[5]),
	.C(m77_2_0),
	.Y(m77_2_1)
);
defparam \INS_0_16_0_.m77_2_1 .INIT=8'hE2;
// @37:112
  CFG4 \INS_0_16_0_.m77_2_0  (
	.A(SMADDR[3]),
	.B(m19),
	.C(m28),
	.D(m77_1_0),
	.Y(m77_2_0)
);
defparam \INS_0_16_0_.m77_2_0 .INIT=16'hF588;
// @37:112
  CFG3 \INS_0_16_0_.m77_1_0  (
	.A(SMADDR[1]),
	.B(m22),
	.C(SMADDR[3]),
	.Y(m77_1_0)
);
defparam \INS_0_16_0_.m77_1_0 .INIT=8'hAC;
// @37:112
  CFG4 \INS_0_16_0_.m39_1  (
	.A(SMADDR[1]),
	.B(SMADDR[4]),
	.C(N_3_i),
	.D(SMADDR[2]),
	.Y(m39_1)
);
defparam \INS_0_16_0_.m39_1 .INIT=16'hEE50;
// @37:112
  CFG4 \INS_0_16_0_.m87_1  (
	.A(SMADDR[5]),
	.B(SMADDR[3]),
	.C(N_81_i_0),
	.D(N_79_i_0),
	.Y(m87_1)
);
defparam \INS_0_16_0_.m87_1 .INIT=16'hD9C8;
// @37:112
  CFG3 \INS_0_16_0_.m16_i  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(SMADDR[4]),
	.Y(N_17_i_0)
);
defparam \INS_0_16_0_.m16_i .INIT=8'h85;
// @37:112
  CFG2 \INS_0_16_0_.m2_i  (
	.A(SMADDR[4]),
	.B(SMADDR[0]),
	.Y(N_3_i)
);
defparam \INS_0_16_0_.m2_i .INIT=4'hD;
// @37:112
  CFG2 \INS_0_16_0_.m1_i  (
	.A(SMADDR[4]),
	.B(SMADDR[0]),
	.Y(N_2_i)
);
defparam \INS_0_16_0_.m1_i .INIT=4'hE;
// @37:112
  CFG3 \INS_0_16_0_.m134  (
	.A(SMADDR[2]),
	.B(m72),
	.C(SMADDR[3]),
	.Y(i4_mux)
);
defparam \INS_0_16_0_.m134 .INIT=8'h43;
// @37:112
  CFG2 \INS_0_16_0_.m105_0  (
	.A(SMADDR[1]),
	.B(SMADDR[3]),
	.Y(m105_0)
);
defparam \INS_0_16_0_.m105_0 .INIT=4'h4;
// @37:112
  CFG2 \INS_0_16_0_.m106  (
	.A(SMADDR[1]),
	.B(SMADDR[3]),
	.Y(m106_0)
);
defparam \INS_0_16_0_.m106 .INIT=4'h6;
// @37:112
  CFG2 \INS_0_16_0_.m48  (
	.A(SMADDR[4]),
	.B(SMADDR[0]),
	.Y(N_31)
);
defparam \INS_0_16_0_.m48 .INIT=4'h6;
// @37:112
  CFG2 \INS_0_16_0_.m2  (
	.A(SMADDR[4]),
	.B(SMADDR[0]),
	.Y(m2_0)
);
defparam \INS_0_16_0_.m2 .INIT=4'h2;
// @37:112
  CFG2 \INS_0_16_0_.m1  (
	.A(SMADDR[4]),
	.B(SMADDR[0]),
	.Y(m1)
);
defparam \INS_0_16_0_.m1 .INIT=4'h1;
// @39:672
  CFG2 \INS_0_dreg_RNI3BT7[2]  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[2]),
	.Y(N_89)
);
defparam \INS_0_dreg_RNI3BT7[2] .INIT=4'hD;
// @37:112
  CFG3 \INS_0_16_0_.m72  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(SMADDR[4]),
	.Y(m72)
);
defparam \INS_0_16_0_.m72 .INIT=8'h27;
// @37:112
  CFG2 \INS_0_16_0_.N_12_i  (
	.A(SMADDR[4]),
	.B(SMADDR[0]),
	.Y(N_12_i)
);
defparam \INS_0_16_0_.N_12_i .INIT=4'hB;
// @37:116
  CFG4 \PROM.ins204_2  (
	.A(SMADDR[5]),
	.B(SMADDR[3]),
	.C(SMADDR[4]),
	.D(SMADDR[2]),
	.Y(ins204_2)
);
defparam \PROM.ins204_2 .INIT=16'h0001;
// @37:183
  CFG4 \PROM.ins256_1  (
	.A(SMADDR[5]),
	.B(SMADDR[3]),
	.C(SMADDR[4]),
	.D(SMADDR[2]),
	.Y(ins256_1)
);
defparam \PROM.ins256_1 .INIT=16'h2000;
// @37:112
  CFG3 \INS_32_.m4  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(N_31),
	.Y(N_7_mux)
);
defparam \INS_32_.m4 .INIT=8'h10;
// @37:112
  CFG2 \INS_0_16_0_.m71  (
	.A(N_31),
	.B(SMADDR[2]),
	.Y(m71)
);
defparam \INS_0_16_0_.m71 .INIT=4'h9;
// @37:112
  CFG3 \INS_0_16_0_.m64  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(SMADDR[4]),
	.Y(m64)
);
defparam \INS_0_16_0_.m64 .INIT=8'h08;
// @37:112
  CFG3 \INS_0_16_0_.m28  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(SMADDR[4]),
	.Y(m28)
);
defparam \INS_0_16_0_.m28 .INIT=8'h04;
// @37:112
  CFG2 \INS_0_16_0_.m15  (
	.A(m1),
	.B(SMADDR[2]),
	.Y(m15)
);
defparam \INS_0_16_0_.m15 .INIT=4'h2;
// @37:112
  CFG3 \INS_0_16_0_.m12  (
	.A(SMADDR[1]),
	.B(SMADDR[0]),
	.C(SMADDR[4]),
	.Y(m12)
);
defparam \INS_0_16_0_.m12 .INIT=8'h04;
// @37:112
  CFG3 \INS_0_16_0_.m8  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(SMADDR[4]),
	.Y(N_9_i)
);
defparam \INS_0_16_0_.m8 .INIT=8'h80;
// @39:672
  CFG3 \INS_0_dreg_RNI3VRB[2]  (
	.A(INSTR_CMD[2]),
	.B(INSTR_CMD[1]),
	.C(INSTR_CMD[0]),
	.Y(N_90)
);
defparam \INS_0_dreg_RNI3VRB[2] .INIT=8'hBF;
// @37:112
  CFG3 \INS_0_16_0_.m69  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(SMADDR[4]),
	.Y(m69)
);
defparam \INS_0_16_0_.m69 .INIT=8'h4A;
// @37:112
  CFG3 \INS_0_16_0_.m44  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(SMADDR[4]),
	.Y(m44)
);
defparam \INS_0_16_0_.m44 .INIT=8'h60;
// @37:112
  CFG3 \INS_0_16_0_.m40  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(SMADDR[4]),
	.Y(m40_0)
);
defparam \INS_0_16_0_.m40 .INIT=8'h48;
// @37:112
  CFG3 \INS_0_16_0_.m22  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(SMADDR[4]),
	.Y(m22)
);
defparam \INS_0_16_0_.m22 .INIT=8'h6E;
// @37:112
  CFG3 \INS_0_16_0_.m16  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(SMADDR[4]),
	.Y(m16_0)
);
defparam \INS_0_16_0_.m16 .INIT=8'h7A;
// @37:112
  CFG3 \INS_0_16_0_.m3  (
	.A(m1),
	.B(SMADDR[2]),
	.C(m2_0),
	.Y(m3)
);
defparam \INS_0_16_0_.m3 .INIT=8'hE2;
// @37:112
  CFG4 \INS_0_16_0_.m60  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.D(SMADDR[4]),
	.Y(m60)
);
defparam \INS_0_16_0_.m60 .INIT=16'h0A93;
// @37:183
  CFG3 \PROM.ins256  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.C(ins256_1),
	.Y(INSTRUCTION_18)
);
defparam \PROM.ins256 .INIT=8'h80;
// @37:116
  CFG3 \PROM.ins204  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.C(ins204_2),
	.Y(INSTRUCTION_0)
);
defparam \PROM.ins204 .INIT=8'h80;
// @37:112
  CFG4 \INS_0_16_0_.m103  (
	.A(SMADDR[1]),
	.B(m1),
	.C(SMADDR[5]),
	.D(SMADDR[3]),
	.Y(N_143_mux)
);
defparam \INS_0_16_0_.m103 .INIT=16'h0080;
// @37:112
  CFG2 \INS_0_16_0_.m65  (
	.A(m64),
	.B(SMADDR[1]),
	.Y(m65_0)
);
defparam \INS_0_16_0_.m65 .INIT=4'h8;
// @39:672
  CFG4 \INS_0_dreg_RNICGPJ[5]  (
	.A(INSTR_CMD[0]),
	.B(N_89),
	.C(INSTR_SCMD[2]),
	.D(INSTR_SCMD[1]),
	.Y(N_91)
);
defparam \INS_0_dreg_RNICGPJ[5] .INIT=16'hFDDD;
// @37:112
  CFG3 \INS_0_16_0_.N_19_i  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(SMADDR[4]),
	.Y(N_19_i)
);
defparam \INS_0_16_0_.N_19_i .INIT=8'h90;
// @37:112
  CFG3 \INS_0_16_0_.N_69_i  (
	.A(SMADDR[2]),
	.B(m1),
	.C(SMADDR[4]),
	.Y(N_69_i)
);
defparam \INS_0_16_0_.N_69_i .INIT=8'h72;
// @37:112
  CFG4 \INS_0_16_0_.m114  (
	.A(SMADDR[1]),
	.B(SMADDR[4]),
	.C(m1),
	.D(SMADDR[2]),
	.Y(m114)
);
defparam \INS_0_16_0_.m114 .INIT=16'hA022;
// @37:112
  CFG4 \INS_0_16_0_.m97  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.D(SMADDR[4]),
	.Y(m97_0)
);
defparam \INS_0_16_0_.m97 .INIT=16'h4100;
// @37:112
  CFG4 \INS_0_16_0_.m90  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(m1),
	.D(N_31),
	.Y(m90)
);
defparam \INS_0_16_0_.m90 .INIT=16'hC480;
// @37:112
  CFG3 \INS_0_16_0_.m53  (
	.A(SMADDR[1]),
	.B(m2_0),
	.C(m28),
	.Y(m53)
);
defparam \INS_0_16_0_.m53 .INIT=8'hD8;
// @37:112
  CFG4 \INS_32_.m5  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(SMADDR[1]),
	.D(N_7_mux),
	.Y(INSTRUCTION_19)
);
defparam \INS_32_.m5 .INIT=16'hEC20;
// @37:112
  CFG4 \INS_0_16_0_.m122  (
	.A(SMADDR[3]),
	.B(SMADDR[0]),
	.C(SMADDR[2]),
	.D(SMADDR[4]),
	.Y(i4_mux_5)
);
defparam \INS_0_16_0_.m122 .INIT=16'h00D1;
// @37:112
  CFG4 \INS_0_16_0_.N_57_i  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.D(SMADDR[4]),
	.Y(N_57_i_0)
);
defparam \INS_0_16_0_.N_57_i .INIT=16'hD594;
// @37:112
  CFG4 \INS_0_16_0_.m83  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(m22),
	.D(N_31),
	.Y(m83)
);
defparam \INS_0_16_0_.m83 .INIT=16'hFA72;
// @37:112
  CFG4 \INS_0_16_0_.m61  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.D(SMADDR[4]),
	.Y(m61_0)
);
defparam \INS_0_16_0_.m61 .INIT=16'h02F0;
// @39:672
  CFG4 \INS_0_dreg_RNIH9BL[3]  (
	.A(INSTR_SCMD[0]),
	.B(INSTR_CMD[0]),
	.C(N_89),
	.D(N_87),
	.Y(N_9)
);
defparam \INS_0_dreg_RNIH9BL[3] .INIT=16'hAEAA;
// @37:112
  CFG4 \INS_0_16_0_.m85  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.D(SMADDR[4]),
	.Y(m85)
);
defparam \INS_0_16_0_.m85 .INIT=16'h017F;
// @37:112
  CFG4 \INS_0_16_0_.m129  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.D(SMADDR[4]),
	.Y(m129_0)
);
defparam \INS_0_16_0_.m129 .INIT=16'h1C28;
// @37:112
  CFG4 \INS_0_16_0_.m42  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.D(SMADDR[4]),
	.Y(m42)
);
defparam \INS_0_16_0_.m42 .INIT=16'h65BD;
// @37:112
  CFG4 \INS_0_16_0_.m111  (
	.A(SMADDR[1]),
	.B(SMADDR[4]),
	.C(m1),
	.D(SMADDR[2]),
	.Y(m111)
);
defparam \INS_0_16_0_.m111 .INIT=16'h274E;
// @37:112
  CFG4 \INS_0_16_0_.m50  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.D(SMADDR[4]),
	.Y(m50)
);
defparam \INS_0_16_0_.m50 .INIT=16'h12F0;
// @37:112
  CFG4 \INS_0_16_0_.m32  (
	.A(SMADDR[3]),
	.B(SMADDR[0]),
	.C(SMADDR[2]),
	.D(SMADDR[4]),
	.Y(i4_mux_1)
);
defparam \INS_0_16_0_.m32 .INIT=16'h4323;
// @37:112
  CFG2 \INS_0_16_0_.N_79_i  (
	.A(m3),
	.B(SMADDR[1]),
	.Y(N_79_i_0)
);
defparam \INS_0_16_0_.N_79_i .INIT=4'hD;
// @37:112
  CFG4 \INS_0_16_0_.m108  (
	.A(N_9_i),
	.B(SMADDR[3]),
	.C(m28),
	.D(m106_0),
	.Y(i3_mux_1)
);
defparam \INS_0_16_0_.m108 .INIT=16'hE200;
// @37:112
  CFG4 \INS_0_16_0_.N_47_i  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(m2_0),
	.D(m44),
	.Y(N_47_i)
);
defparam \INS_0_16_0_.N_47_i .INIT=16'hC8FB;
// @37:112
  CFG4 \INS_0_16_0_.N_81_i  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.D(SMADDR[4]),
	.Y(N_81_i_0)
);
defparam \INS_0_16_0_.N_81_i .INIT=16'hDFF6;
// @39:672
  CFG4 \INS_0_dreg_RNIH9BL_0[3]  (
	.A(INSTR_SCMD[0]),
	.B(INSTR_CMD[0]),
	.C(N_89),
	.D(N_87),
	.Y(N_9_i_0)
);
defparam \INS_0_dreg_RNIH9BL_0[3] .INIT=16'h5155;
// @37:112
  CFG3 \INS_0_16_0_.m124  (
	.A(i4_mux_5),
	.B(m106_0),
	.C(m28),
	.Y(i3_mux_2)
);
defparam \INS_0_16_0_.m124 .INIT=8'hE2;
// @37:112
  CFG4 \INS_0_16_0_.m67  (
	.A(SMADDR[3]),
	.B(SMADDR[5]),
	.C(m65_0),
	.D(m30_0),
	.Y(m67_0)
);
defparam \INS_0_16_0_.m67 .INIT=16'hC480;
// @37:112
  CFG4 \INS_0_16_0_.m139  (
	.A(SMADDR[5]),
	.B(SMADDR[3]),
	.C(m97_0),
	.D(m30_0),
	.Y(m139_0)
);
defparam \INS_0_16_0_.m139 .INIT=16'h7520;
// @37:112
  CFG3 \INS_0_16_0_.m133  (
	.A(SMADDR[3]),
	.B(m129_0),
	.C(m132_1_0_wmux_0_Y),
	.Y(m133)
);
defparam \INS_0_16_0_.m133 .INIT=8'hB1;
// @37:112
  CFG4 \INS_0_16_0_.m109  (
	.A(m19),
	.B(i3_mux_1),
	.C(SMADDR[5]),
	.D(m105_0),
	.Y(m109_0)
);
defparam \INS_0_16_0_.m109 .INIT=16'hCAC0;
// @12:103
  CFG2 \INS_0_dreg_RNIGEHC[13]  (
	.A(N_82),
	.B(COREABC_C0_0_APB3master_PADDR_5),
	.Y(N_71_i)
);
defparam \INS_0_dreg_RNIGEHC[13] .INIT=4'hE;
// @37:112
  CFG3 \INS_0_16_0_.m127  (
	.A(m126),
	.B(SMADDR[5]),
	.C(i3_mux_2),
	.Y(m127)
);
defparam \INS_0_16_0_.m127 .INIT=8'hB8;
// @37:112
  CFG4 \INS_0_16_0_.m36  (
	.A(m106_0),
	.B(m31),
	.C(SMADDR[5]),
	.D(i4_mux_1),
	.Y(m36_0)
);
defparam \INS_0_16_0_.m36 .INIT=16'h5C0C;
// @37:112
  CFG4 \INS_0_16_0_.m14  (
	.A(SMADDR[5]),
	.B(SMADDR[3]),
	.C(m12),
	.D(m10_0),
	.Y(m14_0)
);
defparam \INS_0_16_0_.m14 .INIT=16'h80D5;
// @37:112
  CFG4 \INS_0_16_0_.m137  (
	.A(m106_0),
	.B(SMADDR[5]),
	.C(m133),
	.D(i4_mux),
	.Y(m137_0)
);
defparam \INS_0_16_0_.m137 .INIT=16'h4703;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_INSTRUCTIONS */

module COREABC_C0_COREABC_C0_0_COREABC (
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_8,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_5,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_4,
  PRDATA_i_0,
  PRDATA_i_4,
  INSTR_SCMD,
  CoreAPB3_C0_0_APBmslave0_PRDATA_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_0,
  Board_J7_c_0,
  N_162,
  N_28,
  N_112,
  N_111,
  N_110,
  N_109,
  N_108,
  N_107,
  N_106,
  N_105,
  STBACCAPB_1,
  smpl_read,
  smpl_data_stable,
  N_40,
  FFT_Result_to_Pixel_Bar_0_INT,
  N_30_0,
  N_32_0,
  N_76_0,
  N_36_0,
  Nokia5110_Driver_0_driver_busy,
  COREABC_C0_0_APB3master_PENABLE,
  RSTSYNC1_1z,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i,
  COREABC_C0_0_APB3master_PSELx,
  FCCC_C0_0_GL0
)
;
output COREABC_C0_0_APB3master_PADDR_3 ;
output COREABC_C0_0_APB3master_PADDR_8 ;
output COREABC_C0_0_APB3master_PADDR_0 ;
output COREABC_C0_0_APB3master_PADDR_5 ;
output COREABC_C0_0_APB3master_PADDR_1 ;
output COREABC_C0_0_APB3master_PADDR_2 ;
output COREABC_C0_0_APB3master_PADDR_4 ;
input PRDATA_i_0 ;
input PRDATA_i_4 ;
output [1:0] INSTR_SCMD ;
input CoreAPB3_C0_0_APBmslave0_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
output Board_J7_c_0 ;
input N_162 ;
input N_28 ;
output N_112 ;
output N_111 ;
output N_110 ;
output N_109 ;
output N_108 ;
output N_107 ;
output N_106 ;
output N_105 ;
output STBACCAPB_1 ;
input smpl_read ;
input smpl_data_stable ;
input N_40 ;
input FFT_Result_to_Pixel_Bar_0_INT ;
input N_30_0 ;
input N_32_0 ;
input N_76_0 ;
input N_36_0 ;
input Nokia5110_Driver_0_driver_busy ;
output COREABC_C0_0_APB3master_PENABLE ;
output RSTSYNC1_1z ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
output COREABC_C0_0_APB3master_PSELx ;
input FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire PRDATA_i_0 ;
wire PRDATA_i_4 ;
wire CoreAPB3_C0_0_APBmslave0_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
wire Board_J7_c_0 ;
wire N_162 ;
wire N_28 ;
wire N_112 ;
wire N_111 ;
wire N_110 ;
wire N_109 ;
wire N_108 ;
wire N_107 ;
wire N_106 ;
wire N_105 ;
wire STBACCAPB_1 ;
wire smpl_read ;
wire smpl_data_stable ;
wire N_40 ;
wire FFT_Result_to_Pixel_Bar_0_INT ;
wire N_30_0 ;
wire N_32_0 ;
wire N_76_0 ;
wire N_36_0 ;
wire Nokia5110_Driver_0_driver_busy ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire RSTSYNC1_1z ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire COREABC_C0_0_APB3master_PSELx ;
wire FCCC_C0_0_GL0 ;
wire [1:0] ICYCLE;
wire [1:0] ICYCLE_i;
wire [6:0] INSTR_DATA;
wire [32:13] INSTRUCTION;
wire [3:0] STKPTR;
wire [3:0] STKPTR_11;
wire [7:0] ACCUMULATOR;
wire [7:0] ACCUM_NEXT;
wire [0:0] ICYCLE_ns;
wire [5:0] SMADDR;
wire [5:0] SMADDR_s;
wire [5:0] RAMWDATA_5;
wire [0:0] SMADDR_RNISRVJ_Y;
wire [0:0] SMADDR_RNISITU_Y;
wire [0:0] SMADDR_RNITAR91_Y;
wire [0:0] SMADDR_RNIV3PK1_Y;
wire [5:5] RAMWDATA_RNO_FCO;
wire [5:5] RAMWDATA_RNO_Y;
wire [4:4] SMADDR_RNI2UMV1_Y;
wire [4:0] SMADDR_cry;
wire [0:0] SMADDR_13_1_RNIN53P1_Y;
wire [0:0] SMADDR_13;
wire [5:5] SMADDR_RNO_FCO;
wire [5:5] SMADDR_RNO_Y;
wire [4:4] SMADDR_RNIODBS7_Y;
wire [5:5] INSTR_DATA_RNIKM431_S;
wire [5:5] INSTR_DATA_RNIKM431_Y;
wire [6:6] INSTR_DATA_RNIHTA61_S;
wire [6:6] INSTR_DATA_RNIHTA61_Y;
wire [7:0] RD_r0c0;
wire [7:0] RD_r1c0;
wire [3:0] ACCUM_NEXT_m3_1_0_co1;
wire [3:0] ACCUM_NEXT_m3_1_0_wmux_0_S;
wire [7:0] ACCUM_NEXT_m3;
wire [3:3] ALUOUT_4_xx;
wire [3:3] ALUOUT_4_yy;
wire [3:0] ACCUM_NEXT_m3_1_0_y0;
wire [3:0] ACCUM_NEXT_m3_1_0_co0;
wire [3:0] ACCUM_NEXT_m3_1_0_wmux_S;
wire [3:3] ALUOUT_3_xx;
wire [3:3] ALUOUT_3_yy;
wire [0:0] ALUOUT_4_0_x4_xx;
wire [0:0] ALUOUT_4_0_x4_yy;
wire [5:5] un1_ACCUMULATOR_0;
wire [5:5] ACCUM_NEXT_m5_0;
wire [5:5] RAMRDATA_0;
wire [1:1] ACCUM_NEXT_RNO_5;
wire [2:2] INSTR_SCMD_Z;
wire [1:1] ACCUM_NEXT_RNO_4;
wire [2:0] INSTR_CMD;
wire [7:0] ACCUM_NEXT_m2;
wire [7:0] ACCUM_NEXT_1;
wire [7:0] ACCUM_NEXT_m5;
wire [7:0] ACCUM_NEXT_m4;
wire [0:0] ACCUM_NEXT_m1;
wire [7:3] ACCUM_NEXT_m0;
wire [7:4] un1_ACCUMULATOR_m_1;
wire [7:0] un1_ACCUMULATOR_m;
wire [3:0] un1_ACCUMULATOR_m_1_0;
wire [6:1] un1_ACCUMULATOR0_s1;
wire [0:0] ACCUM_NEXT_m1_1_0;
wire [6:6] ACCUM_NEXT_d;
wire [10:10] INS_0_dreg_RNIVLCQ_S;
wire [9:9] INS_0_dreg_RNI7SQK_S;
wire [11:11] INS_0_dreg_RNIPHUV_S;
wire [8:8] INS_0_dreg_RNIOGSD_S;
wire [7:7] INS_0_dreg_RNIB7U6_Y;
wire [7:0] RAMRDATA;
wire [5:0] RAMWDATA;
wire [6:6] ALUOUT_2;
wire [2:1] RAMADDR_i_m4;
wire RSTSYNC2_Z ;
wire VCC ;
wire GND ;
wire un1_stbaccum_Z ;
wire STD_ACCUM_ZERO_Z ;
wire un1_std_accum_zero_Z ;
wire un1_isr_0_a2_Z ;
wire ISR_ACCUM_ZERO_Z ;
wire N_69_i ;
wire STD_ACCUM_NEG_Z ;
wire ISR_ACCUM_NEG_Z ;
wire DOJMP_Z ;
wire un1_ICYCLE_8_i ;
wire ISR_Z ;
wire un1_DOISR_0_sqmuxa_0_Z ;
wire DOISR_Z ;
wire N_34 ;
wire N_99_i ;
wire PSELI_5 ;
wire STBACCUM_Z ;
wire STBACCUM_4 ;
wire STBFLAG_Z ;
wire STBFLAG_5 ;
wire STBRAM_Z ;
wire STBRAM_7 ;
wire ICYCLE_1_sqmuxa ;
wire N_6_i ;
wire RAMWDATA_5_cry_0_cy ;
wire DOISR_RNIT529_S ;
wire DOISR_RNIT529_Y ;
wire RAMWDATA_5_cry_0 ;
wire RAMWDATA_5_cry_1 ;
wire RAMWDATA_5_cry_2 ;
wire RAMWDATA_5_cry_3 ;
wire RAMWDATA_5_cry_4 ;
wire SMADDR_cry_cy ;
wire DOJMP_RNIJ75I_S ;
wire DOJMP_RNIJ75I_Y ;
wire N_172_i ;
wire N_173_i ;
wire un1_ACCUMULATOR_0_s0_0_cry_5 ;
wire un1_ACCUMULATOR_0_s0_0_cry_4 ;
wire un1_ACCUMULATOR_m_23_RNO_FCO ;
wire un1_ACCUMULATOR_m_23_RNO_S ;
wire un1_ACCUMULATOR_m_23_RNO_Y ;
wire un1_ACCUMULATOR_0_s0_0_cry_6 ;
wire un1_ACCUMULATOR_m_0_cry_0_Z ;
wire un1_ACCUMULATOR_m_0_cry_0_S ;
wire un1_ACCUMULATOR_m_0_cry_0_Y ;
wire ADDR7_q ;
wire un1_ACCUMULATOR_m_0_cry_1_Z ;
wire un1_ACCUMULATOR_m_0_cry_1_S ;
wire un1_ACCUMULATOR_m_0_cry_1_Y ;
wire un1_ACCUMULATOR_m_0_cry_2_Z ;
wire un1_ACCUMULATOR_m_0_cry_2_S ;
wire un1_ACCUMULATOR_m_0_cry_2_Y ;
wire un1_ACCUMULATOR_m_0_cry_3_Z ;
wire un1_ACCUMULATOR_m_0_cry_3_S ;
wire un1_ACCUMULATOR_m_0_cry_3_Y ;
wire un1_ACCUMULATOR_m_0_cry_4_Z ;
wire un1_ACCUMULATOR_m_0_cry_4_S ;
wire un1_ACCUMULATOR_m_0_cry_4_Y ;
wire un1_ACCUMULATOR_m_0_cry_5_Z ;
wire un1_ACCUMULATOR_m_0_cry_5_S ;
wire un1_ACCUMULATOR_m_0_cry_5_Y ;
wire un1_ACCUMULATOR_m_0_s_7_FCO ;
wire un1_ACCUMULATOR_m_0_s_7_S ;
wire un1_ACCUMULATOR_m_0_s_7_Y ;
wire un1_ACCUMULATOR_m_0_cry_6_Z ;
wire un1_ACCUMULATOR_m_0_cry_6_S ;
wire un1_ACCUMULATOR_m_0_cry_6_Y ;
wire N_9 ;
wire N_91 ;
wire N_1397_i_0 ;
wire N_1398_i_0 ;
wire N_50_i ;
wire un1_accum_next8_0 ;
wire N_116_0 ;
wire g0_7_1 ;
wire N_26 ;
wire N_90 ;
wire N_87 ;
wire g2_0_0 ;
wire un1_ACCUMULATOR_m_15_0 ;
wire un1_ACCUMULATOR_0_d1_c5_0 ;
wire un1_ACCUMULATOR_m_14_0 ;
wire ACCUM_NEXT_m0s2_RNIIE6I5_Z ;
wire N_1145_0 ;
wire ACCUM_NEXT_m0s2_Z ;
wire N_9_0_0 ;
wire N_16_0 ;
wire N_25_0 ;
wire N_9_i ;
wire N_17 ;
wire N_11_2 ;
wire i9_mux ;
wire N_14_1 ;
wire N_7_1 ;
wire ACCUM_NEXT_m1s2_Z ;
wire N_89 ;
wire g0_9_o3_4_0_0 ;
wire g1_3_0 ;
wire g1_1_0 ;
wire N_4_1 ;
wire N_12_3 ;
wire N_11_1 ;
wire N_5_3 ;
wire N_13_4 ;
wire N_8_0 ;
wire N_7_0 ;
wire N_6_1 ;
wire N_5_2 ;
wire N_10_0 ;
wire ACCUM_NEXT_sm2 ;
wire N_12_2 ;
wire g0_i_m2_1_a3_0_0 ;
wire N_13_3 ;
wire un1_std_accum_zero_0 ;
wire g0_9_o3_4_0 ;
wire g1_3 ;
wire g1_1 ;
wire N_4_0 ;
wire N_12_1 ;
wire N_11 ;
wire N_5_1 ;
wire N_13_2 ;
wire g1_2 ;
wire N_5_0 ;
wire N_12_0 ;
wire N_6 ;
wire N_13_1 ;
wire N_14_0 ;
wire ACCUM_NEXT_m5s2_Z ;
wire un1_ACCUMULATOR_m_23_Z ;
wire un1_ACCUMULATOR_m_22_Z ;
wire un1_ACCUMULATOR_m_19_Z ;
wire un1_ACCUMULATOR_m_18_Z ;
wire un1_ACCUMULATOR_m_11_Z ;
wire un1_ACCUMULATOR_m_10_Z ;
wire un1_ACCUMULATOR_m_3_Z ;
wire un1_ACCUMULATOR_m_7_Z ;
wire un1_ACCUMULATOR_m_27_Z ;
wire un1_ACCUMULATOR_m_31_Z ;
wire STKPTR_2_sqmuxa ;
wire N_67_i ;
wire N_45 ;
wire N_82 ;
wire un1_ACCUMULATOR_0_d1_ac0_7_0_Z ;
wire un1_pready_m_i_a2_0_Z ;
wire accum_next8_0_a2_0_Z ;
wire un1_initdone_i ;
wire N_161_i ;
wire N_141_1 ;
wire N_125 ;
wire N_88 ;
wire ACCUM_NEG_Z ;
wire ACCUM_ZERO_Z ;
wire un1_DOISR_0_sqmuxa_0_a2_0_Z ;
wire m12_0_a2_0 ;
wire flagvalue_1_0 ;
wire SMADDR_3_sqmuxa_0_a2_2_Z ;
wire un3_pready_m_i ;
wire N_128 ;
wire N_160 ;
wire un1_accum_next8_0_a2_Z ;
wire flagvalue_1_Z ;
wire N_98 ;
wire N_114_i ;
wire N_137 ;
wire un1_ICYCLE_8_0_0_Z ;
wire SHIFTLSB ;
wire SHIFTMSB ;
wire SMADDR_3_sqmuxa ;
wire N_147 ;
wire un1_ACCUMULATOR_0_d1_c5 ;
wire un1_ACCUMULATOR_0_d1_c4 ;
wire N_13 ;
wire STBFLAG_5_d1 ;
wire flagvalue_1_2_Z ;
wire N_139 ;
wire STBACCUM_4_iv_0_a2_0_Z ;
wire N_133 ;
wire N_84 ;
wire N_134_2 ;
wire N_93 ;
wire N_114 ;
wire N_115 ;
wire N_117 ;
wire N_118 ;
wire N_120 ;
wire N_116 ;
wire N_119 ;
wire N_143 ;
wire un1_ACCUMULATOR_0_d1_ac0_11_Z ;
wire N_47 ;
wire N_68 ;
wire N_72_i ;
wire un1_DOISR_0_sqmuxa_1 ;
wire N_53 ;
wire un1_std_accum_zero_4_Z ;
wire N_88_0 ;
wire N_87_0 ;
wire N_86 ;
wire N_85 ;
wire N_121 ;
wire N_71_i ;
  CLKINT RSTSYNC2_RNI49BF (
	.Y(Board_J7_c_0),
	.A(RSTSYNC2_Z)
);
  CFG1 \ICYCLE_RNIT3Q1[0]  (
	.A(ICYCLE[0]),
	.Y(ICYCLE_i[0])
);
defparam \ICYCLE_RNIT3Q1[0] .INIT=2'h1;
  CFG1 DOJMP_RNO (
	.A(ICYCLE[1]),
	.Y(ICYCLE_i[1])
);
defparam DOJMP_RNO.INIT=2'h1;
// @39:430
  SLE \INSTR_DATA[5]  (
	.Q(INSTR_DATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:430
  SLE \INSTR_DATA[6]  (
	.Q(INSTR_DATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[32]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE \STKPTR[1]  (
	.Q(STKPTR[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE \STKPTR[2]  (
	.Q(STKPTR[2]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE \STKPTR[3]  (
	.Q(STKPTR[3]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE \STKPTR[0]  (
	.Q(STKPTR[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:686
  SLE \ACCUMULATOR[0]  (
	.Q(ACCUMULATOR[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[0]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:686
  SLE \ACCUMULATOR[1]  (
	.Q(ACCUMULATOR[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[1]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:686
  SLE \ACCUMULATOR[2]  (
	.Q(ACCUMULATOR[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[2]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:686
  SLE \ACCUMULATOR[3]  (
	.Q(ACCUMULATOR[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[3]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:686
  SLE \ACCUMULATOR[4]  (
	.Q(ACCUMULATOR[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[4]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:686
  SLE \ACCUMULATOR[5]  (
	.Q(ACCUMULATOR[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[5]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:686
  SLE \ACCUMULATOR[6]  (
	.Q(ACCUMULATOR[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[6]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:686
  SLE \ACCUMULATOR[7]  (
	.Q(ACCUMULATOR[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:430
  SLE \INSTR_ADDR[3]  (
	.Q(COREABC_C0_0_APB3master_PADDR_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:686
  SLE STD_ACCUM_ZERO (
	.Q(STD_ACCUM_ZERO_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_std_accum_zero_Z),
	.EN(un1_isr_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:686
  SLE ISR_ACCUM_ZERO (
	.Q(ISR_ACCUM_ZERO_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_std_accum_zero_Z),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:686
  SLE STD_ACCUM_NEG (
	.Q(STD_ACCUM_NEG_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un1_isr_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:686
  SLE ISR_ACCUM_NEG (
	.Q(ISR_ACCUM_NEG_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE DOJMP (
	.Q(DOJMP_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[1]),
	.EN(un1_ICYCLE_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE ISR (
	.Q(ISR_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[0]),
	.EN(un1_DOISR_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE DOISR (
	.Q(DOISR_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[0]),
	.EN(N_34),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE \ICYCLE[0]  (
	.Q(ICYCLE[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE \ICYCLE[1]  (
	.Q(ICYCLE[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_99_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE PSELI (
	.Q(COREABC_C0_0_APB3master_PSELx),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(PSELI_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE STBACCUM (
	.Q(STBACCUM_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STBACCUM_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE STBFLAG (
	.Q(STBFLAG_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STBFLAG_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE STBRAM (
	.Q(STBRAM_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STBRAM_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE RSTSYNC2 (
	.Q(RSTSYNC2_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RSTSYNC1_1z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE PENABLEI (
	.Q(COREABC_C0_0_APB3master_PENABLE),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE RSTSYNC1 (
	.Q(RSTSYNC1_1z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE \SMADDR[0]  (
	.Q(SMADDR[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[0]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE \SMADDR[1]  (
	.Q(SMADDR[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[1]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE \SMADDR[2]  (
	.Q(SMADDR[2]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[2]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE \SMADDR[3]  (
	.Q(SMADDR[3]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[3]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE \SMADDR[4]  (
	.Q(SMADDR[4]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[4]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:869
  SLE \SMADDR[5]  (
	.Q(SMADDR[5]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[5]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:907
  ARI1 DOISR_RNIT529 (
	.FCO(RAMWDATA_5_cry_0_cy),
	.S(DOISR_RNIT529_S),
	.Y(DOISR_RNIT529_Y),
	.B(DOISR_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DOISR_RNIT529.INIT=20'h45500;
// @39:907
  ARI1 \SMADDR_RNISRVJ[0]  (
	.FCO(RAMWDATA_5_cry_0),
	.S(RAMWDATA_5[0]),
	.Y(SMADDR_RNISRVJ_Y[0]),
	.B(SMADDR[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_0_cy)
);
defparam \SMADDR_RNISRVJ[0] .INIT=20'h4AA00;
// @39:907
  ARI1 \SMADDR_RNISITU[0]  (
	.FCO(RAMWDATA_5_cry_1),
	.S(RAMWDATA_5[1]),
	.Y(SMADDR_RNISITU_Y[0]),
	.B(SMADDR[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_0)
);
defparam \SMADDR_RNISITU[0] .INIT=20'h4AA00;
// @39:907
  ARI1 \SMADDR_RNITAR91[0]  (
	.FCO(RAMWDATA_5_cry_2),
	.S(RAMWDATA_5[2]),
	.Y(SMADDR_RNITAR91_Y[0]),
	.B(SMADDR[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_1)
);
defparam \SMADDR_RNITAR91[0] .INIT=20'h4AA00;
// @39:907
  ARI1 \SMADDR_RNIV3PK1[0]  (
	.FCO(RAMWDATA_5_cry_3),
	.S(RAMWDATA_5[3]),
	.Y(SMADDR_RNIV3PK1_Y[0]),
	.B(SMADDR[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_2)
);
defparam \SMADDR_RNIV3PK1[0] .INIT=20'h4AA00;
// @39:907
  ARI1 \RAMWDATA_RNO[5]  (
	.FCO(RAMWDATA_RNO_FCO[5]),
	.S(RAMWDATA_5[5]),
	.Y(RAMWDATA_RNO_Y[5]),
	.B(SMADDR[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_4)
);
defparam \RAMWDATA_RNO[5] .INIT=20'h4AA00;
// @39:907
  ARI1 \SMADDR_RNI2UMV1[4]  (
	.FCO(RAMWDATA_5_cry_4),
	.S(RAMWDATA_5[4]),
	.Y(SMADDR_RNI2UMV1_Y[4]),
	.B(SMADDR[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_3)
);
defparam \SMADDR_RNI2UMV1[4] .INIT=20'h4AA00;
// @39:1018
  ARI1 DOJMP_RNIJ75I (
	.FCO(SMADDR_cry_cy),
	.S(DOJMP_RNIJ75I_S),
	.Y(DOJMP_RNIJ75I_Y),
	.B(DOISR_Z),
	.C(DOJMP_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DOJMP_RNIJ75I.INIT=20'h41100;
// @39:1018
  ARI1 \SMADDR_13_1_RNIN53P1[0]  (
	.FCO(SMADDR_cry[0]),
	.S(SMADDR_s[0]),
	.Y(SMADDR_13_1_RNIN53P1_Y[0]),
	.B(SMADDR[0]),
	.C(SMADDR_13[0]),
	.D(DOJMP_RNIJ75I_Y),
	.A(VCC),
	.FCI(SMADDR_cry_cy)
);
defparam \SMADDR_13_1_RNIN53P1[0] .INIT=20'h4AC00;
// @39:1018
  ARI1 \SMADDR_RNO[5]  (
	.FCO(SMADDR_RNO_FCO[5]),
	.S(SMADDR_s[5]),
	.Y(SMADDR_RNO_Y[5]),
	.B(SMADDR[5]),
	.C(DOJMP_RNIJ75I_Y),
	.D(N_172_i),
	.A(VCC),
	.FCI(SMADDR_cry[4])
);
defparam \SMADDR_RNO[5] .INIT=20'h4B800;
// @39:1018
  ARI1 \SMADDR_RNIODBS7[4]  (
	.FCO(SMADDR_cry[4]),
	.S(SMADDR_s[4]),
	.Y(SMADDR_RNIODBS7_Y[4]),
	.B(SMADDR[4]),
	.C(DOJMP_RNIJ75I_Y),
	.D(N_173_i),
	.A(VCC),
	.FCI(SMADDR_cry[3])
);
defparam \SMADDR_RNIODBS7[4] .INIT=20'h4B800;
// @39:672
  ARI1 \INSTR_DATA_RNIKM431[5]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_5),
	.S(INSTR_DATA_RNIKM431_S[5]),
	.Y(INSTR_DATA_RNIKM431_Y[5]),
	.B(INSTR_DATA[5]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[5]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_4)
);
defparam \INSTR_DATA_RNIKM431[5] .INIT=20'h555AA;
// @39:672
  ARI1 un1_ACCUMULATOR_m_23_RNO (
	.FCO(un1_ACCUMULATOR_m_23_RNO_FCO),
	.S(un1_ACCUMULATOR_m_23_RNO_S),
	.Y(un1_ACCUMULATOR_m_23_RNO_Y),
	.B(ACCUMULATOR[7]),
	.C(INSTR_DATA[5]),
	.D(GND),
	.A(VCC),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_6)
);
defparam un1_ACCUMULATOR_m_23_RNO.INIT=20'h46600;
// @39:672
  ARI1 \INSTR_DATA_RNIHTA61[6]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_6),
	.S(INSTR_DATA_RNIHTA61_S[6]),
	.Y(INSTR_DATA_RNIHTA61_Y[6]),
	.B(INSTR_DATA[6]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[6]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_5)
);
defparam \INSTR_DATA_RNIHTA61[6] .INIT=20'h555AA;
// @39:672
  ARI1 un1_ACCUMULATOR_m_0_cry_0 (
	.FCO(un1_ACCUMULATOR_m_0_cry_0_Z),
	.S(un1_ACCUMULATOR_m_0_cry_0_S),
	.Y(un1_ACCUMULATOR_m_0_cry_0_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[0]),
	.D(RD_r1c0[0]),
	.A(ACCUMULATOR[0]),
	.FCI(GND)
);
defparam un1_ACCUMULATOR_m_0_cry_0.INIT=20'h51BE4;
// @39:672
  ARI1 un1_ACCUMULATOR_m_0_cry_1 (
	.FCO(un1_ACCUMULATOR_m_0_cry_1_Z),
	.S(un1_ACCUMULATOR_m_0_cry_1_S),
	.Y(un1_ACCUMULATOR_m_0_cry_1_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[1]),
	.D(RD_r1c0[1]),
	.A(ACCUMULATOR[1]),
	.FCI(un1_ACCUMULATOR_m_0_cry_0_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_1.INIT=20'h51BE4;
// @39:672
  ARI1 un1_ACCUMULATOR_m_0_cry_2 (
	.FCO(un1_ACCUMULATOR_m_0_cry_2_Z),
	.S(un1_ACCUMULATOR_m_0_cry_2_S),
	.Y(un1_ACCUMULATOR_m_0_cry_2_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[2]),
	.D(RD_r1c0[2]),
	.A(ACCUMULATOR[2]),
	.FCI(un1_ACCUMULATOR_m_0_cry_1_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_2.INIT=20'h51BE4;
// @39:672
  ARI1 un1_ACCUMULATOR_m_0_cry_3 (
	.FCO(un1_ACCUMULATOR_m_0_cry_3_Z),
	.S(un1_ACCUMULATOR_m_0_cry_3_S),
	.Y(un1_ACCUMULATOR_m_0_cry_3_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[3]),
	.D(RD_r1c0[3]),
	.A(ACCUMULATOR[3]),
	.FCI(un1_ACCUMULATOR_m_0_cry_2_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_3.INIT=20'h51BE4;
// @39:672
  ARI1 un1_ACCUMULATOR_m_0_cry_4 (
	.FCO(un1_ACCUMULATOR_m_0_cry_4_Z),
	.S(un1_ACCUMULATOR_m_0_cry_4_S),
	.Y(un1_ACCUMULATOR_m_0_cry_4_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[4]),
	.D(RD_r1c0[4]),
	.A(ACCUMULATOR[4]),
	.FCI(un1_ACCUMULATOR_m_0_cry_3_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_4.INIT=20'h51BE4;
// @39:672
  ARI1 un1_ACCUMULATOR_m_0_cry_5 (
	.FCO(un1_ACCUMULATOR_m_0_cry_5_Z),
	.S(un1_ACCUMULATOR_m_0_cry_5_S),
	.Y(un1_ACCUMULATOR_m_0_cry_5_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[5]),
	.D(RD_r1c0[5]),
	.A(ACCUMULATOR[5]),
	.FCI(un1_ACCUMULATOR_m_0_cry_4_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_5.INIT=20'h51BE4;
// @39:672
  ARI1 un1_ACCUMULATOR_m_0_s_7 (
	.FCO(un1_ACCUMULATOR_m_0_s_7_FCO),
	.S(un1_ACCUMULATOR_m_0_s_7_S),
	.Y(un1_ACCUMULATOR_m_0_s_7_Y),
	.B(ACCUMULATOR[7]),
	.C(ADDR7_q),
	.D(RD_r0c0[7]),
	.A(RD_r1c0[7]),
	.FCI(un1_ACCUMULATOR_m_0_cry_6_Z)
);
defparam un1_ACCUMULATOR_m_0_s_7.INIT=20'h4569A;
// @39:672
  ARI1 un1_ACCUMULATOR_m_0_cry_6 (
	.FCO(un1_ACCUMULATOR_m_0_cry_6_Z),
	.S(un1_ACCUMULATOR_m_0_cry_6_S),
	.Y(un1_ACCUMULATOR_m_0_cry_6_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[6]),
	.D(RD_r1c0[6]),
	.A(ACCUMULATOR[6]),
	.FCI(un1_ACCUMULATOR_m_0_cry_5_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_6.INIT=20'h51BE4;
// @39:672
  ARI1 \ACCUM_NEXT_m3_1_0_wmux_0[3]  (
	.FCO(ACCUM_NEXT_m3_1_0_co1[3]),
	.S(ACCUM_NEXT_m3_1_0_wmux_0_S[3]),
	.Y(ACCUM_NEXT_m3[3]),
	.B(N_9),
	.C(ALUOUT_4_xx[3]),
	.D(ALUOUT_4_yy[3]),
	.A(ACCUM_NEXT_m3_1_0_y0[3]),
	.FCI(ACCUM_NEXT_m3_1_0_co0[3])
);
defparam \ACCUM_NEXT_m3_1_0_wmux_0[3] .INIT=20'h0F588;
// @39:672
  ARI1 \ACCUM_NEXT_m3_1_0_wmux[3]  (
	.FCO(ACCUM_NEXT_m3_1_0_co0[3]),
	.S(ACCUM_NEXT_m3_1_0_wmux_S[3]),
	.Y(ACCUM_NEXT_m3_1_0_y0[3]),
	.B(N_9),
	.C(ALUOUT_3_xx[3]),
	.D(ALUOUT_3_yy[3]),
	.A(N_91),
	.FCI(VCC)
);
defparam \ACCUM_NEXT_m3_1_0_wmux[3] .INIT=20'h0FA44;
// @39:672
  ARI1 \ACCUM_NEXT_m3_1_0_wmux_0[0]  (
	.FCO(ACCUM_NEXT_m3_1_0_co1[0]),
	.S(ACCUM_NEXT_m3_1_0_wmux_0_S[0]),
	.Y(ACCUM_NEXT_m3[0]),
	.B(N_9),
	.C(ALUOUT_4_0_x4_xx[0]),
	.D(ALUOUT_4_0_x4_yy[0]),
	.A(ACCUM_NEXT_m3_1_0_y0[0]),
	.FCI(ACCUM_NEXT_m3_1_0_co0[0])
);
defparam \ACCUM_NEXT_m3_1_0_wmux_0[0] .INIT=20'h0F588;
// @39:672
  ARI1 \ACCUM_NEXT_m3_1_0_wmux[0]  (
	.FCO(ACCUM_NEXT_m3_1_0_co0[0]),
	.S(ACCUM_NEXT_m3_1_0_wmux_S[0]),
	.Y(ACCUM_NEXT_m3_1_0_y0[0]),
	.B(N_9),
	.C(N_1397_i_0),
	.D(N_1398_i_0),
	.A(N_91),
	.FCI(VCC)
);
defparam \ACCUM_NEXT_m3_1_0_wmux[0] .INIT=20'h0FA44;
// @39:907
  CFG4 \STKPTR_11_0_x4[3]  (
	.A(STKPTR[3]),
	.B(STKPTR[2]),
	.C(STKPTR[1]),
	.D(STKPTR[0]),
	.Y(N_50_i)
);
defparam \STKPTR_11_0_x4[3] .INIT=16'h9555;
// @39:672
  CFG4 \ACCUMULATOR_RNIPGUQ6[5]  (
	.A(un1_accum_next8_0),
	.B(ACCUMULATOR[5]),
	.C(un1_ACCUMULATOR_0[5]),
	.D(N_116_0),
	.Y(ACCUM_NEXT_m5_0[5])
);
defparam \ACCUMULATOR_RNIPGUQ6[5] .INIT=16'hE4A0;
  CFG2 \ACCUMULATOR_RNICSU5[1]  (
	.A(ACCUMULATOR[1]),
	.B(ACCUMULATOR[3]),
	.Y(g0_7_1)
);
defparam \ACCUMULATOR_RNICSU5[1] .INIT=4'h8;
  CFG3 aluout32_0_i_0_RNIFUEP (
	.A(N_26),
	.B(N_90),
	.C(N_87),
	.Y(g2_0_0)
);
defparam aluout32_0_i_0_RNIFUEP.INIT=8'h31;
// @39:672
  CFG4 aluout32_0_i_0_RNI3LJS1 (
	.A(N_87),
	.B(INSTR_DATA_RNIKM431_S[5]),
	.C(N_90),
	.D(N_26),
	.Y(un1_ACCUMULATOR_m_15_0)
);
defparam aluout32_0_i_0_RNI3LJS1.INIT=16'hC400;
// @39:672
  CFG4 \ACCUMULATOR_RNIU6TE[4]  (
	.A(ACCUMULATOR[0]),
	.B(g0_7_1),
	.C(ACCUMULATOR[4]),
	.D(ACCUMULATOR[2]),
	.Y(un1_ACCUMULATOR_0_d1_c5_0)
);
defparam \ACCUMULATOR_RNIU6TE[4] .INIT=16'h8000;
// @39:604
  CFG4 \INSTR_DATA_RNINMPR1[5]  (
	.A(N_87),
	.B(INSTR_DATA[5]),
	.C(RAMRDATA_0[5]),
	.D(N_90),
	.Y(N_116_0)
);
defparam \INSTR_DATA_RNINMPR1[5] .INIT=16'hCCE4;
// @39:672
  CFG4 \ACCUMULATOR_RNIKKOD1[5]  (
	.A(ACCUMULATOR[5]),
	.B(un1_ACCUMULATOR_0_d1_c5_0),
	.C(N_26),
	.D(N_91),
	.Y(un1_ACCUMULATOR_m_14_0)
);
defparam \ACCUMULATOR_RNIKKOD1[5] .INIT=16'h0600;
// @39:672
  CFG4 un1_ACCUMULATOR_m_0_cry_5_RNIH49G4 (
	.A(un1_ACCUMULATOR_m_15_0),
	.B(g2_0_0),
	.C(un1_ACCUMULATOR_m_14_0),
	.D(un1_ACCUMULATOR_m_0_cry_5_S),
	.Y(un1_ACCUMULATOR_0[5])
);
defparam un1_ACCUMULATOR_m_0_cry_5_RNIH49G4.INIT=16'hFEFA;
// @39:672
  CFG3 \ACCUMULATOR_RNIOSVSC[5]  (
	.A(ACCUM_NEXT_m5_0[5]),
	.B(ACCUM_NEXT_m0s2_RNIIE6I5_Z),
	.C(N_1145_0),
	.Y(ACCUM_NEXT[5])
);
defparam \ACCUMULATOR_RNIOSVSC[5] .INIT=8'hAC;
  CFG2 \ACCUM_NEXT_RNO_5[1]  (
	.A(N_9),
	.B(ACCUMULATOR[1]),
	.Y(ACCUM_NEXT_RNO_5[1])
);
defparam \ACCUM_NEXT_RNO_5[1] .INIT=4'h4;
  CFG2 \ACCUM_NEXT_RNO_6[1]  (
	.A(ACCUM_NEXT_m0s2_Z),
	.B(Nokia5110_Driver_0_driver_busy),
	.Y(N_9_0_0)
);
defparam \ACCUM_NEXT_RNO_6[1] .INIT=4'h4;
  CFG3 \ACCUM_NEXT_RNO_10[1]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA_0),
	.C(COREABC_C0_0_APB3master_PADDR_8),
	.Y(N_16_0)
);
defparam \ACCUM_NEXT_RNO_10[1] .INIT=8'hAC;
  CFG3 \ACCUM_NEXT_RNO_9[1]  (
	.A(RD_r0c0[1]),
	.B(ADDR7_q),
	.C(RD_r1c0[1]),
	.Y(N_25_0)
);
defparam \ACCUM_NEXT_RNO_9[1] .INIT=8'hE2;
  CFG3 \ACCUM_NEXT_RNO_4[1]  (
	.A(N_9_i),
	.B(INSTR_SCMD_Z[2]),
	.C(N_90),
	.Y(ACCUM_NEXT_RNO_4[1])
);
defparam \ACCUM_NEXT_RNO_4[1] .INIT=8'h45;
  CFG3 \ACCUM_NEXT_RNO_8[1]  (
	.A(INSTR_CMD[0]),
	.B(N_16_0),
	.C(COREABC_C0_0_APB3master_PSELx),
	.Y(N_17)
);
defparam \ACCUM_NEXT_RNO_8[1] .INIT=8'h40;
  CFG3 \ACCUM_NEXT_RNO_7[1]  (
	.A(ACCUM_NEXT_m0s2_Z),
	.B(ACCUMULATOR[2]),
	.C(Nokia5110_Driver_0_driver_busy),
	.Y(N_11_2)
);
defparam \ACCUM_NEXT_RNO_7[1] .INIT=8'h27;
  CFG4 \ACCUM_NEXT_RNO_3[1]  (
	.A(ACCUMULATOR[1]),
	.B(INSTR_DATA[1]),
	.C(N_91),
	.D(N_25_0),
	.Y(i9_mux)
);
defparam \ACCUM_NEXT_RNO_3[1] .INIT=16'h9A95;
  CFG4 \ACCUM_NEXT_RNO_2[1]  (
	.A(N_9_0_0),
	.B(N_11_2),
	.C(INSTR_CMD[1]),
	.D(N_17),
	.Y(N_14_1)
);
defparam \ACCUM_NEXT_RNO_2[1] .INIT=16'hF3A3;
  CFG4 \ACCUM_NEXT_RNO_1[1]  (
	.A(i9_mux),
	.B(ACCUM_NEXT_RNO_4[1]),
	.C(ACCUM_NEXT_m2[1]),
	.D(ACCUM_NEXT_RNO_5[1]),
	.Y(N_7_1)
);
defparam \ACCUM_NEXT_RNO_1[1] .INIT=16'h0C2E;
  CFG3 \ACCUM_NEXT_RNO_0[1]  (
	.A(N_7_1),
	.B(ACCUM_NEXT_m1s2_Z),
	.C(N_14_1),
	.Y(ACCUM_NEXT_1[1])
);
defparam \ACCUM_NEXT_RNO_0[1] .INIT=8'h2E;
  CFG2 \ACCUM_NEXT_RNO_6[2]  (
	.A(N_89),
	.B(INSTR_CMD[0]),
	.Y(g0_9_o3_4_0_0)
);
defparam \ACCUM_NEXT_RNO_6[2] .INIT=4'hB;
// @39:672
  CFG2 \ACCUM_NEXT_RNO_7[2]  (
	.A(N_90),
	.B(INSTR_SCMD_Z[2]),
	.Y(g1_3_0)
);
defparam \ACCUM_NEXT_RNO_7[2] .INIT=4'h2;
// @39:653
  CFG3 \ACCUM_NEXT_RNO_8[2]  (
	.A(RD_r0c0[2]),
	.B(ADDR7_q),
	.C(RD_r1c0[2]),
	.Y(g1_1_0)
);
defparam \ACCUM_NEXT_RNO_8[2] .INIT=8'hE2;
// @39:672
  CFG3 \ACCUM_NEXT_RNO_5[2]  (
	.A(INSTR_DATA[2]),
	.B(g1_1_0),
	.C(N_91),
	.Y(N_4_1)
);
defparam \ACCUM_NEXT_RNO_5[2] .INIT=8'hAC;
// @39:672
  CFG4 \ACCUM_NEXT_RNO_4[2]  (
	.A(g0_9_o3_4_0_0),
	.B(g1_3_0),
	.C(INSTR_SCMD[0]),
	.D(N_87),
	.Y(N_12_3)
);
defparam \ACCUM_NEXT_RNO_4[2] .INIT=16'hCECF;
// @39:672
  CFG4 \ACCUM_NEXT_RNO_1[2]  (
	.A(ACCUMULATOR[3]),
	.B(INSTR_CMD[1]),
	.C(INSTR_CMD[0]),
	.D(N_36_0),
	.Y(N_11_1)
);
defparam \ACCUM_NEXT_RNO_1[2] .INIT=16'hA2AE;
// @39:672
  CFG3 \ACCUM_NEXT_RNO_3[2]  (
	.A(N_4_1),
	.B(ACCUMULATOR[2]),
	.C(N_9),
	.Y(N_5_3)
);
defparam \ACCUM_NEXT_RNO_3[2] .INIT=8'h91;
// @39:672
  CFG3 \ACCUM_NEXT_RNO_2[2]  (
	.A(N_5_3),
	.B(N_12_3),
	.C(ACCUM_NEXT_m2[2]),
	.Y(N_13_4)
);
defparam \ACCUM_NEXT_RNO_2[2] .INIT=8'h8B;
// @39:672
  CFG4 \ACCUM_NEXT_RNO_0[2]  (
	.A(N_11_1),
	.B(ACCUM_NEXT_m0s2_Z),
	.C(N_13_4),
	.D(ACCUM_NEXT_m1s2_Z),
	.Y(ACCUM_NEXT_1[2])
);
defparam \ACCUM_NEXT_RNO_0[2] .INIT=16'h77F0;
// @39:672
  CFG2 un1_std_accum_zero_RNO_2 (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[1]),
	.Y(N_8_0)
);
defparam un1_std_accum_zero_RNO_2.INIT=4'hB;
// @39:672
  CFG3 un1_std_accum_zero_RNO_6 (
	.A(ALUOUT_3_yy[3]),
	.B(ALUOUT_3_xx[3]),
	.C(N_91),
	.Y(N_7_0)
);
defparam un1_std_accum_zero_RNO_6.INIT=8'hAC;
// @39:672
  CFG3 un1_std_accum_zero_RNO_7 (
	.A(ALUOUT_4_yy[3]),
	.B(ALUOUT_4_xx[3]),
	.C(N_91),
	.Y(N_6_1)
);
defparam un1_std_accum_zero_RNO_7.INIT=8'hAC;
// @39:672
  CFG4 un1_std_accum_zero_RNO_4 (
	.A(INSTR_SCMD_Z[2]),
	.B(INSTR_SCMD[1]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_CMD[1]),
	.Y(N_5_2)
);
defparam un1_std_accum_zero_RNO_4.INIT=16'hFFEC;
// @39:672
  CFG3 un1_std_accum_zero_RNO_5 (
	.A(N_9),
	.B(N_7_0),
	.C(N_6_1),
	.Y(N_10_0)
);
defparam un1_std_accum_zero_RNO_5.INIT=8'hE4;
// @39:672
  CFG3 un1_std_accum_zero_RNO_3 (
	.A(ACCUM_NEXT_m2[3]),
	.B(N_10_0),
	.C(ACCUM_NEXT_sm2),
	.Y(N_12_2)
);
defparam un1_std_accum_zero_RNO_3.INIT=8'hCA;
  CFG4 un1_std_accum_zero_RNO_0 (
	.A(ACCUMULATOR[4]),
	.B(N_8_0),
	.C(N_76_0),
	.D(ACCUM_NEXT_m0s2_Z),
	.Y(g0_i_m2_1_a3_0_0)
);
defparam un1_std_accum_zero_RNO_0.INIT=16'h8B00;
// @39:672
  CFG3 un1_std_accum_zero_RNO_1 (
	.A(ACCUM_NEXT_m5[3]),
	.B(N_12_2),
	.C(N_5_2),
	.Y(N_13_3)
);
defparam un1_std_accum_zero_RNO_1.INIT=8'hCA;
// @39:704
  CFG4 un1_std_accum_zero_RNO (
	.A(ACCUM_NEXT_m1s2_Z),
	.B(g0_i_m2_1_a3_0_0),
	.C(ACCUM_NEXT[4]),
	.D(N_13_3),
	.Y(un1_std_accum_zero_0)
);
defparam un1_std_accum_zero_RNO.INIT=16'h0207;
  CFG2 \ACCUM_NEXT_RNO_6[4]  (
	.A(N_89),
	.B(INSTR_CMD[0]),
	.Y(g0_9_o3_4_0)
);
defparam \ACCUM_NEXT_RNO_6[4] .INIT=4'hB;
// @39:672
  CFG2 \ACCUM_NEXT_RNO_7[4]  (
	.A(N_90),
	.B(INSTR_SCMD_Z[2]),
	.Y(g1_3)
);
defparam \ACCUM_NEXT_RNO_7[4] .INIT=4'h2;
// @39:653
  CFG3 \ACCUM_NEXT_RNO_8[4]  (
	.A(RD_r0c0[4]),
	.B(ADDR7_q),
	.C(RD_r1c0[4]),
	.Y(g1_1)
);
defparam \ACCUM_NEXT_RNO_8[4] .INIT=8'hE2;
// @39:672
  CFG3 \ACCUM_NEXT_RNO_5[4]  (
	.A(INSTR_DATA[4]),
	.B(g1_1),
	.C(N_91),
	.Y(N_4_0)
);
defparam \ACCUM_NEXT_RNO_5[4] .INIT=8'hAC;
// @39:672
  CFG4 \ACCUM_NEXT_RNO_4[4]  (
	.A(g0_9_o3_4_0),
	.B(g1_3),
	.C(INSTR_SCMD[0]),
	.D(N_87),
	.Y(N_12_1)
);
defparam \ACCUM_NEXT_RNO_4[4] .INIT=16'hCECF;
// @39:672
  CFG4 \ACCUM_NEXT_RNO_1[4]  (
	.A(ACCUMULATOR[5]),
	.B(INSTR_CMD[1]),
	.C(INSTR_CMD[0]),
	.D(N_32_0),
	.Y(N_11)
);
defparam \ACCUM_NEXT_RNO_1[4] .INIT=16'hA2AE;
// @39:672
  CFG3 \ACCUM_NEXT_RNO_3[4]  (
	.A(N_4_0),
	.B(ACCUMULATOR[4]),
	.C(N_9),
	.Y(N_5_1)
);
defparam \ACCUM_NEXT_RNO_3[4] .INIT=8'h91;
// @39:672
  CFG3 \ACCUM_NEXT_RNO_2[4]  (
	.A(N_5_1),
	.B(N_12_1),
	.C(ACCUM_NEXT_m2[4]),
	.Y(N_13_2)
);
defparam \ACCUM_NEXT_RNO_2[4] .INIT=8'h8B;
// @39:672
  CFG4 \ACCUM_NEXT_RNO_0[4]  (
	.A(N_11),
	.B(ACCUM_NEXT_m0s2_Z),
	.C(N_13_2),
	.D(ACCUM_NEXT_m1s2_Z),
	.Y(ACCUM_NEXT_1[4])
);
defparam \ACCUM_NEXT_RNO_0[4] .INIT=16'h77F0;
// @39:672
  CFG3 \INSTR_DATA_RNILK6U1[5]  (
	.A(INSTR_DATA[5]),
	.B(g1_2),
	.C(N_91),
	.Y(N_5_0)
);
defparam \INSTR_DATA_RNILK6U1[5] .INIT=8'hAC;
// @39:672
  CFG4 \ACCUMULATOR_RNIJQ381[6]  (
	.A(ACCUMULATOR[6]),
	.B(INSTR_CMD[1]),
	.C(INSTR_CMD[0]),
	.D(N_30_0),
	.Y(N_12_0)
);
defparam \ACCUMULATOR_RNIJQ381[6] .INIT=16'hA2AE;
// @39:672
  CFG3 \ACCUMULATOR_RNIFFHM2[5]  (
	.A(N_5_0),
	.B(ACCUMULATOR[5]),
	.C(N_9),
	.Y(N_6)
);
defparam \ACCUMULATOR_RNIFFHM2[5] .INIT=8'h91;
// @39:672
  CFG3 \ACCUM_NEXT_m2_RNIMRAU3[5]  (
	.A(N_6),
	.B(N_13_1),
	.C(ACCUM_NEXT_m2[5]),
	.Y(N_14_0)
);
defparam \ACCUM_NEXT_m2_RNIMRAU3[5] .INIT=8'h8B;
// @39:672
  CFG4 ACCUM_NEXT_m0s2_RNIIE6I5 (
	.A(N_12_0),
	.B(ACCUM_NEXT_m0s2_Z),
	.C(N_14_0),
	.D(ACCUM_NEXT_m1s2_Z),
	.Y(ACCUM_NEXT_m0s2_RNIIE6I5_Z)
);
defparam ACCUM_NEXT_m0s2_RNIIE6I5.INIT=16'h880F;
// @39:672
  CFG4 \ACCUM_NEXT[0]  (
	.A(ACCUM_NEXT_m5s2_Z),
	.B(ACCUM_NEXT_m4[0]),
	.C(ACCUM_NEXT_m1s2_Z),
	.D(ACCUM_NEXT_1[0]),
	.Y(ACCUM_NEXT[0])
);
defparam \ACCUM_NEXT[0] .INIT=16'h04FE;
// @39:672
  CFG3 \ACCUM_NEXT_1[0]  (
	.A(ACCUM_NEXT_m1[0]),
	.B(ACCUM_NEXT_m5[0]),
	.C(ACCUM_NEXT_m1s2_Z),
	.Y(ACCUM_NEXT_1[0])
);
defparam \ACCUM_NEXT_1[0] .INIT=8'h53;
// @39:672
  CFG4 \ACCUM_NEXT[7]  (
	.A(ACCUM_NEXT_m5s2_Z),
	.B(ACCUM_NEXT_m5[7]),
	.C(ACCUM_NEXT_m1s2_Z),
	.D(ACCUM_NEXT_1[7]),
	.Y(ACCUM_NEXT[7])
);
defparam \ACCUM_NEXT[7] .INIT=16'h08FD;
// @39:672
  CFG4 \ACCUM_NEXT_1[7]  (
	.A(ACCUM_NEXT_m0[7]),
	.B(ACCUM_NEXT_m0s2_Z),
	.C(ACCUM_NEXT_m4[7]),
	.D(ACCUM_NEXT_m1s2_Z),
	.Y(ACCUM_NEXT_1[7])
);
defparam \ACCUM_NEXT_1[7] .INIT=16'h770F;
// @39:672
  CFG4 \ACCUM_NEXT[1]  (
	.A(ACCUM_NEXT_m5s2_Z),
	.B(ACCUM_NEXT_m5[1]),
	.C(ACCUM_NEXT_m1s2_Z),
	.D(ACCUM_NEXT_1[1]),
	.Y(ACCUM_NEXT[1])
);
defparam \ACCUM_NEXT[1] .INIT=16'h08FD;
// @39:672
  CFG4 \ACCUM_NEXT[2]  (
	.A(ACCUM_NEXT_m5s2_Z),
	.B(ACCUM_NEXT_m5[2]),
	.C(ACCUM_NEXT_m1s2_Z),
	.D(ACCUM_NEXT_1[2]),
	.Y(ACCUM_NEXT[2])
);
defparam \ACCUM_NEXT[2] .INIT=16'h08FD;
// @39:672
  CFG4 \ACCUM_NEXT[3]  (
	.A(ACCUM_NEXT_m5s2_Z),
	.B(ACCUM_NEXT_m5[3]),
	.C(ACCUM_NEXT_m1s2_Z),
	.D(ACCUM_NEXT_1[3]),
	.Y(ACCUM_NEXT[3])
);
defparam \ACCUM_NEXT[3] .INIT=16'h08FD;
// @39:672
  CFG4 \ACCUM_NEXT_1[3]  (
	.A(ACCUM_NEXT_m0[3]),
	.B(ACCUM_NEXT_m0s2_Z),
	.C(ACCUM_NEXT_m4[3]),
	.D(ACCUM_NEXT_m1s2_Z),
	.Y(ACCUM_NEXT_1[3])
);
defparam \ACCUM_NEXT_1[3] .INIT=16'h770F;
// @39:672
  CFG4 \ACCUM_NEXT[4]  (
	.A(ACCUM_NEXT_m5s2_Z),
	.B(ACCUM_NEXT_m5[4]),
	.C(ACCUM_NEXT_m1s2_Z),
	.D(ACCUM_NEXT_1[4]),
	.Y(ACCUM_NEXT[4])
);
defparam \ACCUM_NEXT[4] .INIT=16'h08FD;
// @39:672
  CFG4 \un1_ACCUMULATOR_m[7]  (
	.A(un1_ACCUMULATOR_m_23_Z),
	.B(un1_ACCUMULATOR_m_1[7]),
	.C(un1_ACCUMULATOR_m_22_Z),
	.D(un1_ACCUMULATOR_m_0_s_7_S),
	.Y(un1_ACCUMULATOR_m[7])
);
defparam \un1_ACCUMULATOR_m[7] .INIT=16'hFEFA;
// @39:672
  CFG3 \un1_ACCUMULATOR_m_1[7]  (
	.A(N_26),
	.B(N_90),
	.C(N_87),
	.Y(un1_ACCUMULATOR_m_1[7])
);
defparam \un1_ACCUMULATOR_m_1[7] .INIT=8'h31;
// @39:672
  CFG4 \un1_ACCUMULATOR_m[6]  (
	.A(un1_ACCUMULATOR_m_19_Z),
	.B(un1_ACCUMULATOR_m_1[6]),
	.C(un1_ACCUMULATOR_m_18_Z),
	.D(un1_ACCUMULATOR_m_0_cry_6_S),
	.Y(un1_ACCUMULATOR_m[6])
);
defparam \un1_ACCUMULATOR_m[6] .INIT=16'hFEFA;
// @39:672
  CFG3 \un1_ACCUMULATOR_m_1[6]  (
	.A(N_26),
	.B(N_90),
	.C(N_87),
	.Y(un1_ACCUMULATOR_m_1[6])
);
defparam \un1_ACCUMULATOR_m_1[6] .INIT=8'h31;
// @39:672
  CFG4 \un1_ACCUMULATOR_m[4]  (
	.A(un1_ACCUMULATOR_m_11_Z),
	.B(un1_ACCUMULATOR_m_1[4]),
	.C(un1_ACCUMULATOR_m_10_Z),
	.D(un1_ACCUMULATOR_m_0_cry_4_S),
	.Y(un1_ACCUMULATOR_m[4])
);
defparam \un1_ACCUMULATOR_m[4] .INIT=16'hFEFA;
// @39:672
  CFG3 \un1_ACCUMULATOR_m_1[4]  (
	.A(N_26),
	.B(N_90),
	.C(N_87),
	.Y(un1_ACCUMULATOR_m_1[4])
);
defparam \un1_ACCUMULATOR_m_1[4] .INIT=8'h31;
// @39:672
  CFG4 \un1_ACCUMULATOR_m[0]  (
	.A(un1_ACCUMULATOR_m_3_Z),
	.B(un1_ACCUMULATOR_m_1_0[0]),
	.C(N_90),
	.D(un1_ACCUMULATOR_m_0_cry_0_Y),
	.Y(un1_ACCUMULATOR_m[0])
);
defparam \un1_ACCUMULATOR_m[0] .INIT=16'hEBEA;
// @39:672
  CFG4 \un1_ACCUMULATOR_m_1_0[0]  (
	.A(ACCUMULATOR[0]),
	.B(N_87),
	.C(N_26),
	.D(N_90),
	.Y(un1_ACCUMULATOR_m_1_0[0])
);
defparam \un1_ACCUMULATOR_m_1_0[0] .INIT=16'h0530;
// @39:672
  CFG4 \un1_ACCUMULATOR_m[1]  (
	.A(un1_ACCUMULATOR_m_0_cry_1_S),
	.B(un1_ACCUMULATOR_m_1_0[1]),
	.C(N_90),
	.D(un1_ACCUMULATOR_m_7_Z),
	.Y(un1_ACCUMULATOR_m[1])
);
defparam \un1_ACCUMULATOR_m[1] .INIT=16'hFFC2;
// @39:672
  CFG4 \un1_ACCUMULATOR_m_1_0[1]  (
	.A(un1_ACCUMULATOR0_s1[1]),
	.B(N_87),
	.C(N_26),
	.D(N_90),
	.Y(un1_ACCUMULATOR_m_1_0[1])
);
defparam \un1_ACCUMULATOR_m_1_0[1] .INIT=16'h0A30;
// @39:672
  CFG4 \un1_ACCUMULATOR_m[2]  (
	.A(un1_ACCUMULATOR_m_0_cry_2_S),
	.B(un1_ACCUMULATOR_m_1_0[2]),
	.C(N_90),
	.D(un1_ACCUMULATOR_m_27_Z),
	.Y(un1_ACCUMULATOR_m[2])
);
defparam \un1_ACCUMULATOR_m[2] .INIT=16'hFFC2;
// @39:672
  CFG4 \un1_ACCUMULATOR_m_1_0[2]  (
	.A(un1_ACCUMULATOR0_s1[2]),
	.B(N_87),
	.C(N_26),
	.D(N_90),
	.Y(un1_ACCUMULATOR_m_1_0[2])
);
defparam \un1_ACCUMULATOR_m_1_0[2] .INIT=16'h0A30;
// @39:672
  CFG4 \un1_ACCUMULATOR_m[3]  (
	.A(un1_ACCUMULATOR_m_0_cry_3_S),
	.B(un1_ACCUMULATOR_m_1_0[3]),
	.C(N_90),
	.D(un1_ACCUMULATOR_m_31_Z),
	.Y(un1_ACCUMULATOR_m[3])
);
defparam \un1_ACCUMULATOR_m[3] .INIT=16'hFFC2;
// @39:672
  CFG4 \un1_ACCUMULATOR_m_1_0[3]  (
	.A(un1_ACCUMULATOR0_s1[3]),
	.B(N_87),
	.C(N_26),
	.D(N_90),
	.Y(un1_ACCUMULATOR_m_1_0[3])
);
defparam \un1_ACCUMULATOR_m_1_0[3] .INIT=16'h0A30;
// @39:672
  CFG4 \ACCUM_NEXT_m1[0]  (
	.A(ACCUM_NEXT_m1_1_0[0]),
	.B(ACCUM_NEXT_m0s2_Z),
	.C(FFT_Result_to_Pixel_Bar_0_INT),
	.D(INSTR_CMD[1]),
	.Y(ACCUM_NEXT_m1[0])
);
defparam \ACCUM_NEXT_m1[0] .INIT=16'hBA74;
// @39:672
  CFG4 \ACCUM_NEXT_m1_1_0[0]  (
	.A(ACCUMULATOR[1]),
	.B(INSTR_CMD[1]),
	.C(INSTR_CMD[0]),
	.D(N_40),
	.Y(ACCUM_NEXT_m1_1_0[0])
);
defparam \ACCUM_NEXT_m1_1_0[0] .INIT=16'h111D;
// @39:672
  CFG3 \ACCUM_NEXT[6]  (
	.A(ACCUM_NEXT_m5[6]),
	.B(ACCUM_NEXT_d[6]),
	.C(ACCUM_NEXT_m5s2_Z),
	.Y(ACCUM_NEXT[6])
);
defparam \ACCUM_NEXT[6] .INIT=8'hAC;
// @39:907
  CFG3 \STKPTR_11_0_m3[2]  (
	.A(STKPTR_2_sqmuxa),
	.B(N_67_i),
	.C(N_45),
	.Y(STKPTR_11[2])
);
defparam \STKPTR_11_0_m3[2] .INIT=8'h39;
// @39:327
  CFG4 RAMADDR_1_sqmuxa_i_0 (
	.A(DOISR_Z),
	.B(INSTR_SCMD_Z[2]),
	.C(COREABC_C0_0_APB3master_PADDR_8),
	.D(N_90),
	.Y(N_82)
);
defparam RAMADDR_1_sqmuxa_i_0.INIT=16'hAFEE;
// @39:672
  CFG2 un1_ACCUMULATOR_0_d1_ac0_7_0 (
	.A(ACCUMULATOR[3]),
	.B(ACCUMULATOR[4]),
	.Y(un1_ACCUMULATOR_0_d1_ac0_7_0_Z)
);
defparam un1_ACCUMULATOR_0_d1_ac0_7_0.INIT=4'h8;
// @39:1007
  CFG2 un1_pready_m_i_a2_0 (
	.A(smpl_data_stable),
	.B(smpl_read),
	.Y(un1_pready_m_i_a2_0_Z)
);
defparam un1_pready_m_i_a2_0.INIT=4'h4;
// @39:672
  CFG2 accum_next8_0_a2_0 (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.Y(accum_next8_0_a2_0_Z)
);
defparam accum_next8_0_a2_0.INIT=4'h2;
// @39:653
  CFG2 \ALUOUT_4_yy[3]  (
	.A(ACCUMULATOR[3]),
	.B(INSTR_DATA[3]),
	.Y(ALUOUT_4_yy[3])
);
defparam \ALUOUT_4_yy[3] .INIT=4'h6;
// @39:650
  CFG2 \ALUOUT_3_yy[3]  (
	.A(ACCUMULATOR[3]),
	.B(INSTR_DATA[3]),
	.Y(ALUOUT_3_yy[3])
);
defparam \ALUOUT_3_yy[3] .INIT=4'hE;
// @39:653
  CFG2 \ALUOUT_4_0_x4_yy[0]  (
	.A(ACCUMULATOR[0]),
	.B(INSTR_DATA[0]),
	.Y(ALUOUT_4_0_x4_yy[0])
);
defparam \ALUOUT_4_0_x4_yy[0] .INIT=4'h6;
// @39:672
  CFG2 un1_ACCUMULATOR_0_d1_axbxc1 (
	.A(ACCUMULATOR[0]),
	.B(ACCUMULATOR[1]),
	.Y(un1_ACCUMULATOR0_s1[1])
);
defparam un1_ACCUMULATOR_0_d1_axbxc1.INIT=4'h6;
// @39:703
  CFG2 un1_isr_0_a2 (
	.A(ISR_Z),
	.B(STBFLAG_Z),
	.Y(un1_isr_0_a2_Z)
);
defparam un1_isr_0_a2.INIT=4'h4;
// @39:909
  CFG2 un1_initdone (
	.A(ISR_Z),
	.B(FFT_Result_to_Pixel_Bar_0_INT),
	.Y(un1_initdone_i)
);
defparam un1_initdone.INIT=4'h4;
// @39:1096
  CFG2 STBACCAPB_0_a2_1 (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[1]),
	.Y(STBACCAPB_1)
);
defparam STBACCAPB_0_a2_1.INIT=4'h8;
// @39:907
  CFG2 STBACCUM_4_iv_0_a2_1 (
	.A(N_161_i),
	.B(INSTR_CMD[2]),
	.Y(N_141_1)
);
defparam STBACCUM_4_iv_0_a2_1.INIT=4'h1;
// @39:672
  CFG2 accum_next8_0_o3 (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD_Z[2]),
	.Y(N_87)
);
defparam accum_next8_0_o3.INIT=4'h7;
// @39:640
  CFG2 aluout32_0_i_o2 (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[1]),
	.Y(N_125)
);
defparam aluout32_0_i_o2.INIT=4'hE;
// @39:907
  CFG2 \STKPTR_11_0_o4[2]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.Y(N_45)
);
defparam \STKPTR_11_0_o4[2] .INIT=4'h7;
// @39:787
  CFG3 \PWDATA_M_i_m2[7]  (
	.A(COREABC_C0_0_APB3master_PADDR_8),
	.B(INSTR_SCMD[0]),
	.C(INSTR_CMD[0]),
	.Y(N_88)
);
defparam \PWDATA_M_i_m2[7] .INIT=8'hA3;
// @39:721
  CFG3 ACCUM_NEG (
	.A(STD_ACCUM_NEG_Z),
	.B(ISR_ACCUM_NEG_Z),
	.C(ISR_Z),
	.Y(ACCUM_NEG_Z)
);
defparam ACCUM_NEG.INIT=8'hCA;
// @39:720
  CFG3 ACCUM_ZERO (
	.A(STD_ACCUM_ZERO_Z),
	.B(ISR_ACCUM_ZERO_Z),
	.C(ISR_Z),
	.Y(ACCUM_ZERO_Z)
);
defparam ACCUM_ZERO.INIT=8'hCA;
// @39:672
  CFG2 \ACCUM_NEXT_m3_1_0_wmux_RNO_0[0]  (
	.A(ACCUMULATOR[0]),
	.B(INSTR_DATA[0]),
	.Y(N_1398_i_0)
);
defparam \ACCUM_NEXT_m3_1_0_wmux_RNO_0[0] .INIT=4'hE;
// @39:907
  CFG3 un1_DOISR_0_sqmuxa_0_a2_0 (
	.A(INSTR_SCMD[1]),
	.B(INSTR_CMD[1]),
	.C(INSTR_CMD[0]),
	.Y(un1_DOISR_0_sqmuxa_0_a2_0_Z)
);
defparam un1_DOISR_0_sqmuxa_0_a2_0.INIT=8'h08;
// @39:907
  CFG3 \STBRAM_7.m12_0_a2_0_0  (
	.A(INSTR_SCMD_Z[2]),
	.B(INSTR_SCMD[1]),
	.C(INSTR_SCMD[0]),
	.Y(m12_0_a2_0)
);
defparam \STBRAM_7.m12_0_a2_0_0 .INIT=8'h06;
// @39:738
  CFG3 flagvalue_1_0_0 (
	.A(FFT_Result_to_Pixel_Bar_0_INT),
	.B(INSTR_DATA[4]),
	.C(INSTR_DATA[0]),
	.Y(flagvalue_1_0)
);
defparam flagvalue_1_0_0.INIT=8'hF8;
// @39:1023
  CFG4 SMADDR_3_sqmuxa_0_a2_2 (
	.A(DOISR_Z),
	.B(DOJMP_Z),
	.C(ICYCLE[1]),
	.D(ICYCLE[0]),
	.Y(SMADDR_3_sqmuxa_0_a2_2_Z)
);
defparam SMADDR_3_sqmuxa_0_a2_2.INIT=16'h4000;
// @39:907
  CFG3 PSELI_5_0_0_a2 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(un3_pready_m_i),
	.Y(ICYCLE_1_sqmuxa)
);
defparam PSELI_5_0_0_a2.INIT=8'h04;
// @40:185
  CFG4 DOJMP_RNIOK2Q (
	.A(DOJMP_Z),
	.B(DOISR_Z),
	.C(INSTR_SCMD[1]),
	.D(INSTR_CMD[1]),
	.Y(N_128)
);
defparam DOJMP_RNIOK2Q.INIT=16'h0020;
// @39:672
  CFG3 un1_ACCUMULATOR_0_d1_axbxc2 (
	.A(ACCUMULATOR[2]),
	.B(ACCUMULATOR[1]),
	.C(ACCUMULATOR[0]),
	.Y(un1_ACCUMULATOR0_s1[2])
);
defparam un1_ACCUMULATOR_0_d1_axbxc2.INIT=8'h6A;
// @39:921
  CFG3 STKPTR_2_sqmuxa_0_a2_1 (
	.A(DOISR_Z),
	.B(ICYCLE[0]),
	.C(ICYCLE[1]),
	.Y(N_160)
);
defparam STKPTR_2_sqmuxa_0_a2_1.INIT=8'h04;
// @39:672
  CFG3 un1_accum_next8_0_a2 (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD[0]),
	.C(INSTR_CMD[1]),
	.Y(un1_accum_next8_0_a2_Z)
);
defparam un1_accum_next8_0_a2.INIT=8'h01;
// @39:640
  CFG3 aluout32_0_i_0 (
	.A(INSTR_SCMD_Z[2]),
	.B(INSTR_SCMD[1]),
	.C(INSTR_SCMD[0]),
	.Y(N_26)
);
defparam aluout32_0_i_0.INIT=8'hFE;
// @39:921
  CFG3 STKPTR_2_sqmuxa_0_o2 (
	.A(INSTR_CMD[2]),
	.B(INSTR_SCMD[0]),
	.C(flagvalue_1_Z),
	.Y(N_98)
);
defparam STKPTR_2_sqmuxa_0_o2.INIT=8'h7D;
// @39:1023
  CFG3 SMADDR_0_sqmuxa_i_0 (
	.A(DOISR_Z),
	.B(ICYCLE[0]),
	.C(ICYCLE[1]),
	.Y(N_114_i)
);
defparam SMADDR_0_sqmuxa_i_0.INIT=8'h7F;
// @39:907
  CFG3 un1_ICYCLE_4_i_a2 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(un1_initdone_i),
	.Y(N_137)
);
defparam un1_ICYCLE_4_i_a2.INIT=8'h10;
// @39:686
  CFG2 STBFLAG_RNI9LRH (
	.A(ISR_Z),
	.B(STBFLAG_Z),
	.Y(N_69_i)
);
defparam STBFLAG_RNI9LRH.INIT=4'h8;
// @39:653
  CFG4 \ALUOUT_4_xx[3]  (
	.A(ADDR7_q),
	.B(ACCUMULATOR[3]),
	.C(RD_r0c0[3]),
	.D(RD_r1c0[3]),
	.Y(ALUOUT_4_xx[3])
);
defparam \ALUOUT_4_xx[3] .INIT=16'h369C;
// @39:650
  CFG4 \ALUOUT_3_xx[3]  (
	.A(ADDR7_q),
	.B(ACCUMULATOR[3]),
	.C(RD_r0c0[3]),
	.D(RD_r1c0[3]),
	.Y(ALUOUT_3_xx[3])
);
defparam \ALUOUT_3_xx[3] .INIT=16'hFEDC;
// @39:653
  CFG4 \ALUOUT_4_0_x4_xx[0]  (
	.A(ADDR7_q),
	.B(ACCUMULATOR[0]),
	.C(RD_r0c0[0]),
	.D(RD_r1c0[0]),
	.Y(ALUOUT_4_0_x4_xx[0])
);
defparam \ALUOUT_4_0_x4_xx[0] .INIT=16'h369C;
// @39:907
  CFG4 un1_ICYCLE_8_0_0 (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(INSTR_CMD[0]),
	.D(INSTR_CMD[1]),
	.Y(un1_ICYCLE_8_0_0_Z)
);
defparam un1_ICYCLE_8_0_0.INIT=16'h7333;
// @39:587
  CFG4 SHIFTLSB_iv (
	.A(INSTR_DATA[1]),
	.B(INSTR_DATA[0]),
	.C(ACCUMULATOR[7]),
	.D(ACCUMULATOR[0]),
	.Y(SHIFTLSB)
);
defparam SHIFTLSB_iv.INIT=16'hE6C4;
// @39:587
  CFG4 SHIFTMSB_iv (
	.A(INSTR_DATA[1]),
	.B(INSTR_DATA[0]),
	.C(ACCUMULATOR[7]),
	.D(ACCUMULATOR[0]),
	.Y(SHIFTMSB)
);
defparam SHIFTMSB_iv.INIT=16'hEC64;
// @39:1023
  CFG3 SMADDR_3_sqmuxa_0_a2 (
	.A(INSTR_CMD[1]),
	.B(SMADDR_3_sqmuxa_0_a2_2_Z),
	.C(INSTR_SCMD[1]),
	.Y(SMADDR_3_sqmuxa)
);
defparam SMADDR_3_sqmuxa_0_a2.INIT=8'h04;
// @39:907
  CFG3 STBACCUM_4_e1_i_a3_0_a2 (
	.A(DOISR_Z),
	.B(ICYCLE[1]),
	.C(N_90),
	.Y(N_161_i)
);
defparam STBACCUM_4_e1_i_a3_0_a2.INIT=8'h01;
// @39:907
  CFG3 PSELI_5_0_0_a2_0 (
	.A(N_89),
	.B(INSTR_CMD[0]),
	.C(N_160),
	.Y(N_147)
);
defparam PSELI_5_0_0_a2_0.INIT=8'h10;
// @39:672
  CFG4 un1_ACCUMULATOR_0_d1_ac0_7 (
	.A(ACCUMULATOR[0]),
	.B(un1_ACCUMULATOR_0_d1_ac0_7_0_Z),
	.C(ACCUMULATOR[2]),
	.D(ACCUMULATOR[1]),
	.Y(un1_ACCUMULATOR_0_d1_c5)
);
defparam un1_ACCUMULATOR_0_d1_ac0_7.INIT=16'h8000;
// @39:672
  CFG4 un1_ACCUMULATOR_0_d1_ac0_5 (
	.A(ACCUMULATOR[3]),
	.B(ACCUMULATOR[2]),
	.C(ACCUMULATOR[0]),
	.D(ACCUMULATOR[1]),
	.Y(un1_ACCUMULATOR_0_d1_c4)
);
defparam un1_ACCUMULATOR_0_d1_ac0_5.INIT=16'h8000;
// @39:672
  CFG4 un1_ACCUMULATOR_0_d1_axbxc3 (
	.A(ACCUMULATOR[3]),
	.B(ACCUMULATOR[2]),
	.C(ACCUMULATOR[0]),
	.D(ACCUMULATOR[1]),
	.Y(un1_ACCUMULATOR0_s1[3])
);
defparam un1_ACCUMULATOR_0_d1_axbxc3.INIT=16'h6AAA;
// @39:672
  CFG4 ACCUM_NEXT_m5s2 (
	.A(INSTR_SCMD_Z[2]),
	.B(INSTR_SCMD[1]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_CMD[1]),
	.Y(ACCUM_NEXT_m5s2_Z)
);
defparam ACCUM_NEXT_m5s2.INIT=16'h0013;
// @39:672
  CFG4 ACCUM_NEXT_m0s2 (
	.A(INSTR_CMD[0]),
	.B(N_87),
	.C(INSTR_SCMD[0]),
	.D(INSTR_CMD[1]),
	.Y(ACCUM_NEXT_m0s2_Z)
);
defparam ACCUM_NEXT_m0s2.INIT=16'h5503;
// @39:787
  CFG3 \PWDATA_M_i_m3[7]  (
	.A(ACCUMULATOR[7]),
	.B(N_88),
	.C(INSTR_DATA[5]),
	.Y(N_105)
);
defparam \PWDATA_M_i_m3[7] .INIT=8'hB8;
// @39:787
  CFG3 \PWDATA_M_i_m3[6]  (
	.A(ACCUMULATOR[6]),
	.B(N_88),
	.C(INSTR_DATA[6]),
	.Y(N_106)
);
defparam \PWDATA_M_i_m3[6] .INIT=8'hB8;
// @39:787
  CFG3 \PWDATA_M_i_m3[5]  (
	.A(ACCUMULATOR[5]),
	.B(N_88),
	.C(INSTR_DATA[5]),
	.Y(N_107)
);
defparam \PWDATA_M_i_m3[5] .INIT=8'hB8;
// @39:787
  CFG3 \PWDATA_M_i_m3[4]  (
	.A(ACCUMULATOR[4]),
	.B(N_88),
	.C(INSTR_DATA[4]),
	.Y(N_108)
);
defparam \PWDATA_M_i_m3[4] .INIT=8'hB8;
// @39:787
  CFG3 \PWDATA_M_i_m3[3]  (
	.A(ACCUMULATOR[3]),
	.B(N_88),
	.C(INSTR_DATA[3]),
	.Y(N_109)
);
defparam \PWDATA_M_i_m3[3] .INIT=8'hB8;
// @39:787
  CFG3 \PWDATA_M_i_m3[2]  (
	.A(ACCUMULATOR[2]),
	.B(N_88),
	.C(INSTR_DATA[2]),
	.Y(N_110)
);
defparam \PWDATA_M_i_m3[2] .INIT=8'hB8;
// @39:787
  CFG3 \PWDATA_M_i_m3[1]  (
	.A(ACCUMULATOR[1]),
	.B(N_88),
	.C(INSTR_DATA[1]),
	.Y(N_111)
);
defparam \PWDATA_M_i_m3[1] .INIT=8'hB8;
// @39:787
  CFG3 \PWDATA_M_i_m3[0]  (
	.A(ACCUMULATOR[0]),
	.B(N_88),
	.C(INSTR_DATA[0]),
	.Y(N_112)
);
defparam \PWDATA_M_i_m3[0] .INIT=8'hB8;
// @39:636
  CFG4 \msel_1_0[1]  (
	.A(INSTR_SCMD[1]),
	.B(INSTR_CMD[2]),
	.C(INSTR_CMD[0]),
	.D(INSTR_CMD[1]),
	.Y(N_13)
);
defparam \msel_1_0[1] .INIT=16'hBAAA;
// @39:700
  CFG3 un1_stbaccum (
	.A(COREABC_C0_0_APB3master_PENABLE),
	.B(STBACCAPB_1),
	.C(STBACCUM_Z),
	.Y(un1_stbaccum_Z)
);
defparam un1_stbaccum.INIT=8'hF8;
// @39:907
  CFG3 STBACCUM_4_d1_0_a3_0_a3 (
	.A(N_89),
	.B(INSTR_CMD[0]),
	.C(N_160),
	.Y(STBFLAG_5_d1)
);
defparam STBACCUM_4_d1_0_a3_0_a3.INIT=8'h40;
// @39:907
  CFG3 un1_ICYCLE_4_i_0 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(N_137),
	.Y(N_34)
);
defparam un1_ICYCLE_4_i_0.INIT=8'hF8;
// @39:869
  CFG2 \ICYCLE_ns_1_0_.N_99_i  (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.Y(N_99_i)
);
defparam \ICYCLE_ns_1_0_.N_99_i .INIT=4'h6;
// @39:672
  CFG4 \ACCUM_NEXT_m3_1_0_wmux_RNO[0]  (
	.A(ADDR7_q),
	.B(ACCUMULATOR[0]),
	.C(RD_r0c0[0]),
	.D(RD_r1c0[0]),
	.Y(N_1397_i_0)
);
defparam \ACCUM_NEXT_m3_1_0_wmux_RNO[0] .INIT=16'hFEDC;
// @39:738
  CFG4 flagvalue_1_2 (
	.A(INSTR_DATA[2]),
	.B(INSTR_DATA[1]),
	.C(ACCUM_ZERO_Z),
	.D(ACCUM_NEG_Z),
	.Y(flagvalue_1_2_Z)
);
defparam flagvalue_1_2.INIT=16'hEAC0;
// @39:907
  CFG4 STBFLAG_5_iv_0_a2 (
	.A(INSTR_SCMD[0]),
	.B(STBFLAG_5_d1),
	.C(INSTR_SCMD_Z[2]),
	.D(INSTR_SCMD[1]),
	.Y(N_139)
);
defparam STBFLAG_5_iv_0_a2.INIT=16'h4880;
// @39:672
  CFG4 un1_ACCUMULATOR_m_31 (
	.A(N_87),
	.B(INS_0_dreg_RNIVLCQ_S[10]),
	.C(N_90),
	.D(N_26),
	.Y(un1_ACCUMULATOR_m_31_Z)
);
defparam un1_ACCUMULATOR_m_31.INIT=16'hC400;
// @39:672
  CFG4 un1_ACCUMULATOR_m_27 (
	.A(N_87),
	.B(INS_0_dreg_RNI7SQK_S[9]),
	.C(N_90),
	.D(N_26),
	.Y(un1_ACCUMULATOR_m_27_Z)
);
defparam un1_ACCUMULATOR_m_27.INIT=16'hC400;
// @39:672
  CFG4 un1_ACCUMULATOR_m_23 (
	.A(N_87),
	.B(un1_ACCUMULATOR_m_23_RNO_S),
	.C(N_90),
	.D(N_26),
	.Y(un1_ACCUMULATOR_m_23_Z)
);
defparam un1_ACCUMULATOR_m_23.INIT=16'hC400;
// @39:672
  CFG4 un1_ACCUMULATOR_m_19 (
	.A(N_87),
	.B(INSTR_DATA_RNIHTA61_S[6]),
	.C(N_90),
	.D(N_26),
	.Y(un1_ACCUMULATOR_m_19_Z)
);
defparam un1_ACCUMULATOR_m_19.INIT=16'hC400;
// @39:672
  CFG4 un1_ACCUMULATOR_m_11 (
	.A(N_87),
	.B(INS_0_dreg_RNIPHUV_S[11]),
	.C(N_90),
	.D(N_26),
	.Y(un1_ACCUMULATOR_m_11_Z)
);
defparam un1_ACCUMULATOR_m_11.INIT=16'hC400;
// @39:672
  CFG4 un1_ACCUMULATOR_m_7 (
	.A(N_87),
	.B(INS_0_dreg_RNIOGSD_S[8]),
	.C(N_90),
	.D(N_26),
	.Y(un1_ACCUMULATOR_m_7_Z)
);
defparam un1_ACCUMULATOR_m_7.INIT=16'hC400;
// @39:672
  CFG4 un1_ACCUMULATOR_m_3 (
	.A(INS_0_dreg_RNIB7U6_Y[7]),
	.B(N_87),
	.C(N_26),
	.D(N_90),
	.Y(un1_ACCUMULATOR_m_3_Z)
);
defparam un1_ACCUMULATOR_m_3.INIT=16'hA020;
// @39:907
  CFG3 STBACCUM_4_iv_0_a2_0 (
	.A(INSTR_CMD[0]),
	.B(N_160),
	.C(INSTR_CMD[1]),
	.Y(STBACCUM_4_iv_0_a2_0_Z)
);
defparam STBACCUM_4_iv_0_a2_0.INIT=8'h04;
// @39:921
  CFG4 STKPTR_2_sqmuxa_0_a2 (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.C(N_160),
	.D(N_98),
	.Y(N_133)
);
defparam STKPTR_2_sqmuxa_0_a2.INIT=16'h0020;
// @39:869
  CFG3 \ICYCLE_RNIJTMT[0]  (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(N_128),
	.Y(N_6_i)
);
defparam \ICYCLE_RNIJTMT[0] .INIT=8'h08;
// @39:672
  CFG4 \ACCUM_NEXT_m0[6]  (
	.A(ACCUMULATOR[7]),
	.B(INSTR_CMD[1]),
	.C(INSTR_CMD[0]),
	.D(N_28),
	.Y(ACCUM_NEXT_m0[6])
);
defparam \ACCUM_NEXT_m0[6] .INIT=16'hA2AE;
// @39:672
  CFG4 \ACCUM_NEXT_m0[3]  (
	.A(ACCUMULATOR[4]),
	.B(INSTR_CMD[1]),
	.C(INSTR_CMD[0]),
	.D(PRDATA_i_0),
	.Y(ACCUM_NEXT_m0[3])
);
defparam \ACCUM_NEXT_m0[3] .INIT=16'hA2AE;
// @39:672
  CFG3 ACCUM_NEXT_m4s2 (
	.A(N_9_i),
	.B(INSTR_SCMD_Z[2]),
	.C(N_90),
	.Y(ACCUM_NEXT_sm2)
);
defparam ACCUM_NEXT_m4s2.INIT=8'hBA;
// @39:672
  CFG4 ACCUM_NEXT_m1s2 (
	.A(INSTR_CMD[1]),
	.B(accum_next8_0_a2_0_Z),
	.C(N_87),
	.D(ACCUM_NEXT_m0s2_Z),
	.Y(ACCUM_NEXT_m1s2_Z)
);
defparam ACCUM_NEXT_m1s2.INIT=16'hFF2A;
// @39:323
  CFG3 \URAM.un4_instr_cmd_i  (
	.A(DOISR_Z),
	.B(COREABC_C0_0_APB3master_PADDR_8),
	.C(N_90),
	.Y(N_84)
);
defparam \URAM.un4_instr_cmd_i .INIT=8'hBA;
// @39:1007
  CFG4 un3_pready_m (
	.A(un1_pready_m_i_a2_0_Z),
	.B(N_162),
	.C(COREABC_C0_0_APB3master_PENABLE),
	.D(COREABC_C0_0_APB3master_PSELx),
	.Y(un3_pready_m_i)
);
defparam un3_pready_m.INIT=16'h70FF;
// @39:907
  CFG2 PSELI_5_0_0 (
	.A(ICYCLE_1_sqmuxa),
	.B(N_147),
	.Y(PSELI_5)
);
defparam PSELI_5_0_0.INIT=4'hE;
// @39:907
  CFG4 \SMADDR_13_1[0]  (
	.A(SMADDR_3_sqmuxa),
	.B(RAMRDATA[0]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.D(N_114_i),
	.Y(SMADDR_13[0])
);
defparam \SMADDR_13_1[0] .INIT=16'hE4FF;
// @39:921
  CFG4 STKPTR_2_sqmuxa_0_a2_0_2 (
	.A(INSTR_SCMD_Z[2]),
	.B(INSTR_CMD[0]),
	.C(N_160),
	.D(N_89),
	.Y(N_134_2)
);
defparam STKPTR_2_sqmuxa_0_a2_0_2.INIT=16'h0080;
// @39:738
  CFG4 flagvalue_1 (
	.A(flagvalue_1_0),
	.B(flagvalue_1_2_Z),
	.C(INSTR_DATA[5]),
	.D(Nokia5110_Driver_0_driver_busy),
	.Y(flagvalue_1_Z)
);
defparam flagvalue_1.INIT=16'hFEEE;
// @39:672
  CFG4 \ACCUM_NEXT_m0[7]  (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[1]),
	.C(PRDATA_i_4),
	.D(SHIFTMSB),
	.Y(ACCUM_NEXT_m0[7])
);
defparam \ACCUM_NEXT_m0[7] .INIT=16'hBF04;
// @39:650
  CFG4 \ALUOUT_3_0_m2[2]  (
	.A(N_87),
	.B(INSTR_DATA[2]),
	.C(RAMRDATA[2]),
	.D(N_90),
	.Y(N_93)
);
defparam \ALUOUT_3_0_m2[2] .INIT=16'hCCE4;
// @39:604
  CFG4 \ACCUM_IN_i_m3[7]  (
	.A(INSTR_DATA[5]),
	.B(N_87),
	.C(RAMRDATA[7]),
	.D(N_90),
	.Y(N_114)
);
defparam \ACCUM_IN_i_m3[7] .INIT=16'hAAE2;
// @39:604
  CFG4 \ACCUM_IN_i_m3[6]  (
	.A(N_87),
	.B(INSTR_DATA[6]),
	.C(RAMRDATA[6]),
	.D(N_90),
	.Y(N_115)
);
defparam \ACCUM_IN_i_m3[6] .INIT=16'hCCE4;
// @39:604
  CFG4 \ACCUM_IN_i_m3[4]  (
	.A(N_87),
	.B(INSTR_DATA[4]),
	.C(RAMRDATA[4]),
	.D(N_90),
	.Y(N_117)
);
defparam \ACCUM_IN_i_m3[4] .INIT=16'hCCE4;
// @39:604
  CFG4 \ACCUM_IN_i_m3[3]  (
	.A(N_87),
	.B(INSTR_DATA[3]),
	.C(RAMRDATA[3]),
	.D(N_90),
	.Y(N_118)
);
defparam \ACCUM_IN_i_m3[3] .INIT=16'hCCE4;
// @39:604
  CFG4 \ACCUM_IN_i_m3[0]  (
	.A(N_87),
	.B(INSTR_DATA[0]),
	.C(RAMRDATA[0]),
	.D(N_90),
	.Y(N_120)
);
defparam \ACCUM_IN_i_m3[0] .INIT=16'hCCE4;
// @39:604
  CFG4 \ACCUM_IN_i_m3[5]  (
	.A(N_87),
	.B(INSTR_DATA[5]),
	.C(RAMRDATA[5]),
	.D(N_90),
	.Y(N_116)
);
defparam \ACCUM_IN_i_m3[5] .INIT=16'hCCE4;
// @39:604
  CFG4 \ACCUM_IN_i_m3[1]  (
	.A(N_87),
	.B(INSTR_DATA[1]),
	.C(RAMRDATA[1]),
	.D(N_90),
	.Y(N_119)
);
defparam \ACCUM_IN_i_m3[1] .INIT=16'hCCE4;
// @39:672
  CFG4 un1_ACCUMULATOR_m_10 (
	.A(ACCUMULATOR[4]),
	.B(un1_ACCUMULATOR_0_d1_c4),
	.C(N_26),
	.D(N_91),
	.Y(un1_ACCUMULATOR_m_10_Z)
);
defparam un1_ACCUMULATOR_m_10.INIT=16'h0600;
// @39:907
  CFG4 \STBRAM_7.m12_0_a2_0  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.C(N_160),
	.D(N_98),
	.Y(N_143)
);
defparam \STBRAM_7.m12_0_a2_0 .INIT=16'h0040;
// @39:869
  CFG4 \SMADDR_RNO_0[5]  (
	.A(SMADDR_3_sqmuxa),
	.B(RAMRDATA[5]),
	.C(COREABC_C0_0_APB3master_PADDR_5),
	.D(N_114_i),
	.Y(N_172_i)
);
defparam \SMADDR_RNO_0[5] .INIT=16'hE400;
// @39:672
  CFG3 un1_ACCUMULATOR_0_d1_ac0_11 (
	.A(ACCUMULATOR[5]),
	.B(un1_ACCUMULATOR_0_d1_c5),
	.C(ACCUMULATOR[6]),
	.Y(un1_ACCUMULATOR_0_d1_ac0_11_Z)
);
defparam un1_ACCUMULATOR_0_d1_ac0_11.INIT=8'h80;
// @39:672
  CFG3 un1_ACCUMULATOR_0_d1_axbxc6 (
	.A(ACCUMULATOR[5]),
	.B(un1_ACCUMULATOR_0_d1_c5),
	.C(ACCUMULATOR[6]),
	.Y(un1_ACCUMULATOR0_s1[6])
);
defparam un1_ACCUMULATOR_0_d1_axbxc6.INIT=8'h78;
// @39:907
  CFG4 STBFLAG_5_iv_0 (
	.A(N_139),
	.B(N_141_1),
	.C(INSTR_CMD[1]),
	.D(N_160),
	.Y(STBFLAG_5)
);
defparam STBFLAG_5_iv_0.INIT=16'hAEAA;
// @39:869
  CFG4 \ICYCLE_ns_1_0_.m6_0  (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(un3_pready_m_i),
	.D(N_147),
	.Y(ICYCLE_ns[0])
);
defparam \ICYCLE_ns_1_0_.m6_0 .INIT=16'h5073;
// @39:907
  CFG4 un1_DOISR_0_sqmuxa_0 (
	.A(N_137),
	.B(un1_DOISR_0_sqmuxa_0_a2_0_Z),
	.C(N_98),
	.D(N_160),
	.Y(un1_DOISR_0_sqmuxa_0_Z)
);
defparam un1_DOISR_0_sqmuxa_0.INIT=16'hAEAA;
// @39:323
  CFG3 \RAMWDATA[0]  (
	.A(N_84),
	.B(RAMWDATA_5[0]),
	.C(N_112),
	.Y(RAMWDATA[0])
);
defparam \RAMWDATA[0] .INIT=8'hD8;
// @39:323
  CFG3 \RAMWDATA[1]  (
	.A(N_84),
	.B(RAMWDATA_5[1]),
	.C(N_111),
	.Y(RAMWDATA[1])
);
defparam \RAMWDATA[1] .INIT=8'hD8;
// @39:323
  CFG3 \RAMWDATA[2]  (
	.A(N_84),
	.B(RAMWDATA_5[2]),
	.C(N_110),
	.Y(RAMWDATA[2])
);
defparam \RAMWDATA[2] .INIT=8'hD8;
// @39:323
  CFG3 \RAMWDATA[3]  (
	.A(N_84),
	.B(RAMWDATA_5[3]),
	.C(N_109),
	.Y(RAMWDATA[3])
);
defparam \RAMWDATA[3] .INIT=8'hD8;
// @39:323
  CFG3 \RAMWDATA[4]  (
	.A(N_84),
	.B(RAMWDATA_5[4]),
	.C(N_108),
	.Y(RAMWDATA[4])
);
defparam \RAMWDATA[4] .INIT=8'hD8;
// @39:323
  CFG3 \RAMWDATA[5]  (
	.A(N_84),
	.B(RAMWDATA_5[5]),
	.C(N_107),
	.Y(RAMWDATA[5])
);
defparam \RAMWDATA[5] .INIT=8'hD8;
// @39:647
  CFG4 \ALUOUT_2[6]  (
	.A(ACCUMULATOR[6]),
	.B(INSTR_DATA[6]),
	.C(N_91),
	.D(RAMRDATA[6]),
	.Y(ALUOUT_2[6])
);
defparam \ALUOUT_2[6] .INIT=16'h8A80;
// @39:672
  CFG3 un1_ACCUMULATOR_m_18 (
	.A(un1_ACCUMULATOR0_s1[6]),
	.B(N_26),
	.C(N_91),
	.Y(un1_ACCUMULATOR_m_18_Z)
);
defparam un1_ACCUMULATOR_m_18.INIT=8'h20;
// @39:907
  CFG4 \STBRAM_7.m12_0  (
	.A(STBFLAG_5_d1),
	.B(N_143),
	.C(m12_0_a2_0),
	.D(N_137),
	.Y(STBRAM_7)
);
defparam \STBRAM_7.m12_0 .INIT=16'hFFEC;
// @39:672
  CFG3 \ACCUM_NEXT_m2[7]  (
	.A(ACCUMULATOR[6]),
	.B(N_13),
	.C(N_114),
	.Y(ACCUM_NEXT_m2[7])
);
defparam \ACCUM_NEXT_m2[7] .INIT=8'hE2;
// @39:672
  CFG3 \ACCUM_NEXT_m2[6]  (
	.A(ACCUMULATOR[5]),
	.B(N_13),
	.C(N_115),
	.Y(ACCUM_NEXT_m2[6])
);
defparam \ACCUM_NEXT_m2[6] .INIT=8'hE2;
// @39:672
  CFG3 \ACCUM_NEXT_m2[5]  (
	.A(ACCUMULATOR[4]),
	.B(N_13),
	.C(N_116),
	.Y(ACCUM_NEXT_m2[5])
);
defparam \ACCUM_NEXT_m2[5] .INIT=8'hE2;
// @39:672
  CFG3 \ACCUM_NEXT_m2[4]  (
	.A(ACCUMULATOR[3]),
	.B(N_13),
	.C(N_117),
	.Y(ACCUM_NEXT_m2[4])
);
defparam \ACCUM_NEXT_m2[4] .INIT=8'hE2;
// @39:672
  CFG3 \ACCUM_NEXT_m2[3]  (
	.A(ACCUMULATOR[2]),
	.B(N_13),
	.C(N_118),
	.Y(ACCUM_NEXT_m2[3])
);
defparam \ACCUM_NEXT_m2[3] .INIT=8'hE2;
// @39:672
  CFG3 \ACCUM_NEXT_m2[2]  (
	.A(ACCUMULATOR[1]),
	.B(N_13),
	.C(N_93),
	.Y(ACCUM_NEXT_m2[2])
);
defparam \ACCUM_NEXT_m2[2] .INIT=8'hE2;
// @39:672
  CFG3 \ACCUM_NEXT_m2[1]  (
	.A(ACCUMULATOR[0]),
	.B(N_13),
	.C(N_119),
	.Y(ACCUM_NEXT_m2[1])
);
defparam \ACCUM_NEXT_m2[1] .INIT=8'hE2;
// @39:672
  CFG3 \ACCUM_NEXT_m2[0]  (
	.A(SHIFTLSB),
	.B(N_13),
	.C(N_120),
	.Y(ACCUM_NEXT_m2[0])
);
defparam \ACCUM_NEXT_m2[0] .INIT=8'hE2;
// @39:907
  CFG3 STBACCUM_4_iv_0 (
	.A(STBACCUM_4_iv_0_a2_0_Z),
	.B(N_139),
	.C(N_141_1),
	.Y(STBACCUM_4)
);
defparam STBACCUM_4_iv_0.INIT=8'hEC;
// @39:323
  CFG3 \RAMADDR_i_m4[0]  (
	.A(STKPTR[0]),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(N_82),
	.Y(N_47)
);
defparam \RAMADDR_i_m4[0] .INIT=8'h5C;
// @39:323
  CFG4 \RAMADDR_i_m4[1]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.C(N_82),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(RAMADDR_i_m4[1])
);
defparam \RAMADDR_i_m4[1] .INIT=16'h6F60;
// @39:323
  CFG3 \RAMADDR_i_m4[3]  (
	.A(COREABC_C0_0_APB3master_PADDR_3),
	.B(N_50_i),
	.C(N_82),
	.Y(N_68)
);
defparam \RAMADDR_i_m4[3] .INIT=8'h3A;
// @39:323
  CFG4 \RAMADDR_i_m4[2]  (
	.A(STKPTR[2]),
	.B(COREABC_C0_0_APB3master_PADDR_2),
	.C(N_45),
	.D(N_82),
	.Y(RAMADDR_i_m4[2])
);
defparam \RAMADDR_i_m4[2] .INIT=16'hA5CC;
// @39:921
  CFG4 STKPTR_2_sqmuxa_0 (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD[0]),
	.C(N_134_2),
	.D(N_133),
	.Y(STKPTR_2_sqmuxa)
);
defparam STKPTR_2_sqmuxa_0.INIT=16'hFF40;
// @39:869
  CFG4 DOJMP_RNO_0 (
	.A(DOISR_Z),
	.B(ICYCLE[1]),
	.C(un1_ICYCLE_8_0_0_Z),
	.D(N_98),
	.Y(un1_ICYCLE_8_i)
);
defparam DOJMP_RNO_0.INIT=16'h0C0D;
// @12:103
  CFG2 RAMADDR_1_sqmuxa_i_0_RNIFDHC (
	.A(N_82),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.Y(N_72_i)
);
defparam RAMADDR_1_sqmuxa_i_0_RNIFDHC.INIT=4'hE;
// @39:672
  CFG4 un1_ACCUMULATOR_m_22 (
	.A(ACCUMULATOR[7]),
	.B(un1_ACCUMULATOR_0_d1_ac0_11_Z),
	.C(N_26),
	.D(N_91),
	.Y(un1_ACCUMULATOR_m_22_Z)
);
defparam un1_ACCUMULATOR_m_22.INIT=16'h0600;
// @39:907
  CFG4 un1_DOISR_0_sqmuxa_1_0 (
	.A(N_125),
	.B(N_137),
	.C(N_134_2),
	.D(N_143),
	.Y(un1_DOISR_0_sqmuxa_1)
);
defparam un1_DOISR_0_sqmuxa_1_0.INIT=16'hFFDC;
// @39:672
  CFG4 \un1_ACCUMULATOR_m_RNI9A6J[3]  (
	.A(ACCUMULATOR[3]),
	.B(un1_accum_next8_0_a2_Z),
	.C(un1_ACCUMULATOR_m[3]),
	.D(N_118),
	.Y(ACCUM_NEXT_m5[3])
);
defparam \un1_ACCUMULATOR_m_RNI9A6J[3] .INIT=16'hE2C0;
// @39:672
  CFG4 \ACCUM_NEXT_RNO[2]  (
	.A(un1_accum_next8_0_a2_Z),
	.B(ACCUMULATOR[2]),
	.C(un1_ACCUMULATOR_m[2]),
	.D(N_93),
	.Y(ACCUM_NEXT_m5[2])
);
defparam \ACCUM_NEXT_RNO[2] .INIT=16'hE4A0;
// @39:672
  CFG4 \ACCUM_NEXT_RNO[1]  (
	.A(un1_accum_next8_0_a2_Z),
	.B(ACCUMULATOR[1]),
	.C(un1_ACCUMULATOR_m[1]),
	.D(N_119),
	.Y(ACCUM_NEXT_m5[1])
);
defparam \ACCUM_NEXT_RNO[1] .INIT=16'hE4A0;
// @39:672
  CFG4 \ACCUM_NEXT_1_RNO[0]  (
	.A(ACCUMULATOR[0]),
	.B(un1_accum_next8_0_a2_Z),
	.C(un1_ACCUMULATOR_m[0]),
	.D(N_120),
	.Y(ACCUM_NEXT_m5[0])
);
defparam \ACCUM_NEXT_1_RNO[0] .INIT=16'hE2C0;
// @39:672
  CFG4 \ACCUM_NEXT_m3[7]  (
	.A(ACCUMULATOR[7]),
	.B(INSTR_SCMD[0]),
	.C(N_91),
	.D(N_114),
	.Y(ACCUM_NEXT_m3[7])
);
defparam \ACCUM_NEXT_m3[7] .INIT=16'h75AA;
// @39:672
  CFG4 \ACCUM_NEXT_m3[6]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[6]),
	.C(N_91),
	.D(N_115),
	.Y(ACCUM_NEXT_m3[6])
);
defparam \ACCUM_NEXT_m3[6] .INIT=16'h73CC;
// @39:672
  CFG4 \ACCUM_NEXT_RNO[4]  (
	.A(un1_accum_next8_0_a2_Z),
	.B(ACCUMULATOR[4]),
	.C(un1_ACCUMULATOR_m[4]),
	.D(N_117),
	.Y(ACCUM_NEXT_m5[4])
);
defparam \ACCUM_NEXT_RNO[4] .INIT=16'hE4A0;
// @39:672
  CFG3 \ACCUM_NEXT_m4[3]  (
	.A(ACCUM_NEXT_m3[3]),
	.B(ACCUM_NEXT_sm2),
	.C(ACCUM_NEXT_m2[3]),
	.Y(ACCUM_NEXT_m4[3])
);
defparam \ACCUM_NEXT_m4[3] .INIT=8'hB8;
// @39:672
  CFG3 \ACCUM_NEXT_m4[0]  (
	.A(ACCUM_NEXT_m3[0]),
	.B(ACCUM_NEXT_m2[0]),
	.C(ACCUM_NEXT_sm2),
	.Y(ACCUM_NEXT_m4[0])
);
defparam \ACCUM_NEXT_m4[0] .INIT=8'hAC;
// @39:672
  CFG3 \ACCUM_NEXT_RNO[6]  (
	.A(un1_ACCUMULATOR_m[6]),
	.B(un1_accum_next8_0_a2_Z),
	.C(ALUOUT_2[6]),
	.Y(ACCUM_NEXT_m5[6])
);
defparam \ACCUM_NEXT_RNO[6] .INIT=8'hB8;
// @39:672
  CFG3 \ACCUM_NEXT_m4[7]  (
	.A(ACCUM_NEXT_m3[7]),
	.B(ACCUM_NEXT_sm2),
	.C(ACCUM_NEXT_m2[7]),
	.Y(ACCUM_NEXT_m4[7])
);
defparam \ACCUM_NEXT_m4[7] .INIT=8'hB8;
// @39:672
  CFG3 \ACCUM_NEXT_m4[6]  (
	.A(ACCUM_NEXT_m2[6]),
	.B(ACCUM_NEXT_m3[6]),
	.C(ACCUM_NEXT_sm2),
	.Y(ACCUM_NEXT_m4[6])
);
defparam \ACCUM_NEXT_m4[6] .INIT=8'hCA;
// @39:672
  CFG4 \ACCUM_NEXT_RNO[7]  (
	.A(un1_accum_next8_0_a2_Z),
	.B(ACCUMULATOR[7]),
	.C(un1_ACCUMULATOR_m[7]),
	.D(N_114),
	.Y(ACCUM_NEXT_m5[7])
);
defparam \ACCUM_NEXT_RNO[7] .INIT=16'hE4A0;
// @39:907
  CFG3 \STKPTR_11_0[0]  (
	.A(STKPTR[0]),
	.B(STKPTR_2_sqmuxa),
	.C(un1_DOISR_0_sqmuxa_1),
	.Y(STKPTR_11[0])
);
defparam \STKPTR_11_0[0] .INIT=8'h56;
// @39:672
  CFG4 \ACCUM_NEXT_d[6]  (
	.A(ACCUM_NEXT_m0[6]),
	.B(ACCUM_NEXT_m0s2_Z),
	.C(ACCUM_NEXT_m4[6]),
	.D(ACCUM_NEXT_m1s2_Z),
	.Y(ACCUM_NEXT_d[6])
);
defparam \ACCUM_NEXT_d[6] .INIT=16'h88F0;
// @39:907
  CFG4 \STKPTR_11_0_x4_0[2]  (
	.A(STKPTR[0]),
	.B(un1_DOISR_0_sqmuxa_1),
	.C(STKPTR[2]),
	.D(STKPTR[1]),
	.Y(N_67_i)
);
defparam \STKPTR_11_0_x4_0[2] .INIT=16'h0F4B;
// @39:907
  CFG4 \STKPTR_11_0_o4_0[3]  (
	.A(STKPTR[0]),
	.B(un1_DOISR_0_sqmuxa_1),
	.C(STKPTR[2]),
	.D(STKPTR[1]),
	.Y(N_53)
);
defparam \STKPTR_11_0_o4_0[3] .INIT=16'hFFFB;
// @39:907
  CFG4 \STKPTR_11_0[1]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.C(un1_DOISR_0_sqmuxa_1),
	.D(STKPTR_2_sqmuxa),
	.Y(STKPTR_11[1])
);
defparam \STKPTR_11_0[1] .INIT=16'h669C;
// @39:704
  CFG4 un1_std_accum_zero_4 (
	.A(ACCUM_NEXT[1]),
	.B(ACCUM_NEXT[5]),
	.C(ACCUM_NEXT[2]),
	.D(ACCUM_NEXT[0]),
	.Y(un1_std_accum_zero_4_Z)
);
defparam un1_std_accum_zero_4.INIT=16'h0001;
// @39:907
  CFG4 \STKPTR_11_0_m3[3]  (
	.A(STKPTR[3]),
	.B(N_50_i),
	.C(STKPTR_2_sqmuxa),
	.D(N_53),
	.Y(STKPTR_11[3])
);
defparam \STKPTR_11_0_m3[3] .INIT=16'h3A35;
// @39:704
  CFG4 un1_std_accum_zero (
	.A(ACCUM_NEXT[7]),
	.B(ACCUM_NEXT[6]),
	.C(un1_std_accum_zero_0),
	.D(un1_std_accum_zero_4_Z),
	.Y(un1_std_accum_zero_Z)
);
defparam un1_std_accum_zero.INIT=16'h1000;
// @39:352
  COREABC_C0_COREABC_C0_0_RAMBLOCKS \URAM.UR  (
	.RAMRDATA_0_0(RAMRDATA_0[5]),
	.Board_J7_c_0(Board_J7_c_0),
	.RAMADDR_i_m4(RAMADDR_i_m4[2:1]),
	.RAMWDATA(RAMWDATA[5:0]),
	.COREABC_C0_0_APB3master_PADDR({COREABC_C0_0_APB3master_PADDR_4, COREABC_C0_0_APB3master_PADDR_3, COREABC_C0_0_APB3master_PADDR_2, COREABC_C0_0_APB3master_PADDR_1, COREABC_C0_0_APB3master_PADDR_0}),
	.RAMRDATA(RAMRDATA[7:0]),
	.RD_r1c0(RD_r1c0[7:0]),
	.RD_r0c0(RD_r0c0[7:0]),
	.STKPTR_0(STKPTR[0]),
	.SMADDR(SMADDR[3:1]),
	.SMADDR_s(SMADDR_s[3:1]),
	.SMADDR_cry_0(SMADDR_cry[0]),
	.SMADDR_cry_3(SMADDR_cry[3]),
	.g1_2(g1_2),
	.N_68(N_68),
	.N_72_i(N_72_i),
	.N_71_i(N_71_i),
	.N_47(N_47),
	.N_106(N_106),
	.N_105(N_105),
	.N_173_i(N_173_i),
	.N_114_i(N_114_i),
	.SMADDR_3_sqmuxa(SMADDR_3_sqmuxa),
	.STBRAM(STBRAM_Z),
	.DOJMP_RNIJ75I_Y(DOJMP_RNIJ75I_Y),
	.N_82(N_82),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.ADDR7_q_1z(ADDR7_q)
);
// @39:406
  COREABC_C0_COREABC_C0_0_INSTRUCTIONS \UROM.UROM  (
	.INSTRUCTION_18(INSTRUCTION[31]),
	.INSTRUCTION_0(INSTRUCTION[13]),
	.INSTRUCTION_19(INSTRUCTION[32]),
	.SMADDR(SMADDR[5:0]),
	.ACCUMULATOR(ACCUMULATOR[4:0]),
	.INS_0_dreg_RNIPHUV_S_0(INS_0_dreg_RNIPHUV_S[11]),
	.INS_0_dreg_RNIVLCQ_S_0(INS_0_dreg_RNIVLCQ_S[10]),
	.INS_0_dreg_RNI7SQK_S_0(INS_0_dreg_RNI7SQK_S[9]),
	.INS_0_dreg_RNIOGSD_S_0(INS_0_dreg_RNIOGSD_S[8]),
	.INS_0_dreg_RNIB7U6_Y_0(INS_0_dreg_RNIB7U6_Y[7]),
	.INSTR_DATA(INSTR_DATA[4:0]),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR_4),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR_5),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR_1),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR_2),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR_8),
	.INSTR_SCMD({INSTR_SCMD_Z[2], INSTR_SCMD[1:0]}),
	.INSTR_CMD(INSTR_CMD[2:0]),
	.N_71_i(N_71_i),
	.N_82(N_82),
	.N_9_i_0(N_9_i),
	.N_9(N_9),
	.N_91(N_91),
	.N_13_1(N_13_1),
	.N_87(N_87),
	.N_90(N_90),
	.N_89(N_89),
	.un1_accum_next8_0(un1_accum_next8_0),
	.N_1145_0(N_1145_0),
	.un1_ACCUMULATOR_0_s0_0_cry_4(un1_ACCUMULATOR_0_s0_0_cry_4),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_COREABC */

module COREABC_C0 (
  Board_J7_c_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_0,
  CoreAPB3_C0_0_APBmslave0_PRDATA_0,
  INSTR_SCMD,
  PRDATA_i_0,
  PRDATA_i_4,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_8,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_5,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_4,
  FCCC_C0_0_GL0,
  COREABC_C0_0_APB3master_PSELx,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i,
  RSTSYNC1,
  COREABC_C0_0_APB3master_PENABLE,
  Nokia5110_Driver_0_driver_busy,
  N_36_0,
  N_76_0,
  N_32_0,
  N_30_0,
  FFT_Result_to_Pixel_Bar_0_INT,
  N_40,
  smpl_data_stable,
  smpl_read,
  STBACCAPB_1,
  N_105,
  N_106,
  N_107,
  N_108,
  N_109,
  N_110,
  N_111,
  N_112,
  N_28,
  N_162
)
;
output Board_J7_c_0 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave0_PRDATA_0 ;
output [1:0] INSTR_SCMD ;
input PRDATA_i_0 ;
input PRDATA_i_4 ;
output COREABC_C0_0_APB3master_PADDR_3 ;
output COREABC_C0_0_APB3master_PADDR_8 ;
output COREABC_C0_0_APB3master_PADDR_0 ;
output COREABC_C0_0_APB3master_PADDR_5 ;
output COREABC_C0_0_APB3master_PADDR_1 ;
output COREABC_C0_0_APB3master_PADDR_2 ;
output COREABC_C0_0_APB3master_PADDR_4 ;
input FCCC_C0_0_GL0 ;
output COREABC_C0_0_APB3master_PSELx ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
output RSTSYNC1 ;
output COREABC_C0_0_APB3master_PENABLE ;
input Nokia5110_Driver_0_driver_busy ;
input N_36_0 ;
input N_76_0 ;
input N_32_0 ;
input N_30_0 ;
input FFT_Result_to_Pixel_Bar_0_INT ;
input N_40 ;
input smpl_data_stable ;
input smpl_read ;
output STBACCAPB_1 ;
output N_105 ;
output N_106 ;
output N_107 ;
output N_108 ;
output N_109 ;
output N_110 ;
output N_111 ;
output N_112 ;
input N_28 ;
input N_162 ;
wire Board_J7_c_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave0_PRDATA_0 ;
wire PRDATA_i_0 ;
wire PRDATA_i_4 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire RSTSYNC1 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire Nokia5110_Driver_0_driver_busy ;
wire N_36_0 ;
wire N_76_0 ;
wire N_32_0 ;
wire N_30_0 ;
wire FFT_Result_to_Pixel_Bar_0_INT ;
wire N_40 ;
wire smpl_data_stable ;
wire smpl_read ;
wire STBACCAPB_1 ;
wire N_105 ;
wire N_106 ;
wire N_107 ;
wire N_108 ;
wire N_109 ;
wire N_110 ;
wire N_111 ;
wire N_112 ;
wire N_28 ;
wire N_162 ;
wire GND ;
wire VCC ;
// @40:185
  COREABC_C0_COREABC_C0_0_COREABC COREABC_C0_0 (
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR_3),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR_8),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR_5),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR_1),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR_2),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR_4),
	.PRDATA_i_0(PRDATA_i_0),
	.PRDATA_i_4(PRDATA_i_4),
	.INSTR_SCMD(INSTR_SCMD[1:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA_0(CoreAPB3_C0_0_APBmslave0_PRDATA_0),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_0(CoreAPB3_C0_0_APBmslave1_PRDATA_0),
	.Board_J7_c_0(Board_J7_c_0),
	.N_162(N_162),
	.N_28(N_28),
	.N_112(N_112),
	.N_111(N_111),
	.N_110(N_110),
	.N_109(N_109),
	.N_108(N_108),
	.N_107(N_107),
	.N_106(N_106),
	.N_105(N_105),
	.STBACCAPB_1(STBACCAPB_1),
	.smpl_read(smpl_read),
	.smpl_data_stable(smpl_data_stable),
	.N_40(N_40),
	.FFT_Result_to_Pixel_Bar_0_INT(FFT_Result_to_Pixel_Bar_0_INT),
	.N_30_0(N_30_0),
	.N_32_0(N_32_0),
	.N_76_0(N_76_0),
	.N_36_0(N_36_0),
	.Nokia5110_Driver_0_driver_busy(Nokia5110_Driver_0_driver_busy),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.RSTSYNC1_1z(RSTSYNC1),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0 */

module COREAPB3_MUXPTOB3 (
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  PRDATA_i_4,
  PRDATA_i_0,
  COREABC_C0_0_APB3master_PADDR_0,
  N_40,
  N_28,
  N_30_0,
  N_32_0,
  N_76_0,
  N_36_0,
  COREABC_C0_0_APB3master_PSELx
)
;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
output PRDATA_i_4 ;
output PRDATA_i_0 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
output N_40 ;
output N_28 ;
output N_30_0 ;
output N_32_0 ;
output N_76_0 ;
output N_36_0 ;
input COREABC_C0_0_APB3master_PSELx ;
wire PRDATA_i_4 ;
wire PRDATA_i_0 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire N_40 ;
wire N_28 ;
wire N_30_0 ;
wire N_32_0 ;
wire N_76_0 ;
wire N_36_0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire GND ;
wire VCC ;
// @17:94
  CFG4 g0_2 (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_36_0)
);
defparam g0_2.INIT=16'h5F3F;
// @17:94
  CFG4 g0_1 (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_76_0)
);
defparam g0_1.INIT=16'h5F3F;
// @17:94
  CFG4 g0_0 (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_32_0)
);
defparam g0_0.INIT=16'h5F3F;
// @17:94
  CFG4 g0 (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_30_0)
);
defparam g0.INIT=16'h5F3F;
// @17:94
  CFG4 \PRDATA_i[7]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(PRDATA_i_4)
);
defparam \PRDATA_i[7] .INIT=16'h5F3F;
// @17:94
  CFG4 \PRDATA_i[6]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_28)
);
defparam \PRDATA_i[6] .INIT=16'h5F3F;
// @17:94
  CFG4 \PRDATA_i[3]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(PRDATA_i_0)
);
defparam \PRDATA_i[3] .INIT=16'h5F3F;
// @17:94
  CFG4 \PRDATA_i[0]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[0]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_40)
);
defparam \PRDATA_i[0] .INIT=16'h5F3F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3 (
  COREABC_C0_0_APB3master_PADDR_0,
  PRDATA_i_4,
  PRDATA_i_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  COREABC_C0_0_APB3master_PSELx,
  N_36_0,
  N_76_0,
  N_32_0,
  N_30_0,
  N_28,
  N_40
)
;
input COREABC_C0_0_APB3master_PADDR_0 ;
output PRDATA_i_4 ;
output PRDATA_i_0 ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input COREABC_C0_0_APB3master_PSELx ;
output N_36_0 ;
output N_76_0 ;
output N_32_0 ;
output N_30_0 ;
output N_28 ;
output N_40 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire PRDATA_i_4 ;
wire PRDATA_i_0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire N_36_0 ;
wire N_76_0 ;
wire N_32_0 ;
wire N_30_0 ;
wire N_28 ;
wire N_40 ;
wire N_2910 ;
wire N_2911 ;
wire GND ;
wire VCC ;
// @41:1308
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.CoreAPB3_C0_0_APBmslave0_PRDATA({CoreAPB3_C0_0_APBmslave0_PRDATA[7:2], N_2910, CoreAPB3_C0_0_APBmslave0_PRDATA[0]}),
	.CoreAPB3_C0_0_APBmslave1_PRDATA({CoreAPB3_C0_0_APBmslave1_PRDATA[7:2], N_2911, CoreAPB3_C0_0_APBmslave1_PRDATA[0]}),
	.PRDATA_i_4(PRDATA_i_4),
	.PRDATA_i_0(PRDATA_i_0),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.N_40(N_40),
	.N_28(N_28),
	.N_30_0(N_30_0),
	.N_32_0(N_32_0),
	.N_76_0(N_76_0),
	.N_36_0(N_36_0),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3 */

module CoreAPB3_C0 (
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  PRDATA_i_4,
  PRDATA_i_0,
  COREABC_C0_0_APB3master_PADDR_0,
  N_40,
  N_28,
  N_30_0,
  N_32_0,
  N_76_0,
  N_36_0,
  COREABC_C0_0_APB3master_PSELx
)
;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
output PRDATA_i_4 ;
output PRDATA_i_0 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
output N_40 ;
output N_28 ;
output N_30_0 ;
output N_32_0 ;
output N_76_0 ;
output N_36_0 ;
input COREABC_C0_0_APB3master_PSELx ;
wire PRDATA_i_4 ;
wire PRDATA_i_0 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire N_40 ;
wire N_28 ;
wire N_30_0 ;
wire N_32_0 ;
wire N_76_0 ;
wire N_36_0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire N_2912 ;
wire N_2913 ;
wire GND ;
wire VCC ;
// @42:146
  CoreAPB3 CoreAPB3_C0_0 (
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.PRDATA_i_4(PRDATA_i_4),
	.PRDATA_i_0(PRDATA_i_0),
	.CoreAPB3_C0_0_APBmslave1_PRDATA({CoreAPB3_C0_0_APBmslave1_PRDATA[7:2], N_2912, CoreAPB3_C0_0_APBmslave1_PRDATA[0]}),
	.CoreAPB3_C0_0_APBmslave0_PRDATA({CoreAPB3_C0_0_APBmslave0_PRDATA[7:2], N_2913, CoreAPB3_C0_0_APBmslave0_PRDATA[0]}),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.N_36_0(N_36_0),
	.N_76_0(N_76_0),
	.N_32_0(N_32_0),
	.N_30_0(N_30_0),
	.N_28(N_28),
	.N_40(N_40)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_C0 */

module FCCC_C0_FCCC_C0_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C0_0_LOCK,
  FCCC_C0_0_GL0
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C0_0_LOCK ;
output FCCC_C0_0_GL0 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @20:103
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
//@43:77
// @20:106
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C0_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000318C6318C1F18C61EC0404040400301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  FCCC_C0_0_GL0,
  FCCC_C0_0_LOCK,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_LOCK ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_LOCK ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @43:77
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module FFT_Sample_Loader (
  B_ADDR_2_temp,
  B_ADDR_3_temp,
  B_ADDR_0_temp,
  B_ADDR_1_temp,
  tf_comp_ram_adr_1_1,
  tf_comp_ram_adr_0_1,
  B_DIN_2,
  B_DIN_3_17,
  B_DIN_3_16,
  B_DIN_3_10,
  B_DIN_3_9,
  B_DIN_3_8,
  B_DIN_3_7,
  B_DIN_3_6,
  B_DIN_3_5,
  B_DIN_3_4,
  B_DIN_3_3,
  B_DIN_3_2,
  B_DIN_3_1,
  B_DIN_3_0,
  B_DIN_0,
  B_DIN_1,
  tf_comp_ram_dat_w_0_1,
  i_comp_ram_dat_w_0,
  Averaging_Filter_0_Data_out,
  DPSRAM_3_assoc,
  DPSRAM_2_assoc,
  DPSRAM_0_assoc,
  DPSRAM_1_assoc,
  i_comp_ram_adr_0,
  i_comp_ram_adr_start,
  B_WEN_2,
  B_WEN_3,
  B_WEN_0,
  B_WEN_1,
  i_comp_ram_ready,
  i_comp_ram_stable,
  A_WEN_3,
  A_WEN_2,
  A_WEN_0,
  bf0_calc_done,
  tf_comp_ram_returned_i,
  A_WEN_1,
  Averaging_Filter_0_Data_out_ready,
  FFT_0_in_full,
  FCCC_C0_0_GL0,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i
)
;
output [7:0] B_ADDR_2_temp ;
output [7:0] B_ADDR_3_temp ;
output [7:0] B_ADDR_0_temp ;
output [7:0] B_ADDR_1_temp ;
input [7:0] tf_comp_ram_adr_1_1 ;
input [7:0] tf_comp_ram_adr_0_1 ;
output [17:0] B_DIN_2 ;
output B_DIN_3_17 ;
output B_DIN_3_16 ;
output B_DIN_3_10 ;
output B_DIN_3_9 ;
output B_DIN_3_8 ;
output B_DIN_3_7 ;
output B_DIN_3_6 ;
output B_DIN_3_5 ;
output B_DIN_3_4 ;
output B_DIN_3_3 ;
output B_DIN_3_2 ;
output B_DIN_3_1 ;
output B_DIN_3_0 ;
output [17:0] B_DIN_0 ;
output [17:0] B_DIN_1 ;
input [17:0] tf_comp_ram_dat_w_0_1 ;
output [7:0] i_comp_ram_dat_w_0 ;
input [7:0] Averaging_Filter_0_Data_out ;
input [1:0] DPSRAM_3_assoc ;
input [1:0] DPSRAM_2_assoc ;
input [1:0] DPSRAM_0_assoc ;
input [1:0] DPSRAM_1_assoc ;
output [7:0] i_comp_ram_adr_0 ;
output [7:0] i_comp_ram_adr_start ;
output B_WEN_2 ;
output B_WEN_3 ;
output B_WEN_0 ;
output B_WEN_1 ;
input i_comp_ram_ready ;
input i_comp_ram_stable ;
output A_WEN_3 ;
output A_WEN_2 ;
output A_WEN_0 ;
input bf0_calc_done ;
input tf_comp_ram_returned_i ;
output A_WEN_1 ;
input Averaging_Filter_0_Data_out_ready ;
output FFT_0_in_full ;
input FCCC_C0_0_GL0 ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire B_DIN_3_17 ;
wire B_DIN_3_16 ;
wire B_DIN_3_10 ;
wire B_DIN_3_9 ;
wire B_DIN_3_8 ;
wire B_DIN_3_7 ;
wire B_DIN_3_6 ;
wire B_DIN_3_5 ;
wire B_DIN_3_4 ;
wire B_DIN_3_3 ;
wire B_DIN_3_2 ;
wire B_DIN_3_1 ;
wire B_DIN_3_0 ;
wire B_WEN_2 ;
wire B_WEN_3 ;
wire B_WEN_0 ;
wire B_WEN_1 ;
wire i_comp_ram_ready ;
wire i_comp_ram_stable ;
wire A_WEN_3 ;
wire A_WEN_2 ;
wire A_WEN_0 ;
wire bf0_calc_done ;
wire tf_comp_ram_returned_i ;
wire A_WEN_1 ;
wire Averaging_Filter_0_Data_out_ready ;
wire FFT_0_in_full ;
wire FCCC_C0_0_GL0 ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire [1:0] load_state;
wire [0:0] load_state_ns;
wire [0:0] i_comp_ram_w_en;
wire [7:0] ram_adr_start_sig_s;
wire [7:0] mem_adr_s;
wire [6:0] ram_adr_start_sig_cry;
wire [0:0] ram_adr_start_sig_RNI8A642_Y;
wire [1:1] ram_adr_start_sig_RNISL6B3_Y;
wire [2:2] ram_adr_start_sig_RNIH27I4_Y;
wire [3:3] ram_adr_start_sig_RNI7G7P5_Y;
wire [4:4] ram_adr_start_sig_RNIUU707_Y;
wire [5:5] ram_adr_start_sig_RNIME878_Y;
wire [7:7] ram_adr_start_sig_RNO_FCO;
wire [7:7] ram_adr_start_sig_RNO_Y;
wire [6:6] ram_adr_start_sig_RNIFV8E9_Y;
wire [0:0] mem_adr_cry_cy_S;
wire [0:0] mem_adr_cry_cy_Y;
wire [6:0] mem_adr_cry;
wire [6:0] mem_adr_cry_Y;
wire [7:7] mem_adr_s_FCO;
wire [7:7] mem_adr_s_Y;
wire VCC ;
wire GND ;
wire N_108_i ;
wire un1_load_state_Z ;
wire input_w_en_last_Z ;
wire N_84_i ;
wire ram_adr_start_sige ;
wire mem_adre ;
wire ram_adr_start_sig_cry_cy ;
wire ram_adr_start_sig_2_sqmuxa_2_RNILV5T_S ;
wire ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y ;
wire N_138_1 ;
wire N_138_2 ;
wire un1_load_state_0_55_a3_0 ;
wire mem_adr_cry_cy ;
wire ram_adr_start_sig_2_sqmuxa_1_Z ;
wire A_WEN_1_3_1_1_Z ;
wire A_WEN_0_3_1_1_Z ;
wire A_WEN_2_3_1_1_Z ;
wire A_WEN_3_3_1_1_Z ;
wire N_110_1 ;
wire un6_input_w_en_last ;
wire ram_adr_start_sig_2_sqmuxa_3_Z ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_11 ;
// @45:195
  SLE \load_state[0]  (
	.Q(load_state[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(load_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \load_state[1]  (
	.Q(load_state[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_108_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE data_in_full (
	.Q(FFT_0_in_full),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(load_state[1]),
	.EN(un1_load_state_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:143
  SLE input_w_en_last (
	.Q(input_w_en_last_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Averaging_Filter_0_Data_out_ready),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \ram_w_en_sig[0]  (
	.Q(i_comp_ram_w_en[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_84_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \ram_adr_start_sig[0]  (
	.Q(i_comp_ram_adr_start[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ram_adr_start_sig_s[0]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \ram_adr_start_sig[1]  (
	.Q(i_comp_ram_adr_start[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ram_adr_start_sig_s[1]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \ram_adr_start_sig[2]  (
	.Q(i_comp_ram_adr_start[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ram_adr_start_sig_s[2]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \ram_adr_start_sig[3]  (
	.Q(i_comp_ram_adr_start[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ram_adr_start_sig_s[3]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \ram_adr_start_sig[4]  (
	.Q(i_comp_ram_adr_start[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ram_adr_start_sig_s[4]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \ram_adr_start_sig[5]  (
	.Q(i_comp_ram_adr_start[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ram_adr_start_sig_s[5]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \ram_adr_start_sig[6]  (
	.Q(i_comp_ram_adr_start[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ram_adr_start_sig_s[6]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \ram_adr_start_sig[7]  (
	.Q(i_comp_ram_adr_start[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ram_adr_start_sig_s[7]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \mem_adr[0]  (
	.Q(i_comp_ram_adr_0[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(mem_adr_s[0]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \mem_adr[1]  (
	.Q(i_comp_ram_adr_0[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(mem_adr_s[1]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \mem_adr[2]  (
	.Q(i_comp_ram_adr_0[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(mem_adr_s[2]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \mem_adr[3]  (
	.Q(i_comp_ram_adr_0[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(mem_adr_s[3]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \mem_adr[4]  (
	.Q(i_comp_ram_adr_0[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(mem_adr_s[4]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \mem_adr[5]  (
	.Q(i_comp_ram_adr_0[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(mem_adr_s[5]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \mem_adr[6]  (
	.Q(i_comp_ram_adr_0[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(mem_adr_s[6]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  SLE \mem_adr[7]  (
	.Q(i_comp_ram_adr_0[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(mem_adr_s[7]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:195
  ARI1 ram_adr_start_sig_2_sqmuxa_2_RNILV5T (
	.FCO(ram_adr_start_sig_cry_cy),
	.S(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_S),
	.Y(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.B(N_138_1),
	.C(N_138_2),
	.D(load_state[1]),
	.A(un1_load_state_0_55_a3_0),
	.FCI(VCC)
);
defparam ram_adr_start_sig_2_sqmuxa_2_RNILV5T.INIT=20'h470F0;
// @45:195
  ARI1 \ram_adr_start_sig_RNI8A642[0]  (
	.FCO(ram_adr_start_sig_cry[0]),
	.S(ram_adr_start_sig_s[0]),
	.Y(ram_adr_start_sig_RNI8A642_Y[0]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_start[0]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry_cy)
);
defparam \ram_adr_start_sig_RNI8A642[0] .INIT=20'h48800;
// @45:195
  ARI1 \ram_adr_start_sig_RNISL6B3[1]  (
	.FCO(ram_adr_start_sig_cry[1]),
	.S(ram_adr_start_sig_s[1]),
	.Y(ram_adr_start_sig_RNISL6B3_Y[1]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_start[1]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[0])
);
defparam \ram_adr_start_sig_RNISL6B3[1] .INIT=20'h48800;
// @45:195
  ARI1 \ram_adr_start_sig_RNIH27I4[2]  (
	.FCO(ram_adr_start_sig_cry[2]),
	.S(ram_adr_start_sig_s[2]),
	.Y(ram_adr_start_sig_RNIH27I4_Y[2]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_start[2]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[1])
);
defparam \ram_adr_start_sig_RNIH27I4[2] .INIT=20'h48800;
// @45:195
  ARI1 \ram_adr_start_sig_RNI7G7P5[3]  (
	.FCO(ram_adr_start_sig_cry[3]),
	.S(ram_adr_start_sig_s[3]),
	.Y(ram_adr_start_sig_RNI7G7P5_Y[3]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_start[3]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[2])
);
defparam \ram_adr_start_sig_RNI7G7P5[3] .INIT=20'h48800;
// @45:195
  ARI1 \ram_adr_start_sig_RNIUU707[4]  (
	.FCO(ram_adr_start_sig_cry[4]),
	.S(ram_adr_start_sig_s[4]),
	.Y(ram_adr_start_sig_RNIUU707_Y[4]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_start[4]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[3])
);
defparam \ram_adr_start_sig_RNIUU707[4] .INIT=20'h48800;
// @45:195
  ARI1 \ram_adr_start_sig_RNIME878[5]  (
	.FCO(ram_adr_start_sig_cry[5]),
	.S(ram_adr_start_sig_s[5]),
	.Y(ram_adr_start_sig_RNIME878_Y[5]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_start[5]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[4])
);
defparam \ram_adr_start_sig_RNIME878[5] .INIT=20'h48800;
// @45:195
  ARI1 \ram_adr_start_sig_RNO[7]  (
	.FCO(ram_adr_start_sig_RNO_FCO[7]),
	.S(ram_adr_start_sig_s[7]),
	.Y(ram_adr_start_sig_RNO_Y[7]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_start[7]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[6])
);
defparam \ram_adr_start_sig_RNO[7] .INIT=20'h48800;
// @45:195
  ARI1 \ram_adr_start_sig_RNIFV8E9[6]  (
	.FCO(ram_adr_start_sig_cry[6]),
	.S(ram_adr_start_sig_s[6]),
	.Y(ram_adr_start_sig_RNIFV8E9_Y[6]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_start[6]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[5])
);
defparam \ram_adr_start_sig_RNIFV8E9[6] .INIT=20'h48800;
// @45:195
  ARI1 \mem_adr_cry_cy[0]  (
	.FCO(mem_adr_cry_cy),
	.S(mem_adr_cry_cy_S[0]),
	.Y(mem_adr_cry_cy_Y[0]),
	.B(N_138_1),
	.C(N_138_2),
	.D(load_state[1]),
	.A(un1_load_state_0_55_a3_0),
	.FCI(VCC)
);
defparam \mem_adr_cry_cy[0] .INIT=20'h470F0;
// @45:195
  ARI1 \mem_adr_cry[0]  (
	.FCO(mem_adr_cry[0]),
	.S(mem_adr_s[0]),
	.Y(mem_adr_cry_Y[0]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry_cy)
);
defparam \mem_adr_cry[0] .INIT=20'h48800;
// @45:195
  ARI1 \mem_adr_cry[1]  (
	.FCO(mem_adr_cry[1]),
	.S(mem_adr_s[1]),
	.Y(mem_adr_cry_Y[1]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[0])
);
defparam \mem_adr_cry[1] .INIT=20'h48800;
// @45:195
  ARI1 \mem_adr_cry[2]  (
	.FCO(mem_adr_cry[2]),
	.S(mem_adr_s[2]),
	.Y(mem_adr_cry_Y[2]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_0[2]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[1])
);
defparam \mem_adr_cry[2] .INIT=20'h48800;
// @45:195
  ARI1 \mem_adr_cry[3]  (
	.FCO(mem_adr_cry[3]),
	.S(mem_adr_s[3]),
	.Y(mem_adr_cry_Y[3]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_0[3]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[2])
);
defparam \mem_adr_cry[3] .INIT=20'h48800;
// @45:195
  ARI1 \mem_adr_cry[4]  (
	.FCO(mem_adr_cry[4]),
	.S(mem_adr_s[4]),
	.Y(mem_adr_cry_Y[4]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_0[4]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[3])
);
defparam \mem_adr_cry[4] .INIT=20'h48800;
// @45:195
  ARI1 \mem_adr_cry[5]  (
	.FCO(mem_adr_cry[5]),
	.S(mem_adr_s[5]),
	.Y(mem_adr_cry_Y[5]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_0[5]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[4])
);
defparam \mem_adr_cry[5] .INIT=20'h48800;
// @45:195
  ARI1 \mem_adr_s[7]  (
	.FCO(mem_adr_s_FCO[7]),
	.S(mem_adr_s[7]),
	.Y(mem_adr_s_Y[7]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_0[7]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[6])
);
defparam \mem_adr_s[7] .INIT=20'h48800;
// @45:195
  ARI1 \mem_adr_cry[6]  (
	.FCO(mem_adr_cry[6]),
	.S(mem_adr_s[6]),
	.Y(mem_adr_cry_Y[6]),
	.B(ram_adr_start_sig_2_sqmuxa_2_RNILV5T_Y),
	.C(i_comp_ram_adr_0[6]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[5])
);
defparam \mem_adr_cry[6] .INIT=20'h48800;
// @45:228
  CFG4 ram_adr_start_sig_2_sqmuxa_1 (
	.A(i_comp_ram_adr_0[0]),
	.B(i_comp_ram_adr_0[1]),
	.C(i_comp_ram_adr_0[4]),
	.D(i_comp_ram_adr_0[5]),
	.Y(ram_adr_start_sig_2_sqmuxa_1_Z)
);
defparam ram_adr_start_sig_2_sqmuxa_1.INIT=16'h8000;
// @50:491
  CFG4 A_WEN_1_3 (
	.A(DPSRAM_1_assoc[1]),
	.B(A_WEN_1_3_1_1_Z),
	.C(i_comp_ram_w_en[0]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_WEN_1)
);
defparam A_WEN_1_3.INIT=16'h4472;
// @50:491
  CFG3 A_WEN_1_3_1_1 (
	.A(DPSRAM_1_assoc[0]),
	.B(tf_comp_ram_returned_i),
	.C(bf0_calc_done),
	.Y(A_WEN_1_3_1_1_Z)
);
defparam A_WEN_1_3_1_1.INIT=8'h35;
// @50:462
  CFG4 A_WEN_0_3 (
	.A(DPSRAM_0_assoc[1]),
	.B(A_WEN_0_3_1_1_Z),
	.C(i_comp_ram_w_en[0]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_WEN_0)
);
defparam A_WEN_0_3.INIT=16'h4472;
// @50:462
  CFG3 A_WEN_0_3_1_1 (
	.A(DPSRAM_0_assoc[0]),
	.B(tf_comp_ram_returned_i),
	.C(bf0_calc_done),
	.Y(A_WEN_0_3_1_1_Z)
);
defparam A_WEN_0_3_1_1.INIT=8'h35;
// @50:520
  CFG4 A_WEN_2_3 (
	.A(DPSRAM_2_assoc[1]),
	.B(A_WEN_2_3_1_1_Z),
	.C(i_comp_ram_w_en[0]),
	.D(DPSRAM_2_assoc[0]),
	.Y(A_WEN_2)
);
defparam A_WEN_2_3.INIT=16'h4472;
// @50:520
  CFG3 A_WEN_2_3_1_1 (
	.A(DPSRAM_2_assoc[0]),
	.B(tf_comp_ram_returned_i),
	.C(bf0_calc_done),
	.Y(A_WEN_2_3_1_1_Z)
);
defparam A_WEN_2_3_1_1.INIT=8'h35;
// @50:549
  CFG4 A_WEN_3_3 (
	.A(DPSRAM_3_assoc[1]),
	.B(A_WEN_3_3_1_1_Z),
	.C(i_comp_ram_w_en[0]),
	.D(DPSRAM_3_assoc[0]),
	.Y(A_WEN_3)
);
defparam A_WEN_3_3.INIT=16'h4472;
// @50:549
  CFG3 A_WEN_3_3_1_1 (
	.A(DPSRAM_3_assoc[0]),
	.B(tf_comp_ram_returned_i),
	.C(bf0_calc_done),
	.Y(A_WEN_3_3_1_1_Z)
);
defparam A_WEN_3_3_1_1.INIT=8'h35;
// @45:261
  CFG2 \ram_dat_w_sig_0[0]  (
	.A(load_state[1]),
	.B(Averaging_Filter_0_Data_out[0]),
	.Y(i_comp_ram_dat_w_0[0])
);
defparam \ram_dat_w_sig_0[0] .INIT=4'h8;
// @45:261
  CFG2 \ram_dat_w_sig_0[1]  (
	.A(load_state[1]),
	.B(Averaging_Filter_0_Data_out[1]),
	.Y(i_comp_ram_dat_w_0[1])
);
defparam \ram_dat_w_sig_0[1] .INIT=4'h8;
// @45:261
  CFG2 \ram_dat_w_sig_0[2]  (
	.A(load_state[1]),
	.B(Averaging_Filter_0_Data_out[2]),
	.Y(i_comp_ram_dat_w_0[2])
);
defparam \ram_dat_w_sig_0[2] .INIT=4'h8;
// @45:261
  CFG2 \ram_dat_w_sig_0[3]  (
	.A(load_state[1]),
	.B(Averaging_Filter_0_Data_out[3]),
	.Y(i_comp_ram_dat_w_0[3])
);
defparam \ram_dat_w_sig_0[3] .INIT=4'h8;
// @45:261
  CFG2 \ram_dat_w_sig_0[4]  (
	.A(load_state[1]),
	.B(Averaging_Filter_0_Data_out[4]),
	.Y(i_comp_ram_dat_w_0[4])
);
defparam \ram_dat_w_sig_0[4] .INIT=4'h8;
// @45:261
  CFG2 \ram_dat_w_sig_0[5]  (
	.A(load_state[1]),
	.B(Averaging_Filter_0_Data_out[5]),
	.Y(i_comp_ram_dat_w_0[5])
);
defparam \ram_dat_w_sig_0[5] .INIT=4'h8;
// @45:261
  CFG2 \ram_dat_w_sig_0[6]  (
	.A(load_state[1]),
	.B(Averaging_Filter_0_Data_out[6]),
	.Y(i_comp_ram_dat_w_0[6])
);
defparam \ram_dat_w_sig_0[6] .INIT=4'h8;
// @45:261
  CFG2 \ram_dat_w_sig_0[7]  (
	.A(load_state[1]),
	.B(Averaging_Filter_0_Data_out[7]),
	.Y(i_comp_ram_dat_w_0[7])
);
defparam \ram_dat_w_sig_0[7] .INIT=4'h8;
// @45:228
  CFG2 ram_adr_start_sig_2_sqmuxa_2 (
	.A(i_comp_ram_adr_0[0]),
	.B(i_comp_ram_adr_0[1]),
	.Y(N_138_1)
);
defparam ram_adr_start_sig_2_sqmuxa_2.INIT=4'h8;
// @45:228
  CFG2 ram_adr_start_sig_2_sqmuxa_3 (
	.A(i_comp_ram_adr_0[2]),
	.B(i_comp_ram_adr_0[3]),
	.Y(N_138_2)
);
defparam ram_adr_start_sig_2_sqmuxa_3.INIT=4'h8;
// @45:195
  CFG2 \load_state_ns_0_a3_0_1[0]  (
	.A(load_state[1]),
	.B(load_state[0]),
	.Y(N_110_1)
);
defparam \load_state_ns_0_a3_0_1[0] .INIT=4'h2;
// @45:221
  CFG2 \p_load_state_manager.un6_input_w_en_last  (
	.A(Averaging_Filter_0_Data_out_ready),
	.B(input_w_en_last_Z),
	.Y(un6_input_w_en_last)
);
defparam \p_load_state_manager.un6_input_w_en_last .INIT=4'h2;
// @50:638
  CFG4 \mem_adr_RNIE0V2[4]  (
	.A(i_comp_ram_adr_0[7]),
	.B(i_comp_ram_adr_0[6]),
	.C(i_comp_ram_adr_0[5]),
	.D(i_comp_ram_adr_0[4]),
	.Y(un1_load_state_0_55_a3_0)
);
defparam \mem_adr_RNIE0V2[4] .INIT=16'h8000;
// @45:195
  CFG2 \ram_w_en_sig_RNO[0]  (
	.A(load_state[1]),
	.B(load_state[0]),
	.Y(N_84_i)
);
defparam \ram_w_en_sig_RNO[0] .INIT=4'h8;
// @45:195
  CFG2 \load_state_RNO[1]  (
	.A(i_comp_ram_stable),
	.B(i_comp_ram_ready),
	.Y(N_108_i)
);
defparam \load_state_RNO[1] .INIT=4'h8;
// @45:228
  CFG4 ram_adr_start_sig_2_sqmuxa_3_0 (
	.A(i_comp_ram_w_en[0]),
	.B(i_comp_ram_adr_0[7]),
	.C(i_comp_ram_adr_0[6]),
	.D(ram_adr_start_sig_2_sqmuxa_1_Z),
	.Y(ram_adr_start_sig_2_sqmuxa_3_Z)
);
defparam ram_adr_start_sig_2_sqmuxa_3_0.INIT=16'h8000;
// @50:514
  CFG3 \B_DIN_1_0_iv[17]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[17]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[17])
);
defparam \B_DIN_1_0_iv[17] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[16]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[16]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[16])
);
defparam \B_DIN_1_0_iv[16] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[15]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[15]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[15])
);
defparam \B_DIN_1_0_iv[15] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[14]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[14]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[14])
);
defparam \B_DIN_1_0_iv[14] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[13]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[13]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[13])
);
defparam \B_DIN_1_0_iv[13] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[12]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[12]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[12])
);
defparam \B_DIN_1_0_iv[12] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[11]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[11]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[11])
);
defparam \B_DIN_1_0_iv[11] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[10]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[10]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[10])
);
defparam \B_DIN_1_0_iv[10] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[9]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[9]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[9])
);
defparam \B_DIN_1_0_iv[9] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[8]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[8]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[8])
);
defparam \B_DIN_1_0_iv[8] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[7]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[7]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[7])
);
defparam \B_DIN_1_0_iv[7] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[6]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[6]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[6])
);
defparam \B_DIN_1_0_iv[6] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[5]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[5]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[5])
);
defparam \B_DIN_1_0_iv[5] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[4]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[4]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[4])
);
defparam \B_DIN_1_0_iv[4] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[3]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[3]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[3])
);
defparam \B_DIN_1_0_iv[3] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[2]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[2]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[2])
);
defparam \B_DIN_1_0_iv[2] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[1]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[1]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[1])
);
defparam \B_DIN_1_0_iv[1] .INIT=8'h48;
// @50:514
  CFG3 \B_DIN_1_0_iv[0]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[0]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[0])
);
defparam \B_DIN_1_0_iv[0] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[17]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[17]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[17])
);
defparam \B_DIN_0_0_iv[17] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[16]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[16]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[16])
);
defparam \B_DIN_0_0_iv[16] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[15]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[15]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[15])
);
defparam \B_DIN_0_0_iv[15] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[14]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[14]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[14])
);
defparam \B_DIN_0_0_iv[14] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[13]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[13]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[13])
);
defparam \B_DIN_0_0_iv[13] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[12]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[12]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[12])
);
defparam \B_DIN_0_0_iv[12] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[11]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[11]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[11])
);
defparam \B_DIN_0_0_iv[11] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[10]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[10]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[10])
);
defparam \B_DIN_0_0_iv[10] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[9]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[9]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[9])
);
defparam \B_DIN_0_0_iv[9] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[8]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[8]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[8])
);
defparam \B_DIN_0_0_iv[8] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[7]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[7]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[7])
);
defparam \B_DIN_0_0_iv[7] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[6]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[6]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[6])
);
defparam \B_DIN_0_0_iv[6] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[5]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[5]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[5])
);
defparam \B_DIN_0_0_iv[5] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[4]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[4]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[4])
);
defparam \B_DIN_0_0_iv[4] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[3]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[3]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[3])
);
defparam \B_DIN_0_0_iv[3] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[2]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[2]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[2])
);
defparam \B_DIN_0_0_iv[2] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[1]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[1]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[1])
);
defparam \B_DIN_0_0_iv[1] .INIT=8'h48;
// @50:485
  CFG3 \B_DIN_0_0_iv[0]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[0]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[0])
);
defparam \B_DIN_0_0_iv[0] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[17]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[17]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3_17)
);
defparam \B_DIN_3_0_iv[17] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[16]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[16]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3_16)
);
defparam \B_DIN_3_0_iv[16] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[10]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[10]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3_10)
);
defparam \B_DIN_3_0_iv[10] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[9]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[9]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3_9)
);
defparam \B_DIN_3_0_iv[9] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[8]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[8]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3_8)
);
defparam \B_DIN_3_0_iv[8] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[7]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[7]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3_7)
);
defparam \B_DIN_3_0_iv[7] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[6]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[6]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3_6)
);
defparam \B_DIN_3_0_iv[6] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[5]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[5]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3_5)
);
defparam \B_DIN_3_0_iv[5] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[4]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[4]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3_4)
);
defparam \B_DIN_3_0_iv[4] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[3]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[3]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3_3)
);
defparam \B_DIN_3_0_iv[3] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[2]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[2]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3_2)
);
defparam \B_DIN_3_0_iv[2] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[1]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[1]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3_1)
);
defparam \B_DIN_3_0_iv[1] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[0]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[0]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3_0)
);
defparam \B_DIN_3_0_iv[0] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[17]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[17]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[17])
);
defparam \B_DIN_2_0_iv[17] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[16]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[16]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[16])
);
defparam \B_DIN_2_0_iv[16] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[15]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[15]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[15])
);
defparam \B_DIN_2_0_iv[15] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[14]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[14]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[14])
);
defparam \B_DIN_2_0_iv[14] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[13]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[13]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[13])
);
defparam \B_DIN_2_0_iv[13] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[12]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[12]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[12])
);
defparam \B_DIN_2_0_iv[12] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[11]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[11]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[11])
);
defparam \B_DIN_2_0_iv[11] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[10]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[10]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[10])
);
defparam \B_DIN_2_0_iv[10] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[9]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[9]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[9])
);
defparam \B_DIN_2_0_iv[9] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[8]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[8]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[8])
);
defparam \B_DIN_2_0_iv[8] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[7]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[7]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[7])
);
defparam \B_DIN_2_0_iv[7] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[6]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[6]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[6])
);
defparam \B_DIN_2_0_iv[6] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[5]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[5]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[5])
);
defparam \B_DIN_2_0_iv[5] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[4]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[4]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[4])
);
defparam \B_DIN_2_0_iv[4] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[3]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[3]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[3])
);
defparam \B_DIN_2_0_iv[3] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[2]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[2]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[2])
);
defparam \B_DIN_2_0_iv[2] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[1]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[1]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[1])
);
defparam \B_DIN_2_0_iv[1] .INIT=8'h48;
// @50:543
  CFG3 \B_DIN_2_0_iv[0]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[0]),
	.C(DPSRAM_2_assoc[0]),
	.Y(B_DIN_2[0])
);
defparam \B_DIN_2_0_iv[0] .INIT=8'h48;
// @50:505
  CFG4 B_WEN_1_0_iv (
	.A(bf0_calc_done),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_returned_i),
	.D(DPSRAM_1_assoc[1]),
	.Y(B_WEN_1)
);
defparam B_WEN_1_0_iv.INIT=16'h2008;
// @50:476
  CFG4 B_WEN_0_0_iv (
	.A(bf0_calc_done),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_returned_i),
	.D(DPSRAM_0_assoc[1]),
	.Y(B_WEN_0)
);
defparam B_WEN_0_0_iv.INIT=16'h2008;
// @50:563
  CFG4 B_WEN_3_0_iv (
	.A(bf0_calc_done),
	.B(DPSRAM_3_assoc[0]),
	.C(tf_comp_ram_returned_i),
	.D(DPSRAM_3_assoc[1]),
	.Y(B_WEN_3)
);
defparam B_WEN_3_0_iv.INIT=16'h2008;
// @50:534
  CFG4 B_WEN_2_0_iv (
	.A(bf0_calc_done),
	.B(DPSRAM_2_assoc[0]),
	.C(tf_comp_ram_returned_i),
	.D(DPSRAM_2_assoc[1]),
	.Y(B_WEN_2)
);
defparam B_WEN_2_0_iv.INIT=16'h2008;
// @45:195
  CFG4 \load_state_ns_0[0]  (
	.A(i_comp_ram_stable),
	.B(N_110_1),
	.C(i_comp_ram_ready),
	.D(un6_input_w_en_last),
	.Y(load_state_ns[0])
);
defparam \load_state_ns_0[0] .INIT=16'h8A0A;
// @50:509
  CFG4 \B_ADDR_1_temp_0_iv[7]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[7]),
	.D(tf_comp_ram_adr_1_1[7]),
	.Y(B_ADDR_1_temp[7])
);
defparam \B_ADDR_1_temp_0_iv[7] .INIT=16'h6240;
// @50:509
  CFG4 \B_ADDR_1_temp_0_iv[6]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[6]),
	.D(tf_comp_ram_adr_1_1[6]),
	.Y(B_ADDR_1_temp[6])
);
defparam \B_ADDR_1_temp_0_iv[6] .INIT=16'h6240;
// @50:509
  CFG4 \B_ADDR_1_temp_0_iv[5]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[5]),
	.D(tf_comp_ram_adr_1_1[5]),
	.Y(B_ADDR_1_temp[5])
);
defparam \B_ADDR_1_temp_0_iv[5] .INIT=16'h6240;
// @50:509
  CFG4 \B_ADDR_1_temp_0_iv[4]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[4]),
	.D(tf_comp_ram_adr_1_1[4]),
	.Y(B_ADDR_1_temp[4])
);
defparam \B_ADDR_1_temp_0_iv[4] .INIT=16'h6240;
// @50:509
  CFG4 \B_ADDR_1_temp_0_iv[3]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[3]),
	.D(tf_comp_ram_adr_1_1[3]),
	.Y(B_ADDR_1_temp[3])
);
defparam \B_ADDR_1_temp_0_iv[3] .INIT=16'h6240;
// @50:509
  CFG4 \B_ADDR_1_temp_0_iv[2]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[2]),
	.D(tf_comp_ram_adr_1_1[2]),
	.Y(B_ADDR_1_temp[2])
);
defparam \B_ADDR_1_temp_0_iv[2] .INIT=16'h6240;
// @50:509
  CFG4 \B_ADDR_1_temp_0_iv[1]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[1]),
	.D(tf_comp_ram_adr_1_1[1]),
	.Y(B_ADDR_1_temp[1])
);
defparam \B_ADDR_1_temp_0_iv[1] .INIT=16'h6240;
// @50:480
  CFG4 \B_ADDR_0_temp_0_iv[7]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[7]),
	.D(tf_comp_ram_adr_1_1[7]),
	.Y(B_ADDR_0_temp[7])
);
defparam \B_ADDR_0_temp_0_iv[7] .INIT=16'h6240;
// @50:480
  CFG4 \B_ADDR_0_temp_0_iv[6]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[6]),
	.D(tf_comp_ram_adr_1_1[6]),
	.Y(B_ADDR_0_temp[6])
);
defparam \B_ADDR_0_temp_0_iv[6] .INIT=16'h6240;
// @50:480
  CFG4 \B_ADDR_0_temp_0_iv[5]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[5]),
	.D(tf_comp_ram_adr_1_1[5]),
	.Y(B_ADDR_0_temp[5])
);
defparam \B_ADDR_0_temp_0_iv[5] .INIT=16'h6240;
// @50:480
  CFG4 \B_ADDR_0_temp_0_iv[4]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[4]),
	.D(tf_comp_ram_adr_1_1[4]),
	.Y(B_ADDR_0_temp[4])
);
defparam \B_ADDR_0_temp_0_iv[4] .INIT=16'h6240;
// @50:480
  CFG4 \B_ADDR_0_temp_0_iv[3]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[3]),
	.D(tf_comp_ram_adr_1_1[3]),
	.Y(B_ADDR_0_temp[3])
);
defparam \B_ADDR_0_temp_0_iv[3] .INIT=16'h6240;
// @50:480
  CFG4 \B_ADDR_0_temp_0_iv[2]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[2]),
	.D(tf_comp_ram_adr_1_1[2]),
	.Y(B_ADDR_0_temp[2])
);
defparam \B_ADDR_0_temp_0_iv[2] .INIT=16'h6240;
// @50:480
  CFG4 \B_ADDR_0_temp_0_iv[1]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[1]),
	.D(tf_comp_ram_adr_1_1[1]),
	.Y(B_ADDR_0_temp[1])
);
defparam \B_ADDR_0_temp_0_iv[1] .INIT=16'h6240;
// @50:567
  CFG4 \B_ADDR_3_temp_0_iv[7]  (
	.A(DPSRAM_3_assoc[1]),
	.B(DPSRAM_3_assoc[0]),
	.C(tf_comp_ram_adr_0_1[7]),
	.D(tf_comp_ram_adr_1_1[7]),
	.Y(B_ADDR_3_temp[7])
);
defparam \B_ADDR_3_temp_0_iv[7] .INIT=16'h6240;
// @50:567
  CFG4 \B_ADDR_3_temp_0_iv[6]  (
	.A(DPSRAM_3_assoc[1]),
	.B(DPSRAM_3_assoc[0]),
	.C(tf_comp_ram_adr_0_1[6]),
	.D(tf_comp_ram_adr_1_1[6]),
	.Y(B_ADDR_3_temp[6])
);
defparam \B_ADDR_3_temp_0_iv[6] .INIT=16'h6240;
// @50:567
  CFG4 \B_ADDR_3_temp_0_iv[5]  (
	.A(DPSRAM_3_assoc[1]),
	.B(DPSRAM_3_assoc[0]),
	.C(tf_comp_ram_adr_0_1[5]),
	.D(tf_comp_ram_adr_1_1[5]),
	.Y(B_ADDR_3_temp[5])
);
defparam \B_ADDR_3_temp_0_iv[5] .INIT=16'h6240;
// @50:567
  CFG4 \B_ADDR_3_temp_0_iv[4]  (
	.A(DPSRAM_3_assoc[1]),
	.B(DPSRAM_3_assoc[0]),
	.C(tf_comp_ram_adr_0_1[4]),
	.D(tf_comp_ram_adr_1_1[4]),
	.Y(B_ADDR_3_temp[4])
);
defparam \B_ADDR_3_temp_0_iv[4] .INIT=16'h6240;
// @50:567
  CFG4 \B_ADDR_3_temp_0_iv[3]  (
	.A(DPSRAM_3_assoc[1]),
	.B(DPSRAM_3_assoc[0]),
	.C(tf_comp_ram_adr_0_1[3]),
	.D(tf_comp_ram_adr_1_1[3]),
	.Y(B_ADDR_3_temp[3])
);
defparam \B_ADDR_3_temp_0_iv[3] .INIT=16'h6240;
// @50:567
  CFG4 \B_ADDR_3_temp_0_iv[2]  (
	.A(DPSRAM_3_assoc[1]),
	.B(DPSRAM_3_assoc[0]),
	.C(tf_comp_ram_adr_0_1[2]),
	.D(tf_comp_ram_adr_1_1[2]),
	.Y(B_ADDR_3_temp[2])
);
defparam \B_ADDR_3_temp_0_iv[2] .INIT=16'h6240;
// @50:567
  CFG4 \B_ADDR_3_temp_0_iv[1]  (
	.A(DPSRAM_3_assoc[1]),
	.B(DPSRAM_3_assoc[0]),
	.C(tf_comp_ram_adr_0_1[1]),
	.D(tf_comp_ram_adr_1_1[1]),
	.Y(B_ADDR_3_temp[1])
);
defparam \B_ADDR_3_temp_0_iv[1] .INIT=16'h6240;
// @50:538
  CFG4 \B_ADDR_2_temp_0_iv[7]  (
	.A(DPSRAM_2_assoc[1]),
	.B(DPSRAM_2_assoc[0]),
	.C(tf_comp_ram_adr_0_1[7]),
	.D(tf_comp_ram_adr_1_1[7]),
	.Y(B_ADDR_2_temp[7])
);
defparam \B_ADDR_2_temp_0_iv[7] .INIT=16'h6240;
// @50:538
  CFG4 \B_ADDR_2_temp_0_iv[6]  (
	.A(DPSRAM_2_assoc[1]),
	.B(DPSRAM_2_assoc[0]),
	.C(tf_comp_ram_adr_0_1[6]),
	.D(tf_comp_ram_adr_1_1[6]),
	.Y(B_ADDR_2_temp[6])
);
defparam \B_ADDR_2_temp_0_iv[6] .INIT=16'h6240;
// @50:538
  CFG4 \B_ADDR_2_temp_0_iv[5]  (
	.A(DPSRAM_2_assoc[1]),
	.B(DPSRAM_2_assoc[0]),
	.C(tf_comp_ram_adr_0_1[5]),
	.D(tf_comp_ram_adr_1_1[5]),
	.Y(B_ADDR_2_temp[5])
);
defparam \B_ADDR_2_temp_0_iv[5] .INIT=16'h6240;
// @50:538
  CFG4 \B_ADDR_2_temp_0_iv[4]  (
	.A(DPSRAM_2_assoc[1]),
	.B(DPSRAM_2_assoc[0]),
	.C(tf_comp_ram_adr_0_1[4]),
	.D(tf_comp_ram_adr_1_1[4]),
	.Y(B_ADDR_2_temp[4])
);
defparam \B_ADDR_2_temp_0_iv[4] .INIT=16'h6240;
// @50:538
  CFG4 \B_ADDR_2_temp_0_iv[3]  (
	.A(DPSRAM_2_assoc[1]),
	.B(DPSRAM_2_assoc[0]),
	.C(tf_comp_ram_adr_0_1[3]),
	.D(tf_comp_ram_adr_1_1[3]),
	.Y(B_ADDR_2_temp[3])
);
defparam \B_ADDR_2_temp_0_iv[3] .INIT=16'h6240;
// @50:538
  CFG4 \B_ADDR_2_temp_0_iv[2]  (
	.A(DPSRAM_2_assoc[1]),
	.B(DPSRAM_2_assoc[0]),
	.C(tf_comp_ram_adr_0_1[2]),
	.D(tf_comp_ram_adr_1_1[2]),
	.Y(B_ADDR_2_temp[2])
);
defparam \B_ADDR_2_temp_0_iv[2] .INIT=16'h6240;
// @50:538
  CFG4 \B_ADDR_2_temp_0_iv[1]  (
	.A(DPSRAM_2_assoc[1]),
	.B(DPSRAM_2_assoc[0]),
	.C(tf_comp_ram_adr_0_1[1]),
	.D(tf_comp_ram_adr_1_1[1]),
	.Y(B_ADDR_2_temp[1])
);
defparam \B_ADDR_2_temp_0_iv[1] .INIT=16'h6240;
// @45:204
  CFG4 un1_load_state (
	.A(N_138_2),
	.B(ram_adr_start_sig_2_sqmuxa_3_Z),
	.C(load_state[0]),
	.D(load_state[1]),
	.Y(un1_load_state_Z)
);
defparam un1_load_state.INIT=16'h080F;
// @50:509
  CFG4 \B_ADDR_1_temp_0_iv[0]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[0]),
	.D(tf_comp_ram_adr_1_1[0]),
	.Y(B_ADDR_1_temp[0])
);
defparam \B_ADDR_1_temp_0_iv[0] .INIT=16'h6240;
// @50:480
  CFG4 \B_ADDR_0_temp_0_iv[0]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[0]),
	.D(tf_comp_ram_adr_1_1[0]),
	.Y(B_ADDR_0_temp[0])
);
defparam \B_ADDR_0_temp_0_iv[0] .INIT=16'h6240;
// @50:567
  CFG4 \B_ADDR_3_temp_0_iv[0]  (
	.A(DPSRAM_3_assoc[1]),
	.B(DPSRAM_3_assoc[0]),
	.C(tf_comp_ram_adr_0_1[0]),
	.D(tf_comp_ram_adr_1_1[0]),
	.Y(B_ADDR_3_temp[0])
);
defparam \B_ADDR_3_temp_0_iv[0] .INIT=16'h6240;
// @50:538
  CFG4 \B_ADDR_2_temp_0_iv[0]  (
	.A(DPSRAM_2_assoc[1]),
	.B(DPSRAM_2_assoc[0]),
	.C(tf_comp_ram_adr_0_1[0]),
	.D(tf_comp_ram_adr_1_1[0]),
	.Y(B_ADDR_2_temp[0])
);
defparam \B_ADDR_2_temp_0_iv[0] .INIT=16'h6240;
// @50:638
  CFG3 un1_load_state_RNI05481 (
	.A(un1_load_state_Z),
	.B(load_state[0]),
	.C(i_comp_ram_w_en[0]),
	.Y(mem_adre)
);
defparam un1_load_state_RNI05481.INIT=8'hBA;
// @50:638
  CFG4 un1_load_state_RNIJAJG1 (
	.A(i_comp_ram_w_en[0]),
	.B(un1_load_state_Z),
	.C(load_state[0]),
	.D(FFT_0_in_full),
	.Y(ram_adr_start_sige)
);
defparam un1_load_state_RNIJAJG1.INIT=16'hCECC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Sample_Loader */

module FFT_Sample_Outputer (
  un24_ram_valid,
  ram_valid,
  hot_potato_state_0,
  FFT_0_out_dat_imag,
  FFT_0_out_dat_real,
  o_comp_ram_dat_r_0_iv_1,
  o_comp_ram_dat_r_0_iv_0,
  o_comp_ram_dat_r_0_iv_0_0_1_0,
  o_comp_ram_dat_r_0_iv_0_0_0_0,
  N_124_i_1z,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N,
  i_comp_ram_stable_4,
  i_comp_ram_stable,
  hot_potato_state_0_sqmuxa_1,
  rotate_done,
  N_118,
  un4_i_comp_ram_done,
  FFT_Result_to_Pixel_Bar_0_fft_r_en,
  FFT_0_out_valid,
  output_ready_0_a2_1z,
  FCCC_C0_0_GL0,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i
)
;
input [3:0] un24_ram_valid ;
input [3:0] ram_valid ;
input hot_potato_state_0 ;
output [8:0] FFT_0_out_dat_imag ;
output [8:0] FFT_0_out_dat_real ;
input [16:0] o_comp_ram_dat_r_0_iv_1 ;
input [16:0] o_comp_ram_dat_r_0_iv_0 ;
input o_comp_ram_dat_r_0_iv_0_0_1_0 ;
input o_comp_ram_dat_r_0_iv_0_0_0_0 ;
output N_124_i_1z ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N ;
output i_comp_ram_stable_4 ;
input i_comp_ram_stable ;
output hot_potato_state_0_sqmuxa_1 ;
input rotate_done ;
output N_118 ;
input un4_i_comp_ram_done ;
input FFT_Result_to_Pixel_Bar_0_fft_r_en ;
output FFT_0_out_valid ;
output output_ready_0_a2_1z ;
input FCCC_C0_0_GL0 ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire hot_potato_state_0 ;
wire o_comp_ram_dat_r_0_iv_0_0_1_0 ;
wire o_comp_ram_dat_r_0_iv_0_0_0_0 ;
wire N_124_i_1z ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N ;
wire i_comp_ram_stable_4 ;
wire i_comp_ram_stable ;
wire hot_potato_state_0_sqmuxa_1 ;
wire rotate_done ;
wire N_118 ;
wire un4_i_comp_ram_done ;
wire FFT_Result_to_Pixel_Bar_0_fft_r_en ;
wire FFT_0_out_valid ;
wire output_ready_0_a2_1z ;
wire FCCC_C0_0_GL0 ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire [8:0] output_imag_3_fast;
wire [8:0] output_real_4_fast;
wire VCC ;
wire output_imag_1_sqmuxa_i_Z ;
wire GND ;
wire output_valid_sig_0_sqmuxa_0_182_a2_0_a5_Z ;
wire output_valid_sig_2_sqmuxa_i_Z ;
wire output_en_last_Z ;
wire output_ready_0_o2_1_Z ;
wire output_ready_0_o2_0_Z ;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[0]  (
	.A(o_comp_ram_dat_r_0_iv_0[9]),
	.B(o_comp_ram_dat_r_0_iv_1[9]),
	.Y(output_imag_3_fast[0])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[0] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[8]  (
	.A(o_comp_ram_dat_r_0_iv_0[8]),
	.B(o_comp_ram_dat_r_0_iv_1[8]),
	.Y(output_real_4_fast[8])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[8] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[7]  (
	.A(o_comp_ram_dat_r_0_iv_0[7]),
	.B(o_comp_ram_dat_r_0_iv_1[7]),
	.Y(output_real_4_fast[7])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[7] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[6]  (
	.A(o_comp_ram_dat_r_0_iv_0[6]),
	.B(o_comp_ram_dat_r_0_iv_1[6]),
	.Y(output_real_4_fast[6])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[6] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[5]  (
	.A(o_comp_ram_dat_r_0_iv_0[5]),
	.B(o_comp_ram_dat_r_0_iv_1[5]),
	.Y(output_real_4_fast[5])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[5] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[4]  (
	.A(o_comp_ram_dat_r_0_iv_0[4]),
	.B(o_comp_ram_dat_r_0_iv_1[4]),
	.Y(output_real_4_fast[4])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[4] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[3]  (
	.A(o_comp_ram_dat_r_0_iv_0[3]),
	.B(o_comp_ram_dat_r_0_iv_1[3]),
	.Y(output_real_4_fast[3])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[3] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[2]  (
	.A(o_comp_ram_dat_r_0_iv_0[2]),
	.B(o_comp_ram_dat_r_0_iv_1[2]),
	.Y(output_real_4_fast[2])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[2] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[1]  (
	.A(o_comp_ram_dat_r_0_iv_0[1]),
	.B(o_comp_ram_dat_r_0_iv_1[1]),
	.Y(output_real_4_fast[1])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[1] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[0]  (
	.A(o_comp_ram_dat_r_0_iv_0[0]),
	.B(o_comp_ram_dat_r_0_iv_1[0]),
	.Y(output_real_4_fast[0])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_real_4_fast[0] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[8]  (
	.A(o_comp_ram_dat_r_0_iv_0_0_0_0),
	.B(o_comp_ram_dat_r_0_iv_0_0_1_0),
	.Y(output_imag_3_fast[8])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[8] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[7]  (
	.A(o_comp_ram_dat_r_0_iv_0[16]),
	.B(o_comp_ram_dat_r_0_iv_1[16]),
	.Y(output_imag_3_fast[7])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[7] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[6]  (
	.A(o_comp_ram_dat_r_0_iv_0[15]),
	.B(o_comp_ram_dat_r_0_iv_1[15]),
	.Y(output_imag_3_fast[6])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[6] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[5]  (
	.A(o_comp_ram_dat_r_0_iv_0[14]),
	.B(o_comp_ram_dat_r_0_iv_1[14]),
	.Y(output_imag_3_fast[5])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[5] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[4]  (
	.A(o_comp_ram_dat_r_0_iv_0[13]),
	.B(o_comp_ram_dat_r_0_iv_1[13]),
	.Y(output_imag_3_fast[4])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[4] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[3]  (
	.A(o_comp_ram_dat_r_0_iv_0[12]),
	.B(o_comp_ram_dat_r_0_iv_1[12]),
	.Y(output_imag_3_fast[3])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[3] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[2]  (
	.A(o_comp_ram_dat_r_0_iv_0[11]),
	.B(o_comp_ram_dat_r_0_iv_1[11]),
	.Y(output_imag_3_fast[2])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[2] .INIT=4'hE;
// @49:176
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[1]  (
	.A(o_comp_ram_dat_r_0_iv_0[10]),
	.B(o_comp_ram_dat_r_0_iv_1[10]),
	.Y(output_imag_3_fast[1])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_imag_3_fast[1] .INIT=4'hE;
// @49:171
  SLE \output_imag[1]  (
	.Q(FFT_0_out_dat_imag[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_imag_3_fast[1]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_imag[2]  (
	.Q(FFT_0_out_dat_imag[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_imag_3_fast[2]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_imag[3]  (
	.Q(FFT_0_out_dat_imag[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_imag_3_fast[3]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_imag[4]  (
	.Q(FFT_0_out_dat_imag[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_imag_3_fast[4]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_imag[5]  (
	.Q(FFT_0_out_dat_imag[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_imag_3_fast[5]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_imag[6]  (
	.Q(FFT_0_out_dat_imag[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_imag_3_fast[6]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_imag[7]  (
	.Q(FFT_0_out_dat_imag[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_imag_3_fast[7]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_imag[8]  (
	.Q(FFT_0_out_dat_imag[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_imag_3_fast[8]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_real[0]  (
	.Q(FFT_0_out_dat_real[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_real_4_fast[0]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_real[1]  (
	.Q(FFT_0_out_dat_real[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_real_4_fast[1]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_real[2]  (
	.Q(FFT_0_out_dat_real[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_real_4_fast[2]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_real[3]  (
	.Q(FFT_0_out_dat_real[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_real_4_fast[3]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_real[4]  (
	.Q(FFT_0_out_dat_real[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_real_4_fast[4]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_real[5]  (
	.Q(FFT_0_out_dat_real[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_real_4_fast[5]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_real[6]  (
	.Q(FFT_0_out_dat_real[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_real_4_fast[6]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_real[7]  (
	.Q(FFT_0_out_dat_real[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_real_4_fast[7]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_real[8]  (
	.Q(FFT_0_out_dat_real[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_real_4_fast[8]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE \output_imag[0]  (
	.Q(FFT_0_out_dat_imag[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_imag_3_fast[0]),
	.EN(output_imag_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(output_ready_0_a2_1z)
);
// @49:171
  SLE output_valid_sig (
	.Q(FFT_0_out_valid),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(output_valid_sig_0_sqmuxa_0_182_a2_0_a5_Z),
	.EN(output_valid_sig_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:114
  SLE output_en_last (
	.Q(output_en_last_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_Result_to_Pixel_Bar_0_fft_r_en),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:342
  CFG2 rotate_done_0_sqmuxa_i_0 (
	.A(un4_i_comp_ram_done),
	.B(hot_potato_state_0),
	.Y(N_118)
);
defparam rotate_done_0_sqmuxa_i_0.INIT=4'hE;
// @49:194
  CFG4 output_ready_0_o2_1 (
	.A(ram_valid[1]),
	.B(ram_valid[0]),
	.C(un24_ram_valid[1]),
	.D(un24_ram_valid[0]),
	.Y(output_ready_0_o2_1_Z)
);
defparam output_ready_0_o2_1.INIT=16'hECA0;
// @49:194
  CFG4 output_ready_0_o2_0 (
	.A(ram_valid[3]),
	.B(ram_valid[2]),
	.C(un24_ram_valid[3]),
	.D(un24_ram_valid[2]),
	.Y(output_ready_0_o2_0_Z)
);
defparam output_ready_0_o2_0.INIT=16'hECA0;
// @50:343
  CFG3 hot_potato_state_0_sqmuxa_1_0_a5 (
	.A(un4_i_comp_ram_done),
	.B(rotate_done),
	.C(hot_potato_state_0),
	.Y(hot_potato_state_0_sqmuxa_1)
);
defparam hot_potato_state_0_sqmuxa_1_0_a5.INIT=8'h01;
// @50:342
  CFG3 \p_ram_hot_potato.i_comp_ram_stable_4_iv_0  (
	.A(un4_i_comp_ram_done),
	.B(rotate_done),
	.C(i_comp_ram_stable),
	.Y(i_comp_ram_stable_4)
);
defparam \p_ram_hot_potato.i_comp_ram_stable_4_iv_0 .INIT=8'hEA;
// @49:194
  CFG3 output_ready_0_a2 (
	.A(i_comp_ram_stable),
	.B(output_ready_0_o2_1_Z),
	.C(output_ready_0_o2_0_Z),
	.Y(output_ready_0_a2_1z)
);
defparam output_ready_0_a2.INIT=8'hA8;
// @50:326
  CFG4 N_124_i (
	.A(rotate_done),
	.B(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N),
	.C(hot_potato_state_0),
	.D(un4_i_comp_ram_done),
	.Y(N_124_i_1z)
);
defparam N_124_i.INIT=16'h0C04;
// @49:171
  CFG2 output_valid_sig_0_sqmuxa_0_182_a2_0_a5 (
	.A(output_ready_0_a2_1z),
	.B(FFT_Result_to_Pixel_Bar_0_fft_r_en),
	.Y(output_valid_sig_0_sqmuxa_0_182_a2_0_a5_Z)
);
defparam output_valid_sig_0_sqmuxa_0_182_a2_0_a5.INIT=4'h8;
// @49:171
  CFG3 output_valid_sig_2_sqmuxa_i (
	.A(output_ready_0_a2_1z),
	.B(output_en_last_Z),
	.C(FFT_Result_to_Pixel_Bar_0_fft_r_en),
	.Y(output_valid_sig_2_sqmuxa_i_Z)
);
defparam output_valid_sig_2_sqmuxa_i.INIT=8'h7D;
// @49:171
  CFG3 output_imag_1_sqmuxa_i (
	.A(output_ready_0_a2_1z),
	.B(output_en_last_Z),
	.C(FFT_Result_to_Pixel_Bar_0_fft_r_en),
	.Y(output_imag_1_sqmuxa_i_Z)
);
defparam output_imag_1_sqmuxa_i.INIT=8'h75;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Sample_Outputer */

module Twiddle_table (
  twiddle_index,
  N_1442_reto,
  N_1441_reto,
  N_1440_reto,
  N_1439_reto,
  N_1438_reto,
  N_1437_reto,
  N_1436_reto,
  N_1435_reto,
  N_1434_reto,
  N_1433_reto,
  N_1432_reto,
  N_1431_reto,
  N_1430_reto,
  N_1429_reto,
  N_1445_reto,
  N_1444_reto,
  FCCC_C0_0_GL0,
  N_1443_reto
)
;
input [6:0] twiddle_index ;
output N_1442_reto ;
output N_1441_reto ;
output N_1440_reto ;
output N_1439_reto ;
output N_1438_reto ;
output N_1437_reto ;
output N_1436_reto ;
output N_1435_reto ;
output N_1434_reto ;
output N_1433_reto ;
output N_1432_reto ;
output N_1431_reto ;
output N_1430_reto ;
output N_1429_reto ;
output N_1445_reto ;
output N_1444_reto ;
input FCCC_C0_0_GL0 ;
output N_1443_reto ;
wire N_1442_reto ;
wire N_1441_reto ;
wire N_1440_reto ;
wire N_1439_reto ;
wire N_1438_reto ;
wire N_1437_reto ;
wire N_1436_reto ;
wire N_1435_reto ;
wire N_1434_reto ;
wire N_1433_reto ;
wire N_1432_reto ;
wire N_1431_reto ;
wire N_1430_reto ;
wire N_1429_reto ;
wire N_1445_reto ;
wire N_1444_reto ;
wire FCCC_C0_0_GL0 ;
wire N_1443_reto ;
wire VCC ;
wire m194 ;
wire GND ;
wire m196 ;
wire m199 ;
wire N_32_i ;
wire m55 ;
wire m77 ;
wire m100 ;
wire m119 ;
wire m134 ;
wire m145 ;
wire m152 ;
wire N_206_mux_i ;
wire m157 ;
wire N_167_i ;
wire N_175_i ;
wire m182 ;
wire m190 ;
wire m42_1_2_0_co1 ;
wire m42_1_2_0_wmux_0_S ;
wire m42_1_2_0_wmux_0_Y ;
wire m34 ;
wire m40 ;
wire m42_1_2_0_y0 ;
wire m42_1_2_0_co0 ;
wire m42_1_2_0_wmux_S ;
wire m37 ;
wire m54_1_0_0_co1 ;
wire m54_1_0_0_wmux_0_S ;
wire m54_1_0_0_wmux_0_Y ;
wire N_51_i ;
wire m51 ;
wire m54_1_0_0_y0 ;
wire m54_1_0_0_co0 ;
wire m54_1_0_0_wmux_S ;
wire m24 ;
wire m83_1_0_co1 ;
wire m83_1_0_wmux_0_S ;
wire m83_1_0_wmux_0_Y ;
wire m5 ;
wire m83_1_0_y0 ;
wire m83_1_0_co0 ;
wire m83_1_0_wmux_S ;
wire N_27_i ;
wire m76_1_0_co1 ;
wire m76_1_0_wmux_0_S ;
wire m76_1_0_wmux_0_Y ;
wire N_72_i ;
wire m74 ;
wire m76_1_0_y0 ;
wire m76_1_0_co0 ;
wire m76_1_0_wmux_S ;
wire m67 ;
wire m68 ;
wire m73 ;
wire m148 ;
wire m26 ;
wire m107 ;
wire m132 ;
wire m134_1_2 ;
wire m125 ;
wire m129 ;
wire m122 ;
wire m194_1 ;
wire m193_1_1 ;
wire m145_2 ;
wire m145_1_1 ;
wire m141 ;
wire m137 ;
wire m136 ;
wire m196_1_1 ;
wire m142 ;
wire m170_2_0 ;
wire m173_1 ;
wire m170_2 ;
wire m173 ;
wire m172_1_0 ;
wire m161 ;
wire m177 ;
wire m181_1 ;
wire m91 ;
wire m181 ;
wire m180_1_1 ;
wire m97 ;
wire N_21_i ;
wire m128 ;
wire m162_1_1 ;
wire m162 ;
wire m159 ;
wire m58_1_1 ;
wire m58 ;
wire m58_1_0 ;
wire m129_1_2 ;
wire m123 ;
wire m80_1_1 ;
wire m80 ;
wire m14 ;
wire m125_1_2 ;
wire m101 ;
wire m141_1_0 ;
wire m141_0 ;
wire m139 ;
wire m104_1_1 ;
wire m104 ;
wire m23_1_0 ;
wire m23 ;
wire m18 ;
wire m164_1_2 ;
wire m164 ;
wire m2 ;
wire m186_1_0 ;
wire m186 ;
wire m94 ;
wire m188_1_1 ;
wire m188 ;
wire m16_1_0_1 ;
wire m16_1_1 ;
wire m16 ;
wire m64_1_1 ;
wire m64_1 ;
wire m6 ;
wire m29_2_1_1_0 ;
wire m29_2_1_1 ;
wire N_21_i_i ;
wire m29_2_1 ;
wire m46 ;
wire m54_2_1 ;
wire m54_2 ;
wire m45 ;
wire m99_2_1_1_1 ;
wire N_91_i ;
wire m99_2_1_1 ;
wire m61 ;
wire m99_1_0 ;
wire m99_2_1 ;
wire m114_2_1 ;
wire m114_2 ;
wire m114_2_0 ;
wire i3_mux_2 ;
wire m114_1_0 ;
wire m170_1_0 ;
wire m170_1 ;
wire N_47_i ;
wire m54_2_1_0 ;
wire m62 ;
wire m64_2 ;
wire m156_e_1 ;
wire i2_mux ;
wire m33 ;
wire N_201_mux ;
wire m197 ;
wire m150 ;
wire m108 ;
wire m87 ;
wire m106 ;
wire m7 ;
wire m117 ;
wire m36 ;
wire m189 ;
wire m109 ;
wire m10 ;
wire m118 ;
wire m30 ;
wire m88 ;
wire m165 ;
wire m110 ;
wire m65 ;
wire m43 ;
wire m17 ;
// @24:215
  SLE \sin_twid_1_0_dreg[14]  (
	.Q(N_1443_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m194),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[15]  (
	.Q(N_1444_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m196),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[16]  (
	.Q(N_1445_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m199),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[0]  (
	.Q(N_1429_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_32_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[1]  (
	.Q(N_1430_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m55),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[2]  (
	.Q(N_1431_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m77),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[3]  (
	.Q(N_1432_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m100),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[4]  (
	.Q(N_1433_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m119),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[5]  (
	.Q(N_1434_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m134),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[6]  (
	.Q(N_1435_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m145),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[7]  (
	.Q(N_1436_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m152),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[8]  (
	.Q(N_1437_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_206_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[9]  (
	.Q(N_1438_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m157),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[10]  (
	.Q(N_1439_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_167_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[11]  (
	.Q(N_1440_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_175_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[12]  (
	.Q(N_1441_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m182),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  SLE \sin_twid_1_0_dreg[13]  (
	.Q(N_1442_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m190),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:215
  ARI1 \sin_twid_1_0_16_0_.m42_1_2_0_wmux_0  (
	.FCO(m42_1_2_0_co1),
	.S(m42_1_2_0_wmux_0_S),
	.Y(m42_1_2_0_wmux_0_Y),
	.B(twiddle_index[3]),
	.C(m34),
	.D(m40),
	.A(m42_1_2_0_y0),
	.FCI(m42_1_2_0_co0)
);
defparam \sin_twid_1_0_16_0_.m42_1_2_0_wmux_0 .INIT=20'h0F588;
// @24:215
  ARI1 \sin_twid_1_0_16_0_.m42_1_2_0_wmux  (
	.FCO(m42_1_2_0_co0),
	.S(m42_1_2_0_wmux_S),
	.Y(m42_1_2_0_y0),
	.B(twiddle_index[3]),
	.C(m37),
	.D(twiddle_index[0]),
	.A(twiddle_index[4]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m42_1_2_0_wmux .INIT=20'h0FA44;
// @24:215
  ARI1 \sin_twid_1_0_16_0_.m54_1_0_0_wmux_0  (
	.FCO(m54_1_0_0_co1),
	.S(m54_1_0_0_wmux_0_S),
	.Y(m54_1_0_0_wmux_0_Y),
	.B(twiddle_index[3]),
	.C(N_51_i),
	.D(m51),
	.A(m54_1_0_0_y0),
	.FCI(m54_1_0_0_co0)
);
defparam \sin_twid_1_0_16_0_.m54_1_0_0_wmux_0 .INIT=20'h0F588;
// @24:215
  ARI1 \sin_twid_1_0_16_0_.m54_1_0_0_wmux  (
	.FCO(m54_1_0_0_co0),
	.S(m54_1_0_0_wmux_S),
	.Y(m54_1_0_0_y0),
	.B(twiddle_index[3]),
	.C(m24),
	.D(twiddle_index[0]),
	.A(twiddle_index[4]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m54_1_0_0_wmux .INIT=20'h0FA44;
// @24:215
  ARI1 \sin_twid_1_0_16_0_.m83_1_0_wmux_0  (
	.FCO(m83_1_0_co1),
	.S(m83_1_0_wmux_0_S),
	.Y(m83_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.D(m5),
	.A(m83_1_0_y0),
	.FCI(m83_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m83_1_0_wmux_0 .INIT=20'h0F522;
// @24:215
  ARI1 \sin_twid_1_0_16_0_.m83_1_0_wmux  (
	.FCO(m83_1_0_co0),
	.S(m83_1_0_wmux_S),
	.Y(m83_1_0_y0),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.D(N_27_i),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m83_1_0_wmux .INIT=20'h0FA11;
// @24:215
  ARI1 \sin_twid_1_0_16_0_.m76_1_0_wmux_0  (
	.FCO(m76_1_0_co1),
	.S(m76_1_0_wmux_0_S),
	.Y(m76_1_0_wmux_0_Y),
	.B(twiddle_index[5]),
	.C(N_72_i),
	.D(m74),
	.A(m76_1_0_y0),
	.FCI(m76_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m76_1_0_wmux_0 .INIT=20'h0F588;
// @24:215
  ARI1 \sin_twid_1_0_16_0_.m76_1_0_wmux  (
	.FCO(m76_1_0_co0),
	.S(m76_1_0_wmux_S),
	.Y(m76_1_0_y0),
	.B(twiddle_index[5]),
	.C(m67),
	.D(m68),
	.A(twiddle_index[3]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m76_1_0_wmux .INIT=20'h0FA44;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m148  (
	.A(twiddle_index[5]),
	.B(twiddle_index[3]),
	.C(twiddle_index[4]),
	.D(m73),
	.Y(m148)
);
defparam \sin_twid_1_0_16_0_.m148 .INIT=16'hA0A8;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m107  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(twiddle_index[0]),
	.D(m26),
	.Y(m107)
);
defparam \sin_twid_1_0_16_0_.m107 .INIT=16'h6F60;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m134  (
	.A(m132),
	.B(twiddle_index[5]),
	.C(m134_1_2),
	.D(m125),
	.Y(m134)
);
defparam \sin_twid_1_0_16_0_.m134 .INIT=16'hCB0B;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m134_1_2  (
	.A(twiddle_index[5]),
	.B(twiddle_index[6]),
	.C(m129),
	.D(m122),
	.Y(m134_1_2)
);
defparam \sin_twid_1_0_16_0_.m134_1_2 .INIT=16'h3726;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m194  (
	.A(m125),
	.B(m194_1),
	.C(twiddle_index[6]),
	.D(m122),
	.Y(m194)
);
defparam \sin_twid_1_0_16_0_.m194 .INIT=16'h2CEC;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m194_1  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(m193_1_1),
	.D(m132),
	.Y(m194_1)
);
defparam \sin_twid_1_0_16_0_.m194_1 .INIT=16'h3276;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m145  (
	.A(m145_2),
	.B(m145_1_1),
	.C(twiddle_index[6]),
	.D(m141),
	.Y(m145)
);
defparam \sin_twid_1_0_16_0_.m145 .INIT=16'hABEB;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m145_1_1  (
	.A(twiddle_index[5]),
	.B(twiddle_index[6]),
	.C(m137),
	.D(m136),
	.Y(m145_1_1)
);
defparam \sin_twid_1_0_16_0_.m145_1_1 .INIT=16'h5746;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m196  (
	.A(twiddle_index[5]),
	.B(twiddle_index[6]),
	.C(m196_1_1),
	.D(m137),
	.Y(m196)
);
defparam \sin_twid_1_0_16_0_.m196 .INIT=16'hDB42;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m196_1_1  (
	.A(twiddle_index[5]),
	.B(twiddle_index[3]),
	.C(m142),
	.D(m136),
	.Y(m196_1_1)
);
defparam \sin_twid_1_0_16_0_.m196_1_1 .INIT=16'h2075;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m173  (
	.A(m170_2_0),
	.B(twiddle_index[5]),
	.C(m173_1),
	.D(m170_2),
	.Y(m173)
);
defparam \sin_twid_1_0_16_0_.m173 .INIT=16'h0D3D;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m173_1  (
	.A(twiddle_index[3]),
	.B(twiddle_index[5]),
	.C(m172_1_0),
	.D(m161),
	.Y(m173_1)
);
defparam \sin_twid_1_0_16_0_.m173_1 .INIT=16'h5D19;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m181  (
	.A(m177),
	.B(twiddle_index[5]),
	.C(m181_1),
	.D(m91),
	.Y(m181)
);
defparam \sin_twid_1_0_16_0_.m181 .INIT=16'h3D0D;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m181_1  (
	.A(twiddle_index[5]),
	.B(twiddle_index[3]),
	.C(m180_1_1),
	.D(m97),
	.Y(m181_1)
);
defparam \sin_twid_1_0_16_0_.m181_1 .INIT=16'h31B9;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m193_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[3]),
	.C(N_21_i),
	.D(m128),
	.Y(m193_1_1)
);
defparam \sin_twid_1_0_16_0_.m193_1_1 .INIT=16'h12DE;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m162  (
	.A(m162_1_1),
	.B(twiddle_index[3]),
	.C(m161),
	.Y(m162)
);
defparam \sin_twid_1_0_16_0_.m162 .INIT=8'hD1;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m162_1_1  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(N_21_i),
	.D(m159),
	.Y(m162_1_1)
);
defparam \sin_twid_1_0_16_0_.m162_1_1 .INIT=16'h31FD;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m58  (
	.A(twiddle_index[3]),
	.B(twiddle_index[4]),
	.C(m37),
	.D(m58_1_1),
	.Y(m58)
);
defparam \sin_twid_1_0_16_0_.m58 .INIT=16'h8A57;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m58_1_1  (
	.A(twiddle_index[3]),
	.B(twiddle_index[0]),
	.C(m58_1_0),
	.Y(m58_1_1)
);
defparam \sin_twid_1_0_16_0_.m58_1_1 .INIT=8'h27;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m58_1_0  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(N_21_i),
	.D(m34),
	.Y(m58_1_0)
);
defparam \sin_twid_1_0_16_0_.m58_1_0 .INIT=16'h15BF;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m129  (
	.A(twiddle_index[2]),
	.B(twiddle_index[4]),
	.C(N_21_i),
	.D(m129_1_2),
	.Y(m129)
);
defparam \sin_twid_1_0_16_0_.m129 .INIT=16'hF344;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m129_1_2  (
	.A(twiddle_index[4]),
	.B(twiddle_index[3]),
	.C(m73),
	.D(m123),
	.Y(m129_1_2)
);
defparam \sin_twid_1_0_16_0_.m129_1_2 .INIT=16'h3726;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m172_1_0  (
	.A(twiddle_index[4]),
	.B(m159),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m172_1_0)
);
defparam \sin_twid_1_0_16_0_.m172_1_0 .INIT=16'h111B;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m80  (
	.A(twiddle_index[4]),
	.B(twiddle_index[3]),
	.C(m37),
	.D(m80_1_1),
	.Y(m80)
);
defparam \sin_twid_1_0_16_0_.m80 .INIT=16'h8A46;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m80_1_1  (
	.A(twiddle_index[4]),
	.B(m14),
	.C(twiddle_index[1]),
	.Y(m80_1_1)
);
defparam \sin_twid_1_0_16_0_.m80_1_1 .INIT=8'h1B;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m125  (
	.A(twiddle_index[3]),
	.B(twiddle_index[4]),
	.C(m73),
	.D(m125_1_2),
	.Y(m125)
);
defparam \sin_twid_1_0_16_0_.m125 .INIT=16'hC693;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m125_1_2  (
	.A(twiddle_index[4]),
	.B(m123),
	.C(m101),
	.Y(m125_1_2)
);
defparam \sin_twid_1_0_16_0_.m125_1_2 .INIT=8'h27;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m141  (
	.A(twiddle_index[4]),
	.B(m141_1_0),
	.C(m141_0),
	.Y(m141)
);
defparam \sin_twid_1_0_16_0_.m141 .INIT=8'hF4;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m141_1_0  (
	.A(twiddle_index[3]),
	.B(m139),
	.C(m73),
	.Y(m141_1_0)
);
defparam \sin_twid_1_0_16_0_.m141_1_0 .INIT=8'h4E;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m104  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(N_21_i),
	.D(m104_1_1),
	.Y(m104)
);
defparam \sin_twid_1_0_16_0_.m104 .INIT=16'h00EC;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m104_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[3]),
	.C(m5),
	.D(m101),
	.Y(m104_1_1)
);
defparam \sin_twid_1_0_16_0_.m104_1_1 .INIT=16'h193B;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m23  (
	.A(twiddle_index[0]),
	.B(twiddle_index[3]),
	.C(m23_1_0),
	.D(N_21_i),
	.Y(m23)
);
defparam \sin_twid_1_0_16_0_.m23 .INIT=16'h070B;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m23_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[3]),
	.C(m14),
	.D(m18),
	.Y(m23_1_0)
);
defparam \sin_twid_1_0_16_0_.m23_1_1 .INIT=16'h4567;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m164  (
	.A(twiddle_index[0]),
	.B(twiddle_index[3]),
	.C(m164_1_2),
	.D(N_21_i),
	.Y(m164)
);
defparam \sin_twid_1_0_16_0_.m164 .INIT=16'h3E3D;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m164_1_2  (
	.A(twiddle_index[4]),
	.B(twiddle_index[3]),
	.C(m2),
	.D(m18),
	.Y(m164_1_2)
);
defparam \sin_twid_1_0_16_0_.m164_1_2 .INIT=16'h5D19;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m186  (
	.A(twiddle_index[3]),
	.B(m186_1_0),
	.C(m107),
	.Y(m186)
);
defparam \sin_twid_1_0_16_0_.m186 .INIT=8'h27;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m186_1_0  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m2),
	.D(m26),
	.Y(m186_1_0)
);
defparam \sin_twid_1_0_16_0_.m186_1_0 .INIT=16'h24BD;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m188  (
	.A(twiddle_index[4]),
	.B(twiddle_index[3]),
	.C(m94),
	.D(m188_1_1),
	.Y(m188)
);
defparam \sin_twid_1_0_16_0_.m188 .INIT=16'h3254;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m188_1_1  (
	.A(twiddle_index[1]),
	.B(twiddle_index[3]),
	.C(twiddle_index[2]),
	.Y(m188_1_1)
);
defparam \sin_twid_1_0_16_0_.m188_1_1 .INIT=8'h0D;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m180_1_1  (
	.A(twiddle_index[4]),
	.B(m14),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m180_1_1)
);
defparam \sin_twid_1_0_16_0_.m180_1_1 .INIT=16'h2772;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m16_1_0  (
	.A(twiddle_index[4]),
	.B(m16_1_0_1),
	.C(twiddle_index[3]),
	.Y(m16_1_1)
);
defparam \sin_twid_1_0_16_0_.m16_1_0 .INIT=8'h3E;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m16_1_0_1  (
	.A(twiddle_index[3]),
	.B(twiddle_index[0]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m16_1_0_1)
);
defparam \sin_twid_1_0_16_0_.m16_1_0_1 .INIT=16'h183F;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m16  (
	.A(twiddle_index[4]),
	.B(twiddle_index[3]),
	.C(m14),
	.D(m16_1_1),
	.Y(m16)
);
defparam \sin_twid_1_0_16_0_.m16 .INIT=16'hC4B3;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m64_1  (
	.A(twiddle_index[4]),
	.B(m64_1_1),
	.C(twiddle_index[3]),
	.Y(m64_1)
);
defparam \sin_twid_1_0_16_0_.m64_1 .INIT=8'hA3;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m64_1_1  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m64_1_1)
);
defparam \sin_twid_1_0_16_0_.m64_1_1 .INIT=16'h46A9;
  CFG4 \sin_twid_1_0_16_0_.m29_2_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[3]),
	.C(m6),
	.D(m29_2_1_1_0),
	.Y(m29_2_1_1)
);
defparam \sin_twid_1_0_16_0_.m29_2_1_1 .INIT=16'hBF26;
  CFG4 \sin_twid_1_0_16_0_.m29_2_1_1_0  (
	.A(twiddle_index[3]),
	.B(twiddle_index[0]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m29_2_1_1_0)
);
defparam \sin_twid_1_0_16_0_.m29_2_1_1_0 .INIT=16'h3776;
  CFG4 \sin_twid_1_0_16_0_.m29_2_1  (
	.A(m26),
	.B(m29_2_1_1),
	.C(twiddle_index[4]),
	.D(N_21_i_i),
	.Y(m29_2_1)
);
defparam \sin_twid_1_0_16_0_.m29_2_1 .INIT=16'hE323;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m54_2  (
	.A(twiddle_index[4]),
	.B(twiddle_index[3]),
	.C(m46),
	.D(m54_2_1),
	.Y(m54_2)
);
defparam \sin_twid_1_0_16_0_.m54_2 .INIT=16'hC4B3;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m54_2_1_0  (
	.A(twiddle_index[3]),
	.B(twiddle_index[0]),
	.C(m45),
	.Y(m54_2_1)
);
defparam \sin_twid_1_0_16_0_.m54_2_1_0 .INIT=8'h27;
  CFG4 \sin_twid_1_0_16_0_.m99_2_1_1  (
	.A(twiddle_index[3]),
	.B(twiddle_index[5]),
	.C(m99_2_1_1_1),
	.D(N_91_i),
	.Y(m99_2_1_1)
);
defparam \sin_twid_1_0_16_0_.m99_2_1_1 .INIT=16'h6475;
  CFG3 \sin_twid_1_0_16_0_.m99_2_1_1_1  (
	.A(m91),
	.B(twiddle_index[4]),
	.C(m61),
	.Y(m99_2_1_1_1)
);
defparam \sin_twid_1_0_16_0_.m99_2_1_1_1 .INIT=8'h1D;
  CFG4 \sin_twid_1_0_16_0_.m99_2_1  (
	.A(twiddle_index[5]),
	.B(m97),
	.C(m99_1_0),
	.D(m99_2_1_1),
	.Y(m99_2_1)
);
defparam \sin_twid_1_0_16_0_.m99_2_1 .INIT=16'hA0DD;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m114_2  (
	.A(twiddle_index[3]),
	.B(m114_2_1),
	.C(m51),
	.Y(m114_2)
);
defparam \sin_twid_1_0_16_0_.m114_2 .INIT=8'hD8;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m114_2_1_0  (
	.A(twiddle_index[0]),
	.B(m26),
	.C(m5),
	.Y(m114_2_1)
);
defparam \sin_twid_1_0_16_0_.m114_2_1_0 .INIT=8'h1B;
  CFG3 \sin_twid_1_0_16_0_.m114_2_1  (
	.A(twiddle_index[4]),
	.B(m114_2),
	.C(m114_2_0),
	.Y(i3_mux_2)
);
defparam \sin_twid_1_0_16_0_.m114_2_1 .INIT=8'hE4;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m114_2_0  (
	.A(m2),
	.B(m114_1_0),
	.C(twiddle_index[2]),
	.D(twiddle_index[3]),
	.Y(m114_2_0)
);
defparam \sin_twid_1_0_16_0_.m114_2_0 .INIT=16'h2ECC;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m114_1_0  (
	.A(twiddle_index[3]),
	.B(twiddle_index[0]),
	.C(m107),
	.Y(m114_1_0)
);
defparam \sin_twid_1_0_16_0_.m114_1_0 .INIT=8'hD8;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m170_2_0  (
	.A(m170_1_0),
	.B(m6),
	.C(twiddle_index[4]),
	.Y(m170_2_0)
);
defparam \sin_twid_1_0_16_0_.m170_2_0 .INIT=8'hCA;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m170_1_0  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.Y(m170_1_0)
);
defparam \sin_twid_1_0_16_0_.m170_1_0 .INIT=8'hB8;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m170_2  (
	.A(m2),
	.B(m170_1),
	.C(twiddle_index[1]),
	.D(twiddle_index[4]),
	.Y(m170_2)
);
defparam \sin_twid_1_0_16_0_.m170_2 .INIT=16'h2ECC;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m170_1  (
	.A(twiddle_index[4]),
	.B(N_47_i),
	.C(twiddle_index[0]),
	.Y(m170_1)
);
defparam \sin_twid_1_0_16_0_.m170_1 .INIT=8'hE4;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m99_1_0  (
	.A(twiddle_index[3]),
	.B(twiddle_index[4]),
	.C(m46),
	.D(m94),
	.Y(m99_1_0)
);
defparam \sin_twid_1_0_16_0_.m99_1_0 .INIT=16'hDC98;
  CFG3 \sin_twid_1_0_16_0_.m54_2_1  (
	.A(twiddle_index[5]),
	.B(m54_2),
	.C(m54_1_0_0_wmux_0_Y),
	.Y(m54_2_1_0)
);
defparam \sin_twid_1_0_16_0_.m54_2_1 .INIT=8'hE4;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m64_2  (
	.A(m64_1),
	.B(twiddle_index[3]),
	.C(m61),
	.D(m62),
	.Y(m64_2)
);
defparam \sin_twid_1_0_16_0_.m64_2 .INIT=16'hEA62;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m46_i  (
	.A(twiddle_index[1]),
	.B(twiddle_index[0]),
	.C(m2),
	.Y(N_47_i)
);
defparam \sin_twid_1_0_16_0_.m46_i .INIT=8'h2E;
// @24:215
  CFG2 \sin_twid_1_0_16_0_.m26_i  (
	.A(twiddle_index[1]),
	.B(twiddle_index[2]),
	.Y(N_27_i)
);
defparam \sin_twid_1_0_16_0_.m26_i .INIT=4'hB;
// @24:215
  CFG2 \sin_twid_1_0_16_0_.m156_e_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[3]),
	.Y(m156_e_1)
);
defparam \sin_twid_1_0_16_0_.m156_e_1 .INIT=4'h1;
// @24:215
  CFG2 \sin_twid_1_0_16_0_.m26  (
	.A(twiddle_index[1]),
	.B(twiddle_index[2]),
	.Y(m26)
);
defparam \sin_twid_1_0_16_0_.m26 .INIT=4'h4;
// @24:215
  CFG2 \sin_twid_1_0_16_0_.m20  (
	.A(twiddle_index[1]),
	.B(twiddle_index[2]),
	.Y(N_21_i)
);
defparam \sin_twid_1_0_16_0_.m20 .INIT=4'h8;
// @24:215
  CFG2 \sin_twid_1_0_16_0_.m5  (
	.A(twiddle_index[1]),
	.B(twiddle_index[2]),
	.Y(m5)
);
defparam \sin_twid_1_0_16_0_.m5 .INIT=4'h6;
// @24:215
  CFG2 \sin_twid_1_0_16_0_.m2  (
	.A(twiddle_index[1]),
	.B(twiddle_index[2]),
	.Y(m2)
);
defparam \sin_twid_1_0_16_0_.m2 .INIT=4'h2;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m18  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(twiddle_index[0]),
	.Y(m18)
);
defparam \sin_twid_1_0_16_0_.m18 .INIT=8'h5C;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m141_1  (
	.A(twiddle_index[4]),
	.B(N_21_i),
	.C(twiddle_index[3]),
	.Y(m141_0)
);
defparam \sin_twid_1_0_16_0_.m141_1 .INIT=8'h02;
// @24:215
  CFG2 \sin_twid_1_0_16_0_.N_21_i_i  (
	.A(twiddle_index[1]),
	.B(twiddle_index[2]),
	.Y(N_21_i_i)
);
defparam \sin_twid_1_0_16_0_.N_21_i_i .INIT=4'h7;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m139  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(twiddle_index[0]),
	.Y(m139)
);
defparam \sin_twid_1_0_16_0_.m139 .INIT=8'h01;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m40  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(twiddle_index[0]),
	.Y(m40)
);
defparam \sin_twid_1_0_16_0_.m40 .INIT=8'h1E;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m86  (
	.A(twiddle_index[4]),
	.B(m2),
	.C(twiddle_index[2]),
	.D(twiddle_index[0]),
	.Y(i2_mux)
);
defparam \sin_twid_1_0_16_0_.m86 .INIT=16'h0FB1;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m159  (
	.A(N_21_i),
	.B(twiddle_index[0]),
	.C(m5),
	.Y(m159)
);
defparam \sin_twid_1_0_16_0_.m159 .INIT=8'h47;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m123  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(twiddle_index[0]),
	.Y(m123)
);
defparam \sin_twid_1_0_16_0_.m123 .INIT=8'h76;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m101  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(twiddle_index[0]),
	.Y(m101)
);
defparam \sin_twid_1_0_16_0_.m101 .INIT=8'h57;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m94  (
	.A(twiddle_index[2]),
	.B(twiddle_index[0]),
	.C(m5),
	.Y(m94)
);
defparam \sin_twid_1_0_16_0_.m94 .INIT=8'hE2;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m91  (
	.A(twiddle_index[2]),
	.B(twiddle_index[0]),
	.C(m5),
	.Y(m91)
);
defparam \sin_twid_1_0_16_0_.m91 .INIT=8'h47;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m73  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(twiddle_index[0]),
	.Y(m73)
);
defparam \sin_twid_1_0_16_0_.m73 .INIT=8'h15;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m62  (
	.A(twiddle_index[1]),
	.B(twiddle_index[0]),
	.C(m26),
	.Y(m62)
);
defparam \sin_twid_1_0_16_0_.m62 .INIT=8'hD1;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m61  (
	.A(twiddle_index[1]),
	.B(twiddle_index[0]),
	.C(m5),
	.Y(m61)
);
defparam \sin_twid_1_0_16_0_.m61 .INIT=8'h74;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m51  (
	.A(twiddle_index[1]),
	.B(twiddle_index[0]),
	.C(m5),
	.Y(m51)
);
defparam \sin_twid_1_0_16_0_.m51 .INIT=8'hD1;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m46  (
	.A(twiddle_index[1]),
	.B(twiddle_index[0]),
	.C(m2),
	.Y(m46)
);
defparam \sin_twid_1_0_16_0_.m46 .INIT=8'hD1;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m37  (
	.A(twiddle_index[1]),
	.B(twiddle_index[0]),
	.C(m5),
	.Y(m37)
);
defparam \sin_twid_1_0_16_0_.m37 .INIT=8'h47;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m34  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(twiddle_index[0]),
	.Y(m34)
);
defparam \sin_twid_1_0_16_0_.m34 .INIT=8'h1A;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m24  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(twiddle_index[0]),
	.Y(m24)
);
defparam \sin_twid_1_0_16_0_.m24 .INIT=8'h7E;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m14  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(twiddle_index[0]),
	.Y(m14)
);
defparam \sin_twid_1_0_16_0_.m14 .INIT=8'h6E;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m6  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(twiddle_index[0]),
	.Y(m6)
);
defparam \sin_twid_1_0_16_0_.m6 .INIT=8'h61;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m136  (
	.A(twiddle_index[4]),
	.B(N_21_i),
	.C(twiddle_index[3]),
	.Y(m136)
);
defparam \sin_twid_1_0_16_0_.m136 .INIT=8'h80;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m33  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m33)
);
defparam \sin_twid_1_0_16_0_.m33 .INIT=16'h186C;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.N_51_i  (
	.A(twiddle_index[1]),
	.B(twiddle_index[0]),
	.C(m26),
	.Y(N_51_i)
);
defparam \sin_twid_1_0_16_0_.N_51_i .INIT=8'hB8;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m9  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(N_201_mux)
);
defparam \sin_twid_1_0_16_0_.m9 .INIT=16'h323D;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m197  (
	.A(twiddle_index[4]),
	.B(N_21_i),
	.C(twiddle_index[3]),
	.Y(m197)
);
defparam \sin_twid_1_0_16_0_.m197 .INIT=8'h57;
// @24:215
  CFG2 \sin_twid_1_0_16_0_.m142  (
	.A(m73),
	.B(twiddle_index[4]),
	.Y(m142)
);
defparam \sin_twid_1_0_16_0_.m142 .INIT=4'h2;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m97  (
	.A(twiddle_index[4]),
	.B(m2),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m97)
);
defparam \sin_twid_1_0_16_0_.m97 .INIT=16'h0511;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m177  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m177)
);
defparam \sin_twid_1_0_16_0_.m177 .INIT=16'h6D16;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m45  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m45)
);
defparam \sin_twid_1_0_16_0_.m45 .INIT=16'h1596;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m150  (
	.A(twiddle_index[3]),
	.B(twiddle_index[4]),
	.C(m139),
	.D(m141_0),
	.Y(m150)
);
defparam \sin_twid_1_0_16_0_.m150 .INIT=16'hFF23;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.N_72_i  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(N_72_i)
);
defparam \sin_twid_1_0_16_0_.N_72_i .INIT=16'h8A67;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m161  (
	.A(twiddle_index[4]),
	.B(m2),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m161)
);
defparam \sin_twid_1_0_16_0_.m161 .INIT=16'h0A77;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m128  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m128)
);
defparam \sin_twid_1_0_16_0_.m128 .INIT=16'h3E3C;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m108  (
	.A(twiddle_index[4]),
	.B(m107),
	.C(m51),
	.Y(m108)
);
defparam \sin_twid_1_0_16_0_.m108 .INIT=8'hE4;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m87  (
	.A(twiddle_index[3]),
	.B(i2_mux),
	.C(m83_1_0_wmux_0_Y),
	.Y(m87)
);
defparam \sin_twid_1_0_16_0_.m87 .INIT=8'h8D;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m74  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m74)
);
defparam \sin_twid_1_0_16_0_.m74 .INIT=16'h253D;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m68  (
	.A(twiddle_index[4]),
	.B(m34),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m68)
);
defparam \sin_twid_1_0_16_0_.m68 .INIT=16'hD88D;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m106  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m106)
);
defparam \sin_twid_1_0_16_0_.m106 .INIT=16'h03D4;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m67  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m67)
);
defparam \sin_twid_1_0_16_0_.m67 .INIT=16'h6A14;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m7  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m7)
);
defparam \sin_twid_1_0_16_0_.m7 .INIT=16'h1A94;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.N_206_mux_i  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(m156_e_1),
	.D(m139),
	.Y(N_206_mux_i)
);
defparam \sin_twid_1_0_16_0_.N_206_mux_i .INIT=16'h8AAA;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m137  (
	.A(twiddle_index[3]),
	.B(twiddle_index[4]),
	.C(N_21_i),
	.D(m73),
	.Y(m137)
);
defparam \sin_twid_1_0_16_0_.m137 .INIT=16'h0426;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m132  (
	.A(twiddle_index[4]),
	.B(m73),
	.C(twiddle_index[2]),
	.D(twiddle_index[3]),
	.Y(m132)
);
defparam \sin_twid_1_0_16_0_.m132 .INIT=16'h0511;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m122  (
	.A(twiddle_index[4]),
	.B(twiddle_index[3]),
	.C(N_21_i),
	.D(m101),
	.Y(m122)
);
defparam \sin_twid_1_0_16_0_.m122 .INIT=16'h082A;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m117  (
	.A(twiddle_index[4]),
	.B(m73),
	.C(twiddle_index[2]),
	.D(twiddle_index[3]),
	.Y(m117)
);
defparam \sin_twid_1_0_16_0_.m117 .INIT=16'h5099;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m36  (
	.A(twiddle_index[3]),
	.B(twiddle_index[4]),
	.C(m33),
	.D(m34),
	.Y(m36)
);
defparam \sin_twid_1_0_16_0_.m36 .INIT=16'h0527;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m145_3  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(twiddle_index[3]),
	.D(m142),
	.Y(m145_2)
);
defparam \sin_twid_1_0_16_0_.m145_3 .INIT=16'h0800;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.N_91_i  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(N_91_i)
);
defparam \sin_twid_1_0_16_0_.N_91_i .INIT=16'hDA4E;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m189  (
	.A(twiddle_index[5]),
	.B(m188),
	.C(m186),
	.Y(m189)
);
defparam \sin_twid_1_0_16_0_.m189 .INIT=8'hD8;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m109  (
	.A(m108),
	.B(twiddle_index[3]),
	.C(m106),
	.Y(m109)
);
defparam \sin_twid_1_0_16_0_.m109 .INIT=8'h8B;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m10  (
	.A(twiddle_index[3]),
	.B(N_201_mux),
	.C(m7),
	.Y(m10)
);
defparam \sin_twid_1_0_16_0_.m10 .INIT=8'hD8;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m118  (
	.A(i3_mux_2),
	.B(twiddle_index[5]),
	.C(m117),
	.Y(m118)
);
defparam \sin_twid_1_0_16_0_.m118 .INIT=8'hD1;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m30  (
	.A(twiddle_index[5]),
	.B(m29_2_1),
	.C(m23),
	.Y(m30)
);
defparam \sin_twid_1_0_16_0_.m30 .INIT=8'h8D;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m88  (
	.A(twiddle_index[5]),
	.B(m87),
	.C(m80),
	.Y(m88)
);
defparam \sin_twid_1_0_16_0_.m88 .INIT=8'h8D;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m199  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(m197),
	.D(m148),
	.Y(m199)
);
defparam \sin_twid_1_0_16_0_.m199 .INIT=16'h45EF;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m165  (
	.A(twiddle_index[5]),
	.B(m164),
	.C(m162),
	.Y(m165)
);
defparam \sin_twid_1_0_16_0_.m165 .INIT=8'h8D;
// @24:215
  CFG4 \sin_twid_1_0_16_0_.m152  (
	.A(twiddle_index[5]),
	.B(twiddle_index[6]),
	.C(m150),
	.D(m148),
	.Y(m152)
);
defparam \sin_twid_1_0_16_0_.m152 .INIT=16'h4073;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m110  (
	.A(m109),
	.B(twiddle_index[5]),
	.C(m104),
	.Y(m110)
);
defparam \sin_twid_1_0_16_0_.m110 .INIT=8'h8B;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m65  (
	.A(twiddle_index[5]),
	.B(m64_2),
	.C(m58),
	.Y(m65)
);
defparam \sin_twid_1_0_16_0_.m65 .INIT=8'h8D;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m43  (
	.A(m42_1_2_0_wmux_0_Y),
	.B(twiddle_index[5]),
	.C(m36),
	.Y(m43)
);
defparam \sin_twid_1_0_16_0_.m43 .INIT=8'h8B;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m17  (
	.A(m16),
	.B(twiddle_index[5]),
	.C(m10),
	.Y(m17)
);
defparam \sin_twid_1_0_16_0_.m17 .INIT=8'h8B;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m182  (
	.A(twiddle_index[6]),
	.B(m181),
	.C(m88),
	.Y(m182)
);
defparam \sin_twid_1_0_16_0_.m182 .INIT=8'hB1;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m100  (
	.A(m99_2_1),
	.B(twiddle_index[6]),
	.C(m88),
	.Y(m100)
);
defparam \sin_twid_1_0_16_0_.m100 .INIT=8'hB8;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m190  (
	.A(twiddle_index[6]),
	.B(m189),
	.C(m110),
	.Y(m190)
);
defparam \sin_twid_1_0_16_0_.m190 .INIT=8'hB1;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m157  (
	.A(m30),
	.B(twiddle_index[6]),
	.C(m17),
	.Y(m157)
);
defparam \sin_twid_1_0_16_0_.m157 .INIT=8'hD1;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m119  (
	.A(m118),
	.B(twiddle_index[6]),
	.C(m110),
	.Y(m119)
);
defparam \sin_twid_1_0_16_0_.m119 .INIT=8'hB8;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m77  (
	.A(twiddle_index[6]),
	.B(m76_1_0_wmux_0_Y),
	.C(m65),
	.Y(m77)
);
defparam \sin_twid_1_0_16_0_.m77 .INIT=8'h8D;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.m55  (
	.A(twiddle_index[6]),
	.B(m54_2_1_0),
	.C(m43),
	.Y(m55)
);
defparam \sin_twid_1_0_16_0_.m55 .INIT=8'h8D;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.N_175_i  (
	.A(twiddle_index[6]),
	.B(m173),
	.C(m65),
	.Y(N_175_i)
);
defparam \sin_twid_1_0_16_0_.N_175_i .INIT=8'h1B;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.N_167_i  (
	.A(twiddle_index[6]),
	.B(m165),
	.C(m43),
	.Y(N_167_i)
);
defparam \sin_twid_1_0_16_0_.N_167_i .INIT=8'h1B;
// @24:215
  CFG3 \sin_twid_1_0_16_0_.N_32_i  (
	.A(m30),
	.B(twiddle_index[6]),
	.C(m17),
	.Y(N_32_i)
);
defparam \sin_twid_1_0_16_0_.N_32_i .INIT=8'h74;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Twiddle_table */

module HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_0 (
  bf0_twiddle_cos_real,
  bf0_twiddle_sin_imag,
  bf0_imag_b_in,
  bf0_real_b_in,
  temp_real_0,
  temp_real_1,
  temp_real_2,
  temp_real_3,
  temp_real_4,
  temp_real_5,
  temp_real_6,
  temp_real_7,
  temp_real_8,
  temp_real_9,
  temp_real_10,
  temp_real_11,
  temp_real_12,
  temp_real_13,
  temp_real_14,
  temp_real_15,
  temp_real_16,
  temp_real_34
)
;
input [8:0] bf0_twiddle_cos_real ;
input [7:0] bf0_twiddle_sin_imag ;
input [8:0] bf0_imag_b_in ;
input [8:0] bf0_real_b_in ;
output temp_real_0 ;
output temp_real_1 ;
output temp_real_2 ;
output temp_real_3 ;
output temp_real_4 ;
output temp_real_5 ;
output temp_real_6 ;
output temp_real_7 ;
output temp_real_8 ;
output temp_real_9 ;
output temp_real_10 ;
output temp_real_11 ;
output temp_real_12 ;
output temp_real_13 ;
output temp_real_14 ;
output temp_real_15 ;
output temp_real_16 ;
output temp_real_34 ;
wire temp_real_0 ;
wire temp_real_1 ;
wire temp_real_2 ;
wire temp_real_3 ;
wire temp_real_4 ;
wire temp_real_5 ;
wire temp_real_6 ;
wire temp_real_7 ;
wire temp_real_8 ;
wire temp_real_9 ;
wire temp_real_10 ;
wire temp_real_11 ;
wire temp_real_12 ;
wire temp_real_13 ;
wire temp_real_14 ;
wire temp_real_15 ;
wire temp_real_16 ;
wire temp_real_34 ;
wire [43:0] CDOUT;
wire [8:0] U0_P;
wire [33:17] P;
wire U0_OVFL_CARRYOUT ;
wire GND ;
wire VCC ;
// @23:103
  MACC U0 (
	.CDOUT(CDOUT[43:0]),
	.OVFL_CARRYOUT(U0_OVFL_CARRYOUT),
	.P({temp_real_34, P[33:17], temp_real_16, temp_real_15, temp_real_14, temp_real_13, temp_real_12, temp_real_11, temp_real_10, temp_real_9, temp_real_8, temp_real_7, temp_real_6, temp_real_5, temp_real_4, temp_real_3, temp_real_2, temp_real_1, temp_real_0, U0_P[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({bf0_imag_b_in[8:0], bf0_real_b_in[8:0]}),
	.B({bf0_twiddle_cos_real[8:0], GND, bf0_twiddle_sin_imag[7:0]}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(VCC),
	.CDSEL_SD_N(VCC),
	.ARSHFT17_SD_N(VCC),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_0 */

module HARD_MULT_ADDSUB_C0_1 (
  temp_real_0,
  temp_real_1,
  temp_real_2,
  temp_real_3,
  temp_real_4,
  temp_real_5,
  temp_real_6,
  temp_real_7,
  temp_real_8,
  temp_real_9,
  temp_real_10,
  temp_real_11,
  temp_real_12,
  temp_real_13,
  temp_real_14,
  temp_real_15,
  temp_real_16,
  temp_real_34,
  bf0_real_b_in,
  bf0_imag_b_in,
  bf0_twiddle_sin_imag,
  bf0_twiddle_cos_real
)
;
output temp_real_0 ;
output temp_real_1 ;
output temp_real_2 ;
output temp_real_3 ;
output temp_real_4 ;
output temp_real_5 ;
output temp_real_6 ;
output temp_real_7 ;
output temp_real_8 ;
output temp_real_9 ;
output temp_real_10 ;
output temp_real_11 ;
output temp_real_12 ;
output temp_real_13 ;
output temp_real_14 ;
output temp_real_15 ;
output temp_real_16 ;
output temp_real_34 ;
input [8:0] bf0_real_b_in ;
input [8:0] bf0_imag_b_in ;
input [7:0] bf0_twiddle_sin_imag ;
input [8:0] bf0_twiddle_cos_real ;
wire temp_real_0 ;
wire temp_real_1 ;
wire temp_real_2 ;
wire temp_real_3 ;
wire temp_real_4 ;
wire temp_real_5 ;
wire temp_real_6 ;
wire temp_real_7 ;
wire temp_real_8 ;
wire temp_real_9 ;
wire temp_real_10 ;
wire temp_real_11 ;
wire temp_real_12 ;
wire temp_real_13 ;
wire temp_real_14 ;
wire temp_real_15 ;
wire temp_real_16 ;
wire temp_real_34 ;
wire GND ;
wire VCC ;
// @46:83
  HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_0 HARD_MULT_ADDSUB_C0_0 (
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0]),
	.bf0_twiddle_sin_imag(bf0_twiddle_sin_imag[7:0]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.temp_real_0(temp_real_0),
	.temp_real_1(temp_real_1),
	.temp_real_2(temp_real_2),
	.temp_real_3(temp_real_3),
	.temp_real_4(temp_real_4),
	.temp_real_5(temp_real_5),
	.temp_real_6(temp_real_6),
	.temp_real_7(temp_real_7),
	.temp_real_8(temp_real_8),
	.temp_real_9(temp_real_9),
	.temp_real_10(temp_real_10),
	.temp_real_11(temp_real_11),
	.temp_real_12(temp_real_12),
	.temp_real_13(temp_real_13),
	.temp_real_14(temp_real_14),
	.temp_real_15(temp_real_15),
	.temp_real_16(temp_real_16),
	.temp_real_34(temp_real_34)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C0_1 */

module HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_1 (
  bf0_twiddle_cos_real,
  bf0_twiddle_sin_imag_1comp,
  bf0_real_b_in,
  bf0_imag_b_in,
  temp_imag_0,
  temp_imag_1,
  temp_imag_2,
  temp_imag_3,
  temp_imag_4,
  temp_imag_5,
  temp_imag_6,
  temp_imag_7,
  temp_imag_8,
  temp_imag_9,
  temp_imag_10,
  temp_imag_11,
  temp_imag_12,
  temp_imag_13,
  temp_imag_14,
  temp_imag_15,
  temp_imag_16,
  temp_imag_34
)
;
input [8:0] bf0_twiddle_cos_real ;
input [8:0] bf0_twiddle_sin_imag_1comp ;
input [8:0] bf0_real_b_in ;
input [8:0] bf0_imag_b_in ;
output temp_imag_0 ;
output temp_imag_1 ;
output temp_imag_2 ;
output temp_imag_3 ;
output temp_imag_4 ;
output temp_imag_5 ;
output temp_imag_6 ;
output temp_imag_7 ;
output temp_imag_8 ;
output temp_imag_9 ;
output temp_imag_10 ;
output temp_imag_11 ;
output temp_imag_12 ;
output temp_imag_13 ;
output temp_imag_14 ;
output temp_imag_15 ;
output temp_imag_16 ;
output temp_imag_34 ;
wire temp_imag_0 ;
wire temp_imag_1 ;
wire temp_imag_2 ;
wire temp_imag_3 ;
wire temp_imag_4 ;
wire temp_imag_5 ;
wire temp_imag_6 ;
wire temp_imag_7 ;
wire temp_imag_8 ;
wire temp_imag_9 ;
wire temp_imag_10 ;
wire temp_imag_11 ;
wire temp_imag_12 ;
wire temp_imag_13 ;
wire temp_imag_14 ;
wire temp_imag_15 ;
wire temp_imag_16 ;
wire temp_imag_34 ;
wire [43:0] CDOUT;
wire [8:0] U0_P_0;
wire [33:17] P;
wire U0_OVFL_CARRYOUT_0 ;
wire GND ;
wire VCC ;
// @23:103
  MACC U0 (
	.CDOUT(CDOUT[43:0]),
	.OVFL_CARRYOUT(U0_OVFL_CARRYOUT_0),
	.P({temp_imag_34, P[33:17], temp_imag_16, temp_imag_15, temp_imag_14, temp_imag_13, temp_imag_12, temp_imag_11, temp_imag_10, temp_imag_9, temp_imag_8, temp_imag_7, temp_imag_6, temp_imag_5, temp_imag_4, temp_imag_3, temp_imag_2, temp_imag_1, temp_imag_0, U0_P_0[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({bf0_real_b_in[8:0], bf0_imag_b_in[8:0]}),
	.B({bf0_twiddle_cos_real[8:0], bf0_twiddle_sin_imag_1comp[8:0]}),
	.C({bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8:0], GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(VCC),
	.CDSEL_SD_N(VCC),
	.ARSHFT17_SD_N(VCC),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_1 */

module HARD_MULT_ADDSUB_C0_0 (
  temp_imag_0,
  temp_imag_1,
  temp_imag_2,
  temp_imag_3,
  temp_imag_4,
  temp_imag_5,
  temp_imag_6,
  temp_imag_7,
  temp_imag_8,
  temp_imag_9,
  temp_imag_10,
  temp_imag_11,
  temp_imag_12,
  temp_imag_13,
  temp_imag_14,
  temp_imag_15,
  temp_imag_16,
  temp_imag_34,
  bf0_imag_b_in,
  bf0_real_b_in,
  bf0_twiddle_sin_imag_1comp,
  bf0_twiddle_cos_real
)
;
output temp_imag_0 ;
output temp_imag_1 ;
output temp_imag_2 ;
output temp_imag_3 ;
output temp_imag_4 ;
output temp_imag_5 ;
output temp_imag_6 ;
output temp_imag_7 ;
output temp_imag_8 ;
output temp_imag_9 ;
output temp_imag_10 ;
output temp_imag_11 ;
output temp_imag_12 ;
output temp_imag_13 ;
output temp_imag_14 ;
output temp_imag_15 ;
output temp_imag_16 ;
output temp_imag_34 ;
input [8:0] bf0_imag_b_in ;
input [8:0] bf0_real_b_in ;
input [8:0] bf0_twiddle_sin_imag_1comp ;
input [8:0] bf0_twiddle_cos_real ;
wire temp_imag_0 ;
wire temp_imag_1 ;
wire temp_imag_2 ;
wire temp_imag_3 ;
wire temp_imag_4 ;
wire temp_imag_5 ;
wire temp_imag_6 ;
wire temp_imag_7 ;
wire temp_imag_8 ;
wire temp_imag_9 ;
wire temp_imag_10 ;
wire temp_imag_11 ;
wire temp_imag_12 ;
wire temp_imag_13 ;
wire temp_imag_14 ;
wire temp_imag_15 ;
wire temp_imag_16 ;
wire temp_imag_34 ;
wire GND ;
wire VCC ;
// @46:83
  HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_1 HARD_MULT_ADDSUB_C0_0 (
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0]),
	.bf0_twiddle_sin_imag_1comp(bf0_twiddle_sin_imag_1comp[8:0]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.temp_imag_0(temp_imag_0),
	.temp_imag_1(temp_imag_1),
	.temp_imag_2(temp_imag_2),
	.temp_imag_3(temp_imag_3),
	.temp_imag_4(temp_imag_4),
	.temp_imag_5(temp_imag_5),
	.temp_imag_6(temp_imag_6),
	.temp_imag_7(temp_imag_7),
	.temp_imag_8(temp_imag_8),
	.temp_imag_9(temp_imag_9),
	.temp_imag_10(temp_imag_10),
	.temp_imag_11(temp_imag_11),
	.temp_imag_12(temp_imag_12),
	.temp_imag_13(temp_imag_13),
	.temp_imag_14(temp_imag_14),
	.temp_imag_15(temp_imag_15),
	.temp_imag_16(temp_imag_16),
	.temp_imag_34(temp_imag_34)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C0_0 */

module FFT_Butterfly_HW_MATHDSP (
  bf0_twiddle_sin_imag_1comp,
  bf0_twiddle_cos_real,
  bf0_twiddle_sin_imag,
  bf0_imag_b_in,
  bf0_real_b_in,
  sampleB_adr_pipe_1,
  bf0_adr_b_out,
  bf0_adr_a_out,
  sampleA_adr_pipe_1,
  tf_comp_ram_dat_w_0_0,
  tf_comp_ram_dat_w_0_1,
  bf0_imag_a_in,
  bf0_real_a_in,
  bf0_overflow,
  bf0_calc_done,
  bf0_do_calc,
  FCCC_C0_0_GL0,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i
)
;
input [8:0] bf0_twiddle_sin_imag_1comp ;
input [8:0] bf0_twiddle_cos_real ;
input [7:0] bf0_twiddle_sin_imag ;
input [8:0] bf0_imag_b_in ;
input [8:0] bf0_real_b_in ;
input [7:0] sampleB_adr_pipe_1 ;
output [7:0] bf0_adr_b_out ;
output [7:0] bf0_adr_a_out ;
input [7:0] sampleA_adr_pipe_1 ;
output [17:0] tf_comp_ram_dat_w_0_0 ;
output [17:0] tf_comp_ram_dat_w_0_1 ;
input [8:0] bf0_imag_a_in ;
input [8:0] bf0_real_a_in ;
output bf0_overflow ;
output bf0_calc_done ;
input bf0_do_calc ;
input FCCC_C0_0_GL0 ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire bf0_overflow ;
wire bf0_calc_done ;
wire bf0_do_calc ;
wire FCCC_C0_0_GL0 ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire [8:1] real_a_pipe_1;
wire [8:0] real_a_pipe_0;
wire [17:0] temp_real_slice;
wire [34:0] temp_real;
wire [8:0] imag_a_pipe_0;
wire [8:1] imag_a_pipe_1;
wire [17:0] temp_imag_slice;
wire [34:0] temp_imag;
wire [9:1] temp_imag_trunc_rnd;
wire [10:1] imag_b_out_sum_slice;
wire [10:1] imag_b_out_sum_Z;
wire [10:1] real_b_out_sum_slice;
wire [10:1] real_b_out_sum_Z;
wire [10:0] real_a_out_sum_slice;
wire [10:0] imag_a_out_sum_slice;
wire [9:0] temp_real_trunc_rnd;
wire [7:0] adr_a_pipe_2;
wire [7:0] adr_a_pipe_0;
wire [7:0] adr_a_pipe_1;
wire [2:0] do_calc_pipe;
wire [7:0] adr_b_pipe_1;
wire [7:0] adr_b_pipe_0;
wire [7:0] adr_b_pipe_2;
wire VCC ;
wire GND ;
wire imag_b_out_sum ;
wire real_b_out_sum ;
wire un2_temp_imag_rnd_slice_bias_cry_9_S ;
wire un2_temp_imag_rnd_slice_bias_cry_10_S ;
wire un2_temp_imag_rnd_slice_bias_cry_11_S ;
wire un2_temp_imag_rnd_slice_bias_cry_12_S ;
wire un2_temp_imag_rnd_slice_bias_cry_13_S ;
wire un2_temp_imag_rnd_slice_bias_cry_14_S ;
wire un2_temp_imag_rnd_slice_bias_cry_15_S ;
wire un2_temp_imag_rnd_slice_bias_cry_16_S ;
wire un2_temp_imag_rnd_slice_bias_s_17_S ;
wire un5_imag_a_out_sum ;
wire un2_temp_imag_rnd_slice_bias_cry_8_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_1_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_2_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_3_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_4_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_5_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_6_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_7_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_8_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_9_S ;
wire un5_real_a_out_sum_cry_5_S ;
wire un5_real_a_out_sum_cry_6_S ;
wire un5_real_a_out_sum_cry_7_S ;
wire un5_real_a_out_sum_cry_8_S ;
wire un5_real_a_out_sum_cry_9_S ;
wire un5_real_a_out_sum_s_10_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_1_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_2_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_3_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_4_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_5_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_6_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_7_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_8_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_9_S ;
wire un5_imag_a_out_sum_cry_1_S ;
wire un5_imag_a_out_sum_cry_2_S ;
wire un5_imag_a_out_sum_cry_3_S ;
wire un5_imag_a_out_sum_cry_4_S ;
wire un5_imag_a_out_sum_cry_5_S ;
wire un5_imag_a_out_sum_cry_6_S ;
wire un5_imag_a_out_sum_cry_7_S ;
wire un5_imag_a_out_sum_cry_8_S ;
wire un5_imag_a_out_sum_cry_9_S ;
wire un5_imag_a_out_sum_s_10_S ;
wire un5_real_a_out_sum_cry_0_Y ;
wire un5_real_a_out_sum_cry_1_S ;
wire un5_real_a_out_sum_cry_2_S ;
wire un5_real_a_out_sum_cry_3_S ;
wire un5_real_a_out_sum_cry_4_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_5_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_6_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_7_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_8_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_9_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_1_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_2_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_3_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_4_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_5_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_6_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_7_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_8_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_9_S ;
wire un5_imag_a_out_sum_cry_0_Y ;
wire un2_temp_real_rnd_slice_bias_cry_8_S ;
wire un2_temp_real_rnd_slice_bias_cry_9_S ;
wire un2_temp_real_rnd_slice_bias_cry_10_S ;
wire un2_temp_real_rnd_slice_bias_cry_11_S ;
wire un2_temp_real_rnd_slice_bias_cry_12_S ;
wire un2_temp_real_rnd_slice_bias_cry_13_S ;
wire un2_temp_real_rnd_slice_bias_cry_14_S ;
wire un2_temp_real_rnd_slice_bias_cry_15_S ;
wire un2_temp_real_rnd_slice_bias_cry_16_S ;
wire un2_temp_real_rnd_slice_bias_s_17_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_1_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_2_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_3_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_4_S ;
wire overflow_sig_2 ;
wire un5_imag_a_out_sum_cry_0_Z ;
wire un5_imag_a_out_sum_cry_0_S ;
wire un5_imag_a_out_sum_cry_1_Z ;
wire un5_imag_a_out_sum_cry_1_Y ;
wire un5_imag_a_out_sum_cry_2_Z ;
wire un5_imag_a_out_sum_cry_2_Y ;
wire un5_imag_a_out_sum_cry_3_Z ;
wire un5_imag_a_out_sum_cry_3_Y ;
wire un5_imag_a_out_sum_cry_4_Z ;
wire un5_imag_a_out_sum_cry_4_Y ;
wire un5_imag_a_out_sum_cry_5_Z ;
wire un5_imag_a_out_sum_cry_5_Y ;
wire un5_imag_a_out_sum_cry_6_Z ;
wire un5_imag_a_out_sum_cry_6_Y ;
wire un5_imag_a_out_sum_cry_7_Z ;
wire un5_imag_a_out_sum_cry_7_Y ;
wire un5_imag_a_out_sum_cry_8_Z ;
wire un5_imag_a_out_sum_cry_8_Y ;
wire un5_imag_a_out_sum_s_10_FCO ;
wire un5_imag_a_out_sum_s_10_Y ;
wire un5_imag_a_out_sum_cry_9_Z ;
wire un5_imag_a_out_sum_cry_9_Y ;
wire un5_real_a_out_sum_cry_0_Z ;
wire un5_real_a_out_sum_cry_0_S ;
wire un5_real_a_out_sum_cry_1_Z ;
wire un5_real_a_out_sum_cry_1_Y ;
wire un5_real_a_out_sum_cry_2_Z ;
wire un5_real_a_out_sum_cry_2_Y ;
wire un5_real_a_out_sum_cry_3_Z ;
wire un5_real_a_out_sum_cry_3_Y ;
wire un5_real_a_out_sum_cry_4_Z ;
wire un5_real_a_out_sum_cry_4_Y ;
wire un5_real_a_out_sum_cry_5_Z ;
wire un5_real_a_out_sum_cry_5_Y ;
wire un5_real_a_out_sum_cry_6_Z ;
wire un5_real_a_out_sum_cry_6_Y ;
wire un5_real_a_out_sum_cry_7_Z ;
wire un5_real_a_out_sum_cry_7_Y ;
wire un5_real_a_out_sum_cry_8_Z ;
wire un5_real_a_out_sum_cry_8_Y ;
wire un5_real_a_out_sum_s_10_FCO ;
wire un5_real_a_out_sum_s_10_Y ;
wire un5_real_a_out_sum_cry_9_Z ;
wire un5_real_a_out_sum_cry_9_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_0_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_0_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_0_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_1_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_1_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_2_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_2_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_3_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_3_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_4_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_4_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_5_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_5_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_6_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_6_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_7_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_7_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_8_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_8_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_s_10_FCO ;
wire un2_imag_a_out_sum_rnd_slice_bias_s_10_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_s_10_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_9_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_9_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_0_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_0_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_0_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_1_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_1_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_2_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_2_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_3_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_3_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_4_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_4_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_5_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_5_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_6_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_6_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_7_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_7_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_8_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_8_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_s_10_FCO ;
wire un2_real_a_out_sum_rnd_slice_bias_s_10_S ;
wire un2_real_a_out_sum_rnd_slice_bias_s_10_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_9_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_9_Y ;
wire real_b_out_sum_cry_0_Z ;
wire real_b_out_sum_cry_0_S ;
wire real_b_out_sum_cry_0_Y ;
wire real_b_out_sum_cry_1_Z ;
wire real_b_out_sum_cry_1_Y ;
wire real_b_out_sum_cry_2_Z ;
wire real_b_out_sum_cry_2_Y ;
wire real_b_out_sum_cry_3_Z ;
wire real_b_out_sum_cry_3_Y ;
wire real_b_out_sum_cry_4_Z ;
wire real_b_out_sum_cry_4_Y ;
wire real_b_out_sum_cry_5_Z ;
wire real_b_out_sum_cry_5_Y ;
wire real_b_out_sum_cry_6_Z ;
wire real_b_out_sum_cry_6_Y ;
wire real_b_out_sum_cry_7_Z ;
wire real_b_out_sum_cry_7_Y ;
wire real_b_out_sum_cry_8_Z ;
wire real_b_out_sum_cry_8_Y ;
wire real_b_out_sum_s_10_FCO ;
wire real_b_out_sum_s_10_Y ;
wire real_b_out_sum_cry_9_Z ;
wire real_b_out_sum_cry_9_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_0_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_0_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_0_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_1_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_1_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_2_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_2_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_3_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_3_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_4_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_4_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_5_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_5_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_6_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_6_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_7_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_7_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_8_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_8_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_s_10_FCO ;
wire un2_imag_b_out_sum_rnd_slice_bias_s_10_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_s_10_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_9_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_9_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_0_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_0_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_0_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_1_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_1_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_2_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_2_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_3_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_3_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_4_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_4_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_5_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_5_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_6_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_6_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_7_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_7_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_8_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_8_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_s_10_FCO ;
wire un2_real_b_out_sum_rnd_slice_bias_s_10_S ;
wire un2_real_b_out_sum_rnd_slice_bias_s_10_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_9_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_9_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_0_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_0_S ;
wire un2_temp_imag_rnd_slice_bias_cry_0_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_1_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_1_S ;
wire un2_temp_imag_rnd_slice_bias_cry_1_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_2_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_2_S ;
wire un2_temp_imag_rnd_slice_bias_cry_2_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_3_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_3_S ;
wire un2_temp_imag_rnd_slice_bias_cry_3_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_4_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_4_S ;
wire un2_temp_imag_rnd_slice_bias_cry_4_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_5_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_5_S ;
wire un2_temp_imag_rnd_slice_bias_cry_5_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_6_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_6_S ;
wire un2_temp_imag_rnd_slice_bias_cry_6_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_7_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_7_S ;
wire un2_temp_imag_rnd_slice_bias_cry_7_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_8_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_8_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_9_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_9_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_10_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_10_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_11_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_11_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_12_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_12_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_13_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_13_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_14_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_14_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_15_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_15_Y ;
wire un2_temp_imag_rnd_slice_bias_s_17_FCO ;
wire un2_temp_imag_rnd_slice_bias_s_17_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_16_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_16_Y ;
wire un2_temp_real_rnd_slice_bias_cry_0_Z ;
wire un2_temp_real_rnd_slice_bias_cry_0_S ;
wire un2_temp_real_rnd_slice_bias_cry_0_Y ;
wire un2_temp_real_rnd_slice_bias_cry_1_Z ;
wire un2_temp_real_rnd_slice_bias_cry_1_S ;
wire un2_temp_real_rnd_slice_bias_cry_1_Y ;
wire un2_temp_real_rnd_slice_bias_cry_2_Z ;
wire un2_temp_real_rnd_slice_bias_cry_2_S ;
wire un2_temp_real_rnd_slice_bias_cry_2_Y ;
wire un2_temp_real_rnd_slice_bias_cry_3_Z ;
wire un2_temp_real_rnd_slice_bias_cry_3_S ;
wire un2_temp_real_rnd_slice_bias_cry_3_Y ;
wire un2_temp_real_rnd_slice_bias_cry_4_Z ;
wire un2_temp_real_rnd_slice_bias_cry_4_S ;
wire un2_temp_real_rnd_slice_bias_cry_4_Y ;
wire un2_temp_real_rnd_slice_bias_cry_5_Z ;
wire un2_temp_real_rnd_slice_bias_cry_5_S ;
wire un2_temp_real_rnd_slice_bias_cry_5_Y ;
wire un2_temp_real_rnd_slice_bias_cry_6_Z ;
wire un2_temp_real_rnd_slice_bias_cry_6_S ;
wire un2_temp_real_rnd_slice_bias_cry_6_Y ;
wire un2_temp_real_rnd_slice_bias_cry_7_Z ;
wire un2_temp_real_rnd_slice_bias_cry_7_S ;
wire un2_temp_real_rnd_slice_bias_cry_7_Y ;
wire un2_temp_real_rnd_slice_bias_cry_8_Z ;
wire un2_temp_real_rnd_slice_bias_cry_8_Y ;
wire un2_temp_real_rnd_slice_bias_cry_9_Z ;
wire un2_temp_real_rnd_slice_bias_cry_9_Y ;
wire un2_temp_real_rnd_slice_bias_cry_10_Z ;
wire un2_temp_real_rnd_slice_bias_cry_10_Y ;
wire un2_temp_real_rnd_slice_bias_cry_11_Z ;
wire un2_temp_real_rnd_slice_bias_cry_11_Y ;
wire un2_temp_real_rnd_slice_bias_cry_12_Z ;
wire un2_temp_real_rnd_slice_bias_cry_12_Y ;
wire un2_temp_real_rnd_slice_bias_cry_13_Z ;
wire un2_temp_real_rnd_slice_bias_cry_13_Y ;
wire un2_temp_real_rnd_slice_bias_cry_14_Z ;
wire un2_temp_real_rnd_slice_bias_cry_14_Y ;
wire un2_temp_real_rnd_slice_bias_cry_15_Z ;
wire un2_temp_real_rnd_slice_bias_cry_15_Y ;
wire un2_temp_real_rnd_slice_bias_s_17_FCO ;
wire un2_temp_real_rnd_slice_bias_s_17_Y ;
wire un2_temp_real_rnd_slice_bias_cry_16_Z ;
wire un2_temp_real_rnd_slice_bias_cry_16_Y ;
wire imag_b_out_sum_cry_0_Z ;
wire imag_b_out_sum_cry_0_S ;
wire imag_b_out_sum_cry_0_Y ;
wire imag_b_out_sum_cry_1_Z ;
wire imag_b_out_sum_cry_1_Y ;
wire imag_b_out_sum_cry_2_Z ;
wire imag_b_out_sum_cry_2_Y ;
wire imag_b_out_sum_cry_3_Z ;
wire imag_b_out_sum_cry_3_Y ;
wire imag_b_out_sum_cry_4_Z ;
wire imag_b_out_sum_cry_4_Y ;
wire imag_b_out_sum_cry_5_Z ;
wire imag_b_out_sum_cry_5_Y ;
wire imag_b_out_sum_cry_6_Z ;
wire imag_b_out_sum_cry_6_Y ;
wire imag_b_out_sum_cry_7_Z ;
wire imag_b_out_sum_cry_7_Y ;
wire imag_b_out_sum_cry_8_Z ;
wire imag_b_out_sum_cry_8_Y ;
wire imag_b_out_sum_s_10_FCO ;
wire imag_b_out_sum_s_10_Y ;
wire imag_b_out_sum_cry_9_Z ;
wire imag_b_out_sum_cry_9_Y ;
wire un9_overflow_sig ;
wire overflow_sig_2_0 ;
// @47:296
  SLE \real_a_pipe_1[3]  (
	.Q(real_a_pipe_1[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_a_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \real_a_pipe_1[4]  (
	.Q(real_a_pipe_1[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_a_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \real_a_pipe_1[5]  (
	.Q(real_a_pipe_1[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_a_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \real_a_pipe_1[6]  (
	.Q(real_a_pipe_1[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_a_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \real_a_pipe_1[7]  (
	.Q(real_a_pipe_1[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_a_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \real_a_pipe_1[8]  (
	.Q(real_a_pipe_1[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_a_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[15]  (
	.Q(temp_real_slice[15]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[16]  (
	.Q(temp_real_slice[16]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[17]  (
	.Q(temp_real_slice[17]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[34]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \imag_a_pipe_1[0]  (
	.Q(imag_b_out_sum),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_a_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \imag_a_pipe_1[1]  (
	.Q(imag_a_pipe_1[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_a_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \imag_a_pipe_1[2]  (
	.Q(imag_a_pipe_1[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_a_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \imag_a_pipe_1[3]  (
	.Q(imag_a_pipe_1[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_a_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \imag_a_pipe_1[4]  (
	.Q(imag_a_pipe_1[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_a_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \imag_a_pipe_1[5]  (
	.Q(imag_a_pipe_1[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_a_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \imag_a_pipe_1[6]  (
	.Q(imag_a_pipe_1[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_a_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \imag_a_pipe_1[7]  (
	.Q(imag_a_pipe_1[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_a_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \imag_a_pipe_1[8]  (
	.Q(imag_a_pipe_1[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_a_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \real_a_pipe_1[0]  (
	.Q(real_b_out_sum),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_a_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \real_a_pipe_1[1]  (
	.Q(real_a_pipe_1[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_a_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \real_a_pipe_1[2]  (
	.Q(real_a_pipe_1[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_a_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[0]  (
	.Q(temp_real_slice[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[1]  (
	.Q(temp_real_slice[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[2]  (
	.Q(temp_real_slice[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[3]  (
	.Q(temp_real_slice[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[4]  (
	.Q(temp_real_slice[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[5]  (
	.Q(temp_real_slice[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[6]  (
	.Q(temp_real_slice[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[7]  (
	.Q(temp_real_slice[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[8]  (
	.Q(temp_real_slice[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[9]  (
	.Q(temp_real_slice[9]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[10]  (
	.Q(temp_real_slice[10]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[11]  (
	.Q(temp_real_slice[11]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[12]  (
	.Q(temp_real_slice[12]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[13]  (
	.Q(temp_real_slice[13]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_real_slice[14]  (
	.Q(temp_real_slice[14]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_real[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[3]  (
	.Q(temp_imag_slice[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[4]  (
	.Q(temp_imag_slice[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[5]  (
	.Q(temp_imag_slice[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[6]  (
	.Q(temp_imag_slice[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[7]  (
	.Q(temp_imag_slice[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[8]  (
	.Q(temp_imag_slice[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[9]  (
	.Q(temp_imag_slice[9]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[10]  (
	.Q(temp_imag_slice[10]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[11]  (
	.Q(temp_imag_slice[11]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[12]  (
	.Q(temp_imag_slice[12]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[13]  (
	.Q(temp_imag_slice[13]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[14]  (
	.Q(temp_imag_slice[14]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[15]  (
	.Q(temp_imag_slice[15]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[16]  (
	.Q(temp_imag_slice[16]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[17]  (
	.Q(temp_imag_slice[17]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[34]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \imag_a_pipe_0[6]  (
	.Q(imag_a_pipe_0[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \imag_a_pipe_0[7]  (
	.Q(imag_a_pipe_0[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \imag_a_pipe_0[8]  (
	.Q(imag_a_pipe_0[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \real_a_pipe_0[0]  (
	.Q(real_a_pipe_0[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \real_a_pipe_0[1]  (
	.Q(real_a_pipe_0[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \real_a_pipe_0[2]  (
	.Q(real_a_pipe_0[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \real_a_pipe_0[3]  (
	.Q(real_a_pipe_0[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \real_a_pipe_0[4]  (
	.Q(real_a_pipe_0[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \real_a_pipe_0[5]  (
	.Q(real_a_pipe_0[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \real_a_pipe_0[6]  (
	.Q(real_a_pipe_0[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \real_a_pipe_0[7]  (
	.Q(real_a_pipe_0[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \real_a_pipe_0[8]  (
	.Q(real_a_pipe_0[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[0]  (
	.Q(temp_imag_slice[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[1]  (
	.Q(temp_imag_slice[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \temp_imag_slice[2]  (
	.Q(temp_imag_slice[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(temp_imag[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_imag_trunc_rnd[1]  (
	.Q(temp_imag_trunc_rnd[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_imag_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_imag_trunc_rnd[2]  (
	.Q(temp_imag_trunc_rnd[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_imag_rnd_slice_bias_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_imag_trunc_rnd[3]  (
	.Q(temp_imag_trunc_rnd[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_imag_rnd_slice_bias_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_imag_trunc_rnd[4]  (
	.Q(temp_imag_trunc_rnd[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_imag_rnd_slice_bias_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_imag_trunc_rnd[5]  (
	.Q(temp_imag_trunc_rnd[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_imag_rnd_slice_bias_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_imag_trunc_rnd[6]  (
	.Q(temp_imag_trunc_rnd[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_imag_rnd_slice_bias_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_imag_trunc_rnd[7]  (
	.Q(temp_imag_trunc_rnd[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_imag_rnd_slice_bias_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_imag_trunc_rnd[8]  (
	.Q(temp_imag_trunc_rnd[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_imag_rnd_slice_bias_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_imag_trunc_rnd[9]  (
	.Q(temp_imag_trunc_rnd[9]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_imag_rnd_slice_bias_s_17_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \imag_a_pipe_0[0]  (
	.Q(imag_a_pipe_0[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \imag_a_pipe_0[1]  (
	.Q(imag_a_pipe_0[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \imag_a_pipe_0[2]  (
	.Q(imag_a_pipe_0[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \imag_a_pipe_0[3]  (
	.Q(imag_a_pipe_0[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \imag_a_pipe_0[4]  (
	.Q(imag_a_pipe_0[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:263
  SLE \imag_a_pipe_0[5]  (
	.Q(imag_a_pipe_0[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_b_out_sum_slice[7]  (
	.Q(imag_b_out_sum_slice[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_b_out_sum_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_b_out_sum_slice[8]  (
	.Q(imag_b_out_sum_slice[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_b_out_sum_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_b_out_sum_slice[9]  (
	.Q(imag_b_out_sum_slice[9]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_b_out_sum_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_b_out_sum_slice[10]  (
	.Q(imag_b_out_sum_slice[10]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_b_out_sum_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_b_out_sum_slice[1]  (
	.Q(real_b_out_sum_slice[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_b_out_sum_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_b_out_sum_slice[2]  (
	.Q(real_b_out_sum_slice[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_b_out_sum_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_b_out_sum_slice[3]  (
	.Q(real_b_out_sum_slice[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_b_out_sum_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_b_out_sum_slice[4]  (
	.Q(real_b_out_sum_slice[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_b_out_sum_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_b_out_sum_slice[5]  (
	.Q(real_b_out_sum_slice[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_b_out_sum_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_b_out_sum_slice[6]  (
	.Q(real_b_out_sum_slice[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_b_out_sum_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_b_out_sum_slice[7]  (
	.Q(real_b_out_sum_slice[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_b_out_sum_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_b_out_sum_slice[8]  (
	.Q(real_b_out_sum_slice[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_b_out_sum_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_b_out_sum_slice[9]  (
	.Q(real_b_out_sum_slice[9]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_b_out_sum_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_b_out_sum_slice[10]  (
	.Q(real_b_out_sum_slice[10]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(real_b_out_sum_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_imag_trunc_rnd[0]  (
	.Q(un5_imag_a_out_sum),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_imag_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_b_out_sum_trunc_rnd[0]  (
	.Q(tf_comp_ram_dat_w_0_1[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_b_out_sum_trunc_rnd[1]  (
	.Q(tf_comp_ram_dat_w_0_1[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_b_out_sum_trunc_rnd[2]  (
	.Q(tf_comp_ram_dat_w_0_1[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_b_out_sum_trunc_rnd[3]  (
	.Q(tf_comp_ram_dat_w_0_1[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_b_out_sum_trunc_rnd[4]  (
	.Q(tf_comp_ram_dat_w_0_1[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_b_out_sum_trunc_rnd[5]  (
	.Q(tf_comp_ram_dat_w_0_1[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_b_out_sum_trunc_rnd[6]  (
	.Q(tf_comp_ram_dat_w_0_1[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_b_out_sum_trunc_rnd[7]  (
	.Q(tf_comp_ram_dat_w_0_1[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_b_out_sum_trunc_rnd[8]  (
	.Q(tf_comp_ram_dat_w_0_1[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_b_out_sum_slice[1]  (
	.Q(imag_b_out_sum_slice[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_b_out_sum_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_b_out_sum_slice[2]  (
	.Q(imag_b_out_sum_slice[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_b_out_sum_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_b_out_sum_slice[3]  (
	.Q(imag_b_out_sum_slice[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_b_out_sum_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_b_out_sum_slice[4]  (
	.Q(imag_b_out_sum_slice[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_b_out_sum_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_b_out_sum_slice[5]  (
	.Q(imag_b_out_sum_slice[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_b_out_sum_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_b_out_sum_slice[6]  (
	.Q(imag_b_out_sum_slice[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(imag_b_out_sum_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_a_out_sum_slice[5]  (
	.Q(real_a_out_sum_slice[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_real_a_out_sum_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_a_out_sum_slice[6]  (
	.Q(real_a_out_sum_slice[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_real_a_out_sum_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_a_out_sum_slice[7]  (
	.Q(real_a_out_sum_slice[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_real_a_out_sum_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_a_out_sum_slice[8]  (
	.Q(real_a_out_sum_slice[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_real_a_out_sum_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_a_out_sum_slice[9]  (
	.Q(real_a_out_sum_slice[9]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_real_a_out_sum_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_a_out_sum_slice[10]  (
	.Q(real_a_out_sum_slice[10]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_real_a_out_sum_s_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_b_out_sum_trunc_rnd[0]  (
	.Q(tf_comp_ram_dat_w_0_1[9]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_b_out_sum_trunc_rnd[1]  (
	.Q(tf_comp_ram_dat_w_0_1[10]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_b_out_sum_trunc_rnd[2]  (
	.Q(tf_comp_ram_dat_w_0_1[11]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_b_out_sum_trunc_rnd[3]  (
	.Q(tf_comp_ram_dat_w_0_1[12]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_b_out_sum_trunc_rnd[4]  (
	.Q(tf_comp_ram_dat_w_0_1[13]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_b_out_sum_trunc_rnd[5]  (
	.Q(tf_comp_ram_dat_w_0_1[14]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_b_out_sum_trunc_rnd[6]  (
	.Q(tf_comp_ram_dat_w_0_1[15]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_b_out_sum_trunc_rnd[7]  (
	.Q(tf_comp_ram_dat_w_0_1[16]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_b_out_sum_trunc_rnd[8]  (
	.Q(tf_comp_ram_dat_w_0_1[17]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_a_out_sum_slice[1]  (
	.Q(imag_a_out_sum_slice[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_imag_a_out_sum_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_a_out_sum_slice[2]  (
	.Q(imag_a_out_sum_slice[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_imag_a_out_sum_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_a_out_sum_slice[3]  (
	.Q(imag_a_out_sum_slice[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_imag_a_out_sum_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_a_out_sum_slice[4]  (
	.Q(imag_a_out_sum_slice[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_imag_a_out_sum_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_a_out_sum_slice[5]  (
	.Q(imag_a_out_sum_slice[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_imag_a_out_sum_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_a_out_sum_slice[6]  (
	.Q(imag_a_out_sum_slice[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_imag_a_out_sum_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_a_out_sum_slice[7]  (
	.Q(imag_a_out_sum_slice[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_imag_a_out_sum_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_a_out_sum_slice[8]  (
	.Q(imag_a_out_sum_slice[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_imag_a_out_sum_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_a_out_sum_slice[9]  (
	.Q(imag_a_out_sum_slice[9]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_imag_a_out_sum_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_a_out_sum_slice[10]  (
	.Q(imag_a_out_sum_slice[10]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_imag_a_out_sum_s_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_a_out_sum_slice[0]  (
	.Q(real_a_out_sum_slice[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_real_a_out_sum_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_a_out_sum_slice[1]  (
	.Q(real_a_out_sum_slice[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_real_a_out_sum_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_a_out_sum_slice[2]  (
	.Q(real_a_out_sum_slice[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_real_a_out_sum_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_a_out_sum_slice[3]  (
	.Q(real_a_out_sum_slice[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_real_a_out_sum_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \real_a_out_sum_slice[4]  (
	.Q(real_a_out_sum_slice[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_real_a_out_sum_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_a_out_sum_trunc_rnd[4]  (
	.Q(tf_comp_ram_dat_w_0_0[13]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_a_out_sum_trunc_rnd[5]  (
	.Q(tf_comp_ram_dat_w_0_0[14]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_a_out_sum_trunc_rnd[6]  (
	.Q(tf_comp_ram_dat_w_0_0[15]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_a_out_sum_trunc_rnd[7]  (
	.Q(tf_comp_ram_dat_w_0_0[16]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_a_out_sum_trunc_rnd[8]  (
	.Q(tf_comp_ram_dat_w_0_0[17]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_a_out_sum_trunc_rnd[0]  (
	.Q(tf_comp_ram_dat_w_0_0[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_a_out_sum_trunc_rnd[1]  (
	.Q(tf_comp_ram_dat_w_0_0[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_a_out_sum_trunc_rnd[2]  (
	.Q(tf_comp_ram_dat_w_0_0[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_a_out_sum_trunc_rnd[3]  (
	.Q(tf_comp_ram_dat_w_0_0[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_a_out_sum_trunc_rnd[4]  (
	.Q(tf_comp_ram_dat_w_0_0[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_a_out_sum_trunc_rnd[5]  (
	.Q(tf_comp_ram_dat_w_0_0[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_a_out_sum_trunc_rnd[6]  (
	.Q(tf_comp_ram_dat_w_0_0[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_a_out_sum_trunc_rnd[7]  (
	.Q(tf_comp_ram_dat_w_0_0[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \real_a_out_sum_trunc_rnd[8]  (
	.Q(tf_comp_ram_dat_w_0_0[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:339
  SLE \imag_a_out_sum_slice[0]  (
	.Q(imag_a_out_sum_slice[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_imag_a_out_sum_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_real_trunc_rnd[0]  (
	.Q(temp_real_trunc_rnd[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_real_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_real_trunc_rnd[1]  (
	.Q(temp_real_trunc_rnd[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_real_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_real_trunc_rnd[2]  (
	.Q(temp_real_trunc_rnd[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_real_rnd_slice_bias_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_real_trunc_rnd[3]  (
	.Q(temp_real_trunc_rnd[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_real_rnd_slice_bias_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_real_trunc_rnd[4]  (
	.Q(temp_real_trunc_rnd[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_real_rnd_slice_bias_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_real_trunc_rnd[5]  (
	.Q(temp_real_trunc_rnd[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_real_rnd_slice_bias_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_real_trunc_rnd[6]  (
	.Q(temp_real_trunc_rnd[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_real_rnd_slice_bias_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_real_trunc_rnd[7]  (
	.Q(temp_real_trunc_rnd[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_real_rnd_slice_bias_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_real_trunc_rnd[8]  (
	.Q(temp_real_trunc_rnd[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_real_rnd_slice_bias_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:296
  SLE \temp_real_trunc_rnd[9]  (
	.Q(temp_real_trunc_rnd[9]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_temp_real_rnd_slice_bias_s_17_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_a_out_sum_trunc_rnd[0]  (
	.Q(tf_comp_ram_dat_w_0_0[9]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_a_out_sum_trunc_rnd[1]  (
	.Q(tf_comp_ram_dat_w_0_0[10]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_a_out_sum_trunc_rnd[2]  (
	.Q(tf_comp_ram_dat_w_0_0[11]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \imag_a_out_sum_trunc_rnd[3]  (
	.Q(tf_comp_ram_dat_w_0_0[12]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_3[6]  (
	.Q(bf0_adr_a_out[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_0[7]  (
	.Q(adr_a_pipe_0[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_1[7]  (
	.Q(adr_a_pipe_1[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_2[7]  (
	.Q(adr_a_pipe_2[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_3[7]  (
	.Q(bf0_adr_a_out[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \do_calc_pipe[0]  (
	.Q(do_calc_pipe[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_do_calc),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \do_calc_pipe[1]  (
	.Q(do_calc_pipe[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(do_calc_pipe[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \do_calc_pipe[2]  (
	.Q(do_calc_pipe[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(do_calc_pipe[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \do_calc_pipe_0[3]  (
	.Q(bf0_calc_done),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(do_calc_pipe[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_0[3]  (
	.Q(adr_a_pipe_0[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_1[3]  (
	.Q(adr_a_pipe_1[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_2[3]  (
	.Q(adr_a_pipe_2[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_3[3]  (
	.Q(bf0_adr_a_out[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_0[4]  (
	.Q(adr_a_pipe_0[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_1[4]  (
	.Q(adr_a_pipe_1[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_2[4]  (
	.Q(adr_a_pipe_2[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_3[4]  (
	.Q(bf0_adr_a_out[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_0[5]  (
	.Q(adr_a_pipe_0[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_1[5]  (
	.Q(adr_a_pipe_1[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_2[5]  (
	.Q(adr_a_pipe_2[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_3[5]  (
	.Q(bf0_adr_a_out[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_0[6]  (
	.Q(adr_a_pipe_0[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_1[6]  (
	.Q(adr_a_pipe_1[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_2[6]  (
	.Q(adr_a_pipe_2[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_1[7]  (
	.Q(adr_b_pipe_1[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_2[7]  (
	.Q(adr_b_pipe_2[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_3[7]  (
	.Q(bf0_adr_b_out[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_0[0]  (
	.Q(adr_a_pipe_0[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_1[0]  (
	.Q(adr_a_pipe_1[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_2[0]  (
	.Q(adr_a_pipe_2[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_3[0]  (
	.Q(bf0_adr_a_out[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_0[1]  (
	.Q(adr_a_pipe_0[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_1[1]  (
	.Q(adr_a_pipe_1[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_2[1]  (
	.Q(adr_a_pipe_2[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_3[1]  (
	.Q(bf0_adr_a_out[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_0[2]  (
	.Q(adr_a_pipe_0[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_1[2]  (
	.Q(adr_a_pipe_1[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_2[2]  (
	.Q(adr_a_pipe_2[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_a_pipe_3[2]  (
	.Q(bf0_adr_a_out[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_a_pipe_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_2[3]  (
	.Q(adr_b_pipe_2[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_3[3]  (
	.Q(bf0_adr_b_out[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_0[4]  (
	.Q(adr_b_pipe_0[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_1[4]  (
	.Q(adr_b_pipe_1[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_2[4]  (
	.Q(adr_b_pipe_2[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_3[4]  (
	.Q(bf0_adr_b_out[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_0[5]  (
	.Q(adr_b_pipe_0[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_1[5]  (
	.Q(adr_b_pipe_1[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_2[5]  (
	.Q(adr_b_pipe_2[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_3[5]  (
	.Q(bf0_adr_b_out[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_0[6]  (
	.Q(adr_b_pipe_0[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_1[6]  (
	.Q(adr_b_pipe_1[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_2[6]  (
	.Q(adr_b_pipe_2[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_3[6]  (
	.Q(bf0_adr_b_out[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_0[7]  (
	.Q(adr_b_pipe_0[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE overflow_sig (
	.Q(bf0_overflow),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(overflow_sig_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_0[0]  (
	.Q(adr_b_pipe_0[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_1[0]  (
	.Q(adr_b_pipe_1[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_2[0]  (
	.Q(adr_b_pipe_2[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_3[0]  (
	.Q(bf0_adr_b_out[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_0[1]  (
	.Q(adr_b_pipe_0[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_1[1]  (
	.Q(adr_b_pipe_1[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_2[1]  (
	.Q(adr_b_pipe_2[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_3[1]  (
	.Q(bf0_adr_b_out[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_0[2]  (
	.Q(adr_b_pipe_0[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_1[2]  (
	.Q(adr_b_pipe_1[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_2[2]  (
	.Q(adr_b_pipe_2[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_3[2]  (
	.Q(bf0_adr_b_out[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_0[3]  (
	.Q(adr_b_pipe_0[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:386
  SLE \adr_b_pipe_1[3]  (
	.Q(adr_b_pipe_1[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(adr_b_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:325
  ARI1 un5_imag_a_out_sum_cry_0 (
	.FCO(un5_imag_a_out_sum_cry_0_Z),
	.S(un5_imag_a_out_sum_cry_0_S),
	.Y(un5_imag_a_out_sum_cry_0_Y),
	.B(un5_imag_a_out_sum),
	.C(GND),
	.D(GND),
	.A(imag_b_out_sum),
	.FCI(GND)
);
defparam un5_imag_a_out_sum_cry_0.INIT=20'h555AA;
// @47:325
  ARI1 un5_imag_a_out_sum_cry_1 (
	.FCO(un5_imag_a_out_sum_cry_1_Z),
	.S(un5_imag_a_out_sum_cry_1_S),
	.Y(un5_imag_a_out_sum_cry_1_Y),
	.B(temp_imag_trunc_rnd[1]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[1]),
	.FCI(un5_imag_a_out_sum_cry_0_Z)
);
defparam un5_imag_a_out_sum_cry_1.INIT=20'h555AA;
// @47:325
  ARI1 un5_imag_a_out_sum_cry_2 (
	.FCO(un5_imag_a_out_sum_cry_2_Z),
	.S(un5_imag_a_out_sum_cry_2_S),
	.Y(un5_imag_a_out_sum_cry_2_Y),
	.B(temp_imag_trunc_rnd[2]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[2]),
	.FCI(un5_imag_a_out_sum_cry_1_Z)
);
defparam un5_imag_a_out_sum_cry_2.INIT=20'h555AA;
// @47:325
  ARI1 un5_imag_a_out_sum_cry_3 (
	.FCO(un5_imag_a_out_sum_cry_3_Z),
	.S(un5_imag_a_out_sum_cry_3_S),
	.Y(un5_imag_a_out_sum_cry_3_Y),
	.B(temp_imag_trunc_rnd[3]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[3]),
	.FCI(un5_imag_a_out_sum_cry_2_Z)
);
defparam un5_imag_a_out_sum_cry_3.INIT=20'h555AA;
// @47:325
  ARI1 un5_imag_a_out_sum_cry_4 (
	.FCO(un5_imag_a_out_sum_cry_4_Z),
	.S(un5_imag_a_out_sum_cry_4_S),
	.Y(un5_imag_a_out_sum_cry_4_Y),
	.B(temp_imag_trunc_rnd[4]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[4]),
	.FCI(un5_imag_a_out_sum_cry_3_Z)
);
defparam un5_imag_a_out_sum_cry_4.INIT=20'h555AA;
// @47:325
  ARI1 un5_imag_a_out_sum_cry_5 (
	.FCO(un5_imag_a_out_sum_cry_5_Z),
	.S(un5_imag_a_out_sum_cry_5_S),
	.Y(un5_imag_a_out_sum_cry_5_Y),
	.B(temp_imag_trunc_rnd[5]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[5]),
	.FCI(un5_imag_a_out_sum_cry_4_Z)
);
defparam un5_imag_a_out_sum_cry_5.INIT=20'h555AA;
// @47:325
  ARI1 un5_imag_a_out_sum_cry_6 (
	.FCO(un5_imag_a_out_sum_cry_6_Z),
	.S(un5_imag_a_out_sum_cry_6_S),
	.Y(un5_imag_a_out_sum_cry_6_Y),
	.B(temp_imag_trunc_rnd[6]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[6]),
	.FCI(un5_imag_a_out_sum_cry_5_Z)
);
defparam un5_imag_a_out_sum_cry_6.INIT=20'h555AA;
// @47:325
  ARI1 un5_imag_a_out_sum_cry_7 (
	.FCO(un5_imag_a_out_sum_cry_7_Z),
	.S(un5_imag_a_out_sum_cry_7_S),
	.Y(un5_imag_a_out_sum_cry_7_Y),
	.B(temp_imag_trunc_rnd[7]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[7]),
	.FCI(un5_imag_a_out_sum_cry_6_Z)
);
defparam un5_imag_a_out_sum_cry_7.INIT=20'h555AA;
// @47:325
  ARI1 un5_imag_a_out_sum_cry_8 (
	.FCO(un5_imag_a_out_sum_cry_8_Z),
	.S(un5_imag_a_out_sum_cry_8_S),
	.Y(un5_imag_a_out_sum_cry_8_Y),
	.B(temp_imag_trunc_rnd[8]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[8]),
	.FCI(un5_imag_a_out_sum_cry_7_Z)
);
defparam un5_imag_a_out_sum_cry_8.INIT=20'h555AA;
// @47:325
  ARI1 un5_imag_a_out_sum_s_10 (
	.FCO(un5_imag_a_out_sum_s_10_FCO),
	.S(un5_imag_a_out_sum_s_10_S),
	.Y(un5_imag_a_out_sum_s_10_Y),
	.B(imag_a_pipe_1[8]),
	.C(temp_imag_trunc_rnd[9]),
	.D(GND),
	.A(VCC),
	.FCI(un5_imag_a_out_sum_cry_9_Z)
);
defparam un5_imag_a_out_sum_s_10.INIT=20'h46600;
// @47:325
  ARI1 un5_imag_a_out_sum_cry_9 (
	.FCO(un5_imag_a_out_sum_cry_9_Z),
	.S(un5_imag_a_out_sum_cry_9_S),
	.Y(un5_imag_a_out_sum_cry_9_Y),
	.B(temp_imag_trunc_rnd[9]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[8]),
	.FCI(un5_imag_a_out_sum_cry_8_Z)
);
defparam un5_imag_a_out_sum_cry_9.INIT=20'h555AA;
// @47:324
  ARI1 un5_real_a_out_sum_cry_0 (
	.FCO(un5_real_a_out_sum_cry_0_Z),
	.S(un5_real_a_out_sum_cry_0_S),
	.Y(un5_real_a_out_sum_cry_0_Y),
	.B(temp_real_trunc_rnd[0]),
	.C(GND),
	.D(GND),
	.A(real_b_out_sum),
	.FCI(GND)
);
defparam un5_real_a_out_sum_cry_0.INIT=20'h555AA;
// @47:324
  ARI1 un5_real_a_out_sum_cry_1 (
	.FCO(un5_real_a_out_sum_cry_1_Z),
	.S(un5_real_a_out_sum_cry_1_S),
	.Y(un5_real_a_out_sum_cry_1_Y),
	.B(temp_real_trunc_rnd[1]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[1]),
	.FCI(un5_real_a_out_sum_cry_0_Z)
);
defparam un5_real_a_out_sum_cry_1.INIT=20'h555AA;
// @47:324
  ARI1 un5_real_a_out_sum_cry_2 (
	.FCO(un5_real_a_out_sum_cry_2_Z),
	.S(un5_real_a_out_sum_cry_2_S),
	.Y(un5_real_a_out_sum_cry_2_Y),
	.B(temp_real_trunc_rnd[2]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[2]),
	.FCI(un5_real_a_out_sum_cry_1_Z)
);
defparam un5_real_a_out_sum_cry_2.INIT=20'h555AA;
// @47:324
  ARI1 un5_real_a_out_sum_cry_3 (
	.FCO(un5_real_a_out_sum_cry_3_Z),
	.S(un5_real_a_out_sum_cry_3_S),
	.Y(un5_real_a_out_sum_cry_3_Y),
	.B(temp_real_trunc_rnd[3]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[3]),
	.FCI(un5_real_a_out_sum_cry_2_Z)
);
defparam un5_real_a_out_sum_cry_3.INIT=20'h555AA;
// @47:324
  ARI1 un5_real_a_out_sum_cry_4 (
	.FCO(un5_real_a_out_sum_cry_4_Z),
	.S(un5_real_a_out_sum_cry_4_S),
	.Y(un5_real_a_out_sum_cry_4_Y),
	.B(temp_real_trunc_rnd[4]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[4]),
	.FCI(un5_real_a_out_sum_cry_3_Z)
);
defparam un5_real_a_out_sum_cry_4.INIT=20'h555AA;
// @47:324
  ARI1 un5_real_a_out_sum_cry_5 (
	.FCO(un5_real_a_out_sum_cry_5_Z),
	.S(un5_real_a_out_sum_cry_5_S),
	.Y(un5_real_a_out_sum_cry_5_Y),
	.B(temp_real_trunc_rnd[5]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[5]),
	.FCI(un5_real_a_out_sum_cry_4_Z)
);
defparam un5_real_a_out_sum_cry_5.INIT=20'h555AA;
// @47:324
  ARI1 un5_real_a_out_sum_cry_6 (
	.FCO(un5_real_a_out_sum_cry_6_Z),
	.S(un5_real_a_out_sum_cry_6_S),
	.Y(un5_real_a_out_sum_cry_6_Y),
	.B(temp_real_trunc_rnd[6]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[6]),
	.FCI(un5_real_a_out_sum_cry_5_Z)
);
defparam un5_real_a_out_sum_cry_6.INIT=20'h555AA;
// @47:324
  ARI1 un5_real_a_out_sum_cry_7 (
	.FCO(un5_real_a_out_sum_cry_7_Z),
	.S(un5_real_a_out_sum_cry_7_S),
	.Y(un5_real_a_out_sum_cry_7_Y),
	.B(temp_real_trunc_rnd[7]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[7]),
	.FCI(un5_real_a_out_sum_cry_6_Z)
);
defparam un5_real_a_out_sum_cry_7.INIT=20'h555AA;
// @47:324
  ARI1 un5_real_a_out_sum_cry_8 (
	.FCO(un5_real_a_out_sum_cry_8_Z),
	.S(un5_real_a_out_sum_cry_8_S),
	.Y(un5_real_a_out_sum_cry_8_Y),
	.B(temp_real_trunc_rnd[8]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[8]),
	.FCI(un5_real_a_out_sum_cry_7_Z)
);
defparam un5_real_a_out_sum_cry_8.INIT=20'h555AA;
// @47:324
  ARI1 un5_real_a_out_sum_s_10 (
	.FCO(un5_real_a_out_sum_s_10_FCO),
	.S(un5_real_a_out_sum_s_10_S),
	.Y(un5_real_a_out_sum_s_10_Y),
	.B(real_a_pipe_1[8]),
	.C(temp_real_trunc_rnd[9]),
	.D(GND),
	.A(VCC),
	.FCI(un5_real_a_out_sum_cry_9_Z)
);
defparam un5_real_a_out_sum_s_10.INIT=20'h46600;
// @47:324
  ARI1 un5_real_a_out_sum_cry_9 (
	.FCO(un5_real_a_out_sum_cry_9_Z),
	.S(un5_real_a_out_sum_cry_9_S),
	.Y(un5_real_a_out_sum_cry_9_Y),
	.B(temp_real_trunc_rnd[9]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[8]),
	.FCI(un5_real_a_out_sum_cry_8_Z)
);
defparam un5_real_a_out_sum_cry_9.INIT=20'h555AA;
// @47:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_0 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_0_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_0_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_0_Y),
	.B(imag_a_out_sum_slice[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(imag_a_out_sum_slice[1])
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_0.INIT=20'h4AA00;
// @47:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_1 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_1_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_1_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_1_Y),
	.B(imag_a_out_sum_slice[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_0_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_1.INIT=20'h4AA00;
// @47:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_2 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_2_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_2_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_2_Y),
	.B(imag_a_out_sum_slice[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_1_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_2.INIT=20'h4AA00;
// @47:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_3 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_3_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_3_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_3_Y),
	.B(imag_a_out_sum_slice[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_2_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_3.INIT=20'h4AA00;
// @47:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_4 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_4_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_4_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_4_Y),
	.B(imag_a_out_sum_slice[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_3_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_4.INIT=20'h4AA00;
// @47:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_5 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_5_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_5_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_5_Y),
	.B(imag_a_out_sum_slice[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_4_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_5.INIT=20'h4AA00;
// @47:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_6 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_6_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_6_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_6_Y),
	.B(imag_a_out_sum_slice[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_5_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_6.INIT=20'h4AA00;
// @47:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_7 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_7_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_7_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_7_Y),
	.B(imag_a_out_sum_slice[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_6_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_7.INIT=20'h4AA00;
// @47:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_8 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_8_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_8_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_8_Y),
	.B(imag_a_out_sum_slice[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_7_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @47:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_s_10 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_s_10_FCO),
	.S(un2_imag_a_out_sum_rnd_slice_bias_s_10_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_s_10_Y),
	.B(imag_a_out_sum_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_9_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_s_10.INIT=20'h4AA00;
// @47:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_9 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_9_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_9_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_9_Y),
	.B(imag_a_out_sum_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_8_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @47:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_0 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_0_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_0_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_0_Y),
	.B(real_a_out_sum_slice[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(real_a_out_sum_slice[1])
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_0.INIT=20'h4AA00;
// @47:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_1 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_1_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_1_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_1_Y),
	.B(real_a_out_sum_slice[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_0_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_1.INIT=20'h4AA00;
// @47:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_2 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_2_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_2_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_2_Y),
	.B(real_a_out_sum_slice[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_1_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_2.INIT=20'h4AA00;
// @47:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_3 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_3_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_3_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_3_Y),
	.B(real_a_out_sum_slice[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_2_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_3.INIT=20'h4AA00;
// @47:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_4 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_4_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_4_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_4_Y),
	.B(real_a_out_sum_slice[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_3_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_4.INIT=20'h4AA00;
// @47:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_5 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_5_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_5_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_5_Y),
	.B(real_a_out_sum_slice[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_4_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_5.INIT=20'h4AA00;
// @47:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_6 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_6_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_6_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_6_Y),
	.B(real_a_out_sum_slice[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_5_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_6.INIT=20'h4AA00;
// @47:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_7 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_7_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_7_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_7_Y),
	.B(real_a_out_sum_slice[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_6_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_7.INIT=20'h4AA00;
// @47:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_8 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_8_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_8_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_8_Y),
	.B(real_a_out_sum_slice[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_7_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @47:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_s_10 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_s_10_FCO),
	.S(un2_real_a_out_sum_rnd_slice_bias_s_10_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_s_10_Y),
	.B(real_a_out_sum_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_9_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_s_10.INIT=20'h4AA00;
// @47:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_9 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_9_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_9_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_9_Y),
	.B(real_a_out_sum_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_8_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @47:322
  ARI1 real_b_out_sum_cry_0 (
	.FCO(real_b_out_sum_cry_0_Z),
	.S(real_b_out_sum_cry_0_S),
	.Y(real_b_out_sum_cry_0_Y),
	.B(temp_real_trunc_rnd[0]),
	.C(GND),
	.D(GND),
	.A(real_b_out_sum),
	.FCI(VCC)
);
defparam real_b_out_sum_cry_0.INIT=20'h5AA55;
// @47:322
  ARI1 real_b_out_sum_cry_1 (
	.FCO(real_b_out_sum_cry_1_Z),
	.S(real_b_out_sum_Z[1]),
	.Y(real_b_out_sum_cry_1_Y),
	.B(temp_real_trunc_rnd[1]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[1]),
	.FCI(real_b_out_sum_cry_0_Z)
);
defparam real_b_out_sum_cry_1.INIT=20'h5AA55;
// @47:322
  ARI1 real_b_out_sum_cry_2 (
	.FCO(real_b_out_sum_cry_2_Z),
	.S(real_b_out_sum_Z[2]),
	.Y(real_b_out_sum_cry_2_Y),
	.B(temp_real_trunc_rnd[2]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[2]),
	.FCI(real_b_out_sum_cry_1_Z)
);
defparam real_b_out_sum_cry_2.INIT=20'h5AA55;
// @47:322
  ARI1 real_b_out_sum_cry_3 (
	.FCO(real_b_out_sum_cry_3_Z),
	.S(real_b_out_sum_Z[3]),
	.Y(real_b_out_sum_cry_3_Y),
	.B(temp_real_trunc_rnd[3]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[3]),
	.FCI(real_b_out_sum_cry_2_Z)
);
defparam real_b_out_sum_cry_3.INIT=20'h5AA55;
// @47:322
  ARI1 real_b_out_sum_cry_4 (
	.FCO(real_b_out_sum_cry_4_Z),
	.S(real_b_out_sum_Z[4]),
	.Y(real_b_out_sum_cry_4_Y),
	.B(temp_real_trunc_rnd[4]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[4]),
	.FCI(real_b_out_sum_cry_3_Z)
);
defparam real_b_out_sum_cry_4.INIT=20'h5AA55;
// @47:322
  ARI1 real_b_out_sum_cry_5 (
	.FCO(real_b_out_sum_cry_5_Z),
	.S(real_b_out_sum_Z[5]),
	.Y(real_b_out_sum_cry_5_Y),
	.B(temp_real_trunc_rnd[5]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[5]),
	.FCI(real_b_out_sum_cry_4_Z)
);
defparam real_b_out_sum_cry_5.INIT=20'h5AA55;
// @47:322
  ARI1 real_b_out_sum_cry_6 (
	.FCO(real_b_out_sum_cry_6_Z),
	.S(real_b_out_sum_Z[6]),
	.Y(real_b_out_sum_cry_6_Y),
	.B(temp_real_trunc_rnd[6]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[6]),
	.FCI(real_b_out_sum_cry_5_Z)
);
defparam real_b_out_sum_cry_6.INIT=20'h5AA55;
// @47:322
  ARI1 real_b_out_sum_cry_7 (
	.FCO(real_b_out_sum_cry_7_Z),
	.S(real_b_out_sum_Z[7]),
	.Y(real_b_out_sum_cry_7_Y),
	.B(temp_real_trunc_rnd[7]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[7]),
	.FCI(real_b_out_sum_cry_6_Z)
);
defparam real_b_out_sum_cry_7.INIT=20'h5AA55;
// @47:322
  ARI1 real_b_out_sum_cry_8 (
	.FCO(real_b_out_sum_cry_8_Z),
	.S(real_b_out_sum_Z[8]),
	.Y(real_b_out_sum_cry_8_Y),
	.B(temp_real_trunc_rnd[8]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[8]),
	.FCI(real_b_out_sum_cry_7_Z)
);
defparam real_b_out_sum_cry_8.INIT=20'h5AA55;
// @47:322
  ARI1 real_b_out_sum_s_10 (
	.FCO(real_b_out_sum_s_10_FCO),
	.S(real_b_out_sum_Z[10]),
	.Y(real_b_out_sum_s_10_Y),
	.B(real_a_pipe_1[8]),
	.C(temp_real_trunc_rnd[9]),
	.D(GND),
	.A(VCC),
	.FCI(real_b_out_sum_cry_9_Z)
);
defparam real_b_out_sum_s_10.INIT=20'h49900;
// @47:322
  ARI1 real_b_out_sum_cry_9 (
	.FCO(real_b_out_sum_cry_9_Z),
	.S(real_b_out_sum_Z[9]),
	.Y(real_b_out_sum_cry_9_Y),
	.B(temp_real_trunc_rnd[9]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[8]),
	.FCI(real_b_out_sum_cry_8_Z)
);
defparam real_b_out_sum_cry_9.INIT=20'h5AA55;
// @47:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_0 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_0_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_0_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_0_Y),
	.B(imag_a_out_sum_slice[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(imag_b_out_sum_slice[1])
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_0.INIT=20'h4AA00;
// @47:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_1 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_1_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_1_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_1_Y),
	.B(imag_b_out_sum_slice[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_0_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_1.INIT=20'h4AA00;
// @47:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_2 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_2_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_2_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_2_Y),
	.B(imag_b_out_sum_slice[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_1_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_2.INIT=20'h4AA00;
// @47:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_3 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_3_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_3_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_3_Y),
	.B(imag_b_out_sum_slice[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_2_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_3.INIT=20'h4AA00;
// @47:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_4 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_4_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_4_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_4_Y),
	.B(imag_b_out_sum_slice[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_3_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_4.INIT=20'h4AA00;
// @47:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_5 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_5_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_5_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_5_Y),
	.B(imag_b_out_sum_slice[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_4_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_5.INIT=20'h4AA00;
// @47:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_6 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_6_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_6_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_6_Y),
	.B(imag_b_out_sum_slice[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_5_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_6.INIT=20'h4AA00;
// @47:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_7 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_7_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_7_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_7_Y),
	.B(imag_b_out_sum_slice[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_6_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_7.INIT=20'h4AA00;
// @47:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_8 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_8_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_8_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_8_Y),
	.B(imag_b_out_sum_slice[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_7_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @47:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_s_10 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_s_10_FCO),
	.S(un2_imag_b_out_sum_rnd_slice_bias_s_10_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_s_10_Y),
	.B(imag_b_out_sum_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_9_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_s_10.INIT=20'h4AA00;
// @47:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_9 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_9_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_9_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_9_Y),
	.B(imag_b_out_sum_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_8_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @47:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_0 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_0_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_0_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_0_Y),
	.B(real_a_out_sum_slice[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(real_b_out_sum_slice[1])
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_0.INIT=20'h4AA00;
// @47:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_1 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_1_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_1_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_1_Y),
	.B(real_b_out_sum_slice[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_0_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_1.INIT=20'h4AA00;
// @47:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_2 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_2_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_2_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_2_Y),
	.B(real_b_out_sum_slice[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_1_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_2.INIT=20'h4AA00;
// @47:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_3 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_3_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_3_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_3_Y),
	.B(real_b_out_sum_slice[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_2_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_3.INIT=20'h4AA00;
// @47:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_4 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_4_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_4_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_4_Y),
	.B(real_b_out_sum_slice[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_3_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_4.INIT=20'h4AA00;
// @47:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_5 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_5_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_5_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_5_Y),
	.B(real_b_out_sum_slice[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_4_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_5.INIT=20'h4AA00;
// @47:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_6 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_6_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_6_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_6_Y),
	.B(real_b_out_sum_slice[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_5_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_6.INIT=20'h4AA00;
// @47:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_7 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_7_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_7_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_7_Y),
	.B(real_b_out_sum_slice[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_6_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_7.INIT=20'h4AA00;
// @47:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_8 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_8_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_8_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_8_Y),
	.B(real_b_out_sum_slice[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_7_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @47:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_s_10 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_s_10_FCO),
	.S(un2_real_b_out_sum_rnd_slice_bias_s_10_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_s_10_Y),
	.B(real_b_out_sum_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_9_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_s_10.INIT=20'h4AA00;
// @47:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_9 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_9_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_9_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_9_Y),
	.B(real_b_out_sum_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_8_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_0 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_0_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_0_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_0_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[0]),
	.FCI(GND)
);
defparam un2_temp_imag_rnd_slice_bias_cry_0.INIT=20'h5AA55;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_1 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_1_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_1_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_1_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[1]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_0_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_1.INIT=20'h5AA55;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_2 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_2_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_2_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_2_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[2]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_1_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_2.INIT=20'h5AA55;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_3 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_3_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_3_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_3_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[3]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_2_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_3.INIT=20'h5AA55;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_4 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_4_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_4_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_4_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[4]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_3_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_4.INIT=20'h5AA55;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_5 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_5_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_5_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_5_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[5]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_4_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_5.INIT=20'h5AA55;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_6 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_6_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_6_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_6_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[6]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_5_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_6.INIT=20'h5AA55;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_7 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_7_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_7_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_7_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[7]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_6_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_7.INIT=20'h5AA55;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_8 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_8_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_8_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_8_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[8]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_7_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_8.INIT=20'h555AA;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_9 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_9_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_9_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_9_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_8_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_10 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_10_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_10_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_10_Y),
	.B(temp_imag_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_9_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_10.INIT=20'h4AA00;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_11 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_11_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_11_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_11_Y),
	.B(temp_imag_slice[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_10_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_11.INIT=20'h4AA00;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_12 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_12_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_12_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_12_Y),
	.B(temp_imag_slice[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_11_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_12.INIT=20'h4AA00;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_13 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_13_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_13_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_13_Y),
	.B(temp_imag_slice[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_12_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_13.INIT=20'h4AA00;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_14 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_14_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_14_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_14_Y),
	.B(temp_imag_slice[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_13_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_14.INIT=20'h4AA00;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_15 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_15_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_15_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_15_Y),
	.B(temp_imag_slice[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_14_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_15.INIT=20'h4AA00;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_s_17 (
	.FCO(un2_temp_imag_rnd_slice_bias_s_17_FCO),
	.S(un2_temp_imag_rnd_slice_bias_s_17_S),
	.Y(un2_temp_imag_rnd_slice_bias_s_17_Y),
	.B(temp_imag_slice[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_16_Z)
);
defparam un2_temp_imag_rnd_slice_bias_s_17.INIT=20'h4AA00;
// @47:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_16 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_16_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_16_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_16_Y),
	.B(temp_imag_slice[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_15_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_16.INIT=20'h4AA00;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_0 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_0_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_0_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_0_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[0]),
	.FCI(GND)
);
defparam un2_temp_real_rnd_slice_bias_cry_0.INIT=20'h5AA55;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_1 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_1_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_1_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_1_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[1]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_0_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_1.INIT=20'h5AA55;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_2 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_2_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_2_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_2_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[2]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_1_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_2.INIT=20'h5AA55;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_3 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_3_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_3_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_3_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[3]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_2_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_3.INIT=20'h5AA55;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_4 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_4_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_4_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_4_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[4]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_3_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_4.INIT=20'h5AA55;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_5 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_5_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_5_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_5_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[5]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_4_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_5.INIT=20'h5AA55;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_6 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_6_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_6_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_6_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[6]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_5_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_6.INIT=20'h5AA55;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_7 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_7_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_7_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_7_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[7]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_6_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_7.INIT=20'h5AA55;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_8 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_8_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_8_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_8_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[8]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_7_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_8.INIT=20'h555AA;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_9 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_9_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_9_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_9_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_8_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_10 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_10_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_10_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_10_Y),
	.B(temp_real_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_9_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_10.INIT=20'h4AA00;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_11 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_11_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_11_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_11_Y),
	.B(temp_real_slice[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_10_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_11.INIT=20'h4AA00;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_12 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_12_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_12_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_12_Y),
	.B(temp_real_slice[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_11_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_12.INIT=20'h4AA00;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_13 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_13_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_13_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_13_Y),
	.B(temp_real_slice[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_12_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_13.INIT=20'h4AA00;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_14 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_14_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_14_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_14_Y),
	.B(temp_real_slice[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_13_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_14.INIT=20'h4AA00;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_15 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_15_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_15_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_15_Y),
	.B(temp_real_slice[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_14_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_15.INIT=20'h4AA00;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_s_17 (
	.FCO(un2_temp_real_rnd_slice_bias_s_17_FCO),
	.S(un2_temp_real_rnd_slice_bias_s_17_S),
	.Y(un2_temp_real_rnd_slice_bias_s_17_Y),
	.B(temp_real_slice[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_16_Z)
);
defparam un2_temp_real_rnd_slice_bias_s_17.INIT=20'h4AA00;
// @47:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_16 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_16_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_16_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_16_Y),
	.B(temp_real_slice[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_15_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_16.INIT=20'h4AA00;
// @47:323
  ARI1 imag_b_out_sum_cry_0 (
	.FCO(imag_b_out_sum_cry_0_Z),
	.S(imag_b_out_sum_cry_0_S),
	.Y(imag_b_out_sum_cry_0_Y),
	.B(un5_imag_a_out_sum),
	.C(GND),
	.D(GND),
	.A(imag_b_out_sum),
	.FCI(VCC)
);
defparam imag_b_out_sum_cry_0.INIT=20'h5AA55;
// @47:323
  ARI1 imag_b_out_sum_cry_1 (
	.FCO(imag_b_out_sum_cry_1_Z),
	.S(imag_b_out_sum_Z[1]),
	.Y(imag_b_out_sum_cry_1_Y),
	.B(temp_imag_trunc_rnd[1]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[1]),
	.FCI(imag_b_out_sum_cry_0_Z)
);
defparam imag_b_out_sum_cry_1.INIT=20'h5AA55;
// @47:323
  ARI1 imag_b_out_sum_cry_2 (
	.FCO(imag_b_out_sum_cry_2_Z),
	.S(imag_b_out_sum_Z[2]),
	.Y(imag_b_out_sum_cry_2_Y),
	.B(temp_imag_trunc_rnd[2]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[2]),
	.FCI(imag_b_out_sum_cry_1_Z)
);
defparam imag_b_out_sum_cry_2.INIT=20'h5AA55;
// @47:323
  ARI1 imag_b_out_sum_cry_3 (
	.FCO(imag_b_out_sum_cry_3_Z),
	.S(imag_b_out_sum_Z[3]),
	.Y(imag_b_out_sum_cry_3_Y),
	.B(temp_imag_trunc_rnd[3]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[3]),
	.FCI(imag_b_out_sum_cry_2_Z)
);
defparam imag_b_out_sum_cry_3.INIT=20'h5AA55;
// @47:323
  ARI1 imag_b_out_sum_cry_4 (
	.FCO(imag_b_out_sum_cry_4_Z),
	.S(imag_b_out_sum_Z[4]),
	.Y(imag_b_out_sum_cry_4_Y),
	.B(temp_imag_trunc_rnd[4]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[4]),
	.FCI(imag_b_out_sum_cry_3_Z)
);
defparam imag_b_out_sum_cry_4.INIT=20'h5AA55;
// @47:323
  ARI1 imag_b_out_sum_cry_5 (
	.FCO(imag_b_out_sum_cry_5_Z),
	.S(imag_b_out_sum_Z[5]),
	.Y(imag_b_out_sum_cry_5_Y),
	.B(temp_imag_trunc_rnd[5]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[5]),
	.FCI(imag_b_out_sum_cry_4_Z)
);
defparam imag_b_out_sum_cry_5.INIT=20'h5AA55;
// @47:323
  ARI1 imag_b_out_sum_cry_6 (
	.FCO(imag_b_out_sum_cry_6_Z),
	.S(imag_b_out_sum_Z[6]),
	.Y(imag_b_out_sum_cry_6_Y),
	.B(temp_imag_trunc_rnd[6]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[6]),
	.FCI(imag_b_out_sum_cry_5_Z)
);
defparam imag_b_out_sum_cry_6.INIT=20'h5AA55;
// @47:323
  ARI1 imag_b_out_sum_cry_7 (
	.FCO(imag_b_out_sum_cry_7_Z),
	.S(imag_b_out_sum_Z[7]),
	.Y(imag_b_out_sum_cry_7_Y),
	.B(temp_imag_trunc_rnd[7]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[7]),
	.FCI(imag_b_out_sum_cry_6_Z)
);
defparam imag_b_out_sum_cry_7.INIT=20'h5AA55;
// @47:323
  ARI1 imag_b_out_sum_cry_8 (
	.FCO(imag_b_out_sum_cry_8_Z),
	.S(imag_b_out_sum_Z[8]),
	.Y(imag_b_out_sum_cry_8_Y),
	.B(temp_imag_trunc_rnd[8]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[8]),
	.FCI(imag_b_out_sum_cry_7_Z)
);
defparam imag_b_out_sum_cry_8.INIT=20'h5AA55;
// @47:323
  ARI1 imag_b_out_sum_s_10 (
	.FCO(imag_b_out_sum_s_10_FCO),
	.S(imag_b_out_sum_Z[10]),
	.Y(imag_b_out_sum_s_10_Y),
	.B(imag_a_pipe_1[8]),
	.C(temp_imag_trunc_rnd[9]),
	.D(GND),
	.A(VCC),
	.FCI(imag_b_out_sum_cry_9_Z)
);
defparam imag_b_out_sum_s_10.INIT=20'h49900;
// @47:323
  ARI1 imag_b_out_sum_cry_9 (
	.FCO(imag_b_out_sum_cry_9_Z),
	.S(imag_b_out_sum_Z[9]),
	.Y(imag_b_out_sum_cry_9_Y),
	.B(temp_imag_trunc_rnd[9]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[8]),
	.FCI(imag_b_out_sum_cry_8_Z)
);
defparam imag_b_out_sum_cry_9.INIT=20'h5AA55;
// @47:404
  CFG2 \gen_pipeline_yes_sums_rnd.p_final_sums_round.un9_overflow_sig  (
	.A(un2_real_b_out_sum_rnd_slice_bias_cry_9_S),
	.B(un2_real_b_out_sum_rnd_slice_bias_s_10_S),
	.Y(un9_overflow_sig)
);
defparam \gen_pipeline_yes_sums_rnd.p_final_sums_round.un9_overflow_sig .INIT=4'h6;
// @47:402
  CFG4 \gen_pipeline_yes_sums_rnd.p_final_sums_round.overflow_sig_2_0  (
	.A(un2_imag_a_out_sum_rnd_slice_bias_s_10_S),
	.B(un2_real_a_out_sum_rnd_slice_bias_s_10_S),
	.C(un2_imag_a_out_sum_rnd_slice_bias_cry_9_S),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_9_S),
	.Y(overflow_sig_2_0)
);
defparam \gen_pipeline_yes_sums_rnd.p_final_sums_round.overflow_sig_2_0 .INIT=16'h7BDE;
// @47:402
  CFG4 \gen_pipeline_yes_sums_rnd.p_final_sums_round.overflow_sig_2  (
	.A(un2_imag_b_out_sum_rnd_slice_bias_s_10_S),
	.B(un2_imag_b_out_sum_rnd_slice_bias_cry_9_S),
	.C(un9_overflow_sig),
	.D(overflow_sig_2_0),
	.Y(overflow_sig_2)
);
defparam \gen_pipeline_yes_sums_rnd.p_final_sums_round.overflow_sig_2 .INIT=16'hFFF6;
// @47:215
  HARD_MULT_ADDSUB_C0_1 HARD_MULT_ADDSUB_C0_0 (
	.temp_real_0(temp_real[0]),
	.temp_real_1(temp_real[1]),
	.temp_real_2(temp_real[2]),
	.temp_real_3(temp_real[3]),
	.temp_real_4(temp_real[4]),
	.temp_real_5(temp_real[5]),
	.temp_real_6(temp_real[6]),
	.temp_real_7(temp_real[7]),
	.temp_real_8(temp_real[8]),
	.temp_real_9(temp_real[9]),
	.temp_real_10(temp_real[10]),
	.temp_real_11(temp_real[11]),
	.temp_real_12(temp_real[12]),
	.temp_real_13(temp_real[13]),
	.temp_real_14(temp_real[14]),
	.temp_real_15(temp_real[15]),
	.temp_real_16(temp_real[16]),
	.temp_real_34(temp_real[34]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.bf0_twiddle_sin_imag(bf0_twiddle_sin_imag[7:0]),
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0])
);
// @47:229
  HARD_MULT_ADDSUB_C0_0 HARD_MULT_ADDSUB_C0_1 (
	.temp_imag_0(temp_imag[0]),
	.temp_imag_1(temp_imag[1]),
	.temp_imag_2(temp_imag[2]),
	.temp_imag_3(temp_imag[3]),
	.temp_imag_4(temp_imag[4]),
	.temp_imag_5(temp_imag[5]),
	.temp_imag_6(temp_imag[6]),
	.temp_imag_7(temp_imag[7]),
	.temp_imag_8(temp_imag[8]),
	.temp_imag_9(temp_imag[9]),
	.temp_imag_10(temp_imag[10]),
	.temp_imag_11(temp_imag[11]),
	.temp_imag_12(temp_imag[12]),
	.temp_imag_13(temp_imag[13]),
	.temp_imag_14(temp_imag[14]),
	.temp_imag_15(temp_imag[15]),
	.temp_imag_16(temp_imag[16]),
	.temp_imag_34(temp_imag[34]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.bf0_twiddle_sin_imag_1comp(bf0_twiddle_sin_imag_1comp[8:0]),
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Butterfly_HW_MATHDSP */

module FFT_Transformer (
  tf_comp_ram_dat_w_0_1,
  tf_comp_ram_dat_w_0_0,
  tf_comp_ram_dat_r_0_1_7,
  tf_comp_ram_dat_r_0_1_0,
  tf_comp_ram_dat_r_1_1_7,
  tf_comp_ram_dat_r_1_1_0,
  tf_comp_ram_dat_r_0_0_12,
  tf_comp_ram_dat_r_0_0_0,
  tf_comp_ram_dat_r_0_0_4,
  tf_comp_ram_dat_r_1_0_12,
  tf_comp_ram_dat_r_1_0_0,
  tf_comp_ram_dat_r_1_0_4,
  B_DOUT_0,
  A_DOUT_1,
  A_DOUT_0,
  B_DOUT_2,
  B_DOUT_3,
  A_DOUT_2,
  A_DOUT_3,
  tf_comp_ram_adr_0_1,
  tf_comp_ram_adr_1_1,
  tf_comp_ram_adr_0_0,
  tf_comp_ram_adr_1_0,
  B_DOUT_1,
  un15_ram_valid,
  un8_ram_valid,
  ram_adr_start,
  tf_comp_ram_assigned,
  DPSRAM_0_assoc_1_sqmuxa_sn,
  DPSRAM_0_assoc_0_sqmuxa_sn,
  N_39_i,
  N_34_i,
  N_991,
  bf0_calc_done,
  RSTSYNC1,
  POR,
  FCCC_C0_0_LOCK,
  tf_comp_ram_ready,
  tf_comp_ram_valid,
  transformation_finished_1z,
  tf_comp_ram_returned_i,
  FCCC_C0_0_GL0,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i,
  i_comp_ram_stable
)
;
output [17:0] tf_comp_ram_dat_w_0_1 ;
output [17:0] tf_comp_ram_dat_w_0_0 ;
input tf_comp_ram_dat_r_0_1_7 ;
input tf_comp_ram_dat_r_0_1_0 ;
input tf_comp_ram_dat_r_1_1_7 ;
input tf_comp_ram_dat_r_1_1_0 ;
input tf_comp_ram_dat_r_0_0_12 ;
input tf_comp_ram_dat_r_0_0_0 ;
input tf_comp_ram_dat_r_0_0_4 ;
input tf_comp_ram_dat_r_1_0_12 ;
input tf_comp_ram_dat_r_1_0_0 ;
input tf_comp_ram_dat_r_1_0_4 ;
input [17:0] B_DOUT_0 ;
input [17:0] A_DOUT_1 ;
input [17:0] A_DOUT_0 ;
input [17:0] B_DOUT_2 ;
input [17:0] B_DOUT_3 ;
input [17:0] A_DOUT_2 ;
input [17:0] A_DOUT_3 ;
output [7:0] tf_comp_ram_adr_0_1 ;
output [7:0] tf_comp_ram_adr_1_1 ;
output [7:0] tf_comp_ram_adr_0_0 ;
output [7:0] tf_comp_ram_adr_1_0 ;
input [17:0] B_DOUT_1 ;
input [2:1] un15_ram_valid ;
input [2:1] un8_ram_valid ;
input [7:0] ram_adr_start ;
input tf_comp_ram_assigned ;
input DPSRAM_0_assoc_1_sqmuxa_sn ;
input DPSRAM_0_assoc_0_sqmuxa_sn ;
input N_39_i ;
input N_34_i ;
output N_991 ;
output bf0_calc_done ;
input RSTSYNC1 ;
input POR ;
input FCCC_C0_0_LOCK ;
input tf_comp_ram_ready ;
output tf_comp_ram_valid ;
output transformation_finished_1z ;
output tf_comp_ram_returned_i ;
input FCCC_C0_0_GL0 ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
input i_comp_ram_stable ;
wire tf_comp_ram_dat_r_0_1_7 ;
wire tf_comp_ram_dat_r_0_1_0 ;
wire tf_comp_ram_dat_r_1_1_7 ;
wire tf_comp_ram_dat_r_1_1_0 ;
wire tf_comp_ram_dat_r_0_0_12 ;
wire tf_comp_ram_dat_r_0_0_0 ;
wire tf_comp_ram_dat_r_0_0_4 ;
wire tf_comp_ram_dat_r_1_0_12 ;
wire tf_comp_ram_dat_r_1_0_0 ;
wire tf_comp_ram_dat_r_1_0_4 ;
wire tf_comp_ram_assigned ;
wire DPSRAM_0_assoc_1_sqmuxa_sn ;
wire DPSRAM_0_assoc_0_sqmuxa_sn ;
wire N_39_i ;
wire N_34_i ;
wire N_991 ;
wire bf0_calc_done ;
wire RSTSYNC1 ;
wire POR ;
wire FCCC_C0_0_LOCK ;
wire tf_comp_ram_ready ;
wire tf_comp_ram_valid ;
wire transformation_finished_1z ;
wire tf_comp_ram_returned_i ;
wire FCCC_C0_0_GL0 ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire i_comp_ram_stable ;
wire [7:0] sampleA_adr_pipe_0;
wire [7:0] sampleA_adr;
wire [8:0] bf0_real_b_in;
wire [8:0] bf0_real_b_in_2;
wire [8:0] bf0_imag_b_in;
wire [8:0] bf0_imag_b_in_2;
wire [8:0] bf0_real_a_in;
wire [8:0] bf0_real_a_in_2;
wire [7:0] sampleB_adr_pipe_1;
wire [7:0] sampleB_adr_pipe_0;
wire [8:0] bf0_imag_a_in;
wire [8:0] bf0_imag_a_in_2;
wire [7:0] sampleA_adr_pipe_1;
wire [7:0] sampleB_adr;
wire [7:0] sampleA_adr_3;
wire [8:0] bf0_twiddle_sin_imag_1comp;
wire [6:0] bfly_max;
wire [6:1] bfly_max_6;
wire [2:0] stage_cnt;
wire [0:0] stage_cnt_6;
wire [6:0] twiddle_index_next2;
wire [6:0] twiddle_index_next;
wire [6:0] twiddle_index_next_4;
wire [6:0] dft_max;
wire [5:0] dft_max_6;
wire [0:0] un1_ram_dest_i;
wire [1:0] stage_state;
wire [1:1] stage_state_ns;
wire [6:0] twiddle_index;
wire [8:0] bf0_twiddle_cos_real_reto;
wire [8:0] bf0_twiddle_cos_real;
wire [7:0] bf0_twiddle_sin_imag_reto;
wire [7:0] bf0_twiddle_sin_imag;
wire [7:0] bf0_twiddle_sin_imag_1comp_reto;
wire [6:0] dft_cnt;
wire [6:0] dft_cnt_s;
wire [6:0] bfly_cnt;
wire [6:0] bfly_cnt_s;
wire [5:0] dft_cnt_cry;
wire [0:0] dft_cnt_RNI9CID_Y;
wire [1:1] dft_cnt_RNI84JK_Y;
wire [2:2] dft_cnt_RNI8TJR_Y;
wire [3:3] dft_cnt_RNI9NK21_Y;
wire [4:4] dft_cnt_RNIBIL91_Y;
wire [6:6] dft_cnt_RNO_FCO;
wire [6:6] dft_cnt_RNO_Y;
wire [5:5] dft_cnt_RNIEEMG1_Y;
wire [5:0] bfly_cnt_cry;
wire [0:0] bfly_cnt_RNIBQIT_Y;
wire [1:1] bfly_cnt_RNI4VBD1_Y;
wire [2:2] bfly_cnt_RNIU45T1_Y;
wire [3:3] bfly_cnt_RNIPBUC2_Y;
wire [4:4] bfly_cnt_RNILJNS2_Y;
wire [6:6] bfly_cnt_RNO_FCO;
wire [6:6] bfly_cnt_RNO_Y;
wire [5:5] bfly_cnt_RNIISGC3_Y;
wire [7:1] ram_r_adr_A;
wire [7:1] ram_r_adr_B;
wire [7:1] un16_sampleb_adr_4_Z;
wire [7:0] bf0_adr_a_out;
wire [7:0] bf0_adr_b_out;
wire [7:0] bf0_real_a_in_2_0_0;
wire [8:0] bf0_real_b_in_2_0_0;
wire [8:0] bf0_imag_a_in_2_0_0;
wire [8:1] bf0_imag_b_in_2_0_0;
wire un4_ram_stable_sig ;
wire N_81_i ;
wire ram_stable_i ;
wire VCC ;
wire GND ;
wire sampleA_adr_3_cry_1_0_Y ;
wire un16_sampleb_adr_4_cry_0_Y ;
wire sampleB_adr_1_sqmuxa_Z ;
wire un16_sampleb_adr_cry_0_0_Y ;
wire un16_sampleb_adr_cry_1_S ;
wire un16_sampleb_adr_cry_2_S ;
wire un16_sampleb_adr_cry_3_0_S ;
wire un16_sampleb_adr_cry_4_0_S ;
wire un16_sampleb_adr_cry_5_0_S ;
wire un16_sampleb_adr_s_6_S ;
wire N_121_i ;
wire N_61_i ;
wire N_63_i ;
wire dft_run_RNI1MAE_Z ;
wire un1_ram_stable_6_i ;
wire bf0_do_calc_Z ;
wire bf0_do_calc_RNO_Z ;
wire bf0_do_calc_next2_Z ;
wire bf0_do_calc_next2_RNO_Z ;
wire bf0_do_calc_next_0_Z ;
wire bf0_do_calc_next_0_RNO_Z ;
wire dft_run_Z ;
wire N_449 ;
wire un1_stage_state13_2_i ;
wire dft_fin_Z ;
wire dft_run_RNIBLH6_Y ;
wire un1_ram_stable_7_i ;
wire un1_stage_state13_i ;
wire dft_done_Z ;
wire un1_ram_stable_4_i ;
wire un1_bf0_calc_done_i ;
wire ram_valid_sig_1_sqmuxa_i_Z ;
wire N_53_i ;
wire ram_stable_reto ;
wire un2_ram_stable_sig_Z ;
wire dft_cnt_cry_cy ;
wire dft_run_RNIBLH6_S ;
wire bfly_cnt_cry_cy ;
wire un26_ram_ready_sig_NE_RNIJMPD_S ;
wire un26_ram_ready_sig_NE_RNIJMPD_Y ;
wire un27_ram_ready_sig ;
wire sampleA_adr_3_cry_1 ;
wire sampleA_adr_3_cry_1_0_S ;
wire m1_0_01_0 ;
wire un16_sampleb_adr_4 ;
wire sampleA_adr_3_cry_2 ;
wire sampleA_adr_3_cry_2_0_Y ;
wire un8_samplea_adr_15_i_0_0 ;
wire m2_0_03_0 ;
wire sampleA_adr_3_cry_3 ;
wire sampleA_adr_3_cry_3_0_Y ;
wire m3_0_03_0 ;
wire sampleA_adr_3_cry_4 ;
wire sampleA_adr_3_cry_4_0_Y ;
wire N_5_0 ;
wire N_150 ;
wire sampleA_adr_3_cry_5 ;
wire sampleA_adr_3_cry_5_0_Y ;
wire N_6_0 ;
wire sampleA_adr_3_s_7_FCO ;
wire sampleA_adr_3_s_7_Y ;
wire N_8_0 ;
wire sampleA_adr_3_cry_6 ;
wire sampleA_adr_3_cry_6_0_Y ;
wire N_7_0 ;
wire ram_r_adr_A_cry_0 ;
wire ram_r_adr_A_cry_0_0_S ;
wire ram_r_adr_A_cry_0_0_Y ;
wire ram_r_adr_A_cry_1 ;
wire ram_r_adr_A_cry_1_0_Y ;
wire ram_r_adr_A_cry_2 ;
wire ram_r_adr_A_cry_2_0_Y ;
wire ram_r_adr_A_cry_3 ;
wire ram_r_adr_A_cry_3_0_Y ;
wire ram_r_adr_A_cry_4 ;
wire ram_r_adr_A_cry_4_0_Y ;
wire ram_r_adr_A_cry_5 ;
wire ram_r_adr_A_cry_5_0_Y ;
wire ram_r_adr_A_s_7_FCO ;
wire ram_r_adr_A_s_7_Y ;
wire ram_r_adr_A_cry_6 ;
wire ram_r_adr_A_cry_6_0_Y ;
wire ram_r_adr_B_cry_0 ;
wire ram_r_adr_B_cry_0_0_S ;
wire ram_r_adr_B_cry_0_0_Y ;
wire ram_r_adr_B_cry_1 ;
wire ram_r_adr_B_cry_1_0_Y ;
wire ram_r_adr_B_cry_2 ;
wire ram_r_adr_B_cry_2_0_Y ;
wire ram_r_adr_B_cry_3 ;
wire ram_r_adr_B_cry_3_0_Y ;
wire ram_r_adr_B_cry_4 ;
wire ram_r_adr_B_cry_4_0_Y ;
wire ram_r_adr_B_cry_5 ;
wire ram_r_adr_B_cry_5_0_Y ;
wire ram_r_adr_B_s_7_FCO ;
wire ram_r_adr_B_s_7_Y ;
wire ram_r_adr_B_cry_6 ;
wire ram_r_adr_B_cry_6_0_Y ;
wire twiddle_index_next_4_0_cry_0 ;
wire twiddle_index_next_4_0_cry_0_S ;
wire twiddle_index_next_4_0_cry_0_Y ;
wire twiddle_index_next_4_0_cry_1 ;
wire twiddle_index_next_4_0_cry_1_S ;
wire twiddle_index_next_4_0_cry_1_Y ;
wire twiddle_index_next_4_0_cry_2 ;
wire twiddle_index_next_4_0_cry_2_S ;
wire twiddle_index_next_4_0_cry_2_Y ;
wire twiddle_index_next_4_0_cry_3 ;
wire twiddle_index_next_4_0_cry_3_S ;
wire twiddle_index_next_4_0_cry_3_Y ;
wire twiddle_index_next_4_0_cry_4 ;
wire twiddle_index_next_4_0_cry_4_S ;
wire twiddle_index_next_4_0_cry_4_Y ;
wire twiddle_index_next_4_0_s_6_FCO ;
wire twiddle_index_next_4_0_s_6_S ;
wire twiddle_index_next_4_0_s_6_Y ;
wire twiddle_index_next_4_0_cry_5 ;
wire twiddle_index_next_4_0_cry_5_S ;
wire twiddle_index_next_4_0_cry_5_Y ;
wire un16_sampleb_adr_4_cry_0_Z ;
wire un16_sampleb_adr_4_cry_0_S ;
wire un16_sampleb_adr_4_cry_1 ;
wire un16_sampleb_adr_4_cry_1_0_Y ;
wire un16_sampleb_adr_4_cry_2 ;
wire un16_sampleb_adr_4_cry_2_0_Y ;
wire un16_sampleb_adr_4_cry_3 ;
wire un16_sampleb_adr_4_cry_3_0_Y ;
wire un16_sampleb_adr_4_cry_4 ;
wire un16_sampleb_adr_4_cry_4_0_Y ;
wire un16_sampleb_adr_4_cry_5 ;
wire un16_sampleb_adr_4_cry_5_0_Y ;
wire un16_sampleb_adr_4_s_7_FCO ;
wire un16_sampleb_adr_4_s_7_Y ;
wire m3_0_03 ;
wire un16_sampleb_adr_4_cry_6 ;
wire un16_sampleb_adr_4_cry_6_0_Y ;
wire un16_sampleb_adr_cry_0 ;
wire un16_sampleb_adr_cry_0_0_S ;
wire un16_sampleb_adr_cry_1_Z ;
wire un16_sampleb_adr_cry_1_Y ;
wire un16_sampleb_adr_cry_2_Z ;
wire un16_sampleb_adr_cry_2_Y ;
wire un16_sampleb_adr_cry_3 ;
wire un16_sampleb_adr_cry_3_0_Y ;
wire un16_sampleb_adr_cry_4 ;
wire un16_sampleb_adr_cry_4_0_Y ;
wire un16_sampleb_adr_s_6_FCO ;
wire un16_sampleb_adr_s_6_Y ;
wire un16_sampleb_adr_cry_5 ;
wire un16_sampleb_adr_cry_5_0_Y ;
wire N_1437_reto ;
wire N_1436_reto ;
wire N_1435_reto ;
wire N_1434_reto ;
wire N_1433_reto ;
wire N_1432_reto ;
wire N_1431_reto ;
wire N_1430_reto ;
wire N_1429_reto ;
wire N_1438_reto ;
wire N_1439_reto ;
wire N_1440_reto ;
wire N_1441_reto ;
wire N_1442_reto ;
wire N_1443_reto ;
wire N_1444_reto ;
wire N_1445_reto ;
wire un35_ram_ready_sig ;
wire un29_ram_ready_sig_6 ;
wire un26_ram_ready_sig_6 ;
wire N_187 ;
wire N_186 ;
wire N_181_i ;
wire un29_ram_ready_sig_NE_2 ;
wire un29_ram_ready_sig_NE_1 ;
wire un29_ram_ready_sig_NE_0 ;
wire un26_ram_ready_sig_NE_2 ;
wire un26_ram_ready_sig_NE_1 ;
wire un26_ram_ready_sig_NE_0 ;
wire m5_0_0_1_tz ;
wire m2_0_0_1_tz ;
wire m3_0_1_1_tz ;
wire m3_0_0_1_tz ;
wire m4_0_0_1_tz ;
wire bf0_overflow ;
wire N_992 ;
wire N_183_i ;
wire N_394 ;
wire N_395 ;
wire N_396 ;
wire N_397 ;
wire m6_0_1_1 ;
wire m6_0_0_1 ;
wire N_259 ;
wire N_263 ;
wire N_267 ;
wire N_271 ;
wire N_275 ;
wire N_279 ;
wire N_283 ;
wire N_287 ;
wire N_291 ;
wire N_1007 ;
wire N_1011 ;
wire N_1015 ;
wire N_1019 ;
wire N_1023 ;
wire N_315 ;
wire N_319 ;
wire N_1027 ;
wire N_1031 ;
wire N_1035 ;
wire N_1039 ;
wire N_1043 ;
wire N_1047 ;
wire N_1051 ;
wire N_1055 ;
wire N_1059 ;
wire N_359 ;
wire N_363 ;
wire N_367 ;
wire N_371 ;
wire N_375 ;
wire N_379 ;
wire un30_ram_ready_sig ;
wire N_987 ;
wire N_990 ;
wire m7_0_03_0 ;
wire m5_0_03_0 ;
wire m4_0_03_0 ;
wire N_26_0 ;
wire N_25 ;
wire N_24_0 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19_0 ;
wire N_18 ;
wire N_17_0 ;
wire N_16 ;
wire N_15_0 ;
wire N_14 ;
wire N_13_0 ;
wire N_12 ;
wire N_11_0 ;
wire N_10 ;
wire N_9_0 ;
wire N_8 ;
wire N_7 ;
wire N_6_0_0 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_15 ;
wire N_14_0 ;
wire N_10_0 ;
  CFG1 \p_sub_DFT_BFly_manager.un4_ram_stable_sig_RNI8IP1  (
	.A(un4_ram_stable_sig),
	.Y(N_81_i)
);
defparam \p_sub_DFT_BFly_manager.un4_ram_stable_sig_RNI8IP1 .INIT=2'h1;
  CFG1 \dft_max_RNO[6]  (
	.A(i_comp_ram_stable),
	.Y(ram_stable_i)
);
defparam \dft_max_RNO[6] .INIT=2'h1;
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[7]  (
	.Q(sampleA_adr_pipe_0[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:469
  SLE \bf0_real_b_in[1]  (
	.Q(bf0_real_b_in[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_b_in_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_b_in[2]  (
	.Q(bf0_real_b_in[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_b_in_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_b_in[3]  (
	.Q(bf0_real_b_in[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_b_in_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_b_in[4]  (
	.Q(bf0_real_b_in[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_b_in_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_b_in[5]  (
	.Q(bf0_real_b_in[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_b_in_2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_b_in[6]  (
	.Q(bf0_real_b_in[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_b_in_2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_b_in[7]  (
	.Q(bf0_real_b_in[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_b_in_2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_b_in[8]  (
	.Q(bf0_real_b_in[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_b_in_2[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[0]  (
	.Q(sampleA_adr_pipe_0[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[1]  (
	.Q(sampleA_adr_pipe_0[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[2]  (
	.Q(sampleA_adr_pipe_0[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[3]  (
	.Q(sampleA_adr_pipe_0[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[4]  (
	.Q(sampleA_adr_pipe_0[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[5]  (
	.Q(sampleA_adr_pipe_0[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[6]  (
	.Q(sampleA_adr_pipe_0[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:469
  SLE \bf0_imag_b_in[4]  (
	.Q(bf0_imag_b_in[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_b_in_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_b_in[5]  (
	.Q(bf0_imag_b_in[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_b_in_2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_b_in[6]  (
	.Q(bf0_imag_b_in[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_b_in_2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_b_in[7]  (
	.Q(bf0_imag_b_in[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_b_in_2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_b_in[8]  (
	.Q(bf0_imag_b_in[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_b_in_2[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_a_in[0]  (
	.Q(bf0_real_a_in[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_a_in[1]  (
	.Q(bf0_real_a_in[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_a_in[2]  (
	.Q(bf0_real_a_in[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_a_in[3]  (
	.Q(bf0_real_a_in[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_a_in[4]  (
	.Q(bf0_real_a_in[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_a_in[5]  (
	.Q(bf0_real_a_in[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in_2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_a_in[6]  (
	.Q(bf0_real_a_in[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in_2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_a_in[7]  (
	.Q(bf0_real_a_in[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in_2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_a_in[8]  (
	.Q(bf0_real_a_in[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_a_in_2[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_real_b_in[0]  (
	.Q(bf0_real_b_in[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_real_b_in_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[6]  (
	.Q(sampleB_adr_pipe_1[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[7]  (
	.Q(sampleB_adr_pipe_1[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:469
  SLE \bf0_imag_a_in[0]  (
	.Q(bf0_imag_a_in[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_a_in[1]  (
	.Q(bf0_imag_a_in[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_a_in[2]  (
	.Q(bf0_imag_a_in[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_a_in[3]  (
	.Q(bf0_imag_a_in[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_a_in[4]  (
	.Q(bf0_imag_a_in[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_a_in[5]  (
	.Q(bf0_imag_a_in[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in_2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_a_in[6]  (
	.Q(bf0_imag_a_in[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in_2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_a_in[7]  (
	.Q(bf0_imag_a_in[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in_2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_a_in[8]  (
	.Q(bf0_imag_a_in[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_a_in_2[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_b_in[0]  (
	.Q(bf0_imag_b_in[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_b_in_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_b_in[1]  (
	.Q(bf0_imag_b_in[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_b_in_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_b_in[2]  (
	.Q(bf0_imag_b_in[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_b_in_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_imag_b_in[3]  (
	.Q(bf0_imag_b_in[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_imag_b_in_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[7]  (
	.Q(sampleA_adr_pipe_1[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[0]  (
	.Q(sampleB_adr_pipe_0[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[1]  (
	.Q(sampleB_adr_pipe_0[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[2]  (
	.Q(sampleB_adr_pipe_0[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[3]  (
	.Q(sampleB_adr_pipe_0[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[4]  (
	.Q(sampleB_adr_pipe_0[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[5]  (
	.Q(sampleB_adr_pipe_0[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[6]  (
	.Q(sampleB_adr_pipe_0[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[7]  (
	.Q(sampleB_adr_pipe_0[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[0]  (
	.Q(sampleB_adr_pipe_1[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[1]  (
	.Q(sampleB_adr_pipe_1[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[2]  (
	.Q(sampleB_adr_pipe_1[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[3]  (
	.Q(sampleB_adr_pipe_1[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[4]  (
	.Q(sampleB_adr_pipe_1[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[5]  (
	.Q(sampleB_adr_pipe_1[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleB_adr_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \sampleA_adr[0]  (
	.Q(sampleA_adr[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleA_adr[1]  (
	.Q(sampleA_adr[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_3_cry_1_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleA_adr[2]  (
	.Q(sampleA_adr[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleA_adr[3]  (
	.Q(sampleA_adr[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleA_adr[4]  (
	.Q(sampleA_adr[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleA_adr[5]  (
	.Q(sampleA_adr[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleA_adr[6]  (
	.Q(sampleA_adr[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_3[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleA_adr[7]  (
	.Q(sampleA_adr[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[0]  (
	.Q(sampleA_adr_pipe_1[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[1]  (
	.Q(sampleA_adr_pipe_1[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[2]  (
	.Q(sampleA_adr_pipe_1[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[3]  (
	.Q(sampleA_adr_pipe_1[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[4]  (
	.Q(sampleA_adr_pipe_1[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[5]  (
	.Q(sampleA_adr_pipe_1[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[6]  (
	.Q(sampleA_adr_pipe_1[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sampleA_adr_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:426
  SLE \sampleB_adr[0]  (
	.Q(sampleB_adr[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_sampleb_adr_4_cry_0_Y),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleB_adr[1]  (
	.Q(sampleB_adr[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_sampleb_adr_cry_0_0_Y),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleB_adr[2]  (
	.Q(sampleB_adr[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_sampleb_adr_cry_1_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleB_adr[3]  (
	.Q(sampleB_adr[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_sampleb_adr_cry_2_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleB_adr[4]  (
	.Q(sampleB_adr[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_sampleb_adr_cry_3_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleB_adr[5]  (
	.Q(sampleB_adr[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_sampleb_adr_cry_4_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleB_adr[6]  (
	.Q(sampleB_adr[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_sampleb_adr_cry_5_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:426
  SLE \sampleB_adr[7]  (
	.Q(sampleB_adr[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_sampleb_adr_s_6_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE \bf0_twiddle_sin_imag_1comp[8]  (
	.Q(bf0_twiddle_sin_imag_1comp[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(i_comp_ram_stable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \bfly_max[6]  (
	.Q(bfly_max[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bfly_max_6[6]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \stage_cnt[0]  (
	.Q(stage_cnt[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(stage_cnt_6[0]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \stage_cnt[1]  (
	.Q(stage_cnt[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_61_i),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \stage_cnt[2]  (
	.Q(stage_cnt[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_63_i),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \twiddle_index_next2[0]  (
	.Q(twiddle_index_next2[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next[0]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:357
  SLE \twiddle_index_next2[1]  (
	.Q(twiddle_index_next2[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next[1]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:357
  SLE \twiddle_index_next2[2]  (
	.Q(twiddle_index_next2[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next[2]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:357
  SLE \twiddle_index_next2[3]  (
	.Q(twiddle_index_next2[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next[3]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:357
  SLE \twiddle_index_next2[4]  (
	.Q(twiddle_index_next2[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next[4]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:357
  SLE \twiddle_index_next2[5]  (
	.Q(twiddle_index_next2[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next[5]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:357
  SLE \twiddle_index_next2[6]  (
	.Q(twiddle_index_next2[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next[6]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:357
  SLE \twiddle_index_next[5]  (
	.Q(twiddle_index_next[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next_4[5]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \twiddle_index_next[6]  (
	.Q(twiddle_index_next[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next_4[6]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \dft_max[0]  (
	.Q(dft_max[0]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_max_6[0]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \dft_max[1]  (
	.Q(dft_max[1]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_max_6[1]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \dft_max[2]  (
	.Q(dft_max[2]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_max_6[2]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \dft_max[3]  (
	.Q(dft_max[3]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_max_6[3]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \dft_max[4]  (
	.Q(dft_max[4]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_max_6[4]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \dft_max[5]  (
	.Q(dft_max[5]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_max_6[5]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \dft_max[6]  (
	.Q(dft_max[6]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ram_stable_i),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \bfly_max[0]  (
	.Q(bfly_max[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_stable),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \bfly_max[1]  (
	.Q(bfly_max[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bfly_max_6[1]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \bfly_max[2]  (
	.Q(bfly_max[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bfly_max_6[2]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \bfly_max[3]  (
	.Q(bfly_max[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bfly_max_6[3]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \bfly_max[4]  (
	.Q(bfly_max[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bfly_max_6[4]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \bfly_max[5]  (
	.Q(bfly_max[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bfly_max_6[5]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \twiddle_index_next[0]  (
	.Q(twiddle_index_next[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next_4[0]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \twiddle_index_next[1]  (
	.Q(twiddle_index_next[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next_4[1]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \twiddle_index_next[2]  (
	.Q(twiddle_index_next[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next_4[2]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \twiddle_index_next[3]  (
	.Q(twiddle_index_next[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next_4[3]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \twiddle_index_next[4]  (
	.Q(twiddle_index_next[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next_4[4]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE bf0_do_calc (
	.Q(bf0_do_calc_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_do_calc_RNO_Z),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE bf0_do_calc_next2 (
	.Q(bf0_do_calc_next2_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_do_calc_next2_RNO_Z),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE bf0_do_calc_next_0 (
	.Q(bf0_do_calc_next_0_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_do_calc_next_0_RNO_Z),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE dft_run (
	.Q(dft_run_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_449),
	.EN(un1_stage_state13_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE dft_fin (
	.Q(dft_fin_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_run_RNIBLH6_Y),
	.EN(un1_ram_stable_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE ram_dest (
	.Q(tf_comp_ram_returned_i),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_ram_dest_i[0]),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE transformation_finished (
	.Q(transformation_finished_1z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_stable),
	.EN(un1_stage_state13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE dft_done (
	.Q(dft_done_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_run_RNIBLH6_Y),
	.EN(un1_ram_stable_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE ram_valid_sig (
	.Q(tf_comp_ram_valid),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_bf0_calc_done_i),
	.EN(ram_valid_sig_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \stage_state[0]  (
	.Q(stage_state[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_53_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:294
  SLE \stage_state[1]  (
	.Q(stage_state[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(stage_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \twiddle_index[6]  (
	.Q(twiddle_index[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next2[6]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:357
  SLE \twiddle_index[5]  (
	.Q(twiddle_index[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next2[5]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:357
  SLE \twiddle_index[4]  (
	.Q(twiddle_index[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next2[4]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:357
  SLE \twiddle_index[3]  (
	.Q(twiddle_index[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next2[3]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:357
  SLE \twiddle_index[2]  (
	.Q(twiddle_index[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next2[2]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:357
  SLE \twiddle_index[1]  (
	.Q(twiddle_index[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next2[1]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:357
  SLE \twiddle_index[0]  (
	.Q(twiddle_index[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(twiddle_index_next2[0]),
	.EN(dft_run_RNI1MAE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_25 (
	.Q(bf0_twiddle_cos_real_reto[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_cos_real[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_10 (
	.Q(bf0_twiddle_sin_imag_reto[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_11 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag_1comp[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_12 (
	.Q(bf0_twiddle_sin_imag_reto[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_13 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag_1comp[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_14 (
	.Q(bf0_twiddle_sin_imag_reto[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_15 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag_1comp[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_16 (
	.Q(bf0_twiddle_sin_imag_reto[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_17 (
	.Q(bf0_twiddle_cos_real_reto[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_cos_real[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_18 (
	.Q(bf0_twiddle_cos_real_reto[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_cos_real[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_19 (
	.Q(bf0_twiddle_cos_real_reto[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_cos_real[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_20 (
	.Q(bf0_twiddle_cos_real_reto[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_cos_real[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_21 (
	.Q(bf0_twiddle_cos_real_reto[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_cos_real[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_22 (
	.Q(bf0_twiddle_cos_real_reto[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_cos_real[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_23 (
	.Q(bf0_twiddle_cos_real_reto[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_cos_real[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_24 (
	.Q(bf0_twiddle_cos_real_reto[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_cos_real[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret (
	.Q(bf0_twiddle_sin_imag_1comp_reto[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag_1comp[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_1 (
	.Q(ram_stable_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_stable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_2 (
	.Q(bf0_twiddle_sin_imag_reto[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_3 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag_1comp[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_4 (
	.Q(bf0_twiddle_sin_imag_reto[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_5 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag_1comp[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_6 (
	.Q(bf0_twiddle_sin_imag_reto[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_7 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag_1comp[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_8 (
	.Q(bf0_twiddle_sin_imag_reto[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:469
  SLE bf0_twiddle_cos_real_ret_9 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(bf0_twiddle_sin_imag_1comp[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \dft_cnt[0]  (
	.Q(dft_cnt[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_cnt_s[0]),
	.EN(un2_ram_stable_sig_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \dft_cnt[1]  (
	.Q(dft_cnt[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_cnt_s[1]),
	.EN(un2_ram_stable_sig_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \dft_cnt[2]  (
	.Q(dft_cnt[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_cnt_s[2]),
	.EN(un2_ram_stable_sig_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \dft_cnt[3]  (
	.Q(dft_cnt[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_cnt_s[3]),
	.EN(un2_ram_stable_sig_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \dft_cnt[4]  (
	.Q(dft_cnt[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_cnt_s[4]),
	.EN(un2_ram_stable_sig_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \dft_cnt[5]  (
	.Q(dft_cnt[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_cnt_s[5]),
	.EN(un2_ram_stable_sig_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \dft_cnt[6]  (
	.Q(dft_cnt[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(dft_cnt_s[6]),
	.EN(un2_ram_stable_sig_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \bfly_cnt[0]  (
	.Q(bfly_cnt[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bfly_cnt_s[0]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \bfly_cnt[1]  (
	.Q(bfly_cnt[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bfly_cnt_s[1]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \bfly_cnt[2]  (
	.Q(bfly_cnt[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bfly_cnt_s[2]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \bfly_cnt[3]  (
	.Q(bfly_cnt[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bfly_cnt_s[3]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \bfly_cnt[4]  (
	.Q(bfly_cnt[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bfly_cnt_s[4]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \bfly_cnt[5]  (
	.Q(bfly_cnt[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bfly_cnt_s[5]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:357
  SLE \bfly_cnt[6]  (
	.Q(bfly_cnt[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(bfly_cnt_s[6]),
	.EN(un1_ram_stable_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:372
  ARI1 dft_run_RNIBLH6 (
	.FCO(dft_cnt_cry_cy),
	.S(dft_run_RNIBLH6_S),
	.Y(dft_run_RNIBLH6_Y),
	.B(dft_run_Z),
	.C(i_comp_ram_stable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam dft_run_RNIBLH6.INIT=20'h48800;
// @48:372
  ARI1 \dft_cnt_RNI9CID[0]  (
	.FCO(dft_cnt_cry[0]),
	.S(dft_cnt_s[0]),
	.Y(dft_cnt_RNI9CID_Y[0]),
	.B(dft_cnt[0]),
	.C(un4_ram_stable_sig),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry_cy)
);
defparam \dft_cnt_RNI9CID[0] .INIT=20'h42200;
// @48:372
  ARI1 \dft_cnt_RNI84JK[1]  (
	.FCO(dft_cnt_cry[1]),
	.S(dft_cnt_s[1]),
	.Y(dft_cnt_RNI84JK_Y[1]),
	.B(dft_cnt[1]),
	.C(un4_ram_stable_sig),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[0])
);
defparam \dft_cnt_RNI84JK[1] .INIT=20'h42200;
// @48:372
  ARI1 \dft_cnt_RNI8TJR[2]  (
	.FCO(dft_cnt_cry[2]),
	.S(dft_cnt_s[2]),
	.Y(dft_cnt_RNI8TJR_Y[2]),
	.B(dft_cnt[2]),
	.C(un4_ram_stable_sig),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[1])
);
defparam \dft_cnt_RNI8TJR[2] .INIT=20'h42200;
// @48:372
  ARI1 \dft_cnt_RNI9NK21[3]  (
	.FCO(dft_cnt_cry[3]),
	.S(dft_cnt_s[3]),
	.Y(dft_cnt_RNI9NK21_Y[3]),
	.B(dft_cnt[3]),
	.C(un4_ram_stable_sig),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[2])
);
defparam \dft_cnt_RNI9NK21[3] .INIT=20'h42200;
// @48:372
  ARI1 \dft_cnt_RNIBIL91[4]  (
	.FCO(dft_cnt_cry[4]),
	.S(dft_cnt_s[4]),
	.Y(dft_cnt_RNIBIL91_Y[4]),
	.B(dft_cnt[4]),
	.C(un4_ram_stable_sig),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[3])
);
defparam \dft_cnt_RNIBIL91[4] .INIT=20'h42200;
// @48:372
  ARI1 \dft_cnt_RNO[6]  (
	.FCO(dft_cnt_RNO_FCO[6]),
	.S(dft_cnt_s[6]),
	.Y(dft_cnt_RNO_Y[6]),
	.B(dft_cnt[6]),
	.C(un4_ram_stable_sig),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[5])
);
defparam \dft_cnt_RNO[6] .INIT=20'h42200;
// @48:372
  ARI1 \dft_cnt_RNIEEMG1[5]  (
	.FCO(dft_cnt_cry[5]),
	.S(dft_cnt_s[5]),
	.Y(dft_cnt_RNIEEMG1_Y[5]),
	.B(dft_cnt[5]),
	.C(un4_ram_stable_sig),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[4])
);
defparam \dft_cnt_RNIEEMG1[5] .INIT=20'h42200;
// @50:701
  ARI1 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_RNIJMPD  (
	.FCO(bfly_cnt_cry_cy),
	.S(un26_ram_ready_sig_NE_RNIJMPD_S),
	.Y(un26_ram_ready_sig_NE_RNIJMPD_Y),
	.B(dft_run_Z),
	.C(un27_ram_ready_sig),
	.D(i_comp_ram_stable),
	.A(VCC),
	.FCI(VCC)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_RNIJMPD .INIT=20'h48000;
// @50:701
  ARI1 \bfly_cnt_RNIBQIT[0]  (
	.FCO(bfly_cnt_cry[0]),
	.S(bfly_cnt_s[0]),
	.Y(bfly_cnt_RNIBQIT_Y[0]),
	.B(un26_ram_ready_sig_NE_RNIJMPD_Y),
	.C(bfly_cnt[0]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry_cy)
);
defparam \bfly_cnt_RNIBQIT[0] .INIT=20'h48800;
// @50:701
  ARI1 \bfly_cnt_RNI4VBD1[1]  (
	.FCO(bfly_cnt_cry[1]),
	.S(bfly_cnt_s[1]),
	.Y(bfly_cnt_RNI4VBD1_Y[1]),
	.B(un26_ram_ready_sig_NE_RNIJMPD_Y),
	.C(bfly_cnt[1]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[0])
);
defparam \bfly_cnt_RNI4VBD1[1] .INIT=20'h48800;
// @50:701
  ARI1 \bfly_cnt_RNIU45T1[2]  (
	.FCO(bfly_cnt_cry[2]),
	.S(bfly_cnt_s[2]),
	.Y(bfly_cnt_RNIU45T1_Y[2]),
	.B(un26_ram_ready_sig_NE_RNIJMPD_Y),
	.C(bfly_cnt[2]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[1])
);
defparam \bfly_cnt_RNIU45T1[2] .INIT=20'h48800;
// @50:701
  ARI1 \bfly_cnt_RNIPBUC2[3]  (
	.FCO(bfly_cnt_cry[3]),
	.S(bfly_cnt_s[3]),
	.Y(bfly_cnt_RNIPBUC2_Y[3]),
	.B(un26_ram_ready_sig_NE_RNIJMPD_Y),
	.C(bfly_cnt[3]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[2])
);
defparam \bfly_cnt_RNIPBUC2[3] .INIT=20'h48800;
// @50:701
  ARI1 \bfly_cnt_RNILJNS2[4]  (
	.FCO(bfly_cnt_cry[4]),
	.S(bfly_cnt_s[4]),
	.Y(bfly_cnt_RNILJNS2_Y[4]),
	.B(un26_ram_ready_sig_NE_RNIJMPD_Y),
	.C(bfly_cnt[4]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[3])
);
defparam \bfly_cnt_RNILJNS2[4] .INIT=20'h48800;
// @50:701
  ARI1 \bfly_cnt_RNO[6]  (
	.FCO(bfly_cnt_RNO_FCO[6]),
	.S(bfly_cnt_s[6]),
	.Y(bfly_cnt_RNO_Y[6]),
	.B(un26_ram_ready_sig_NE_RNIJMPD_Y),
	.C(bfly_cnt[6]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[5])
);
defparam \bfly_cnt_RNO[6] .INIT=20'h48800;
// @50:701
  ARI1 \bfly_cnt_RNIISGC3[5]  (
	.FCO(bfly_cnt_cry[5]),
	.S(bfly_cnt_s[5]),
	.Y(bfly_cnt_RNIISGC3_Y[5]),
	.B(un26_ram_ready_sig_NE_RNIJMPD_Y),
	.C(bfly_cnt[5]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[4])
);
defparam \bfly_cnt_RNIISGC3[5] .INIT=20'h48800;
// @48:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_1_0  (
	.FCO(sampleA_adr_3_cry_1),
	.S(sampleA_adr_3_cry_1_0_S),
	.Y(sampleA_adr_3_cry_1_0_Y),
	.B(bfly_cnt[1]),
	.C(un4_ram_stable_sig),
	.D(m1_0_01_0),
	.A(un16_sampleb_adr_4),
	.FCI(GND)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_1_0 .INIT=20'h51222;
// @48:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_2_0  (
	.FCO(sampleA_adr_3_cry_2),
	.S(sampleA_adr_3[2]),
	.Y(sampleA_adr_3_cry_2_0_Y),
	.B(bfly_cnt[2]),
	.C(un4_ram_stable_sig),
	.D(un8_samplea_adr_15_i_0_0),
	.A(m2_0_03_0),
	.FCI(sampleA_adr_3_cry_1)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_2_0 .INIT=20'h52122;
// @48:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_3_0  (
	.FCO(sampleA_adr_3_cry_3),
	.S(sampleA_adr_3[3]),
	.Y(sampleA_adr_3_cry_3_0_Y),
	.B(bfly_cnt[3]),
	.C(un4_ram_stable_sig),
	.D(un8_samplea_adr_15_i_0_0),
	.A(m3_0_03_0),
	.FCI(sampleA_adr_3_cry_2)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_3_0 .INIT=20'h52122;
// @48:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_4_0  (
	.FCO(sampleA_adr_3_cry_4),
	.S(sampleA_adr_3[4]),
	.Y(sampleA_adr_3_cry_4_0_Y),
	.B(bfly_cnt[4]),
	.C(un4_ram_stable_sig),
	.D(N_5_0),
	.A(N_150),
	.FCI(sampleA_adr_3_cry_3)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_4_0 .INIT=20'h51222;
// @48:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_5_0  (
	.FCO(sampleA_adr_3_cry_5),
	.S(sampleA_adr_3[5]),
	.Y(sampleA_adr_3_cry_5_0_Y),
	.B(bfly_cnt[5]),
	.C(un4_ram_stable_sig),
	.D(N_6_0),
	.A(N_150),
	.FCI(sampleA_adr_3_cry_4)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_5_0 .INIT=20'h51222;
// @48:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_s_7  (
	.FCO(sampleA_adr_3_s_7_FCO),
	.S(sampleA_adr_3[7]),
	.Y(sampleA_adr_3_s_7_Y),
	.B(N_8_0),
	.C(N_81_i),
	.D(N_150),
	.A(VCC),
	.FCI(sampleA_adr_3_cry_6)
);
defparam \p_pipe_pusher.sampleA_adr_3_s_7 .INIT=20'h48000;
// @48:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_6_0  (
	.FCO(sampleA_adr_3_cry_6),
	.S(sampleA_adr_3[6]),
	.Y(sampleA_adr_3_cry_6_0_Y),
	.B(bfly_cnt[6]),
	.C(un4_ram_stable_sig),
	.D(N_7_0),
	.A(N_150),
	.FCI(sampleA_adr_3_cry_5)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_6_0 .INIT=20'h51222;
// @48:503
  ARI1 ram_r_adr_A_cry_0_0 (
	.FCO(ram_r_adr_A_cry_0),
	.S(ram_r_adr_A_cry_0_0_S),
	.Y(ram_r_adr_A_cry_0_0_Y),
	.B(sampleA_adr[7]),
	.C(dft_max[6]),
	.D(sampleA_adr[0]),
	.A(ram_adr_start[0]),
	.FCI(GND)
);
defparam ram_r_adr_A_cry_0_0.INIT=20'h574B8;
// @48:503
  ARI1 ram_r_adr_A_cry_1_0 (
	.FCO(ram_r_adr_A_cry_1),
	.S(ram_r_adr_A[1]),
	.Y(ram_r_adr_A_cry_1_0_Y),
	.B(sampleA_adr[6]),
	.C(dft_max[6]),
	.D(sampleA_adr[1]),
	.A(ram_adr_start[1]),
	.FCI(ram_r_adr_A_cry_0)
);
defparam ram_r_adr_A_cry_1_0.INIT=20'h574B8;
// @48:503
  ARI1 ram_r_adr_A_cry_2_0 (
	.FCO(ram_r_adr_A_cry_2),
	.S(ram_r_adr_A[2]),
	.Y(ram_r_adr_A_cry_2_0_Y),
	.B(sampleA_adr[5]),
	.C(dft_max[6]),
	.D(sampleA_adr[2]),
	.A(ram_adr_start[2]),
	.FCI(ram_r_adr_A_cry_1)
);
defparam ram_r_adr_A_cry_2_0.INIT=20'h574B8;
// @48:503
  ARI1 ram_r_adr_A_cry_3_0 (
	.FCO(ram_r_adr_A_cry_3),
	.S(ram_r_adr_A[3]),
	.Y(ram_r_adr_A_cry_3_0_Y),
	.B(sampleA_adr[4]),
	.C(dft_max[6]),
	.D(sampleA_adr[3]),
	.A(ram_adr_start[3]),
	.FCI(ram_r_adr_A_cry_2)
);
defparam ram_r_adr_A_cry_3_0.INIT=20'h574B8;
// @48:503
  ARI1 ram_r_adr_A_cry_4_0 (
	.FCO(ram_r_adr_A_cry_4),
	.S(ram_r_adr_A[4]),
	.Y(ram_r_adr_A_cry_4_0_Y),
	.B(sampleA_adr[3]),
	.C(dft_max[6]),
	.D(sampleA_adr[4]),
	.A(ram_adr_start[4]),
	.FCI(ram_r_adr_A_cry_3)
);
defparam ram_r_adr_A_cry_4_0.INIT=20'h574B8;
// @48:503
  ARI1 ram_r_adr_A_cry_5_0 (
	.FCO(ram_r_adr_A_cry_5),
	.S(ram_r_adr_A[5]),
	.Y(ram_r_adr_A_cry_5_0_Y),
	.B(sampleA_adr[2]),
	.C(dft_max[6]),
	.D(sampleA_adr[5]),
	.A(ram_adr_start[5]),
	.FCI(ram_r_adr_A_cry_4)
);
defparam ram_r_adr_A_cry_5_0.INIT=20'h574B8;
// @48:503
  ARI1 ram_r_adr_A_s_7 (
	.FCO(ram_r_adr_A_s_7_FCO),
	.S(ram_r_adr_A[7]),
	.Y(ram_r_adr_A_s_7_Y),
	.B(dft_max[6]),
	.C(sampleA_adr[0]),
	.D(sampleA_adr[7]),
	.A(ram_adr_start[7]),
	.FCI(ram_r_adr_A_cry_6)
);
defparam ram_r_adr_A_s_7.INIT=20'h472D8;
// @48:503
  ARI1 ram_r_adr_A_cry_6_0 (
	.FCO(ram_r_adr_A_cry_6),
	.S(ram_r_adr_A[6]),
	.Y(ram_r_adr_A_cry_6_0_Y),
	.B(sampleA_adr[1]),
	.C(dft_max[6]),
	.D(sampleA_adr[6]),
	.A(ram_adr_start[6]),
	.FCI(ram_r_adr_A_cry_5)
);
defparam ram_r_adr_A_cry_6_0.INIT=20'h574B8;
// @48:504
  ARI1 ram_r_adr_B_cry_0_0 (
	.FCO(ram_r_adr_B_cry_0),
	.S(ram_r_adr_B_cry_0_0_S),
	.Y(ram_r_adr_B_cry_0_0_Y),
	.B(sampleB_adr[7]),
	.C(dft_max[6]),
	.D(sampleB_adr[0]),
	.A(ram_adr_start[0]),
	.FCI(GND)
);
defparam ram_r_adr_B_cry_0_0.INIT=20'h574B8;
// @48:504
  ARI1 ram_r_adr_B_cry_1_0 (
	.FCO(ram_r_adr_B_cry_1),
	.S(ram_r_adr_B[1]),
	.Y(ram_r_adr_B_cry_1_0_Y),
	.B(sampleB_adr[6]),
	.C(dft_max[6]),
	.D(sampleB_adr[1]),
	.A(ram_adr_start[1]),
	.FCI(ram_r_adr_B_cry_0)
);
defparam ram_r_adr_B_cry_1_0.INIT=20'h574B8;
// @48:504
  ARI1 ram_r_adr_B_cry_2_0 (
	.FCO(ram_r_adr_B_cry_2),
	.S(ram_r_adr_B[2]),
	.Y(ram_r_adr_B_cry_2_0_Y),
	.B(sampleB_adr[5]),
	.C(dft_max[6]),
	.D(sampleB_adr[2]),
	.A(ram_adr_start[2]),
	.FCI(ram_r_adr_B_cry_1)
);
defparam ram_r_adr_B_cry_2_0.INIT=20'h574B8;
// @48:504
  ARI1 ram_r_adr_B_cry_3_0 (
	.FCO(ram_r_adr_B_cry_3),
	.S(ram_r_adr_B[3]),
	.Y(ram_r_adr_B_cry_3_0_Y),
	.B(sampleB_adr[4]),
	.C(dft_max[6]),
	.D(sampleB_adr[3]),
	.A(ram_adr_start[3]),
	.FCI(ram_r_adr_B_cry_2)
);
defparam ram_r_adr_B_cry_3_0.INIT=20'h574B8;
// @48:504
  ARI1 ram_r_adr_B_cry_4_0 (
	.FCO(ram_r_adr_B_cry_4),
	.S(ram_r_adr_B[4]),
	.Y(ram_r_adr_B_cry_4_0_Y),
	.B(sampleB_adr[3]),
	.C(dft_max[6]),
	.D(sampleB_adr[4]),
	.A(ram_adr_start[4]),
	.FCI(ram_r_adr_B_cry_3)
);
defparam ram_r_adr_B_cry_4_0.INIT=20'h574B8;
// @48:504
  ARI1 ram_r_adr_B_cry_5_0 (
	.FCO(ram_r_adr_B_cry_5),
	.S(ram_r_adr_B[5]),
	.Y(ram_r_adr_B_cry_5_0_Y),
	.B(sampleB_adr[2]),
	.C(dft_max[6]),
	.D(sampleB_adr[5]),
	.A(ram_adr_start[5]),
	.FCI(ram_r_adr_B_cry_4)
);
defparam ram_r_adr_B_cry_5_0.INIT=20'h574B8;
// @48:504
  ARI1 ram_r_adr_B_s_7 (
	.FCO(ram_r_adr_B_s_7_FCO),
	.S(ram_r_adr_B[7]),
	.Y(ram_r_adr_B_s_7_Y),
	.B(dft_max[6]),
	.C(sampleB_adr[0]),
	.D(sampleB_adr[7]),
	.A(ram_adr_start[7]),
	.FCI(ram_r_adr_B_cry_6)
);
defparam ram_r_adr_B_s_7.INIT=20'h472D8;
// @48:504
  ARI1 ram_r_adr_B_cry_6_0 (
	.FCO(ram_r_adr_B_cry_6),
	.S(ram_r_adr_B[6]),
	.Y(ram_r_adr_B_cry_6_0_Y),
	.B(sampleB_adr[1]),
	.C(dft_max[6]),
	.D(sampleB_adr[6]),
	.A(ram_adr_start[6]),
	.FCI(ram_r_adr_B_cry_5)
);
defparam ram_r_adr_B_cry_6_0.INIT=20'h574B8;
// @48:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_0  (
	.FCO(twiddle_index_next_4_0_cry_0),
	.S(twiddle_index_next_4_0_cry_0_S),
	.Y(twiddle_index_next_4_0_cry_0_Y),
	.B(twiddle_index_next[0]),
	.C(GND),
	.D(GND),
	.A(dft_max[0]),
	.FCI(VCC)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_0 .INIT=20'h555AA;
// @48:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_1  (
	.FCO(twiddle_index_next_4_0_cry_1),
	.S(twiddle_index_next_4_0_cry_1_S),
	.Y(twiddle_index_next_4_0_cry_1_Y),
	.B(twiddle_index_next[1]),
	.C(GND),
	.D(GND),
	.A(dft_max[1]),
	.FCI(twiddle_index_next_4_0_cry_0)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_1 .INIT=20'h555AA;
// @48:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_2  (
	.FCO(twiddle_index_next_4_0_cry_2),
	.S(twiddle_index_next_4_0_cry_2_S),
	.Y(twiddle_index_next_4_0_cry_2_Y),
	.B(twiddle_index_next[2]),
	.C(GND),
	.D(GND),
	.A(dft_max[2]),
	.FCI(twiddle_index_next_4_0_cry_1)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_2 .INIT=20'h555AA;
// @48:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_3  (
	.FCO(twiddle_index_next_4_0_cry_3),
	.S(twiddle_index_next_4_0_cry_3_S),
	.Y(twiddle_index_next_4_0_cry_3_Y),
	.B(twiddle_index_next[3]),
	.C(GND),
	.D(GND),
	.A(dft_max[3]),
	.FCI(twiddle_index_next_4_0_cry_2)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_3 .INIT=20'h555AA;
// @48:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_4  (
	.FCO(twiddle_index_next_4_0_cry_4),
	.S(twiddle_index_next_4_0_cry_4_S),
	.Y(twiddle_index_next_4_0_cry_4_Y),
	.B(twiddle_index_next[4]),
	.C(GND),
	.D(GND),
	.A(dft_max[4]),
	.FCI(twiddle_index_next_4_0_cry_3)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_4 .INIT=20'h555AA;
// @48:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_s_6  (
	.FCO(twiddle_index_next_4_0_s_6_FCO),
	.S(twiddle_index_next_4_0_s_6_S),
	.Y(twiddle_index_next_4_0_s_6_Y),
	.B(dft_max[6]),
	.C(twiddle_index_next[6]),
	.D(GND),
	.A(VCC),
	.FCI(twiddle_index_next_4_0_cry_5)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_s_6 .INIT=20'h46600;
// @48:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_5  (
	.FCO(twiddle_index_next_4_0_cry_5),
	.S(twiddle_index_next_4_0_cry_5_S),
	.Y(twiddle_index_next_4_0_cry_5_Y),
	.B(twiddle_index_next[5]),
	.C(GND),
	.D(GND),
	.A(dft_max[5]),
	.FCI(twiddle_index_next_4_0_cry_4)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_5 .INIT=20'h555AA;
// @48:442
  ARI1 un16_sampleb_adr_4_cry_0 (
	.FCO(un16_sampleb_adr_4_cry_0_Z),
	.S(un16_sampleb_adr_4_cry_0_S),
	.Y(un16_sampleb_adr_4_cry_0_Y),
	.B(stage_cnt[2]),
	.C(stage_cnt[1]),
	.D(stage_cnt[0]),
	.A(bfly_cnt[0]),
	.FCI(GND)
);
defparam un16_sampleb_adr_4_cry_0.INIT=20'h5FE01;
// @48:442
  ARI1 un16_sampleb_adr_4_cry_1_0 (
	.FCO(un16_sampleb_adr_4_cry_1),
	.S(un16_sampleb_adr_4_Z[1]),
	.Y(un16_sampleb_adr_4_cry_1_0_Y),
	.B(stage_cnt[2]),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[1]),
	.FCI(un16_sampleb_adr_4_cry_0_Z)
);
defparam un16_sampleb_adr_4_cry_1_0.INIT=20'h5FB04;
// @48:442
  ARI1 un16_sampleb_adr_4_cry_2_0 (
	.FCO(un16_sampleb_adr_4_cry_2),
	.S(un16_sampleb_adr_4_Z[2]),
	.Y(un16_sampleb_adr_4_cry_2_0_Y),
	.B(stage_cnt[2]),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[2]),
	.FCI(un16_sampleb_adr_4_cry_1)
);
defparam un16_sampleb_adr_4_cry_2_0.INIT=20'h5EF10;
// @48:442
  ARI1 un16_sampleb_adr_4_cry_3_0 (
	.FCO(un16_sampleb_adr_4_cry_3),
	.S(un16_sampleb_adr_4_Z[3]),
	.Y(un16_sampleb_adr_4_cry_3_0_Y),
	.B(stage_cnt[2]),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[3]),
	.FCI(un16_sampleb_adr_4_cry_2)
);
defparam un16_sampleb_adr_4_cry_3_0.INIT=20'h5BF40;
// @48:442
  ARI1 un16_sampleb_adr_4_cry_4_0 (
	.FCO(un16_sampleb_adr_4_cry_4),
	.S(un16_sampleb_adr_4_Z[4]),
	.Y(un16_sampleb_adr_4_cry_4_0_Y),
	.B(stage_cnt[2]),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[4]),
	.FCI(un16_sampleb_adr_4_cry_3)
);
defparam un16_sampleb_adr_4_cry_4_0.INIT=20'h5FD02;
// @48:442
  ARI1 un16_sampleb_adr_4_cry_5_0 (
	.FCO(un16_sampleb_adr_4_cry_5),
	.S(un16_sampleb_adr_4_Z[5]),
	.Y(un16_sampleb_adr_4_cry_5_0_Y),
	.B(stage_cnt[2]),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[5]),
	.FCI(un16_sampleb_adr_4_cry_4)
);
defparam un16_sampleb_adr_4_cry_5_0.INIT=20'h5F708;
// @48:442
  ARI1 un16_sampleb_adr_4_s_7 (
	.FCO(un16_sampleb_adr_4_s_7_FCO),
	.S(un16_sampleb_adr_4_Z[7]),
	.Y(un16_sampleb_adr_4_s_7_Y),
	.B(m3_0_03),
	.C(stage_cnt[2]),
	.D(GND),
	.A(VCC),
	.FCI(un16_sampleb_adr_4_cry_6)
);
defparam un16_sampleb_adr_4_s_7.INIT=20'h48800;
// @48:442
  ARI1 un16_sampleb_adr_4_cry_6_0 (
	.FCO(un16_sampleb_adr_4_cry_6),
	.S(un16_sampleb_adr_4_Z[6]),
	.Y(un16_sampleb_adr_4_cry_6_0_Y),
	.B(stage_cnt[2]),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[6]),
	.FCI(un16_sampleb_adr_4_cry_5)
);
defparam un16_sampleb_adr_4_cry_6_0.INIT=20'h5DF20;
// @48:442
  ARI1 un16_sampleb_adr_cry_0_0 (
	.FCO(un16_sampleb_adr_cry_0),
	.S(un16_sampleb_adr_cry_0_0_S),
	.Y(un16_sampleb_adr_cry_0_0_Y),
	.B(un16_sampleb_adr_4),
	.C(m1_0_01_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[1]),
	.FCI(GND)
);
defparam un16_sampleb_adr_cry_0_0.INIT=20'h57788;
// @48:442
  ARI1 un16_sampleb_adr_cry_1 (
	.FCO(un16_sampleb_adr_cry_1_Z),
	.S(un16_sampleb_adr_cry_1_S),
	.Y(un16_sampleb_adr_cry_1_Y),
	.B(un16_sampleb_adr_4_Z[2]),
	.C(un8_samplea_adr_15_i_0_0),
	.D(GND),
	.A(m2_0_03_0),
	.FCI(un16_sampleb_adr_cry_0)
);
defparam un16_sampleb_adr_cry_1.INIT=20'h599AA;
// @48:442
  ARI1 un16_sampleb_adr_cry_2 (
	.FCO(un16_sampleb_adr_cry_2_Z),
	.S(un16_sampleb_adr_cry_2_S),
	.Y(un16_sampleb_adr_cry_2_Y),
	.B(un16_sampleb_adr_4_Z[3]),
	.C(un8_samplea_adr_15_i_0_0),
	.D(GND),
	.A(m3_0_03_0),
	.FCI(un16_sampleb_adr_cry_1_Z)
);
defparam un16_sampleb_adr_cry_2.INIT=20'h599AA;
// @48:442
  ARI1 un16_sampleb_adr_cry_3_0 (
	.FCO(un16_sampleb_adr_cry_3),
	.S(un16_sampleb_adr_cry_3_0_S),
	.Y(un16_sampleb_adr_cry_3_0_Y),
	.B(N_150),
	.C(N_5_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[4]),
	.FCI(un16_sampleb_adr_cry_2_Z)
);
defparam un16_sampleb_adr_cry_3_0.INIT=20'h57788;
// @48:442
  ARI1 un16_sampleb_adr_cry_4_0 (
	.FCO(un16_sampleb_adr_cry_4),
	.S(un16_sampleb_adr_cry_4_0_S),
	.Y(un16_sampleb_adr_cry_4_0_Y),
	.B(N_150),
	.C(N_6_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[5]),
	.FCI(un16_sampleb_adr_cry_3)
);
defparam un16_sampleb_adr_cry_4_0.INIT=20'h57788;
// @48:442
  ARI1 un16_sampleb_adr_s_6 (
	.FCO(un16_sampleb_adr_s_6_FCO),
	.S(un16_sampleb_adr_s_6_S),
	.Y(un16_sampleb_adr_s_6_Y),
	.B(N_8_0),
	.C(un16_sampleb_adr_4_Z[7]),
	.D(N_150),
	.A(VCC),
	.FCI(un16_sampleb_adr_cry_5)
);
defparam un16_sampleb_adr_s_6.INIT=20'h46C00;
// @48:442
  ARI1 un16_sampleb_adr_cry_5_0 (
	.FCO(un16_sampleb_adr_cry_5),
	.S(un16_sampleb_adr_cry_5_0_S),
	.Y(un16_sampleb_adr_cry_5_0_Y),
	.B(N_150),
	.C(N_7_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[6]),
	.FCI(un16_sampleb_adr_cry_4)
);
defparam un16_sampleb_adr_cry_5_0.INIT=20'h57788;
// @48:357
  CFG3 dft_run_RNI1MAE (
	.A(dft_run_Z),
	.B(i_comp_ram_stable),
	.C(tf_comp_ram_ready),
	.Y(dft_run_RNI1MAE_Z)
);
defparam dft_run_RNI1MAE.INIT=8'hF7;
// @48:442
  CFG3 \p_pipe_pusher.un14_sampleb_adr_4_0_a2_0_a2  (
	.A(stage_cnt[2]),
	.B(stage_cnt[0]),
	.C(stage_cnt[1]),
	.Y(un16_sampleb_adr_4)
);
defparam \p_pipe_pusher.un14_sampleb_adr_4_0_a2_0_a2 .INIT=8'h01;
// @48:372
  CFG3 sampleB_adr_1_sqmuxa (
	.A(FCCC_C0_0_LOCK),
	.B(POR),
	.C(un4_ram_stable_sig),
	.Y(sampleB_adr_1_sqmuxa_Z)
);
defparam sampleB_adr_1_sqmuxa.INIT=8'h08;
// @48:469
  CFG4 \bf0_twiddle_cos_realctr[8]  (
	.A(N_1437_reto),
	.B(bf0_twiddle_cos_real_reto[8]),
	.C(ram_stable_reto),
	.D(RSTSYNC1),
	.Y(bf0_twiddle_cos_real[8])
);
defparam \bf0_twiddle_cos_realctr[8] .INIT=16'hAC00;
// @48:469
  CFG4 \bf0_twiddle_cos_realctr[7]  (
	.A(N_1436_reto),
	.B(bf0_twiddle_cos_real_reto[7]),
	.C(ram_stable_reto),
	.D(RSTSYNC1),
	.Y(bf0_twiddle_cos_real[7])
);
defparam \bf0_twiddle_cos_realctr[7] .INIT=16'hAC00;
// @48:469
  CFG4 \bf0_twiddle_cos_realctr[6]  (
	.A(N_1435_reto),
	.B(bf0_twiddle_cos_real_reto[6]),
	.C(ram_stable_reto),
	.D(RSTSYNC1),
	.Y(bf0_twiddle_cos_real[6])
);
defparam \bf0_twiddle_cos_realctr[6] .INIT=16'hAC00;
// @48:469
  CFG4 \bf0_twiddle_cos_realctr[5]  (
	.A(N_1434_reto),
	.B(bf0_twiddle_cos_real_reto[5]),
	.C(ram_stable_reto),
	.D(RSTSYNC1),
	.Y(bf0_twiddle_cos_real[5])
);
defparam \bf0_twiddle_cos_realctr[5] .INIT=16'hAC00;
// @48:469
  CFG4 \bf0_twiddle_cos_realctr[4]  (
	.A(N_1433_reto),
	.B(bf0_twiddle_cos_real_reto[4]),
	.C(ram_stable_reto),
	.D(RSTSYNC1),
	.Y(bf0_twiddle_cos_real[4])
);
defparam \bf0_twiddle_cos_realctr[4] .INIT=16'hAC00;
// @48:469
  CFG4 \bf0_twiddle_cos_realctr[3]  (
	.A(N_1432_reto),
	.B(bf0_twiddle_cos_real_reto[3]),
	.C(ram_stable_reto),
	.D(RSTSYNC1),
	.Y(bf0_twiddle_cos_real[3])
);
defparam \bf0_twiddle_cos_realctr[3] .INIT=16'hAC00;
// @48:469
  CFG4 \bf0_twiddle_cos_realctr[2]  (
	.A(N_1431_reto),
	.B(bf0_twiddle_cos_real_reto[2]),
	.C(ram_stable_reto),
	.D(RSTSYNC1),
	.Y(bf0_twiddle_cos_real[2])
);
defparam \bf0_twiddle_cos_realctr[2] .INIT=16'hAC00;
// @48:469
  CFG4 \bf0_twiddle_cos_realctr[1]  (
	.A(N_1430_reto),
	.B(bf0_twiddle_cos_real_reto[1]),
	.C(ram_stable_reto),
	.D(RSTSYNC1),
	.Y(bf0_twiddle_cos_real[1])
);
defparam \bf0_twiddle_cos_realctr[1] .INIT=16'hAC00;
// @48:469
  CFG4 \bf0_twiddle_cos_realctr[0]  (
	.A(N_1429_reto),
	.B(bf0_twiddle_cos_real_reto[0]),
	.C(ram_stable_reto),
	.D(RSTSYNC1),
	.Y(bf0_twiddle_cos_real[0])
);
defparam \bf0_twiddle_cos_realctr[0] .INIT=16'hAC00;
// @48:469
  CFG4 \bf0_twiddle_sin_imagctr[0]  (
	.A(N_1438_reto),
	.B(bf0_twiddle_sin_imag_reto[0]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[0])
);
defparam \bf0_twiddle_sin_imagctr[0] .INIT=16'hA0C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[0]  (
	.A(N_1438_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[0]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[0])
);
defparam \bf0_twiddle_sin_imag_1compctr[0] .INIT=16'h50C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imagctr[1]  (
	.A(N_1439_reto),
	.B(bf0_twiddle_sin_imag_reto[1]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[1])
);
defparam \bf0_twiddle_sin_imagctr[1] .INIT=16'hA0C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[1]  (
	.A(N_1439_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[1]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[1])
);
defparam \bf0_twiddle_sin_imag_1compctr[1] .INIT=16'h50C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imagctr[2]  (
	.A(N_1440_reto),
	.B(bf0_twiddle_sin_imag_reto[2]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[2])
);
defparam \bf0_twiddle_sin_imagctr[2] .INIT=16'hA0C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[2]  (
	.A(N_1440_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[2]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[2])
);
defparam \bf0_twiddle_sin_imag_1compctr[2] .INIT=16'h50C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imagctr[3]  (
	.A(N_1441_reto),
	.B(bf0_twiddle_sin_imag_reto[3]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[3])
);
defparam \bf0_twiddle_sin_imagctr[3] .INIT=16'hA0C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[3]  (
	.A(N_1441_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[3]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[3])
);
defparam \bf0_twiddle_sin_imag_1compctr[3] .INIT=16'h50C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imagctr[4]  (
	.A(N_1442_reto),
	.B(bf0_twiddle_sin_imag_reto[4]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[4])
);
defparam \bf0_twiddle_sin_imagctr[4] .INIT=16'hA0C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[4]  (
	.A(N_1442_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[4]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[4])
);
defparam \bf0_twiddle_sin_imag_1compctr[4] .INIT=16'h50C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imagctr[5]  (
	.A(N_1443_reto),
	.B(bf0_twiddle_sin_imag_reto[5]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[5])
);
defparam \bf0_twiddle_sin_imagctr[5] .INIT=16'hA0C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[5]  (
	.A(N_1443_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[5]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[5])
);
defparam \bf0_twiddle_sin_imag_1compctr[5] .INIT=16'h50C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imagctr[6]  (
	.A(N_1444_reto),
	.B(bf0_twiddle_sin_imag_reto[6]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[6])
);
defparam \bf0_twiddle_sin_imagctr[6] .INIT=16'hA0C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[6]  (
	.A(N_1444_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[6]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[6])
);
defparam \bf0_twiddle_sin_imag_1compctr[6] .INIT=16'h50C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imagctr[7]  (
	.A(N_1445_reto),
	.B(bf0_twiddle_sin_imag_reto[7]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[7])
);
defparam \bf0_twiddle_sin_imagctr[7] .INIT=16'hA0C0;
// @48:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[7]  (
	.A(N_1445_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[7]),
	.C(RSTSYNC1),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[7])
);
defparam \bf0_twiddle_sin_imag_1compctr[7] .INIT=16'h50C0;
// @48:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[6]  (
	.A(un2_ram_stable_sig_Z),
	.B(twiddle_index_next_4_0_s_6_S),
	.Y(twiddle_index_next_4[6])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[6] .INIT=4'h4;
// @48:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[5]  (
	.A(un2_ram_stable_sig_Z),
	.B(twiddle_index_next_4_0_cry_5_S),
	.Y(twiddle_index_next_4[5])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[5] .INIT=4'h4;
// @48:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[4]  (
	.A(un2_ram_stable_sig_Z),
	.B(twiddle_index_next_4_0_cry_4_S),
	.Y(twiddle_index_next_4[4])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[4] .INIT=4'h4;
// @48:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[3]  (
	.A(un2_ram_stable_sig_Z),
	.B(twiddle_index_next_4_0_cry_3_S),
	.Y(twiddle_index_next_4[3])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[3] .INIT=4'h4;
// @48:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[2]  (
	.A(un2_ram_stable_sig_Z),
	.B(twiddle_index_next_4_0_cry_2_S),
	.Y(twiddle_index_next_4[2])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[2] .INIT=4'h4;
// @48:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[1]  (
	.A(un2_ram_stable_sig_Z),
	.B(twiddle_index_next_4_0_cry_1_S),
	.Y(twiddle_index_next_4[1])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[1] .INIT=4'h4;
// @48:433
  CFG2 \p_pipe_pusher.sampleA_adr_3[0]  (
	.A(un4_ram_stable_sig),
	.B(bfly_cnt[0]),
	.Y(sampleA_adr_3[0])
);
defparam \p_pipe_pusher.sampleA_adr_3[0] .INIT=4'h4;
// @48:442
  CFG2 un16_sampleb_adr_4_s_7_RNO (
	.A(stage_cnt[0]),
	.B(stage_cnt[1]),
	.Y(m3_0_03)
);
defparam un16_sampleb_adr_4_s_7_RNO.INIT=4'h8;
// @48:410
  CFG2 \p_sub_DFT_BFly_manager.un35_ram_ready_sig  (
	.A(bf0_calc_done),
	.B(dft_fin_Z),
	.Y(un35_ram_ready_sig)
);
defparam \p_sub_DFT_BFly_manager.un35_ram_ready_sig .INIT=4'h4;
// @48:307
  CFG2 \dft_max_6[0]  (
	.A(i_comp_ram_stable),
	.B(dft_max[1]),
	.Y(dft_max_6[0])
);
defparam \dft_max_6[0] .INIT=4'hD;
// @48:307
  CFG2 \dft_max_6[1]  (
	.A(i_comp_ram_stable),
	.B(dft_max[2]),
	.Y(dft_max_6[1])
);
defparam \dft_max_6[1] .INIT=4'hD;
// @48:307
  CFG2 \dft_max_6[2]  (
	.A(i_comp_ram_stable),
	.B(dft_max[3]),
	.Y(dft_max_6[2])
);
defparam \dft_max_6[2] .INIT=4'hD;
// @48:307
  CFG2 \dft_max_6[3]  (
	.A(i_comp_ram_stable),
	.B(dft_max[4]),
	.Y(dft_max_6[3])
);
defparam \dft_max_6[3] .INIT=4'hD;
// @48:307
  CFG2 \dft_max_6[4]  (
	.A(i_comp_ram_stable),
	.B(dft_max[5]),
	.Y(dft_max_6[4])
);
defparam \dft_max_6[4] .INIT=4'hD;
// @48:307
  CFG2 \dft_max_6[5]  (
	.A(i_comp_ram_stable),
	.B(dft_max[6]),
	.Y(dft_max_6[5])
);
defparam \dft_max_6[5] .INIT=4'hD;
// @48:396
  CFG2 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_6  (
	.A(dft_max[6]),
	.B(dft_cnt[6]),
	.Y(un29_ram_ready_sig_6)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_6 .INIT=4'h6;
// @48:307
  CFG2 \bfly_max_6[1]  (
	.A(i_comp_ram_stable),
	.B(bfly_max[0]),
	.Y(bfly_max_6[1])
);
defparam \bfly_max_6[1] .INIT=4'h8;
// @48:307
  CFG2 \bfly_max_6[2]  (
	.A(i_comp_ram_stable),
	.B(bfly_max[1]),
	.Y(bfly_max_6[2])
);
defparam \bfly_max_6[2] .INIT=4'h8;
// @48:307
  CFG2 \bfly_max_6[3]  (
	.A(i_comp_ram_stable),
	.B(bfly_max[2]),
	.Y(bfly_max_6[3])
);
defparam \bfly_max_6[3] .INIT=4'h8;
// @48:307
  CFG2 \bfly_max_6[4]  (
	.A(i_comp_ram_stable),
	.B(bfly_max[3]),
	.Y(bfly_max_6[4])
);
defparam \bfly_max_6[4] .INIT=4'h8;
// @48:307
  CFG2 \bfly_max_6[5]  (
	.A(i_comp_ram_stable),
	.B(bfly_max[4]),
	.Y(bfly_max_6[5])
);
defparam \bfly_max_6[5] .INIT=4'h8;
// @48:307
  CFG2 \bfly_max_6[6]  (
	.A(i_comp_ram_stable),
	.B(bfly_max[5]),
	.Y(bfly_max_6[6])
);
defparam \bfly_max_6[6] .INIT=4'h8;
// @48:392
  CFG2 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_6  (
	.A(bfly_cnt[6]),
	.B(bfly_max[6]),
	.Y(un26_ram_ready_sig_6)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_6 .INIT=4'h6;
// @48:372
  CFG2 \p_sub_DFT_BFly_manager.un4_ram_stable_sig  (
	.A(i_comp_ram_stable),
	.B(dft_run_Z),
	.Y(un4_ram_stable_sig)
);
defparam \p_sub_DFT_BFly_manager.un4_ram_stable_sig .INIT=4'h7;
// @48:307
  CFG2 un2_ram_stable_sig_1_i_a3_0_o2_0 (
	.A(tf_comp_ram_ready),
	.B(stage_state[0]),
	.Y(N_187)
);
defparam un2_ram_stable_sig_1_i_a3_0_o2_0.INIT=4'h7;
// @48:294
  CFG2 \stage_state_ns_1_0_.m5_i_0_o5  (
	.A(i_comp_ram_stable),
	.B(stage_state[1]),
	.Y(N_186)
);
defparam \stage_state_ns_1_0_.m5_i_0_o5 .INIT=4'hD;
// @48:441
  CFG2 \stage_cnt_RNIP10B[1]  (
	.A(stage_cnt[0]),
	.B(stage_cnt[1]),
	.Y(N_181_i)
);
defparam \stage_cnt_RNIP10B[1] .INIT=4'h9;
// @48:294
  CFG2 dft_run_0_sqmuxa_1_0_a2_0_a3_0_a5 (
	.A(i_comp_ram_stable),
	.B(stage_state[0]),
	.Y(N_449)
);
defparam dft_run_0_sqmuxa_1_0_a2_0_a3_0_a5.INIT=4'h2;
// @48:307
  CFG2 \p_stage_manager.stage_cnt_6_a4_0_a3_0_a5[0]  (
	.A(i_comp_ram_stable),
	.B(stage_cnt[0]),
	.Y(stage_cnt_6[0])
);
defparam \p_stage_manager.stage_cnt_6_a4_0_a3_0_a5[0] .INIT=4'h2;
// @48:514
  CFG3 \ram_adr_1_sig_0[7]  (
	.A(ram_r_adr_A[7]),
	.B(bf0_adr_a_out[7]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[7])
);
defparam \ram_adr_1_sig_0[7] .INIT=8'hCA;
// @48:506
  CFG3 \ram_adr_0_sig_0[7]  (
	.A(ram_r_adr_A[7]),
	.B(bf0_adr_a_out[7]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[7])
);
defparam \ram_adr_0_sig_0[7] .INIT=8'hAC;
// @48:514
  CFG3 \ram_adr_1_sig_0[6]  (
	.A(ram_r_adr_A[6]),
	.B(bf0_adr_a_out[6]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[6])
);
defparam \ram_adr_1_sig_0[6] .INIT=8'hCA;
// @48:506
  CFG3 \ram_adr_0_sig_0[6]  (
	.A(ram_r_adr_A[6]),
	.B(bf0_adr_a_out[6]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[6])
);
defparam \ram_adr_0_sig_0[6] .INIT=8'hAC;
// @48:514
  CFG3 \ram_adr_1_sig_0[5]  (
	.A(ram_r_adr_A[5]),
	.B(bf0_adr_a_out[5]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[5])
);
defparam \ram_adr_1_sig_0[5] .INIT=8'hCA;
// @48:506
  CFG3 \ram_adr_0_sig_0[5]  (
	.A(ram_r_adr_A[5]),
	.B(bf0_adr_a_out[5]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[5])
);
defparam \ram_adr_0_sig_0[5] .INIT=8'hAC;
// @48:514
  CFG3 \ram_adr_1_sig_0[4]  (
	.A(ram_r_adr_A[4]),
	.B(bf0_adr_a_out[4]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[4])
);
defparam \ram_adr_1_sig_0[4] .INIT=8'hCA;
// @48:506
  CFG3 \ram_adr_0_sig_0[4]  (
	.A(ram_r_adr_A[4]),
	.B(bf0_adr_a_out[4]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[4])
);
defparam \ram_adr_0_sig_0[4] .INIT=8'hAC;
// @48:514
  CFG3 \ram_adr_1_sig_0[3]  (
	.A(ram_r_adr_A[3]),
	.B(bf0_adr_a_out[3]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[3])
);
defparam \ram_adr_1_sig_0[3] .INIT=8'hCA;
// @48:506
  CFG3 \ram_adr_0_sig_0[3]  (
	.A(ram_r_adr_A[3]),
	.B(bf0_adr_a_out[3]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[3])
);
defparam \ram_adr_0_sig_0[3] .INIT=8'hAC;
// @48:514
  CFG3 \ram_adr_1_sig_0[2]  (
	.A(ram_r_adr_A[2]),
	.B(bf0_adr_a_out[2]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[2])
);
defparam \ram_adr_1_sig_0[2] .INIT=8'hCA;
// @48:506
  CFG3 \ram_adr_0_sig_0[2]  (
	.A(ram_r_adr_A[2]),
	.B(bf0_adr_a_out[2]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[2])
);
defparam \ram_adr_0_sig_0[2] .INIT=8'hAC;
// @48:514
  CFG3 \ram_adr_1_sig_0[1]  (
	.A(ram_r_adr_A[1]),
	.B(bf0_adr_a_out[1]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[1])
);
defparam \ram_adr_1_sig_0[1] .INIT=8'hCA;
// @48:506
  CFG3 \ram_adr_0_sig_0[1]  (
	.A(ram_r_adr_A[1]),
	.B(bf0_adr_a_out[1]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[1])
);
defparam \ram_adr_0_sig_0[1] .INIT=8'hAC;
// @48:515
  CFG3 \ram_adr_1_sig_1[7]  (
	.A(ram_r_adr_B[7]),
	.B(bf0_adr_b_out[7]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[7])
);
defparam \ram_adr_1_sig_1[7] .INIT=8'hCA;
// @48:515
  CFG3 \ram_adr_1_sig_1[6]  (
	.A(ram_r_adr_B[6]),
	.B(bf0_adr_b_out[6]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[6])
);
defparam \ram_adr_1_sig_1[6] .INIT=8'hCA;
// @48:515
  CFG3 \ram_adr_1_sig_1[5]  (
	.A(ram_r_adr_B[5]),
	.B(bf0_adr_b_out[5]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[5])
);
defparam \ram_adr_1_sig_1[5] .INIT=8'hCA;
// @48:515
  CFG3 \ram_adr_1_sig_1[4]  (
	.A(ram_r_adr_B[4]),
	.B(bf0_adr_b_out[4]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[4])
);
defparam \ram_adr_1_sig_1[4] .INIT=8'hCA;
// @48:515
  CFG3 \ram_adr_1_sig_1[3]  (
	.A(ram_r_adr_B[3]),
	.B(bf0_adr_b_out[3]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[3])
);
defparam \ram_adr_1_sig_1[3] .INIT=8'hCA;
// @48:515
  CFG3 \ram_adr_1_sig_1[2]  (
	.A(ram_r_adr_B[2]),
	.B(bf0_adr_b_out[2]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[2])
);
defparam \ram_adr_1_sig_1[2] .INIT=8'hCA;
// @48:515
  CFG3 \ram_adr_1_sig_1[1]  (
	.A(ram_r_adr_B[1]),
	.B(bf0_adr_b_out[1]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[1])
);
defparam \ram_adr_1_sig_1[1] .INIT=8'hCA;
// @48:507
  CFG3 \ram_adr_0_sig_1[7]  (
	.A(ram_r_adr_B[7]),
	.B(bf0_adr_b_out[7]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[7])
);
defparam \ram_adr_0_sig_1[7] .INIT=8'hAC;
// @48:507
  CFG3 \ram_adr_0_sig_1[6]  (
	.A(ram_r_adr_B[6]),
	.B(bf0_adr_b_out[6]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[6])
);
defparam \ram_adr_0_sig_1[6] .INIT=8'hAC;
// @48:507
  CFG3 \ram_adr_0_sig_1[5]  (
	.A(ram_r_adr_B[5]),
	.B(bf0_adr_b_out[5]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[5])
);
defparam \ram_adr_0_sig_1[5] .INIT=8'hAC;
// @48:507
  CFG3 \ram_adr_0_sig_1[4]  (
	.A(ram_r_adr_B[4]),
	.B(bf0_adr_b_out[4]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[4])
);
defparam \ram_adr_0_sig_1[4] .INIT=8'hAC;
// @48:507
  CFG3 \ram_adr_0_sig_1[3]  (
	.A(ram_r_adr_B[3]),
	.B(bf0_adr_b_out[3]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[3])
);
defparam \ram_adr_0_sig_1[3] .INIT=8'hAC;
// @48:507
  CFG3 \ram_adr_0_sig_1[2]  (
	.A(ram_r_adr_B[2]),
	.B(bf0_adr_b_out[2]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[2])
);
defparam \ram_adr_0_sig_1[2] .INIT=8'hAC;
// @48:507
  CFG3 \ram_adr_0_sig_1[1]  (
	.A(ram_r_adr_B[1]),
	.B(bf0_adr_b_out[1]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[1])
);
defparam \ram_adr_0_sig_1[1] .INIT=8'hAC;
// @48:441
  CFG3 \dft_cnt_RNIPAUF[1]  (
	.A(dft_cnt[0]),
	.B(stage_cnt[0]),
	.C(dft_cnt[1]),
	.Y(m1_0_01_0)
);
defparam \dft_cnt_RNIPAUF[1] .INIT=8'hE2;
// @48:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_2  (
	.A(dft_max[1]),
	.B(dft_max[0]),
	.C(dft_cnt[0]),
	.D(dft_cnt[1]),
	.Y(un29_ram_ready_sig_NE_2)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_2 .INIT=16'h7DBE;
// @48:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_1  (
	.A(dft_max[3]),
	.B(dft_max[2]),
	.C(dft_cnt[3]),
	.D(dft_cnt[2]),
	.Y(un29_ram_ready_sig_NE_1)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_1 .INIT=16'h7BDE;
// @48:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_0  (
	.A(dft_max[5]),
	.B(dft_max[4]),
	.C(dft_cnt[5]),
	.D(dft_cnt[4]),
	.Y(un29_ram_ready_sig_NE_0)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_0 .INIT=16'h7BDE;
// @48:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_2  (
	.A(bfly_max[3]),
	.B(bfly_max[2]),
	.C(bfly_cnt[3]),
	.D(bfly_cnt[2]),
	.Y(un26_ram_ready_sig_NE_2)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_2 .INIT=16'h7BDE;
// @48:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_1  (
	.A(bfly_max[5]),
	.B(bfly_max[1]),
	.C(bfly_cnt[5]),
	.D(bfly_cnt[1]),
	.Y(un26_ram_ready_sig_NE_1)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_1 .INIT=16'h7BDE;
// @48:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_0  (
	.A(bfly_max[4]),
	.B(bfly_max[0]),
	.C(bfly_cnt[4]),
	.D(bfly_cnt[0]),
	.Y(un26_ram_ready_sig_NE_0)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_0 .INIT=16'h7BDE;
// @48:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[0]  (
	.A(un2_ram_stable_sig_Z),
	.B(twiddle_index_next_4_0_cry_0_Y),
	.Y(twiddle_index_next_4[0])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[0] .INIT=4'h1;
// @48:441
  CFG3 \p_pipe_pusher.un8_samplea_adr_15_i_0_0  (
	.A(stage_cnt[2]),
	.B(stage_cnt[1]),
	.C(stage_cnt[0]),
	.Y(un8_samplea_adr_15_i_0_0)
);
defparam \p_pipe_pusher.un8_samplea_adr_15_i_0_0 .INIT=8'hEA;
// @48:441
  CFG3 \dft_cnt_RNI1JUF[4]  (
	.A(dft_cnt[4]),
	.B(stage_cnt[0]),
	.C(dft_cnt[5]),
	.Y(m5_0_0_1_tz)
);
defparam \dft_cnt_RNI1JUF[4] .INIT=8'hE2;
// @48:441
  CFG3 \dft_cnt_RNIRCUF[2]  (
	.A(dft_cnt[1]),
	.B(stage_cnt[0]),
	.C(dft_cnt[2]),
	.Y(m2_0_0_1_tz)
);
defparam \dft_cnt_RNIRCUF[2] .INIT=8'hE2;
// @48:441
  CFG3 \dft_cnt_RNIPAUF_0[1]  (
	.A(dft_cnt[0]),
	.B(stage_cnt[0]),
	.C(dft_cnt[1]),
	.Y(m3_0_1_1_tz)
);
defparam \dft_cnt_RNIPAUF_0[1] .INIT=8'hE2;
// @48:441
  CFG3 \dft_cnt_RNITEUF[2]  (
	.A(dft_cnt[2]),
	.B(stage_cnt[0]),
	.C(dft_cnt[3]),
	.Y(m3_0_0_1_tz)
);
defparam \dft_cnt_RNITEUF[2] .INIT=8'hE2;
// @48:441
  CFG3 \dft_cnt_RNIVGUF[3]  (
	.A(dft_cnt[3]),
	.B(stage_cnt[0]),
	.C(dft_cnt[4]),
	.Y(m4_0_0_1_tz)
);
defparam \dft_cnt_RNIVGUF[3] .INIT=8'hE2;
// @48:357
  CFG2 bf0_do_calc_next_0_RNO (
	.A(un4_ram_stable_sig),
	.B(dft_fin_Z),
	.Y(bf0_do_calc_next_0_RNO_Z)
);
defparam bf0_do_calc_next_0_RNO.INIT=4'h1;
// @48:357
  CFG2 bf0_do_calc_next2_RNO (
	.A(un4_ram_stable_sig),
	.B(bf0_do_calc_next_0_Z),
	.Y(bf0_do_calc_next2_RNO_Z)
);
defparam bf0_do_calc_next2_RNO.INIT=4'h4;
// @48:357
  CFG2 bf0_do_calc_RNO (
	.A(un4_ram_stable_sig),
	.B(bf0_do_calc_next2_Z),
	.Y(bf0_do_calc_RNO_Z)
);
defparam bf0_do_calc_RNO.INIT=4'h4;
// @48:496
  CFG2 ram_valid_sig_RNO (
	.A(bf0_calc_done),
	.B(bf0_overflow),
	.Y(un1_bf0_calc_done_i)
);
defparam ram_valid_sig_RNO.INIT=4'h7;
// @48:294
  CFG3 \stage_state_ns_1_0_.m5_i_0_a5  (
	.A(tf_comp_ram_ready),
	.B(bf0_do_calc_Z),
	.C(stage_state[0]),
	.Y(N_992)
);
defparam \stage_state_ns_1_0_.m5_i_0_a5 .INIT=8'h07;
// @48:330
  CFG3 \stage_cnt_RNI74GG[1]  (
	.A(stage_cnt[2]),
	.B(stage_cnt[1]),
	.C(stage_cnt[0]),
	.Y(N_183_i)
);
defparam \stage_cnt_RNI74GG[1] .INIT=8'h95;
// @48:329
  CFG3 \stage_cnt_RNI74GG_0[1]  (
	.A(stage_cnt[2]),
	.B(stage_cnt[1]),
	.C(stage_cnt[0]),
	.Y(N_150)
);
defparam \stage_cnt_RNI74GG_0[1] .INIT=8'h7F;
// @48:457
  CFG3 ram_done_i_i_a5 (
	.A(tf_comp_ram_valid),
	.B(i_comp_ram_stable),
	.C(tf_comp_ram_ready),
	.Y(N_991)
);
defparam ram_done_i_i_a5.INIT=8'h4C;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0_a2[8]  (
	.A(N_34_i),
	.B(N_39_i),
	.C(i_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_394)
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_a2[8] .INIT=16'hA0C0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0_a2_0[8]  (
	.A(un8_ram_valid[2]),
	.B(un15_ram_valid[2]),
	.C(i_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_395)
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_a2_0[8] .INIT=16'hA0C0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0_a2_1[8]  (
	.A(un8_ram_valid[1]),
	.B(un15_ram_valid[1]),
	.C(i_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_396)
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_a2_1[8] .INIT=16'hA0C0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0_a2_2[8]  (
	.A(tf_comp_ram_returned_i),
	.B(i_comp_ram_stable),
	.C(DPSRAM_0_assoc_0_sqmuxa_sn),
	.D(DPSRAM_0_assoc_1_sqmuxa_sn),
	.Y(N_397)
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_a2_2[8] .INIT=16'hC840;
// @48:294
  CFG3 ram_dest_RNO (
	.A(i_comp_ram_stable),
	.B(tf_comp_ram_returned_i),
	.C(tf_comp_ram_assigned),
	.Y(un1_ram_dest_i[0])
);
defparam ram_dest_RNO.INIT=8'h27;
// @48:441
  CFG2 \p_pipe_pusher.un8_samplea_adr_10_RNO  (
	.A(N_181_i),
	.B(m4_0_0_1_tz),
	.Y(m6_0_1_1)
);
defparam \p_pipe_pusher.un8_samplea_adr_10_RNO .INIT=4'h4;
// @48:441
  CFG4 \p_pipe_pusher.un8_samplea_adr_10_RNO_0  (
	.A(dft_cnt[5]),
	.B(dft_cnt[6]),
	.C(N_181_i),
	.D(stage_cnt[0]),
	.Y(m6_0_0_1)
);
defparam \p_pipe_pusher.un8_samplea_adr_10_RNO_0 .INIT=16'hC0A0;
// @48:469
  CFG3 ram_valid_sig_1_sqmuxa_i (
	.A(bf0_calc_done),
	.B(i_comp_ram_stable),
	.C(bf0_overflow),
	.Y(ram_valid_sig_1_sqmuxa_i_Z)
);
defparam ram_valid_sig_1_sqmuxa_i.INIT=8'hB3;
// @48:294
  CFG3 transformation_finished_RNO (
	.A(N_186),
	.B(tf_comp_ram_ready),
	.C(i_comp_ram_stable),
	.Y(un1_stage_state13_i)
);
defparam transformation_finished_RNO.INIT=8'h8A;
// @48:294
  CFG2 \stage_cnt_RNO[1]  (
	.A(N_181_i),
	.B(i_comp_ram_stable),
	.Y(N_61_i)
);
defparam \stage_cnt_RNO[1] .INIT=4'h4;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_b_in_2_0_a5_0[8]  (
	.A(N_396),
	.B(B_DOUT_1[8]),
	.Y(N_259)
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_a5_0[8] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_b_in_2_0_a5_0[7]  (
	.A(N_396),
	.B(B_DOUT_1[7]),
	.Y(N_263)
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_a5_0[7] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_b_in_2_0_a5_0[6]  (
	.A(N_396),
	.B(B_DOUT_1[6]),
	.Y(N_267)
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_a5_0[6] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_b_in_2_0_a5_0[5]  (
	.A(N_396),
	.B(B_DOUT_1[5]),
	.Y(N_271)
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_a5_0[5] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_b_in_2_0_a5_0[4]  (
	.A(N_396),
	.B(B_DOUT_1[4]),
	.Y(N_275)
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_a5_0[4] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_b_in_2_0_a5_0[3]  (
	.A(N_396),
	.B(B_DOUT_1[3]),
	.Y(N_279)
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_a5_0[3] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_b_in_2_0_a5_0[2]  (
	.A(N_396),
	.B(B_DOUT_1[2]),
	.Y(N_283)
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_a5_0[2] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_b_in_2_0_a5_0[1]  (
	.A(N_396),
	.B(B_DOUT_1[1]),
	.Y(N_287)
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_a5_0[1] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_b_in_2_0_a5_0[0]  (
	.A(N_396),
	.B(B_DOUT_1[0]),
	.Y(N_291)
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_a5_0[0] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_a_in_2_0_a5[7]  (
	.A(N_397),
	.B(A_DOUT_0[7]),
	.Y(N_1007)
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_a5[7] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_a_in_2_0_a5_0[6]  (
	.A(N_396),
	.B(A_DOUT_1[6]),
	.Y(N_1011)
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_a5_0[6] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_a_in_2_0_a5_0[5]  (
	.A(N_396),
	.B(A_DOUT_1[5]),
	.Y(N_1015)
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_a5_0[5] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_a_in_2_0_a5_0[3]  (
	.A(N_396),
	.B(A_DOUT_1[3]),
	.Y(N_1019)
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_a5_0[3] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_a_in_2_0_a5_0[2]  (
	.A(N_396),
	.B(A_DOUT_1[2]),
	.Y(N_1023)
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_a5_0[2] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_a_in_2_0_a5_0[1]  (
	.A(N_396),
	.B(A_DOUT_1[1]),
	.Y(N_315)
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_a5_0[1] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_real_a_in_2_0_a5_0[0]  (
	.A(N_396),
	.B(A_DOUT_1[0]),
	.Y(N_319)
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_a5_0[0] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[8]  (
	.A(N_396),
	.B(B_DOUT_1[17]),
	.Y(N_1027)
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[8] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[6]  (
	.A(N_396),
	.B(B_DOUT_1[15]),
	.Y(N_1031)
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[6] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[5]  (
	.A(N_396),
	.B(B_DOUT_1[14]),
	.Y(N_1035)
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[5] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[4]  (
	.A(N_396),
	.B(B_DOUT_1[13]),
	.Y(N_1039)
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[4] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[3]  (
	.A(N_396),
	.B(B_DOUT_1[12]),
	.Y(N_1043)
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[3] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[2]  (
	.A(N_396),
	.B(B_DOUT_1[11]),
	.Y(N_1047)
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[2] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[1]  (
	.A(N_396),
	.B(B_DOUT_1[10]),
	.Y(N_1051)
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_a5_0[1] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[8]  (
	.A(N_396),
	.B(A_DOUT_1[17]),
	.Y(N_1055)
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[8] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[6]  (
	.A(N_396),
	.B(A_DOUT_1[15]),
	.Y(N_1059)
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[6] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[5]  (
	.A(N_396),
	.B(A_DOUT_1[14]),
	.Y(N_359)
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[5] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[4]  (
	.A(N_396),
	.B(A_DOUT_1[13]),
	.Y(N_363)
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[4] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[3]  (
	.A(N_396),
	.B(A_DOUT_1[12]),
	.Y(N_367)
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[3] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[2]  (
	.A(N_396),
	.B(A_DOUT_1[11]),
	.Y(N_371)
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[2] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[1]  (
	.A(N_396),
	.B(A_DOUT_1[10]),
	.Y(N_375)
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[1] .INIT=4'h8;
// @48:479
  CFG2 \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[0]  (
	.A(N_396),
	.B(A_DOUT_1[9]),
	.Y(N_379)
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_a5_0[0] .INIT=4'h8;
// @48:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE  (
	.A(un29_ram_ready_sig_NE_2),
	.B(un29_ram_ready_sig_6),
	.C(un29_ram_ready_sig_NE_1),
	.D(un29_ram_ready_sig_NE_0),
	.Y(un30_ram_ready_sig)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE .INIT=16'hFFFE;
// @48:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE  (
	.A(un26_ram_ready_sig_NE_1),
	.B(un26_ram_ready_sig_NE_0),
	.C(un26_ram_ready_sig_6),
	.D(un26_ram_ready_sig_NE_2),
	.Y(un27_ram_ready_sig)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE .INIT=16'hFFFE;
// @48:307
  CFG4 un1_stage_state13_2_0_0_a5_0 (
	.A(dft_done_Z),
	.B(stage_state[0]),
	.C(i_comp_ram_stable),
	.D(N_150),
	.Y(N_987)
);
defparam un1_stage_state13_2_0_0_a5_0.INIT=16'h40C0;
// @48:294
  CFG4 \stage_state_ns_1_0_.m12_0_0_a5_0  (
	.A(dft_done_Z),
	.B(N_186),
	.C(N_150),
	.D(N_187),
	.Y(N_990)
);
defparam \stage_state_ns_1_0_.m12_0_0_a5_0 .INIT=16'h0002;
// @48:441
  CFG4 \p_pipe_pusher.un8_samplea_adr_11_RNO  (
	.A(dft_cnt[6]),
	.B(stage_cnt[0]),
	.C(m5_0_0_1_tz),
	.D(N_181_i),
	.Y(m7_0_03_0)
);
defparam \p_pipe_pusher.un8_samplea_adr_11_RNO .INIT=16'h22F0;
// @48:441
  CFG4 \dft_cnt_RNIMJL51[0]  (
	.A(dft_cnt[0]),
	.B(stage_cnt[0]),
	.C(m2_0_0_1_tz),
	.D(N_181_i),
	.Y(m2_0_03_0)
);
defparam \dft_cnt_RNIMJL51[0] .INIT=16'hF088;
// @48:441
  CFG3 \p_pipe_pusher.un8_samplea_adr_9_RNO  (
	.A(m3_0_0_1_tz),
	.B(N_181_i),
	.C(m5_0_0_1_tz),
	.Y(m5_0_03_0)
);
defparam \p_pipe_pusher.un8_samplea_adr_9_RNO .INIT=8'hE2;
// @48:441
  CFG3 \p_pipe_pusher.un8_samplea_adr_8_RNO  (
	.A(m2_0_0_1_tz),
	.B(N_181_i),
	.C(m4_0_0_1_tz),
	.Y(m4_0_03_0)
);
defparam \p_pipe_pusher.un8_samplea_adr_8_RNO .INIT=8'hE2;
// @48:441
  CFG3 \dft_cnt_RNIFRSA1[1]  (
	.A(m3_0_0_1_tz),
	.B(N_181_i),
	.C(m3_0_1_1_tz),
	.Y(m3_0_03_0)
);
defparam \dft_cnt_RNIFRSA1[1] .INIT=8'hB8;
// @48:514
  CFG3 \ram_adr_1_sig_0[0]  (
	.A(ram_r_adr_A_cry_0_0_Y),
	.B(bf0_adr_a_out[0]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[0])
);
defparam \ram_adr_1_sig_0[0] .INIT=8'hCA;
// @48:506
  CFG3 \ram_adr_0_sig_0[0]  (
	.A(ram_r_adr_A_cry_0_0_Y),
	.B(bf0_adr_a_out[0]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[0])
);
defparam \ram_adr_0_sig_0[0] .INIT=8'hAC;
// @48:515
  CFG3 \ram_adr_1_sig_1[0]  (
	.A(ram_r_adr_B_cry_0_0_Y),
	.B(bf0_adr_b_out[0]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[0])
);
defparam \ram_adr_1_sig_1[0] .INIT=8'hCA;
// @48:507
  CFG3 \ram_adr_0_sig_1[0]  (
	.A(ram_r_adr_B_cry_0_0_Y),
	.B(bf0_adr_b_out[0]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[0])
);
defparam \ram_adr_0_sig_1[0] .INIT=8'hAC;
// @48:294
  CFG2 \stage_cnt_RNO[2]  (
	.A(N_183_i),
	.B(i_comp_ram_stable),
	.Y(N_63_i)
);
defparam \stage_cnt_RNO[2] .INIT=4'h4;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0_0[5]  (
	.A(A_DOUT_3[5]),
	.B(A_DOUT_2[5]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_a_in_2_0_0[5])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_0[5] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0_0[8]  (
	.A(B_DOUT_3[8]),
	.B(B_DOUT_2[8]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_b_in_2_0_0[8])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_0[8] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0_0[4]  (
	.A(A_DOUT_3[13]),
	.B(A_DOUT_2[13]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_a_in_2_0_0[4])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_0[4] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0_0[7]  (
	.A(B_DOUT_3[7]),
	.B(B_DOUT_2[7]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_b_in_2_0_0[7])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_0[7] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0_0[6]  (
	.A(B_DOUT_3[6]),
	.B(B_DOUT_2[6]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_b_in_2_0_0[6])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_0[6] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0_0[5]  (
	.A(A_DOUT_3[14]),
	.B(A_DOUT_2[14]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_a_in_2_0_0[5])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_0[5] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0_0[6]  (
	.A(B_DOUT_3[15]),
	.B(B_DOUT_2[15]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_b_in_2_0_0[6])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_0[6] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0_0[3]  (
	.A(A_DOUT_3[3]),
	.B(A_DOUT_2[3]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_a_in_2_0_0[3])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_0[3] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0_0[2]  (
	.A(A_DOUT_3[2]),
	.B(A_DOUT_2[2]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_a_in_2_0_0[2])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_0[2] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0_0[8]  (
	.A(B_DOUT_3[17]),
	.B(B_DOUT_2[17]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_b_in_2_0_0[8])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_0[8] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0_0[6]  (
	.A(A_DOUT_3[15]),
	.B(A_DOUT_2[15]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_a_in_2_0_0[6])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_0[6] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0_0[5]  (
	.A(B_DOUT_3[5]),
	.B(B_DOUT_2[5]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_b_in_2_0_0[5])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_0[5] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0_0[4]  (
	.A(B_DOUT_3[4]),
	.B(B_DOUT_2[4]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_b_in_2_0_0[4])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_0[4] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0_0[6]  (
	.A(A_DOUT_3[6]),
	.B(A_DOUT_2[6]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_a_in_2_0_0[6])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_0[6] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0_0[1]  (
	.A(A_DOUT_3[10]),
	.B(A_DOUT_2[10]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_a_in_2_0_0[1])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_0[1] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0_0[0]  (
	.A(B_DOUT_3[0]),
	.B(B_DOUT_2[0]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_b_in_2_0_0[0])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_0[0] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0_0[2]  (
	.A(A_DOUT_3[11]),
	.B(A_DOUT_2[11]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_a_in_2_0_0[2])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_0[2] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0_0[0]  (
	.A(A_DOUT_3[0]),
	.B(A_DOUT_2[0]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_a_in_2_0_0[0])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_0[0] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0_0[3]  (
	.A(B_DOUT_3[12]),
	.B(B_DOUT_2[12]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_b_in_2_0_0[3])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_0[3] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0_0[3]  (
	.A(A_DOUT_3[12]),
	.B(A_DOUT_2[12]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_a_in_2_0_0[3])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_0[3] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0_0[2]  (
	.A(B_DOUT_3[11]),
	.B(B_DOUT_2[11]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_b_in_2_0_0[2])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_0[2] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0_0[0]  (
	.A(A_DOUT_3[9]),
	.B(A_DOUT_2[9]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_a_in_2_0_0[0])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_0[0] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0_0[8]  (
	.A(A_DOUT_3[17]),
	.B(A_DOUT_2[17]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_a_in_2_0_0[8])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0_0[8] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0_0[2]  (
	.A(B_DOUT_3[2]),
	.B(B_DOUT_2[2]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_b_in_2_0_0[2])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_0[2] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0_0[3]  (
	.A(B_DOUT_3[3]),
	.B(B_DOUT_2[3]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_b_in_2_0_0[3])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_0[3] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0_0[1]  (
	.A(B_DOUT_3[1]),
	.B(B_DOUT_2[1]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_b_in_2_0_0[1])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0_0[1] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0_0[1]  (
	.A(A_DOUT_3[1]),
	.B(A_DOUT_2[1]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_a_in_2_0_0[1])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_0[1] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0_0[4]  (
	.A(B_DOUT_3[13]),
	.B(B_DOUT_2[13]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_b_in_2_0_0[4])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_0[4] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0_0[5]  (
	.A(B_DOUT_3[14]),
	.B(B_DOUT_2[14]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_b_in_2_0_0[5])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_0[5] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0_0[7]  (
	.A(A_DOUT_3[7]),
	.B(A_DOUT_2[7]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_real_a_in_2_0_0[7])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0_0[7] .INIT=16'hEAC0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0_0[1]  (
	.A(B_DOUT_3[10]),
	.B(B_DOUT_2[10]),
	.C(N_395),
	.D(N_394),
	.Y(bf0_imag_b_in_2_0_0[1])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0_0[1] .INIT=16'hEAC0;
// @48:294
  CFG4 \stage_state_ns_1_0_.m12_0_0  (
	.A(i_comp_ram_stable),
	.B(N_990),
	.C(stage_state[1]),
	.D(stage_state[0]),
	.Y(stage_state_ns[1])
);
defparam \stage_state_ns_1_0_.m12_0_0 .INIT=16'hCCEC;
// @48:294
  CFG4 \stage_state_ns_1_0_.N_53_i  (
	.A(N_186),
	.B(dft_done_Z),
	.C(N_187),
	.D(N_992),
	.Y(N_53_i)
);
defparam \stage_state_ns_1_0_.N_53_i .INIT=16'h0051;
// @48:357
  CFG4 dft_done_RNO (
	.A(un35_ram_ready_sig),
	.B(tf_comp_ram_ready),
	.C(dft_run_Z),
	.D(i_comp_ram_stable),
	.Y(un1_ram_stable_4_i)
);
defparam dft_done_RNO.INIT=16'h8FFF;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0[0]  (
	.A(N_379),
	.B(bf0_imag_a_in_2_0_0[0]),
	.C(A_DOUT_0[9]),
	.D(N_397),
	.Y(bf0_imag_a_in_2[0])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0[0] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0[1]  (
	.A(N_375),
	.B(bf0_imag_a_in_2_0_0[1]),
	.C(A_DOUT_0[10]),
	.D(N_397),
	.Y(bf0_imag_a_in_2[1])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0[1] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0[2]  (
	.A(N_371),
	.B(bf0_imag_a_in_2_0_0[2]),
	.C(A_DOUT_0[11]),
	.D(N_397),
	.Y(bf0_imag_a_in_2[2])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0[2] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0[3]  (
	.A(N_367),
	.B(bf0_imag_a_in_2_0_0[3]),
	.C(A_DOUT_0[12]),
	.D(N_397),
	.Y(bf0_imag_a_in_2[3])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0[3] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0[4]  (
	.A(N_363),
	.B(bf0_imag_a_in_2_0_0[4]),
	.C(A_DOUT_0[13]),
	.D(N_397),
	.Y(bf0_imag_a_in_2[4])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0[4] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0[5]  (
	.A(N_359),
	.B(bf0_imag_a_in_2_0_0[5]),
	.C(A_DOUT_0[14]),
	.D(N_397),
	.Y(bf0_imag_a_in_2[5])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0[5] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0[6]  (
	.A(N_397),
	.B(A_DOUT_0[15]),
	.C(bf0_imag_a_in_2_0_0[6]),
	.D(N_1059),
	.Y(bf0_imag_a_in_2[6])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0[6] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2_0[8]  (
	.A(N_397),
	.B(A_DOUT_0[17]),
	.C(bf0_imag_a_in_2_0_0[8]),
	.D(N_1055),
	.Y(bf0_imag_a_in_2[8])
);
defparam \p_MACC_buf.bf0_imag_a_in_2_0[8] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0[1]  (
	.A(N_397),
	.B(B_DOUT_0[10]),
	.C(bf0_imag_b_in_2_0_0[1]),
	.D(N_1051),
	.Y(bf0_imag_b_in_2[1])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0[1] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0[2]  (
	.A(N_397),
	.B(B_DOUT_0[11]),
	.C(bf0_imag_b_in_2_0_0[2]),
	.D(N_1047),
	.Y(bf0_imag_b_in_2[2])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0[2] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0[3]  (
	.A(N_397),
	.B(B_DOUT_0[12]),
	.C(bf0_imag_b_in_2_0_0[3]),
	.D(N_1043),
	.Y(bf0_imag_b_in_2[3])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0[3] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0[4]  (
	.A(N_397),
	.B(B_DOUT_0[13]),
	.C(bf0_imag_b_in_2_0_0[4]),
	.D(N_1039),
	.Y(bf0_imag_b_in_2[4])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0[4] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0[5]  (
	.A(N_397),
	.B(B_DOUT_0[14]),
	.C(bf0_imag_b_in_2_0_0[5]),
	.D(N_1035),
	.Y(bf0_imag_b_in_2[5])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0[5] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0[6]  (
	.A(N_397),
	.B(B_DOUT_0[15]),
	.C(bf0_imag_b_in_2_0_0[6]),
	.D(N_1031),
	.Y(bf0_imag_b_in_2[6])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0[6] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2_0[8]  (
	.A(N_397),
	.B(B_DOUT_0[17]),
	.C(bf0_imag_b_in_2_0_0[8]),
	.D(N_1027),
	.Y(bf0_imag_b_in_2[8])
);
defparam \p_MACC_buf.bf0_imag_b_in_2_0[8] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0[0]  (
	.A(N_319),
	.B(bf0_real_a_in_2_0_0[0]),
	.C(A_DOUT_0[0]),
	.D(N_397),
	.Y(bf0_real_a_in_2[0])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0[0] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0[1]  (
	.A(N_315),
	.B(bf0_real_a_in_2_0_0[1]),
	.C(A_DOUT_0[1]),
	.D(N_397),
	.Y(bf0_real_a_in_2[1])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0[1] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0[2]  (
	.A(N_397),
	.B(A_DOUT_0[2]),
	.C(bf0_real_a_in_2_0_0[2]),
	.D(N_1023),
	.Y(bf0_real_a_in_2[2])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0[2] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0[3]  (
	.A(N_397),
	.B(A_DOUT_0[3]),
	.C(bf0_real_a_in_2_0_0[3]),
	.D(N_1019),
	.Y(bf0_real_a_in_2[3])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0[3] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0[5]  (
	.A(N_397),
	.B(A_DOUT_0[5]),
	.C(bf0_real_a_in_2_0_0[5]),
	.D(N_1015),
	.Y(bf0_real_a_in_2[5])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0[5] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0[6]  (
	.A(N_397),
	.B(A_DOUT_0[6]),
	.C(bf0_real_a_in_2_0_0[6]),
	.D(N_1011),
	.Y(bf0_real_a_in_2[6])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0[6] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2_0[7]  (
	.A(N_396),
	.B(A_DOUT_1[7]),
	.C(bf0_real_a_in_2_0_0[7]),
	.D(N_1007),
	.Y(bf0_real_a_in_2[7])
);
defparam \p_MACC_buf.bf0_real_a_in_2_0[7] .INIT=16'hFFF8;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0[0]  (
	.A(N_291),
	.B(bf0_real_b_in_2_0_0[0]),
	.C(B_DOUT_0[0]),
	.D(N_397),
	.Y(bf0_real_b_in_2[0])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0[0] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0[1]  (
	.A(N_287),
	.B(bf0_real_b_in_2_0_0[1]),
	.C(B_DOUT_0[1]),
	.D(N_397),
	.Y(bf0_real_b_in_2[1])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0[1] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0[2]  (
	.A(N_283),
	.B(bf0_real_b_in_2_0_0[2]),
	.C(B_DOUT_0[2]),
	.D(N_397),
	.Y(bf0_real_b_in_2[2])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0[2] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0[3]  (
	.A(N_279),
	.B(bf0_real_b_in_2_0_0[3]),
	.C(B_DOUT_0[3]),
	.D(N_397),
	.Y(bf0_real_b_in_2[3])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0[3] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0[4]  (
	.A(N_275),
	.B(bf0_real_b_in_2_0_0[4]),
	.C(B_DOUT_0[4]),
	.D(N_397),
	.Y(bf0_real_b_in_2[4])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0[4] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0[5]  (
	.A(N_271),
	.B(bf0_real_b_in_2_0_0[5]),
	.C(B_DOUT_0[5]),
	.D(N_397),
	.Y(bf0_real_b_in_2[5])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0[5] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0[6]  (
	.A(N_267),
	.B(bf0_real_b_in_2_0_0[6]),
	.C(B_DOUT_0[6]),
	.D(N_397),
	.Y(bf0_real_b_in_2[6])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0[6] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0[7]  (
	.A(N_263),
	.B(bf0_real_b_in_2_0_0[7]),
	.C(B_DOUT_0[7]),
	.D(N_397),
	.Y(bf0_real_b_in_2[7])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0[7] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_b_in_2_0[8]  (
	.A(N_259),
	.B(bf0_real_b_in_2_0_0[8]),
	.C(B_DOUT_0[8]),
	.D(N_397),
	.Y(bf0_real_b_in_2[8])
);
defparam \p_MACC_buf.bf0_real_b_in_2_0[8] .INIT=16'hFEEE;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_a_in_2[7]  (
	.A(tf_comp_ram_dat_r_1_0_12),
	.B(tf_comp_ram_dat_r_0_0_12),
	.C(i_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(bf0_imag_a_in_2[7])
);
defparam \p_MACC_buf.bf0_imag_a_in_2[7] .INIT=16'hC0A0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2[4]  (
	.A(tf_comp_ram_dat_r_1_0_0),
	.B(tf_comp_ram_dat_r_0_0_0),
	.C(i_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(bf0_real_a_in_2[4])
);
defparam \p_MACC_buf.bf0_real_a_in_2[4] .INIT=16'hC0A0;
// @48:479
  CFG4 \p_MACC_buf.bf0_real_a_in_2[8]  (
	.A(tf_comp_ram_dat_r_1_0_4),
	.B(tf_comp_ram_dat_r_0_0_4),
	.C(i_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(bf0_real_a_in_2[8])
);
defparam \p_MACC_buf.bf0_real_a_in_2[8] .INIT=16'hC0A0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2[7]  (
	.A(tf_comp_ram_dat_r_1_1_7),
	.B(tf_comp_ram_dat_r_0_1_7),
	.C(i_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(bf0_imag_b_in_2[7])
);
defparam \p_MACC_buf.bf0_imag_b_in_2[7] .INIT=16'hC0A0;
// @48:479
  CFG4 \p_MACC_buf.bf0_imag_b_in_2[0]  (
	.A(tf_comp_ram_dat_r_1_1_0),
	.B(tf_comp_ram_dat_r_0_1_0),
	.C(i_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(bf0_imag_b_in_2[0])
);
defparam \p_MACC_buf.bf0_imag_b_in_2[0] .INIT=16'hC0A0;
// @48:441
  CFG3 \p_pipe_pusher.un8_samplea_adr_11  (
	.A(N_183_i),
	.B(m7_0_03_0),
	.C(m3_0_03_0),
	.Y(N_8_0)
);
defparam \p_pipe_pusher.un8_samplea_adr_11 .INIT=8'hD8;
// @48:441
  CFG4 \p_pipe_pusher.un8_samplea_adr_10  (
	.A(N_183_i),
	.B(m6_0_1_1),
	.C(m6_0_0_1),
	.D(m2_0_03_0),
	.Y(N_7_0)
);
defparam \p_pipe_pusher.un8_samplea_adr_10 .INIT=16'hFDA8;
// @48:441
  CFG4 \p_pipe_pusher.un8_samplea_adr_9  (
	.A(N_181_i),
	.B(m5_0_03_0),
	.C(m1_0_01_0),
	.D(N_183_i),
	.Y(N_6_0)
);
defparam \p_pipe_pusher.un8_samplea_adr_9 .INIT=16'hCCA0;
// @48:441
  CFG4 \p_pipe_pusher.un8_samplea_adr_8  (
	.A(N_183_i),
	.B(m4_0_03_0),
	.C(dft_cnt[0]),
	.D(stage_cnt[2]),
	.Y(N_5_0)
);
defparam \p_pipe_pusher.un8_samplea_adr_8 .INIT=16'h88D8;
// @48:294
  CFG4 un2_ram_stable_sig_1_i_a3_0_o2_0_RNI8E8V (
	.A(dft_done_Z),
	.B(i_comp_ram_stable),
	.C(N_150),
	.D(N_187),
	.Y(N_121_i)
);
defparam un2_ram_stable_sig_1_i_a3_0_o2_0_RNI8E8V.INIT=16'h33B3;
// @48:294
  CFG4 dft_run_RNO (
	.A(N_987),
	.B(tf_comp_ram_ready),
	.C(stage_state[1]),
	.D(i_comp_ram_stable),
	.Y(un1_stage_state13_2_i)
);
defparam dft_run_RNO.INIT=16'h0455;
// @48:372
  CFG4 un2_ram_stable_sig (
	.A(un4_ram_stable_sig),
	.B(tf_comp_ram_ready),
	.C(un30_ram_ready_sig),
	.D(un27_ram_ready_sig),
	.Y(un2_ram_stable_sig_Z)
);
defparam un2_ram_stable_sig.INIT=16'hAAEA;
// @48:357
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_RNISTD31  (
	.A(un30_ram_ready_sig),
	.B(un27_ram_ready_sig),
	.C(un4_ram_stable_sig),
	.D(dft_run_RNI1MAE_Z),
	.Y(un1_ram_stable_6_i)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_RNISTD31 .INIT=16'hFE00;
// @48:357
  CFG4 dft_fin_RNO (
	.A(un30_ram_ready_sig),
	.B(un27_ram_ready_sig),
	.C(un4_ram_stable_sig),
	.D(dft_run_RNI1MAE_Z),
	.Y(un1_ram_stable_7_i)
);
defparam dft_fin_RNO.INIT=16'hF100;
// @48:209
  Twiddle_table Twiddle_table_0 (
	.twiddle_index(twiddle_index[6:0]),
	.N_1442_reto(N_1442_reto),
	.N_1441_reto(N_1441_reto),
	.N_1440_reto(N_1440_reto),
	.N_1439_reto(N_1439_reto),
	.N_1438_reto(N_1438_reto),
	.N_1437_reto(N_1437_reto),
	.N_1436_reto(N_1436_reto),
	.N_1435_reto(N_1435_reto),
	.N_1434_reto(N_1434_reto),
	.N_1433_reto(N_1433_reto),
	.N_1432_reto(N_1432_reto),
	.N_1431_reto(N_1431_reto),
	.N_1430_reto(N_1430_reto),
	.N_1429_reto(N_1429_reto),
	.N_1445_reto(N_1445_reto),
	.N_1444_reto(N_1444_reto),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.N_1443_reto(N_1443_reto)
);
// @48:227
  FFT_Butterfly_HW_MATHDSP FFT_Butterfly_HW_MATHDSP_0 (
	.bf0_twiddle_sin_imag_1comp(bf0_twiddle_sin_imag_1comp[8:0]),
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0]),
	.bf0_twiddle_sin_imag(bf0_twiddle_sin_imag[7:0]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.sampleB_adr_pipe_1(sampleB_adr_pipe_1[7:0]),
	.bf0_adr_b_out(bf0_adr_b_out[7:0]),
	.bf0_adr_a_out(bf0_adr_a_out[7:0]),
	.sampleA_adr_pipe_1(sampleA_adr_pipe_1[7:0]),
	.tf_comp_ram_dat_w_0_0(tf_comp_ram_dat_w_0_0[17:0]),
	.tf_comp_ram_dat_w_0_1(tf_comp_ram_dat_w_0_1[17:0]),
	.bf0_imag_a_in(bf0_imag_a_in[8:0]),
	.bf0_real_a_in(bf0_real_a_in[8:0]),
	.bf0_overflow(bf0_overflow),
	.bf0_calc_done(bf0_calc_done),
	.bf0_do_calc(bf0_do_calc_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Transformer */

module DPSRAM_C0_DPSRAM_C0_0_DPSRAM (
  B_ADDR_0_temp,
  B_DIN_0,
  A_ADDR_0_temp,
  A_DIN_0,
  B_DOUT_0,
  A_DOUT_0,
  B_WEN_0,
  A_WEN_0,
  FCCC_C0_0_GL0
)
;
input [7:0] B_ADDR_0_temp ;
input [17:0] B_DIN_0 ;
input [7:0] A_ADDR_0_temp ;
input [17:0] A_DIN_0 ;
output [17:0] B_DOUT_0 ;
output [17:0] A_DOUT_0 ;
input B_WEN_0 ;
input A_WEN_0 ;
input FCCC_C0_0_GL0 ;
wire B_WEN_0 ;
wire A_WEN_0 ;
wire FCCC_C0_0_GL0 ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY ;
wire VCC ;
wire GND ;
// @21:81
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0 (
	.A_DOUT(A_DOUT_0[17:0]),
	.B_DOUT(B_DOUT_0[17:0]),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN(A_DIN_0[17:0]),
	.A_ADDR({GND, GND, A_ADDR_0_temp[7:0], GND, GND, GND, GND}),
	.A_WEN({A_WEN_0, A_WEN_0}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(B_DIN_0[17:0]),
	.B_ADDR({GND, GND, B_ADDR_0_temp[7:0], GND, GND, GND, GND}),
	.B_WEN({B_WEN_0, B_WEN_0}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_DPSRAM_C0_0_DPSRAM */

module DPSRAM_C0 (
  A_DOUT_0,
  B_DOUT_0,
  A_DIN_0,
  A_ADDR_0_temp,
  B_DIN_0,
  B_ADDR_0_temp,
  FCCC_C0_0_GL0,
  A_WEN_0,
  B_WEN_0
)
;
output [17:0] A_DOUT_0 ;
output [17:0] B_DOUT_0 ;
input [17:0] A_DIN_0 ;
input [7:0] A_ADDR_0_temp ;
input [17:0] B_DIN_0 ;
input [7:0] B_ADDR_0_temp ;
input FCCC_C0_0_GL0 ;
input A_WEN_0 ;
input B_WEN_0 ;
wire FCCC_C0_0_GL0 ;
wire A_WEN_0 ;
wire B_WEN_0 ;
wire GND ;
wire VCC ;
// @44:85
  DPSRAM_C0_DPSRAM_C0_0_DPSRAM DPSRAM_C0_0 (
	.B_ADDR_0_temp(B_ADDR_0_temp[7:0]),
	.B_DIN_0(B_DIN_0[17:0]),
	.A_ADDR_0_temp(A_ADDR_0_temp[7:0]),
	.A_DIN_0(A_DIN_0[17:0]),
	.B_DOUT_0(B_DOUT_0[17:0]),
	.A_DOUT_0(A_DOUT_0[17:0]),
	.B_WEN_0(B_WEN_0),
	.A_WEN_0(A_WEN_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0 */

module DPSRAM_C0_DPSRAM_C0_0_DPSRAM_0 (
  B_ADDR_1_temp,
  B_DIN_1,
  A_ADDR_1_temp,
  A_DIN_1,
  B_DOUT_1,
  A_DOUT_1,
  B_WEN_1,
  A_WEN_1,
  FCCC_C0_0_GL0
)
;
input [7:0] B_ADDR_1_temp ;
input [17:0] B_DIN_1 ;
input [7:0] A_ADDR_1_temp ;
input [17:0] A_DIN_1 ;
output [17:0] B_DOUT_1 ;
output [17:0] A_DOUT_1 ;
input B_WEN_1 ;
input A_WEN_1 ;
input FCCC_C0_0_GL0 ;
wire B_WEN_1 ;
wire A_WEN_1 ;
wire FCCC_C0_0_GL0 ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY_0 ;
wire VCC ;
wire GND ;
// @21:81
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0 (
	.A_DOUT(A_DOUT_1[17:0]),
	.B_DOUT(B_DOUT_1[17:0]),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY_0),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN(A_DIN_1[17:0]),
	.A_ADDR({GND, GND, A_ADDR_1_temp[7:0], GND, GND, GND, GND}),
	.A_WEN({A_WEN_1, A_WEN_1}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(B_DIN_1[17:0]),
	.B_ADDR({GND, GND, B_ADDR_1_temp[7:0], GND, GND, GND, GND}),
	.B_WEN({B_WEN_1, B_WEN_1}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_DPSRAM_C0_0_DPSRAM_0 */

module DPSRAM_C0_0 (
  A_DOUT_1,
  B_DOUT_1,
  A_DIN_1,
  A_ADDR_1_temp,
  B_DIN_1,
  B_ADDR_1_temp,
  FCCC_C0_0_GL0,
  A_WEN_1,
  B_WEN_1
)
;
output [17:0] A_DOUT_1 ;
output [17:0] B_DOUT_1 ;
input [17:0] A_DIN_1 ;
input [7:0] A_ADDR_1_temp ;
input [17:0] B_DIN_1 ;
input [7:0] B_ADDR_1_temp ;
input FCCC_C0_0_GL0 ;
input A_WEN_1 ;
input B_WEN_1 ;
wire FCCC_C0_0_GL0 ;
wire A_WEN_1 ;
wire B_WEN_1 ;
wire GND ;
wire VCC ;
// @44:85
  DPSRAM_C0_DPSRAM_C0_0_DPSRAM_0 DPSRAM_C0_0 (
	.B_ADDR_1_temp(B_ADDR_1_temp[7:0]),
	.B_DIN_1(B_DIN_1[17:0]),
	.A_ADDR_1_temp(A_ADDR_1_temp[7:0]),
	.A_DIN_1(A_DIN_1[17:0]),
	.B_DOUT_1(B_DOUT_1[17:0]),
	.A_DOUT_1(A_DOUT_1[17:0]),
	.B_WEN_1(B_WEN_1),
	.A_WEN_1(A_WEN_1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_0 */

module DPSRAM_C0_DPSRAM_C0_0_DPSRAM_1 (
  B_ADDR_2_temp,
  B_DIN_2,
  A_ADDR_2_temp,
  A_DIN_2,
  B_DOUT_2,
  A_DOUT_2,
  B_WEN_2,
  A_WEN_2,
  FCCC_C0_0_GL0
)
;
input [7:0] B_ADDR_2_temp ;
input [17:0] B_DIN_2 ;
input [7:0] A_ADDR_2_temp ;
input [17:0] A_DIN_2 ;
output [17:0] B_DOUT_2 ;
output [17:0] A_DOUT_2 ;
input B_WEN_2 ;
input A_WEN_2 ;
input FCCC_C0_0_GL0 ;
wire B_WEN_2 ;
wire A_WEN_2 ;
wire FCCC_C0_0_GL0 ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY_1 ;
wire VCC ;
wire GND ;
// @21:81
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0 (
	.A_DOUT(A_DOUT_2[17:0]),
	.B_DOUT(B_DOUT_2[17:0]),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY_1),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN(A_DIN_2[17:0]),
	.A_ADDR({GND, GND, A_ADDR_2_temp[7:0], GND, GND, GND, GND}),
	.A_WEN({A_WEN_2, A_WEN_2}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(B_DIN_2[17:0]),
	.B_ADDR({GND, GND, B_ADDR_2_temp[7:0], GND, GND, GND, GND}),
	.B_WEN({B_WEN_2, B_WEN_2}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_DPSRAM_C0_0_DPSRAM_1 */

module DPSRAM_C0_1 (
  A_DOUT_2,
  B_DOUT_2,
  A_DIN_2,
  A_ADDR_2_temp,
  B_DIN_2,
  B_ADDR_2_temp,
  FCCC_C0_0_GL0,
  A_WEN_2,
  B_WEN_2
)
;
output [17:0] A_DOUT_2 ;
output [17:0] B_DOUT_2 ;
input [17:0] A_DIN_2 ;
input [7:0] A_ADDR_2_temp ;
input [17:0] B_DIN_2 ;
input [7:0] B_ADDR_2_temp ;
input FCCC_C0_0_GL0 ;
input A_WEN_2 ;
input B_WEN_2 ;
wire FCCC_C0_0_GL0 ;
wire A_WEN_2 ;
wire B_WEN_2 ;
wire GND ;
wire VCC ;
// @44:85
  DPSRAM_C0_DPSRAM_C0_0_DPSRAM_1 DPSRAM_C0_0 (
	.B_ADDR_2_temp(B_ADDR_2_temp[7:0]),
	.B_DIN_2(B_DIN_2[17:0]),
	.A_ADDR_2_temp(A_ADDR_2_temp[7:0]),
	.A_DIN_2(A_DIN_2[17:0]),
	.B_DOUT_2(B_DOUT_2[17:0]),
	.A_DOUT_2(A_DOUT_2[17:0]),
	.B_WEN_2(B_WEN_2),
	.A_WEN_2(A_WEN_2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_1 */

module DPSRAM_C0_DPSRAM_C0_0_DPSRAM_2 (
  B_ADDR_3_temp,
  B_DIN_3,
  A_ADDR_3_temp,
  A_DIN_3,
  B_DOUT_3,
  A_DOUT_3,
  B_WEN_3,
  A_WEN_3,
  FCCC_C0_0_GL0
)
;
input [7:0] B_ADDR_3_temp ;
input [17:0] B_DIN_3 ;
input [7:0] A_ADDR_3_temp ;
input [17:0] A_DIN_3 ;
output [17:0] B_DOUT_3 ;
output [17:0] A_DOUT_3 ;
input B_WEN_3 ;
input A_WEN_3 ;
input FCCC_C0_0_GL0 ;
wire B_WEN_3 ;
wire A_WEN_3 ;
wire FCCC_C0_0_GL0 ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY_2 ;
wire VCC ;
wire GND ;
// @21:81
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0 (
	.A_DOUT(A_DOUT_3[17:0]),
	.B_DOUT(B_DOUT_3[17:0]),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY_2),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN(A_DIN_3[17:0]),
	.A_ADDR({GND, GND, A_ADDR_3_temp[7:0], GND, GND, GND, GND}),
	.A_WEN({A_WEN_3, A_WEN_3}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(B_DIN_3[17:0]),
	.B_ADDR({GND, GND, B_ADDR_3_temp[7:0], GND, GND, GND, GND}),
	.B_WEN({B_WEN_3, B_WEN_3}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_DPSRAM_C0_0_DPSRAM_2 */

module DPSRAM_C0_2 (
  A_DOUT_3,
  B_DOUT_3,
  A_DIN_3,
  A_ADDR_3_temp,
  B_DIN_3,
  B_ADDR_3_temp,
  FCCC_C0_0_GL0,
  A_WEN_3,
  B_WEN_3
)
;
output [17:0] A_DOUT_3 ;
output [17:0] B_DOUT_3 ;
input [17:0] A_DIN_3 ;
input [7:0] A_ADDR_3_temp ;
input [17:0] B_DIN_3 ;
input [7:0] B_ADDR_3_temp ;
input FCCC_C0_0_GL0 ;
input A_WEN_3 ;
input B_WEN_3 ;
wire FCCC_C0_0_GL0 ;
wire A_WEN_3 ;
wire B_WEN_3 ;
wire GND ;
wire VCC ;
// @44:85
  DPSRAM_C0_DPSRAM_C0_0_DPSRAM_2 DPSRAM_C0_0 (
	.B_ADDR_3_temp(B_ADDR_3_temp[7:0]),
	.B_DIN_3(B_DIN_3[17:0]),
	.A_ADDR_3_temp(A_ADDR_3_temp[7:0]),
	.A_DIN_3(A_DIN_3[17:0]),
	.B_DOUT_3(B_DOUT_3[17:0]),
	.A_DOUT_3(A_DOUT_3[17:0]),
	.B_WEN_3(B_WEN_3),
	.A_WEN_3(A_WEN_3),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_2 */

module FFT (
  FFT_0_out_dat_real,
  FFT_0_out_dat_imag,
  Averaging_Filter_0_Data_out,
  FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1,
  FCCC_C0_0_LOCK,
  POR,
  RSTSYNC1,
  output_ready_0_a2,
  FFT_0_out_valid,
  FFT_Result_to_Pixel_Bar_0_fft_r_en,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N,
  Averaging_Filter_0_Data_out_ready,
  FFT_Result_to_Pixel_Bar_0_fft_read_done,
  FCCC_C0_0_GL0,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i
)
;
output [8:0] FFT_0_out_dat_real ;
output [8:0] FFT_0_out_dat_imag ;
input [7:0] Averaging_Filter_0_Data_out ;
input [7:0] FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1 ;
input FCCC_C0_0_LOCK ;
input POR ;
input RSTSYNC1 ;
output output_ready_0_a2 ;
output FFT_0_out_valid ;
input FFT_Result_to_Pixel_Bar_0_fft_r_en ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N ;
input Averaging_Filter_0_Data_out_ready ;
input FFT_Result_to_Pixel_Bar_0_fft_read_done ;
input FCCC_C0_0_GL0 ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire FCCC_C0_0_LOCK ;
wire POR ;
wire RSTSYNC1 ;
wire output_ready_0_a2 ;
wire FFT_0_out_valid ;
wire FFT_Result_to_Pixel_Bar_0_fft_r_en ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N ;
wire Averaging_Filter_0_Data_out_ready ;
wire FFT_Result_to_Pixel_Bar_0_fft_read_done ;
wire FCCC_C0_0_GL0 ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire [0:0] hot_potato_state;
wire [0:0] hot_potato_state_i;
wire [3:0] ram_valid;
wire [7:0] ram_adr_start;
wire [7:0] i_comp_ram_adr_start;
wire [1:0] i_comp_ram_index;
wire [1:0] o_comp_ram_index;
wire [1:0] DPSRAM_3_assoc;
wire [0:0] DPSRAM_3_assoc_5;
wire [1:0] DPSRAM_0_assoc;
wire [0:0] DPSRAM_0_assoc_5;
wire [1:0] tf_comp_ram_index_1;
wire [1:0] tf_comp_ram_index_0;
wire [1:0] DPSRAM_1_assoc;
wire [0:0] DPSRAM_1_assoc_5;
wire [1:0] DPSRAM_2_assoc;
wire [0:0] DPSRAM_2_assoc_5;
wire [7:0] A_ADDR_2_temp_3_1_0_co1;
wire [7:0] A_ADDR_2_temp_3_1_wmux_0_S;
wire [7:0] A_ADDR_2_temp;
wire [7:0] tf_comp_ram_adr_1_0;
wire [7:0] A_ADDR_2_temp_3_1_0_y0;
wire [7:0] A_ADDR_2_temp_3_1_0_co0;
wire [7:0] A_ADDR_2_temp_3_1_0_wmux_S;
wire [7:0] i_comp_ram_adr_0;
wire [7:0] tf_comp_ram_adr_0_0;
wire [7:0] A_ADDR_0_temp_3_1_0_co1;
wire [7:0] A_ADDR_0_temp_3_1_wmux_0_S;
wire [7:0] A_ADDR_0_temp;
wire [7:0] A_ADDR_0_temp_3_1_0_y0;
wire [7:0] A_ADDR_0_temp_3_1_0_co0;
wire [7:0] A_ADDR_0_temp_3_1_0_wmux_S;
wire [7:0] A_ADDR_1_temp_3_1_0_co1;
wire [7:0] A_ADDR_1_temp_3_1_wmux_0_S;
wire [7:0] A_ADDR_1_temp;
wire [7:0] A_ADDR_1_temp_3_1_0_y0;
wire [7:0] A_ADDR_1_temp_3_1_0_co0;
wire [7:0] A_ADDR_1_temp_3_1_0_wmux_S;
wire [7:0] A_ADDR_3_temp_3_1_0_co1;
wire [7:0] A_ADDR_3_temp_3_1_wmux_0_S;
wire [7:0] A_ADDR_3_temp;
wire [7:0] A_ADDR_3_temp_3_1_0_y0;
wire [7:0] A_ADDR_3_temp_3_1_0_co0;
wire [7:0] A_ADDR_3_temp_3_1_0_wmux_S;
wire [2:0] ram_valid_6_iv_i_0_m2_1_1;
wire [3:0] un24_ram_valid;
wire [3:3] ram_valid_6_iv_0_i_m2_1_1;
wire [3:0] un1_ram_valid;
wire [17:0] A_DOUT_1;
wire [2:1] un15_ram_valid;
wire [16:4] A_DOUT_1_m_1;
wire [2:1] un8_ram_valid;
wire [16:4] A_DOUT_1_m_0;
wire [17:0] B_DOUT_1;
wire [16:9] B_DOUT_1_m_0;
wire [16:9] B_DOUT_1_m;
wire [17:0] A_DOUT_0;
wire [17:17] o_comp_ram_dat_r_0_iv_0_0_1;
wire [17:0] A_DOUT_3;
wire [17:0] A_DOUT_2;
wire [17:17] o_comp_ram_dat_r_0_iv_0_0_0;
wire [16:0] o_comp_ram_dat_r_0_iv_1;
wire [16:0] o_comp_ram_dat_r_0_iv_0;
wire [17:0] B_DOUT_3;
wire [17:0] B_DOUT_2;
wire [16:9] tf_comp_ram_dat_r_1_1_iv_0;
wire [16:9] tf_comp_ram_dat_r_0_1_iv_0;
wire [16:4] tf_comp_ram_dat_r_0_0_iv_0;
wire [16:4] tf_comp_ram_dat_r_1_0_iv_0;
wire [17:0] tf_comp_ram_dat_w_0_0;
wire [17:0] A_DIN_1;
wire [17:0] A_DIN_0;
wire [17:0] A_DIN_3;
wire [17:0] A_DIN_2;
wire [7:0] i_comp_ram_dat_w_0;
wire [16:4] tf_comp_ram_dat_r_0_0;
wire [16:4] tf_comp_ram_dat_r_1_0;
wire [17:0] B_DOUT_0;
wire [16:9] tf_comp_ram_dat_r_0_1;
wire [16:9] tf_comp_ram_dat_r_1_1;
wire [17:0] tf_comp_ram_dat_w_0_1;
wire [17:0] B_DIN_3;
wire [7:0] B_ADDR_2_temp;
wire [7:0] B_ADDR_3_temp;
wire [7:0] B_ADDR_0_temp;
wire [7:0] B_ADDR_1_temp;
wire [7:0] tf_comp_ram_adr_1_1;
wire [7:0] tf_comp_ram_adr_0_1;
wire [17:0] B_DIN_2;
wire [17:0] B_DIN_0;
wire [17:0] B_DIN_1;
wire VCC ;
wire N_963_i ;
wire GND ;
wire N_964_i ;
wire N_965_i ;
wire N_973_i ;
wire DPSRAM_3_assoc_0_sqmuxa_i_Z ;
wire DPSRAM_3_assoc_0_sqmuxa_1_i_Z ;
wire DPSRAM_0_assoc_3_sqmuxa_i_Z ;
wire DPSRAM_0_assoc_3_sqmuxa_2_i_Z ;
wire N_198 ;
wire N_199 ;
wire i_comp_ram_stable_Z ;
wire i_comp_ram_stable_4 ;
wire rotate_done_Z ;
wire N_118 ;
wire i_comp_ram_ready_Z ;
wire un4_i_comp_ram_done ;
wire N_124_i ;
wire tf_comp_ram_assigned_Z ;
wire tf_comp_ram_returned_i ;
wire N_31_i ;
wire tf_comp_ram_index_0_0_sqmuxa ;
wire DPSRAM_1_assoc_0_sqmuxa_i_Z ;
wire DPSRAM_1_assoc_0_sqmuxa_1_i_Z ;
wire DPSRAM_2_assoc_0_sqmuxa_i_Z ;
wire DPSRAM_2_assoc_0_sqmuxa_1_i_Z ;
wire hot_potato_state_0_sqmuxa_1 ;
wire tf_comp_ram_valid ;
wire N_179 ;
wire N_178 ;
wire N_177 ;
wire N_180 ;
wire FFT_0_in_full ;
wire DPSRAM_0_assoc_0_sqmuxa_sn ;
wire DPSRAM_0_assoc_1_sqmuxa_sn ;
wire N_39_i ;
wire N_34_i ;
wire N_974 ;
wire N_975 ;
wire N_976 ;
wire N_977 ;
wire N_991 ;
wire transformation_finished ;
wire tf_comp_ram_ready ;
wire B_WEN_2 ;
wire B_WEN_3 ;
wire B_WEN_0 ;
wire B_WEN_1 ;
wire A_WEN_3 ;
wire A_WEN_2 ;
wire A_WEN_0 ;
wire bf0_calc_done ;
wire A_WEN_1 ;
wire N_2916 ;
wire N_2917 ;
wire N_2918 ;
wire N_2919 ;
wire N_2920 ;
wire N_2921 ;
wire N_2922 ;
wire N_2923 ;
wire N_2924 ;
wire N_2925 ;
wire N_2926 ;
wire N_2927 ;
wire N_2928 ;
wire N_2929 ;
wire N_2930 ;
wire N_2931 ;
wire N_2932 ;
wire N_2933 ;
wire N_2934 ;
wire N_2935 ;
  CFG1 i_comp_ram_stable_RNO (
	.A(hot_potato_state[0]),
	.Y(hot_potato_state_i[0])
);
defparam i_comp_ram_stable_RNO.INIT=2'h1;
// @50:326
  SLE \ram_valid[0]  (
	.Q(ram_valid[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_963_i),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \ram_valid[1]  (
	.Q(ram_valid[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_964_i),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \ram_valid[2]  (
	.Q(ram_valid[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_965_i),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \ram_valid[3]  (
	.Q(ram_valid[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_973_i),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \ram_adr_start[5]  (
	.Q(ram_adr_start[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_adr_start[5]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \ram_adr_start[6]  (
	.Q(ram_adr_start[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_adr_start[6]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \ram_adr_start[7]  (
	.Q(ram_adr_start[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_adr_start[7]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \i_comp_ram_index[0]  (
	.Q(i_comp_ram_index[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(o_comp_ram_index[0]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \i_comp_ram_index[1]  (
	.Q(i_comp_ram_index[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(o_comp_ram_index[1]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:406
  SLE \DPSRAM_3_assoc[0]  (
	.Q(DPSRAM_3_assoc[0]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DPSRAM_3_assoc_5[0]),
	.EN(DPSRAM_3_assoc_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:406
  SLE \DPSRAM_3_assoc[1]  (
	.Q(DPSRAM_3_assoc[1]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DPSRAM_3_assoc_0_sqmuxa_1_i_Z),
	.EN(DPSRAM_3_assoc_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:406
  SLE \DPSRAM_0_assoc[0]  (
	.Q(DPSRAM_0_assoc[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DPSRAM_0_assoc_5[0]),
	.EN(DPSRAM_0_assoc_3_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:406
  SLE \DPSRAM_0_assoc[1]  (
	.Q(DPSRAM_0_assoc[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DPSRAM_0_assoc_3_sqmuxa_2_i_Z),
	.EN(DPSRAM_0_assoc_3_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \o_comp_ram_index[0]  (
	.Q(o_comp_ram_index[0]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_198),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \o_comp_ram_index[1]  (
	.Q(o_comp_ram_index[1]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_199),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \ram_adr_start[0]  (
	.Q(ram_adr_start[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_adr_start[0]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \ram_adr_start[1]  (
	.Q(ram_adr_start[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_adr_start[1]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \ram_adr_start[2]  (
	.Q(ram_adr_start[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_adr_start[2]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \ram_adr_start[3]  (
	.Q(ram_adr_start[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_adr_start[3]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \ram_adr_start[4]  (
	.Q(ram_adr_start[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_adr_start[4]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE i_comp_ram_stable (
	.Q(i_comp_ram_stable_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_stable_4),
	.EN(hot_potato_state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE rotate_done (
	.Q(rotate_done_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(hot_potato_state[0]),
	.EN(N_118),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE i_comp_ram_ready (
	.Q(i_comp_ram_ready_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un4_i_comp_ram_done),
	.EN(N_124_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE tf_comp_ram_assigned (
	.Q(tf_comp_ram_assigned_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(tf_comp_ram_returned_i),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \tf_comp_ram_index_1[0]  (
	.Q(tf_comp_ram_index_1[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_index[0]),
	.EN(N_31_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \tf_comp_ram_index_1[1]  (
	.Q(tf_comp_ram_index_1[1]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_index[1]),
	.EN(N_31_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \tf_comp_ram_index_0[0]  (
	.Q(tf_comp_ram_index_0[0]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_index[0]),
	.EN(tf_comp_ram_index_0_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \tf_comp_ram_index_0[1]  (
	.Q(tf_comp_ram_index_0[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i_comp_ram_index[1]),
	.EN(tf_comp_ram_index_0_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:406
  SLE \DPSRAM_1_assoc[0]  (
	.Q(DPSRAM_1_assoc[0]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DPSRAM_1_assoc_5[0]),
	.EN(DPSRAM_1_assoc_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:406
  SLE \DPSRAM_1_assoc[1]  (
	.Q(DPSRAM_1_assoc[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DPSRAM_1_assoc_0_sqmuxa_1_i_Z),
	.EN(DPSRAM_1_assoc_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:406
  SLE \DPSRAM_2_assoc[0]  (
	.Q(DPSRAM_2_assoc[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DPSRAM_2_assoc_5[0]),
	.EN(DPSRAM_2_assoc_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:406
  SLE \DPSRAM_2_assoc[1]  (
	.Q(DPSRAM_2_assoc[1]),
	.ADn(GND),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DPSRAM_2_assoc_0_sqmuxa_1_i_Z),
	.EN(DPSRAM_2_assoc_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:326
  SLE \hot_potato_state[0]  (
	.Q(hot_potato_state[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(hot_potato_state_0_sqmuxa_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_wmux_0[7]  (
	.FCO(A_ADDR_2_temp_3_1_0_co1[7]),
	.S(A_ADDR_2_temp_3_1_wmux_0_S[7]),
	.Y(A_ADDR_2_temp[7]),
	.B(DPSRAM_2_assoc[1]),
	.C(tf_comp_ram_adr_1_0[7]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[7]),
	.A(A_ADDR_2_temp_3_1_0_y0[7]),
	.FCI(A_ADDR_2_temp_3_1_0_co0[7])
);
defparam \A_ADDR_2_temp_3_1_wmux_0[7] .INIT=20'h0F588;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_0_wmux[7]  (
	.FCO(A_ADDR_2_temp_3_1_0_co0[7]),
	.S(A_ADDR_2_temp_3_1_0_wmux_S[7]),
	.Y(A_ADDR_2_temp_3_1_0_y0[7]),
	.B(DPSRAM_2_assoc[1]),
	.C(i_comp_ram_adr_0[7]),
	.D(tf_comp_ram_adr_0_0[7]),
	.A(DPSRAM_2_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_2_temp_3_1_0_wmux[7] .INIT=20'h0FA44;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[3]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[3]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[3]),
	.Y(A_ADDR_0_temp[3]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[3]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[3]),
	.A(A_ADDR_0_temp_3_1_0_y0[3]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[3])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[3] .INIT=20'h0F588;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[3]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[3]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[3]),
	.Y(A_ADDR_0_temp_3_1_0_y0[3]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[3]),
	.D(tf_comp_ram_adr_0_0[3]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[3] .INIT=20'h0FA44;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[2]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[2]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[2]),
	.Y(A_ADDR_1_temp[2]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[2]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[2]),
	.A(A_ADDR_1_temp_3_1_0_y0[2]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[2])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[2] .INIT=20'h0F588;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[2]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[2]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[2]),
	.Y(A_ADDR_1_temp_3_1_0_y0[2]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[2]),
	.D(tf_comp_ram_adr_0_0[2]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[2] .INIT=20'h0FA44;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[2]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[2]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[2]),
	.Y(A_ADDR_0_temp[2]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[2]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[2]),
	.A(A_ADDR_0_temp_3_1_0_y0[2]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[2])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[2] .INIT=20'h0F588;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[2]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[2]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[2]),
	.Y(A_ADDR_0_temp_3_1_0_y0[2]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[2]),
	.D(tf_comp_ram_adr_0_0[2]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[2] .INIT=20'h0FA44;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[6]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[6]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[6]),
	.Y(A_ADDR_0_temp[6]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[6]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[6]),
	.A(A_ADDR_0_temp_3_1_0_y0[6]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[6])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[6] .INIT=20'h0F588;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[6]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[6]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[6]),
	.Y(A_ADDR_0_temp_3_1_0_y0[6]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[6]),
	.D(tf_comp_ram_adr_0_0[6]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[6] .INIT=20'h0FA44;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_wmux_0[5]  (
	.FCO(A_ADDR_2_temp_3_1_0_co1[5]),
	.S(A_ADDR_2_temp_3_1_wmux_0_S[5]),
	.Y(A_ADDR_2_temp[5]),
	.B(DPSRAM_2_assoc[1]),
	.C(tf_comp_ram_adr_1_0[5]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[5]),
	.A(A_ADDR_2_temp_3_1_0_y0[5]),
	.FCI(A_ADDR_2_temp_3_1_0_co0[5])
);
defparam \A_ADDR_2_temp_3_1_wmux_0[5] .INIT=20'h0F588;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_0_wmux[5]  (
	.FCO(A_ADDR_2_temp_3_1_0_co0[5]),
	.S(A_ADDR_2_temp_3_1_0_wmux_S[5]),
	.Y(A_ADDR_2_temp_3_1_0_y0[5]),
	.B(DPSRAM_2_assoc[1]),
	.C(i_comp_ram_adr_0[5]),
	.D(tf_comp_ram_adr_0_0[5]),
	.A(DPSRAM_2_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_2_temp_3_1_0_wmux[5] .INIT=20'h0FA44;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_wmux_0[7]  (
	.FCO(A_ADDR_3_temp_3_1_0_co1[7]),
	.S(A_ADDR_3_temp_3_1_wmux_0_S[7]),
	.Y(A_ADDR_3_temp[7]),
	.B(DPSRAM_3_assoc[1]),
	.C(tf_comp_ram_adr_1_0[7]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[7]),
	.A(A_ADDR_3_temp_3_1_0_y0[7]),
	.FCI(A_ADDR_3_temp_3_1_0_co0[7])
);
defparam \A_ADDR_3_temp_3_1_wmux_0[7] .INIT=20'h0F588;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_0_wmux[7]  (
	.FCO(A_ADDR_3_temp_3_1_0_co0[7]),
	.S(A_ADDR_3_temp_3_1_0_wmux_S[7]),
	.Y(A_ADDR_3_temp_3_1_0_y0[7]),
	.B(DPSRAM_3_assoc[1]),
	.C(i_comp_ram_adr_0[7]),
	.D(tf_comp_ram_adr_0_0[7]),
	.A(DPSRAM_3_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_3_temp_3_1_0_wmux[7] .INIT=20'h0FA44;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_wmux_0[6]  (
	.FCO(A_ADDR_3_temp_3_1_0_co1[6]),
	.S(A_ADDR_3_temp_3_1_wmux_0_S[6]),
	.Y(A_ADDR_3_temp[6]),
	.B(DPSRAM_3_assoc[1]),
	.C(tf_comp_ram_adr_1_0[6]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[6]),
	.A(A_ADDR_3_temp_3_1_0_y0[6]),
	.FCI(A_ADDR_3_temp_3_1_0_co0[6])
);
defparam \A_ADDR_3_temp_3_1_wmux_0[6] .INIT=20'h0F588;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_0_wmux[6]  (
	.FCO(A_ADDR_3_temp_3_1_0_co0[6]),
	.S(A_ADDR_3_temp_3_1_0_wmux_S[6]),
	.Y(A_ADDR_3_temp_3_1_0_y0[6]),
	.B(DPSRAM_3_assoc[1]),
	.C(i_comp_ram_adr_0[6]),
	.D(tf_comp_ram_adr_0_0[6]),
	.A(DPSRAM_3_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_3_temp_3_1_0_wmux[6] .INIT=20'h0FA44;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[7]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[7]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[7]),
	.Y(A_ADDR_1_temp[7]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[7]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[7]),
	.A(A_ADDR_1_temp_3_1_0_y0[7]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[7])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[7] .INIT=20'h0F588;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[7]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[7]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[7]),
	.Y(A_ADDR_1_temp_3_1_0_y0[7]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[7]),
	.D(tf_comp_ram_adr_0_0[7]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[7] .INIT=20'h0FA44;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[4]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[4]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[4]),
	.Y(A_ADDR_1_temp[4]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[4]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[4]),
	.A(A_ADDR_1_temp_3_1_0_y0[4]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[4])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[4] .INIT=20'h0F588;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[4]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[4]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[4]),
	.Y(A_ADDR_1_temp_3_1_0_y0[4]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[4]),
	.D(tf_comp_ram_adr_0_0[4]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[4] .INIT=20'h0FA44;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[7]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[7]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[7]),
	.Y(A_ADDR_0_temp[7]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[7]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[7]),
	.A(A_ADDR_0_temp_3_1_0_y0[7]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[7])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[7] .INIT=20'h0F588;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[7]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[7]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[7]),
	.Y(A_ADDR_0_temp_3_1_0_y0[7]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[7]),
	.D(tf_comp_ram_adr_0_0[7]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[7] .INIT=20'h0FA44;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[5]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[5]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[5]),
	.Y(A_ADDR_1_temp[5]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[5]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[5]),
	.A(A_ADDR_1_temp_3_1_0_y0[5]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[5])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[5] .INIT=20'h0F588;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[5]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[5]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[5]),
	.Y(A_ADDR_1_temp_3_1_0_y0[5]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[5]),
	.D(tf_comp_ram_adr_0_0[5]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[5] .INIT=20'h0FA44;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[3]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[3]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[3]),
	.Y(A_ADDR_1_temp[3]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[3]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[3]),
	.A(A_ADDR_1_temp_3_1_0_y0[3]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[3])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[3] .INIT=20'h0F588;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[3]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[3]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[3]),
	.Y(A_ADDR_1_temp_3_1_0_y0[3]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[3]),
	.D(tf_comp_ram_adr_0_0[3]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[3] .INIT=20'h0FA44;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[4]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[4]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[4]),
	.Y(A_ADDR_0_temp[4]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[4]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[4]),
	.A(A_ADDR_0_temp_3_1_0_y0[4]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[4])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[4] .INIT=20'h0F588;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[4]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[4]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[4]),
	.Y(A_ADDR_0_temp_3_1_0_y0[4]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[4]),
	.D(tf_comp_ram_adr_0_0[4]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[4] .INIT=20'h0FA44;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[0]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[0]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[0]),
	.Y(A_ADDR_1_temp[0]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[0]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[0]),
	.A(A_ADDR_1_temp_3_1_0_y0[0]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[0])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[0] .INIT=20'h0F588;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[0]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[0]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[0]),
	.Y(A_ADDR_1_temp_3_1_0_y0[0]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[0]),
	.D(tf_comp_ram_adr_0_0[0]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[0] .INIT=20'h0FA44;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_wmux_0[2]  (
	.FCO(A_ADDR_3_temp_3_1_0_co1[2]),
	.S(A_ADDR_3_temp_3_1_wmux_0_S[2]),
	.Y(A_ADDR_3_temp[2]),
	.B(DPSRAM_3_assoc[1]),
	.C(tf_comp_ram_adr_1_0[2]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[2]),
	.A(A_ADDR_3_temp_3_1_0_y0[2]),
	.FCI(A_ADDR_3_temp_3_1_0_co0[2])
);
defparam \A_ADDR_3_temp_3_1_wmux_0[2] .INIT=20'h0F588;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_0_wmux[2]  (
	.FCO(A_ADDR_3_temp_3_1_0_co0[2]),
	.S(A_ADDR_3_temp_3_1_0_wmux_S[2]),
	.Y(A_ADDR_3_temp_3_1_0_y0[2]),
	.B(DPSRAM_3_assoc[1]),
	.C(i_comp_ram_adr_0[2]),
	.D(tf_comp_ram_adr_0_0[2]),
	.A(DPSRAM_3_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_3_temp_3_1_0_wmux[2] .INIT=20'h0FA44;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_wmux_0[0]  (
	.FCO(A_ADDR_3_temp_3_1_0_co1[0]),
	.S(A_ADDR_3_temp_3_1_wmux_0_S[0]),
	.Y(A_ADDR_3_temp[0]),
	.B(DPSRAM_3_assoc[1]),
	.C(tf_comp_ram_adr_1_0[0]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[0]),
	.A(A_ADDR_3_temp_3_1_0_y0[0]),
	.FCI(A_ADDR_3_temp_3_1_0_co0[0])
);
defparam \A_ADDR_3_temp_3_1_wmux_0[0] .INIT=20'h0F588;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_0_wmux[0]  (
	.FCO(A_ADDR_3_temp_3_1_0_co0[0]),
	.S(A_ADDR_3_temp_3_1_0_wmux_S[0]),
	.Y(A_ADDR_3_temp_3_1_0_y0[0]),
	.B(DPSRAM_3_assoc[1]),
	.C(i_comp_ram_adr_0[0]),
	.D(tf_comp_ram_adr_0_0[0]),
	.A(DPSRAM_3_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_3_temp_3_1_0_wmux[0] .INIT=20'h0FA44;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_wmux_0[3]  (
	.FCO(A_ADDR_2_temp_3_1_0_co1[3]),
	.S(A_ADDR_2_temp_3_1_wmux_0_S[3]),
	.Y(A_ADDR_2_temp[3]),
	.B(DPSRAM_2_assoc[1]),
	.C(tf_comp_ram_adr_1_0[3]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[3]),
	.A(A_ADDR_2_temp_3_1_0_y0[3]),
	.FCI(A_ADDR_2_temp_3_1_0_co0[3])
);
defparam \A_ADDR_2_temp_3_1_wmux_0[3] .INIT=20'h0F588;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_0_wmux[3]  (
	.FCO(A_ADDR_2_temp_3_1_0_co0[3]),
	.S(A_ADDR_2_temp_3_1_0_wmux_S[3]),
	.Y(A_ADDR_2_temp_3_1_0_y0[3]),
	.B(DPSRAM_2_assoc[1]),
	.C(i_comp_ram_adr_0[3]),
	.D(tf_comp_ram_adr_0_0[3]),
	.A(DPSRAM_2_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_2_temp_3_1_0_wmux[3] .INIT=20'h0FA44;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_wmux_0[1]  (
	.FCO(A_ADDR_2_temp_3_1_0_co1[1]),
	.S(A_ADDR_2_temp_3_1_wmux_0_S[1]),
	.Y(A_ADDR_2_temp[1]),
	.B(DPSRAM_2_assoc[1]),
	.C(tf_comp_ram_adr_1_0[1]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[1]),
	.A(A_ADDR_2_temp_3_1_0_y0[1]),
	.FCI(A_ADDR_2_temp_3_1_0_co0[1])
);
defparam \A_ADDR_2_temp_3_1_wmux_0[1] .INIT=20'h0F588;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_0_wmux[1]  (
	.FCO(A_ADDR_2_temp_3_1_0_co0[1]),
	.S(A_ADDR_2_temp_3_1_0_wmux_S[1]),
	.Y(A_ADDR_2_temp_3_1_0_y0[1]),
	.B(DPSRAM_2_assoc[1]),
	.C(i_comp_ram_adr_0[1]),
	.D(tf_comp_ram_adr_0_0[1]),
	.A(DPSRAM_2_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_2_temp_3_1_0_wmux[1] .INIT=20'h0FA44;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[6]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[6]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[6]),
	.Y(A_ADDR_1_temp[6]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[6]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[6]),
	.A(A_ADDR_1_temp_3_1_0_y0[6]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[6])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[6] .INIT=20'h0F588;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[6]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[6]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[6]),
	.Y(A_ADDR_1_temp_3_1_0_y0[6]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[6]),
	.D(tf_comp_ram_adr_0_0[6]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[6] .INIT=20'h0FA44;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[5]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[5]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[5]),
	.Y(A_ADDR_0_temp[5]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[5]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[5]),
	.A(A_ADDR_0_temp_3_1_0_y0[5]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[5])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[5] .INIT=20'h0F588;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[5]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[5]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[5]),
	.Y(A_ADDR_0_temp_3_1_0_y0[5]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[5]),
	.D(tf_comp_ram_adr_0_0[5]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[5] .INIT=20'h0FA44;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_wmux_0[3]  (
	.FCO(A_ADDR_3_temp_3_1_0_co1[3]),
	.S(A_ADDR_3_temp_3_1_wmux_0_S[3]),
	.Y(A_ADDR_3_temp[3]),
	.B(DPSRAM_3_assoc[1]),
	.C(tf_comp_ram_adr_1_0[3]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[3]),
	.A(A_ADDR_3_temp_3_1_0_y0[3]),
	.FCI(A_ADDR_3_temp_3_1_0_co0[3])
);
defparam \A_ADDR_3_temp_3_1_wmux_0[3] .INIT=20'h0F588;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_0_wmux[3]  (
	.FCO(A_ADDR_3_temp_3_1_0_co0[3]),
	.S(A_ADDR_3_temp_3_1_0_wmux_S[3]),
	.Y(A_ADDR_3_temp_3_1_0_y0[3]),
	.B(DPSRAM_3_assoc[1]),
	.C(i_comp_ram_adr_0[3]),
	.D(tf_comp_ram_adr_0_0[3]),
	.A(DPSRAM_3_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_3_temp_3_1_0_wmux[3] .INIT=20'h0FA44;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_wmux_0[2]  (
	.FCO(A_ADDR_2_temp_3_1_0_co1[2]),
	.S(A_ADDR_2_temp_3_1_wmux_0_S[2]),
	.Y(A_ADDR_2_temp[2]),
	.B(DPSRAM_2_assoc[1]),
	.C(tf_comp_ram_adr_1_0[2]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[2]),
	.A(A_ADDR_2_temp_3_1_0_y0[2]),
	.FCI(A_ADDR_2_temp_3_1_0_co0[2])
);
defparam \A_ADDR_2_temp_3_1_wmux_0[2] .INIT=20'h0F588;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_0_wmux[2]  (
	.FCO(A_ADDR_2_temp_3_1_0_co0[2]),
	.S(A_ADDR_2_temp_3_1_0_wmux_S[2]),
	.Y(A_ADDR_2_temp_3_1_0_y0[2]),
	.B(DPSRAM_2_assoc[1]),
	.C(i_comp_ram_adr_0[2]),
	.D(tf_comp_ram_adr_0_0[2]),
	.A(DPSRAM_2_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_2_temp_3_1_0_wmux[2] .INIT=20'h0FA44;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[1]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[1]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[1]),
	.Y(A_ADDR_1_temp[1]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[1]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[1]),
	.A(A_ADDR_1_temp_3_1_0_y0[1]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[1])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[1] .INIT=20'h0F588;
// @50:495
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[1]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[1]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[1]),
	.Y(A_ADDR_1_temp_3_1_0_y0[1]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[1]),
	.D(tf_comp_ram_adr_0_0[1]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[1] .INIT=20'h0FA44;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_wmux_0[5]  (
	.FCO(A_ADDR_3_temp_3_1_0_co1[5]),
	.S(A_ADDR_3_temp_3_1_wmux_0_S[5]),
	.Y(A_ADDR_3_temp[5]),
	.B(DPSRAM_3_assoc[1]),
	.C(tf_comp_ram_adr_1_0[5]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[5]),
	.A(A_ADDR_3_temp_3_1_0_y0[5]),
	.FCI(A_ADDR_3_temp_3_1_0_co0[5])
);
defparam \A_ADDR_3_temp_3_1_wmux_0[5] .INIT=20'h0F588;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_0_wmux[5]  (
	.FCO(A_ADDR_3_temp_3_1_0_co0[5]),
	.S(A_ADDR_3_temp_3_1_0_wmux_S[5]),
	.Y(A_ADDR_3_temp_3_1_0_y0[5]),
	.B(DPSRAM_3_assoc[1]),
	.C(i_comp_ram_adr_0[5]),
	.D(tf_comp_ram_adr_0_0[5]),
	.A(DPSRAM_3_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_3_temp_3_1_0_wmux[5] .INIT=20'h0FA44;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[0]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[0]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[0]),
	.Y(A_ADDR_0_temp[0]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[0]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[0]),
	.A(A_ADDR_0_temp_3_1_0_y0[0]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[0])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[0] .INIT=20'h0F588;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[0]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[0]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[0]),
	.Y(A_ADDR_0_temp_3_1_0_y0[0]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[0]),
	.D(tf_comp_ram_adr_0_0[0]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[0] .INIT=20'h0FA44;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_wmux_0[4]  (
	.FCO(A_ADDR_2_temp_3_1_0_co1[4]),
	.S(A_ADDR_2_temp_3_1_wmux_0_S[4]),
	.Y(A_ADDR_2_temp[4]),
	.B(DPSRAM_2_assoc[1]),
	.C(tf_comp_ram_adr_1_0[4]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[4]),
	.A(A_ADDR_2_temp_3_1_0_y0[4]),
	.FCI(A_ADDR_2_temp_3_1_0_co0[4])
);
defparam \A_ADDR_2_temp_3_1_wmux_0[4] .INIT=20'h0F588;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_0_wmux[4]  (
	.FCO(A_ADDR_2_temp_3_1_0_co0[4]),
	.S(A_ADDR_2_temp_3_1_0_wmux_S[4]),
	.Y(A_ADDR_2_temp_3_1_0_y0[4]),
	.B(DPSRAM_2_assoc[1]),
	.C(i_comp_ram_adr_0[4]),
	.D(tf_comp_ram_adr_0_0[4]),
	.A(DPSRAM_2_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_2_temp_3_1_0_wmux[4] .INIT=20'h0FA44;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_wmux_0[0]  (
	.FCO(A_ADDR_2_temp_3_1_0_co1[0]),
	.S(A_ADDR_2_temp_3_1_wmux_0_S[0]),
	.Y(A_ADDR_2_temp[0]),
	.B(DPSRAM_2_assoc[1]),
	.C(tf_comp_ram_adr_1_0[0]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[0]),
	.A(A_ADDR_2_temp_3_1_0_y0[0]),
	.FCI(A_ADDR_2_temp_3_1_0_co0[0])
);
defparam \A_ADDR_2_temp_3_1_wmux_0[0] .INIT=20'h0F588;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_0_wmux[0]  (
	.FCO(A_ADDR_2_temp_3_1_0_co0[0]),
	.S(A_ADDR_2_temp_3_1_0_wmux_S[0]),
	.Y(A_ADDR_2_temp_3_1_0_y0[0]),
	.B(DPSRAM_2_assoc[1]),
	.C(i_comp_ram_adr_0[0]),
	.D(tf_comp_ram_adr_0_0[0]),
	.A(DPSRAM_2_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_2_temp_3_1_0_wmux[0] .INIT=20'h0FA44;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[1]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[1]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[1]),
	.Y(A_ADDR_0_temp[1]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[1]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[1]),
	.A(A_ADDR_0_temp_3_1_0_y0[1]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[1])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[1] .INIT=20'h0F588;
// @50:466
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[1]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[1]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[1]),
	.Y(A_ADDR_0_temp_3_1_0_y0[1]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[1]),
	.D(tf_comp_ram_adr_0_0[1]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[1] .INIT=20'h0FA44;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_wmux_0[4]  (
	.FCO(A_ADDR_3_temp_3_1_0_co1[4]),
	.S(A_ADDR_3_temp_3_1_wmux_0_S[4]),
	.Y(A_ADDR_3_temp[4]),
	.B(DPSRAM_3_assoc[1]),
	.C(tf_comp_ram_adr_1_0[4]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[4]),
	.A(A_ADDR_3_temp_3_1_0_y0[4]),
	.FCI(A_ADDR_3_temp_3_1_0_co0[4])
);
defparam \A_ADDR_3_temp_3_1_wmux_0[4] .INIT=20'h0F588;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_0_wmux[4]  (
	.FCO(A_ADDR_3_temp_3_1_0_co0[4]),
	.S(A_ADDR_3_temp_3_1_0_wmux_S[4]),
	.Y(A_ADDR_3_temp_3_1_0_y0[4]),
	.B(DPSRAM_3_assoc[1]),
	.C(i_comp_ram_adr_0[4]),
	.D(tf_comp_ram_adr_0_0[4]),
	.A(DPSRAM_3_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_3_temp_3_1_0_wmux[4] .INIT=20'h0FA44;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_wmux_0[6]  (
	.FCO(A_ADDR_2_temp_3_1_0_co1[6]),
	.S(A_ADDR_2_temp_3_1_wmux_0_S[6]),
	.Y(A_ADDR_2_temp[6]),
	.B(DPSRAM_2_assoc[1]),
	.C(tf_comp_ram_adr_1_0[6]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[6]),
	.A(A_ADDR_2_temp_3_1_0_y0[6]),
	.FCI(A_ADDR_2_temp_3_1_0_co0[6])
);
defparam \A_ADDR_2_temp_3_1_wmux_0[6] .INIT=20'h0F588;
// @50:524
  ARI1 \A_ADDR_2_temp_3_1_0_wmux[6]  (
	.FCO(A_ADDR_2_temp_3_1_0_co0[6]),
	.S(A_ADDR_2_temp_3_1_0_wmux_S[6]),
	.Y(A_ADDR_2_temp_3_1_0_y0[6]),
	.B(DPSRAM_2_assoc[1]),
	.C(i_comp_ram_adr_0[6]),
	.D(tf_comp_ram_adr_0_0[6]),
	.A(DPSRAM_2_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_2_temp_3_1_0_wmux[6] .INIT=20'h0FA44;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_wmux_0[1]  (
	.FCO(A_ADDR_3_temp_3_1_0_co1[1]),
	.S(A_ADDR_3_temp_3_1_wmux_0_S[1]),
	.Y(A_ADDR_3_temp[1]),
	.B(DPSRAM_3_assoc[1]),
	.C(tf_comp_ram_adr_1_0[1]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[1]),
	.A(A_ADDR_3_temp_3_1_0_y0[1]),
	.FCI(A_ADDR_3_temp_3_1_0_co0[1])
);
defparam \A_ADDR_3_temp_3_1_wmux_0[1] .INIT=20'h0F588;
// @50:553
  ARI1 \A_ADDR_3_temp_3_1_0_wmux[1]  (
	.FCO(A_ADDR_3_temp_3_1_0_co0[1]),
	.S(A_ADDR_3_temp_3_1_0_wmux_S[1]),
	.Y(A_ADDR_3_temp_3_1_0_y0[1]),
	.B(DPSRAM_3_assoc[1]),
	.C(i_comp_ram_adr_0[1]),
	.D(tf_comp_ram_adr_0_0[1]),
	.A(DPSRAM_3_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_3_temp_3_1_0_wmux[1] .INIT=20'h0FA44;
// @50:326
  CFG4 \ram_valid_RNO[0]  (
	.A(tf_comp_ram_valid),
	.B(ram_valid_6_iv_i_0_m2_1_1[0]),
	.C(un24_ram_valid[0]),
	.D(N_179),
	.Y(N_963_i)
);
defparam \ram_valid_RNO[0] .INIT=16'h0A03;
// @50:326
  CFG4 \ram_valid_RNO[1]  (
	.A(tf_comp_ram_valid),
	.B(ram_valid_6_iv_i_0_m2_1_1[1]),
	.C(un24_ram_valid[1]),
	.D(N_178),
	.Y(N_964_i)
);
defparam \ram_valid_RNO[1] .INIT=16'h0A03;
// @50:326
  CFG4 \ram_valid_RNO[2]  (
	.A(tf_comp_ram_valid),
	.B(ram_valid_6_iv_i_0_m2_1_1[2]),
	.C(un24_ram_valid[2]),
	.D(N_177),
	.Y(N_965_i)
);
defparam \ram_valid_RNO[2] .INIT=16'h0A03;
// @50:326
  CFG4 \ram_valid_RNO[3]  (
	.A(tf_comp_ram_valid),
	.B(ram_valid_6_iv_0_i_m2_1_1[3]),
	.C(un24_ram_valid[3]),
	.D(N_180),
	.Y(N_973_i)
);
defparam \ram_valid_RNO[3] .INIT=16'h0A03;
// @50:387
  CFG3 \p_ram_hot_potato.ram_valid_6_iv_0_i_m2_1_1[3]  (
	.A(FFT_0_in_full),
	.B(un1_ram_valid[3]),
	.C(ram_valid[3]),
	.Y(ram_valid_6_iv_0_i_m2_1_1[3])
);
defparam \p_ram_hot_potato.ram_valid_6_iv_0_i_m2_1_1[3] .INIT=8'h47;
// @50:387
  CFG3 \p_ram_hot_potato.ram_valid_6_iv_i_0_m2_1_1[1]  (
	.A(FFT_0_in_full),
	.B(un1_ram_valid[1]),
	.C(ram_valid[1]),
	.Y(ram_valid_6_iv_i_0_m2_1_1[1])
);
defparam \p_ram_hot_potato.ram_valid_6_iv_i_0_m2_1_1[1] .INIT=8'h47;
// @50:387
  CFG3 \p_ram_hot_potato.ram_valid_6_iv_i_0_m2_1_1[2]  (
	.A(FFT_0_in_full),
	.B(un1_ram_valid[2]),
	.C(ram_valid[2]),
	.Y(ram_valid_6_iv_i_0_m2_1_1[2])
);
defparam \p_ram_hot_potato.ram_valid_6_iv_i_0_m2_1_1[2] .INIT=8'h47;
// @50:387
  CFG3 \p_ram_hot_potato.ram_valid_6_iv_i_0_m2_1_1[0]  (
	.A(FFT_0_in_full),
	.B(un1_ram_valid[0]),
	.C(ram_valid[0]),
	.Y(ram_valid_6_iv_i_0_m2_1_1[0])
);
defparam \p_ram_hot_potato.ram_valid_6_iv_i_0_m2_1_1[0] .INIT=8'h47;
// @50:605
  CFG2 \tf_comp_ram_dat_r_1_0_iv_RNO[4]  (
	.A(A_DOUT_1[4]),
	.B(un15_ram_valid[1]),
	.Y(A_DOUT_1_m_1[4])
);
defparam \tf_comp_ram_dat_r_1_0_iv_RNO[4] .INIT=4'h8;
// @50:596
  CFG2 \tf_comp_ram_dat_r_0_0_iv_RNO[4]  (
	.A(A_DOUT_1[4]),
	.B(un8_ram_valid[1]),
	.Y(A_DOUT_1_m_0[4])
);
defparam \tf_comp_ram_dat_r_0_0_iv_RNO[4] .INIT=4'h8;
// @50:605
  CFG2 \tf_comp_ram_dat_r_1_0_iv_RNO[8]  (
	.A(A_DOUT_1[8]),
	.B(un15_ram_valid[1]),
	.Y(A_DOUT_1_m_1[8])
);
defparam \tf_comp_ram_dat_r_1_0_iv_RNO[8] .INIT=4'h8;
// @50:596
  CFG2 \tf_comp_ram_dat_r_0_0_iv_RNO[8]  (
	.A(A_DOUT_1[8]),
	.B(un8_ram_valid[1]),
	.Y(A_DOUT_1_m_0[8])
);
defparam \tf_comp_ram_dat_r_0_0_iv_RNO[8] .INIT=4'h8;
// @50:605
  CFG2 \tf_comp_ram_dat_r_1_0_iv_RNO[16]  (
	.A(A_DOUT_1[16]),
	.B(un15_ram_valid[1]),
	.Y(A_DOUT_1_m_1[16])
);
defparam \tf_comp_ram_dat_r_1_0_iv_RNO[16] .INIT=4'h8;
// @50:596
  CFG2 \tf_comp_ram_dat_r_0_0_iv_RNO[16]  (
	.A(A_DOUT_1[16]),
	.B(un8_ram_valid[1]),
	.Y(A_DOUT_1_m_0[16])
);
defparam \tf_comp_ram_dat_r_0_0_iv_RNO[16] .INIT=4'h8;
// @50:609
  CFG2 \tf_comp_ram_dat_r_1_1_iv_RNO[16]  (
	.A(B_DOUT_1[16]),
	.B(un15_ram_valid[1]),
	.Y(B_DOUT_1_m_0[16])
);
defparam \tf_comp_ram_dat_r_1_1_iv_RNO[16] .INIT=4'h8;
// @50:609
  CFG2 \tf_comp_ram_dat_r_1_1_iv_RNO[9]  (
	.A(B_DOUT_1[9]),
	.B(un15_ram_valid[1]),
	.Y(B_DOUT_1_m_0[9])
);
defparam \tf_comp_ram_dat_r_1_1_iv_RNO[9] .INIT=4'h8;
// @50:600
  CFG2 \tf_comp_ram_dat_r_0_1_iv_RNO[16]  (
	.A(B_DOUT_1[16]),
	.B(un8_ram_valid[1]),
	.Y(B_DOUT_1_m[16])
);
defparam \tf_comp_ram_dat_r_0_1_iv_RNO[16] .INIT=4'h8;
// @50:600
  CFG2 \tf_comp_ram_dat_r_0_1_iv_RNO[9]  (
	.A(B_DOUT_1[9]),
	.B(un8_ram_valid[1]),
	.Y(B_DOUT_1_m[9])
);
defparam \tf_comp_ram_dat_r_0_1_iv_RNO[9] .INIT=4'h8;
// @50:382
  CFG2 \p_ram_hot_potato.un15_ram_valid_0_0_a3_0_a5  (
	.A(tf_comp_ram_index_1[0]),
	.B(tf_comp_ram_index_1[1]),
	.Y(DPSRAM_0_assoc_0_sqmuxa_sn)
);
defparam \p_ram_hot_potato.un15_ram_valid_0_0_a3_0_a5 .INIT=4'h1;
// @50:382
  CFG2 \p_ram_hot_potato.un15_ram_valid_1_0_a3_0_a5  (
	.A(tf_comp_ram_index_1[0]),
	.B(tf_comp_ram_index_1[1]),
	.Y(un15_ram_valid[1])
);
defparam \p_ram_hot_potato.un15_ram_valid_1_0_a3_0_a5 .INIT=4'h2;
// @50:382
  CFG2 \p_ram_hot_potato.un15_ram_valid_2_0_a3_0_a5  (
	.A(tf_comp_ram_index_1[0]),
	.B(tf_comp_ram_index_1[1]),
	.Y(un15_ram_valid[2])
);
defparam \p_ram_hot_potato.un15_ram_valid_2_0_a3_0_a5 .INIT=4'h4;
// @50:379
  CFG2 \p_ram_hot_potato.un8_ram_valid_0_0_a3_0_a5  (
	.A(tf_comp_ram_index_0[0]),
	.B(tf_comp_ram_index_0[1]),
	.Y(DPSRAM_0_assoc_1_sqmuxa_sn)
);
defparam \p_ram_hot_potato.un8_ram_valid_0_0_a3_0_a5 .INIT=4'h1;
// @50:379
  CFG2 \p_ram_hot_potato.un8_ram_valid_1_0_a3_0_a5  (
	.A(tf_comp_ram_index_0[0]),
	.B(tf_comp_ram_index_0[1]),
	.Y(un8_ram_valid[1])
);
defparam \p_ram_hot_potato.un8_ram_valid_1_0_a3_0_a5 .INIT=4'h2;
// @50:379
  CFG2 \p_ram_hot_potato.un8_ram_valid_2_0_a3_0_a5  (
	.A(tf_comp_ram_index_0[0]),
	.B(tf_comp_ram_index_0[1]),
	.Y(un8_ram_valid[2])
);
defparam \p_ram_hot_potato.un8_ram_valid_2_0_a3_0_a5 .INIT=4'h4;
// @50:369
  CFG2 tf_comp_ram_index_0_0_sqmuxa_0_a3_0_a5 (
	.A(tf_comp_ram_returned_i),
	.B(hot_potato_state[0]),
	.Y(tf_comp_ram_index_0_0_sqmuxa)
);
defparam tf_comp_ram_index_0_0_sqmuxa_0_a3_0_a5.INIT=4'h4;
// @50:387
  CFG2 \p_ram_hot_potato.un24_ram_valid_0  (
	.A(o_comp_ram_index[0]),
	.B(o_comp_ram_index[1]),
	.Y(un24_ram_valid[0])
);
defparam \p_ram_hot_potato.un24_ram_valid_0 .INIT=4'h1;
// @50:387
  CFG2 \p_ram_hot_potato.un24_ram_valid_1  (
	.A(o_comp_ram_index[0]),
	.B(o_comp_ram_index[1]),
	.Y(un24_ram_valid[1])
);
defparam \p_ram_hot_potato.un24_ram_valid_1 .INIT=4'h2;
// @50:387
  CFG2 \p_ram_hot_potato.un24_ram_valid_2  (
	.A(o_comp_ram_index[0]),
	.B(o_comp_ram_index[1]),
	.Y(un24_ram_valid[2])
);
defparam \p_ram_hot_potato.un24_ram_valid_2 .INIT=4'h4;
// @50:387
  CFG2 \p_ram_hot_potato.un24_ram_valid_3  (
	.A(o_comp_ram_index[0]),
	.B(o_comp_ram_index[1]),
	.Y(un24_ram_valid[3])
);
defparam \p_ram_hot_potato.un24_ram_valid_3 .INIT=4'h8;
// @50:365
  CFG2 \p_ram_hot_potato.un1_ram_valid_0  (
	.A(i_comp_ram_index[0]),
	.B(i_comp_ram_index[1]),
	.Y(un1_ram_valid[0])
);
defparam \p_ram_hot_potato.un1_ram_valid_0 .INIT=4'h1;
// @50:365
  CFG2 \p_ram_hot_potato.un1_ram_valid_1  (
	.A(i_comp_ram_index[0]),
	.B(i_comp_ram_index[1]),
	.Y(un1_ram_valid[1])
);
defparam \p_ram_hot_potato.un1_ram_valid_1 .INIT=4'h2;
// @50:365
  CFG2 \p_ram_hot_potato.un1_ram_valid_2  (
	.A(i_comp_ram_index[0]),
	.B(i_comp_ram_index[1]),
	.Y(un1_ram_valid[2])
);
defparam \p_ram_hot_potato.un1_ram_valid_2 .INIT=4'h4;
// @50:365
  CFG2 \p_ram_hot_potato.un1_ram_valid_3  (
	.A(i_comp_ram_index[0]),
	.B(i_comp_ram_index[1]),
	.Y(un1_ram_valid[3])
);
defparam \p_ram_hot_potato.un1_ram_valid_3 .INIT=4'h8;
// @50:387
  CFG3 \p_ram_hot_potato.ram_valid_6_iv_i_0_m2_0[2]  (
	.A(un15_ram_valid[2]),
	.B(tf_comp_ram_returned_i),
	.C(un8_ram_valid[2]),
	.Y(N_177)
);
defparam \p_ram_hot_potato.ram_valid_6_iv_i_0_m2_0[2] .INIT=8'hB8;
// @50:387
  CFG3 \p_ram_hot_potato.ram_valid_6_iv_i_0_m2_0[1]  (
	.A(un15_ram_valid[1]),
	.B(tf_comp_ram_returned_i),
	.C(un8_ram_valid[1]),
	.Y(N_178)
);
defparam \p_ram_hot_potato.ram_valid_6_iv_i_0_m2_0[1] .INIT=8'hB8;
// @50:387
  CFG3 \p_ram_hot_potato.ram_valid_6_iv_i_0_m2_0[0]  (
	.A(tf_comp_ram_returned_i),
	.B(DPSRAM_0_assoc_1_sqmuxa_sn),
	.C(DPSRAM_0_assoc_0_sqmuxa_sn),
	.Y(N_179)
);
defparam \p_ram_hot_potato.ram_valid_6_iv_i_0_m2_0[0] .INIT=8'hE4;
// @50:387
  CFG3 \p_ram_hot_potato.ram_valid_6_iv_0_i_m2_0[3]  (
	.A(N_39_i),
	.B(tf_comp_ram_returned_i),
	.C(N_34_i),
	.Y(N_180)
);
defparam \p_ram_hot_potato.ram_valid_6_iv_0_i_m2_0[3] .INIT=8'hB8;
// @50:377
  CFG3 \p_ram_hot_potato.o_comp_ram_index_4_i_m2_i_m2[0]  (
	.A(tf_comp_ram_index_0[0]),
	.B(tf_comp_ram_returned_i),
	.C(tf_comp_ram_index_1[0]),
	.Y(N_198)
);
defparam \p_ram_hot_potato.o_comp_ram_index_4_i_m2_i_m2[0] .INIT=8'hE2;
// @50:377
  CFG3 \p_ram_hot_potato.o_comp_ram_index_4_i_m2_i_m2[1]  (
	.A(tf_comp_ram_index_0[1]),
	.B(tf_comp_ram_returned_i),
	.C(tf_comp_ram_index_1[1]),
	.Y(N_199)
);
defparam \p_ram_hot_potato.o_comp_ram_index_4_i_m2_i_m2[1] .INIT=8'hE2;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0_0_1[17]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[17]),
	.D(A_DOUT_0[17]),
	.Y(o_comp_ram_dat_r_0_iv_0_0_1[17])
);
defparam \o_comp_ram_dat_r_0_iv_0_0_1[17] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0_0_0[17]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[17]),
	.D(A_DOUT_2[17]),
	.Y(o_comp_ram_dat_r_0_iv_0_0_0[17])
);
defparam \o_comp_ram_dat_r_0_iv_0_0_0[17] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[14]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[14]),
	.D(A_DOUT_0[14]),
	.Y(o_comp_ram_dat_r_0_iv_1[14])
);
defparam \o_comp_ram_dat_r_0_iv_1[14] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[14]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[14]),
	.D(A_DOUT_2[14]),
	.Y(o_comp_ram_dat_r_0_iv_0[14])
);
defparam \o_comp_ram_dat_r_0_iv_0[14] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[7]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[7]),
	.D(A_DOUT_0[7]),
	.Y(o_comp_ram_dat_r_0_iv_1[7])
);
defparam \o_comp_ram_dat_r_0_iv_1[7] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[7]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[7]),
	.D(A_DOUT_2[7]),
	.Y(o_comp_ram_dat_r_0_iv_0[7])
);
defparam \o_comp_ram_dat_r_0_iv_0[7] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[8]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[8]),
	.D(A_DOUT_0[8]),
	.Y(o_comp_ram_dat_r_0_iv_1[8])
);
defparam \o_comp_ram_dat_r_0_iv_1[8] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[8]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[8]),
	.D(A_DOUT_2[8]),
	.Y(o_comp_ram_dat_r_0_iv_0[8])
);
defparam \o_comp_ram_dat_r_0_iv_0[8] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[12]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[12]),
	.D(A_DOUT_0[12]),
	.Y(o_comp_ram_dat_r_0_iv_1[12])
);
defparam \o_comp_ram_dat_r_0_iv_1[12] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[12]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[12]),
	.D(A_DOUT_2[12]),
	.Y(o_comp_ram_dat_r_0_iv_0[12])
);
defparam \o_comp_ram_dat_r_0_iv_0[12] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[3]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[3]),
	.D(A_DOUT_0[3]),
	.Y(o_comp_ram_dat_r_0_iv_1[3])
);
defparam \o_comp_ram_dat_r_0_iv_1[3] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[3]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[3]),
	.D(A_DOUT_2[3]),
	.Y(o_comp_ram_dat_r_0_iv_0[3])
);
defparam \o_comp_ram_dat_r_0_iv_0[3] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[11]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[11]),
	.D(A_DOUT_0[11]),
	.Y(o_comp_ram_dat_r_0_iv_1[11])
);
defparam \o_comp_ram_dat_r_0_iv_1[11] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[11]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[11]),
	.D(A_DOUT_2[11]),
	.Y(o_comp_ram_dat_r_0_iv_0[11])
);
defparam \o_comp_ram_dat_r_0_iv_0[11] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[10]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[10]),
	.D(A_DOUT_0[10]),
	.Y(o_comp_ram_dat_r_0_iv_1[10])
);
defparam \o_comp_ram_dat_r_0_iv_1[10] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[10]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[10]),
	.D(A_DOUT_2[10]),
	.Y(o_comp_ram_dat_r_0_iv_0[10])
);
defparam \o_comp_ram_dat_r_0_iv_0[10] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[1]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[1]),
	.D(A_DOUT_0[1]),
	.Y(o_comp_ram_dat_r_0_iv_1[1])
);
defparam \o_comp_ram_dat_r_0_iv_1[1] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[1]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[1]),
	.D(A_DOUT_2[1]),
	.Y(o_comp_ram_dat_r_0_iv_0[1])
);
defparam \o_comp_ram_dat_r_0_iv_0[1] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[16]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[16]),
	.D(A_DOUT_0[16]),
	.Y(o_comp_ram_dat_r_0_iv_1[16])
);
defparam \o_comp_ram_dat_r_0_iv_1[16] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[16]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[16]),
	.D(A_DOUT_2[16]),
	.Y(o_comp_ram_dat_r_0_iv_0[16])
);
defparam \o_comp_ram_dat_r_0_iv_0[16] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[9]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[9]),
	.D(A_DOUT_0[9]),
	.Y(o_comp_ram_dat_r_0_iv_1[9])
);
defparam \o_comp_ram_dat_r_0_iv_1[9] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[9]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[9]),
	.D(A_DOUT_2[9]),
	.Y(o_comp_ram_dat_r_0_iv_0[9])
);
defparam \o_comp_ram_dat_r_0_iv_0[9] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[6]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[6]),
	.D(A_DOUT_0[6]),
	.Y(o_comp_ram_dat_r_0_iv_1[6])
);
defparam \o_comp_ram_dat_r_0_iv_1[6] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[6]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[6]),
	.D(A_DOUT_2[6]),
	.Y(o_comp_ram_dat_r_0_iv_0[6])
);
defparam \o_comp_ram_dat_r_0_iv_0[6] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[5]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[5]),
	.D(A_DOUT_0[5]),
	.Y(o_comp_ram_dat_r_0_iv_1[5])
);
defparam \o_comp_ram_dat_r_0_iv_1[5] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[5]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[5]),
	.D(A_DOUT_2[5]),
	.Y(o_comp_ram_dat_r_0_iv_0[5])
);
defparam \o_comp_ram_dat_r_0_iv_0[5] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[2]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[2]),
	.D(A_DOUT_0[2]),
	.Y(o_comp_ram_dat_r_0_iv_1[2])
);
defparam \o_comp_ram_dat_r_0_iv_1[2] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[2]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[2]),
	.D(A_DOUT_2[2]),
	.Y(o_comp_ram_dat_r_0_iv_0[2])
);
defparam \o_comp_ram_dat_r_0_iv_0[2] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[0]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[0]),
	.D(A_DOUT_0[0]),
	.Y(o_comp_ram_dat_r_0_iv_1[0])
);
defparam \o_comp_ram_dat_r_0_iv_1[0] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[0]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[0]),
	.D(A_DOUT_2[0]),
	.Y(o_comp_ram_dat_r_0_iv_0[0])
);
defparam \o_comp_ram_dat_r_0_iv_0[0] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[4]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[4]),
	.D(A_DOUT_0[4]),
	.Y(o_comp_ram_dat_r_0_iv_1[4])
);
defparam \o_comp_ram_dat_r_0_iv_1[4] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[4]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[4]),
	.D(A_DOUT_2[4]),
	.Y(o_comp_ram_dat_r_0_iv_0[4])
);
defparam \o_comp_ram_dat_r_0_iv_0[4] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[15]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[15]),
	.D(A_DOUT_0[15]),
	.Y(o_comp_ram_dat_r_0_iv_1[15])
);
defparam \o_comp_ram_dat_r_0_iv_1[15] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[15]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[15]),
	.D(A_DOUT_2[15]),
	.Y(o_comp_ram_dat_r_0_iv_0[15])
);
defparam \o_comp_ram_dat_r_0_iv_0[15] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_1[13]  (
	.A(un24_ram_valid[1]),
	.B(un24_ram_valid[0]),
	.C(A_DOUT_1[13]),
	.D(A_DOUT_0[13]),
	.Y(o_comp_ram_dat_r_0_iv_1[13])
);
defparam \o_comp_ram_dat_r_0_iv_1[13] .INIT=16'hECA0;
// @50:587
  CFG4 \o_comp_ram_dat_r_0_iv_0[13]  (
	.A(un24_ram_valid[3]),
	.B(un24_ram_valid[2]),
	.C(A_DOUT_3[13]),
	.D(A_DOUT_2[13]),
	.Y(o_comp_ram_dat_r_0_iv_0[13])
);
defparam \o_comp_ram_dat_r_0_iv_0[13] .INIT=16'hECA0;
// @50:609
  CFG4 \tf_comp_ram_dat_r_1_1_iv_0[9]  (
	.A(N_39_i),
	.B(un15_ram_valid[2]),
	.C(B_DOUT_3[9]),
	.D(B_DOUT_2[9]),
	.Y(tf_comp_ram_dat_r_1_1_iv_0[9])
);
defparam \tf_comp_ram_dat_r_1_1_iv_0[9] .INIT=16'hECA0;
// @50:609
  CFG4 \tf_comp_ram_dat_r_1_1_iv_0[16]  (
	.A(N_39_i),
	.B(un15_ram_valid[2]),
	.C(B_DOUT_3[16]),
	.D(B_DOUT_2[16]),
	.Y(tf_comp_ram_dat_r_1_1_iv_0[16])
);
defparam \tf_comp_ram_dat_r_1_1_iv_0[16] .INIT=16'hECA0;
// @50:600
  CFG4 \tf_comp_ram_dat_r_0_1_iv_0[16]  (
	.A(N_34_i),
	.B(un8_ram_valid[2]),
	.C(B_DOUT_3[16]),
	.D(B_DOUT_2[16]),
	.Y(tf_comp_ram_dat_r_0_1_iv_0[16])
);
defparam \tf_comp_ram_dat_r_0_1_iv_0[16] .INIT=16'hECA0;
// @50:600
  CFG4 \tf_comp_ram_dat_r_0_1_iv_0[9]  (
	.A(N_34_i),
	.B(un8_ram_valid[2]),
	.C(B_DOUT_3[9]),
	.D(B_DOUT_2[9]),
	.Y(tf_comp_ram_dat_r_0_1_iv_0[9])
);
defparam \tf_comp_ram_dat_r_0_1_iv_0[9] .INIT=16'hECA0;
// @50:596
  CFG4 \tf_comp_ram_dat_r_0_0_iv_0[8]  (
	.A(N_34_i),
	.B(un8_ram_valid[2]),
	.C(A_DOUT_3[8]),
	.D(A_DOUT_2[8]),
	.Y(tf_comp_ram_dat_r_0_0_iv_0[8])
);
defparam \tf_comp_ram_dat_r_0_0_iv_0[8] .INIT=16'hECA0;
// @50:596
  CFG4 \tf_comp_ram_dat_r_0_0_iv_0[16]  (
	.A(N_34_i),
	.B(un8_ram_valid[2]),
	.C(A_DOUT_3[16]),
	.D(A_DOUT_2[16]),
	.Y(tf_comp_ram_dat_r_0_0_iv_0[16])
);
defparam \tf_comp_ram_dat_r_0_0_iv_0[16] .INIT=16'hECA0;
// @50:596
  CFG4 \tf_comp_ram_dat_r_0_0_iv_0[4]  (
	.A(N_34_i),
	.B(un8_ram_valid[2]),
	.C(A_DOUT_3[4]),
	.D(A_DOUT_2[4]),
	.Y(tf_comp_ram_dat_r_0_0_iv_0[4])
);
defparam \tf_comp_ram_dat_r_0_0_iv_0[4] .INIT=16'hECA0;
// @50:605
  CFG4 \tf_comp_ram_dat_r_1_0_iv_0[8]  (
	.A(N_39_i),
	.B(un15_ram_valid[2]),
	.C(A_DOUT_3[8]),
	.D(A_DOUT_2[8]),
	.Y(tf_comp_ram_dat_r_1_0_iv_0[8])
);
defparam \tf_comp_ram_dat_r_1_0_iv_0[8] .INIT=16'hECA0;
// @50:605
  CFG4 \tf_comp_ram_dat_r_1_0_iv_0[4]  (
	.A(N_39_i),
	.B(un15_ram_valid[2]),
	.C(A_DOUT_3[4]),
	.D(A_DOUT_2[4]),
	.Y(tf_comp_ram_dat_r_1_0_iv_0[4])
);
defparam \tf_comp_ram_dat_r_1_0_iv_0[4] .INIT=16'hECA0;
// @50:605
  CFG4 \tf_comp_ram_dat_r_1_0_iv_0[16]  (
	.A(N_39_i),
	.B(un15_ram_valid[2]),
	.C(A_DOUT_3[16]),
	.D(A_DOUT_2[16]),
	.Y(tf_comp_ram_dat_r_1_0_iv_0[16])
);
defparam \tf_comp_ram_dat_r_1_0_iv_0[16] .INIT=16'hECA0;
// @50:448
  CFG3 \DPSRAM_2_assoc_5_0_1[0]  (
	.A(un8_ram_valid[2]),
	.B(un15_ram_valid[2]),
	.C(un24_ram_valid[2]),
	.Y(DPSRAM_2_assoc_5[0])
);
defparam \DPSRAM_2_assoc_5_0_1[0] .INIT=8'hF2;
// @50:448
  CFG3 DPSRAM_0_assoc_5_ss0_0_0 (
	.A(DPSRAM_0_assoc_0_sqmuxa_sn),
	.B(un24_ram_valid[0]),
	.C(DPSRAM_0_assoc_1_sqmuxa_sn),
	.Y(DPSRAM_0_assoc_5[0])
);
defparam DPSRAM_0_assoc_5_ss0_0_0.INIT=8'hDC;
// @50:448
  CFG3 \DPSRAM_3_assoc_5_0_1[0]  (
	.A(N_34_i),
	.B(N_39_i),
	.C(un24_ram_valid[3]),
	.Y(DPSRAM_3_assoc_5[0])
);
defparam \DPSRAM_3_assoc_5_0_1[0] .INIT=8'hF2;
// @50:448
  CFG3 \DPSRAM_1_assoc_5_0_1[0]  (
	.A(un8_ram_valid[1]),
	.B(un15_ram_valid[1]),
	.C(un24_ram_valid[1]),
	.Y(DPSRAM_1_assoc_5[0])
);
defparam \DPSRAM_1_assoc_5_0_1[0] .INIT=8'hF2;
// @50:406
  CFG2 DPSRAM_2_assoc_0_sqmuxa_1_i (
	.A(un24_ram_valid[2]),
	.B(un15_ram_valid[2]),
	.Y(DPSRAM_2_assoc_0_sqmuxa_1_i_Z)
);
defparam DPSRAM_2_assoc_0_sqmuxa_1_i.INIT=4'hE;
// @50:406
  CFG2 DPSRAM_1_assoc_0_sqmuxa_1_i (
	.A(un24_ram_valid[1]),
	.B(un15_ram_valid[1]),
	.Y(DPSRAM_1_assoc_0_sqmuxa_1_i_Z)
);
defparam DPSRAM_1_assoc_0_sqmuxa_1_i.INIT=4'hE;
// @50:326
  CFG2 \hot_potato_state_RNI1D6R[0]  (
	.A(tf_comp_ram_returned_i),
	.B(hot_potato_state[0]),
	.Y(N_31_i)
);
defparam \hot_potato_state_RNI1D6R[0] .INIT=4'h8;
// @50:406
  CFG2 DPSRAM_0_assoc_3_sqmuxa_2_i (
	.A(un24_ram_valid[0]),
	.B(DPSRAM_0_assoc_0_sqmuxa_sn),
	.Y(DPSRAM_0_assoc_3_sqmuxa_2_i_Z)
);
defparam DPSRAM_0_assoc_3_sqmuxa_2_i.INIT=4'hE;
// @50:406
  CFG2 DPSRAM_3_assoc_0_sqmuxa_1_i (
	.A(un24_ram_valid[3]),
	.B(N_39_i),
	.Y(DPSRAM_3_assoc_0_sqmuxa_1_i_Z)
);
defparam DPSRAM_3_assoc_0_sqmuxa_1_i.INIT=4'hE;
// @50:448
  CFG2 \tf_comp_ram_index_1_RNI74AH[0]  (
	.A(tf_comp_ram_index_1[0]),
	.B(tf_comp_ram_index_1[1]),
	.Y(N_39_i)
);
defparam \tf_comp_ram_index_1_RNI74AH[0] .INIT=4'h8;
// @50:448
  CFG2 \tf_comp_ram_index_0_RNI5U3F[0]  (
	.A(tf_comp_ram_index_0[0]),
	.B(tf_comp_ram_index_0[1]),
	.Y(N_34_i)
);
defparam \tf_comp_ram_index_0_RNI5U3F[0] .INIT=4'h8;
// @50:500
  CFG3 \A_DIN_1_3[17]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[17]),
	.C(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[17])
);
defparam \A_DIN_1_3[17] .INIT=8'h48;
// @50:471
  CFG3 \A_DIN_0_3[17]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[17]),
	.C(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[17])
);
defparam \A_DIN_0_3[17] .INIT=8'h48;
// @50:558
  CFG3 \A_DIN_3_3[17]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[17]),
	.C(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[17])
);
defparam \A_DIN_3_3[17] .INIT=8'h48;
// @50:529
  CFG3 \A_DIN_2_3[17]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[17]),
	.C(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[17])
);
defparam \A_DIN_2_3[17] .INIT=8'h48;
// @50:500
  CFG3 \A_DIN_1_3[16]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[16]),
	.C(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[16])
);
defparam \A_DIN_1_3[16] .INIT=8'h48;
// @50:471
  CFG3 \A_DIN_0_3[16]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[16]),
	.C(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[16])
);
defparam \A_DIN_0_3[16] .INIT=8'h48;
// @50:558
  CFG3 \A_DIN_3_3[16]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[16]),
	.C(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[16])
);
defparam \A_DIN_3_3[16] .INIT=8'h48;
// @50:529
  CFG3 \A_DIN_2_3[16]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[16]),
	.C(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[16])
);
defparam \A_DIN_2_3[16] .INIT=8'h48;
// @50:500
  CFG3 \A_DIN_1_3[15]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[15]),
	.C(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[15])
);
defparam \A_DIN_1_3[15] .INIT=8'h48;
// @50:471
  CFG3 \A_DIN_0_3[15]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[15]),
	.C(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[15])
);
defparam \A_DIN_0_3[15] .INIT=8'h48;
// @50:558
  CFG3 \A_DIN_3_3[15]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[15]),
	.C(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[15])
);
defparam \A_DIN_3_3[15] .INIT=8'h48;
// @50:529
  CFG3 \A_DIN_2_3[15]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[15]),
	.C(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[15])
);
defparam \A_DIN_2_3[15] .INIT=8'h48;
// @50:500
  CFG3 \A_DIN_1_3[14]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[14]),
	.C(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[14])
);
defparam \A_DIN_1_3[14] .INIT=8'h48;
// @50:471
  CFG3 \A_DIN_0_3[14]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[14]),
	.C(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[14])
);
defparam \A_DIN_0_3[14] .INIT=8'h48;
// @50:558
  CFG3 \A_DIN_3_3[14]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[14]),
	.C(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[14])
);
defparam \A_DIN_3_3[14] .INIT=8'h48;
// @50:529
  CFG3 \A_DIN_2_3[14]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[14]),
	.C(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[14])
);
defparam \A_DIN_2_3[14] .INIT=8'h48;
// @50:500
  CFG3 \A_DIN_1_3[13]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[13]),
	.C(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[13])
);
defparam \A_DIN_1_3[13] .INIT=8'h48;
// @50:471
  CFG3 \A_DIN_0_3[13]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[13]),
	.C(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[13])
);
defparam \A_DIN_0_3[13] .INIT=8'h48;
// @50:558
  CFG3 \A_DIN_3_3[13]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[13]),
	.C(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[13])
);
defparam \A_DIN_3_3[13] .INIT=8'h48;
// @50:529
  CFG3 \A_DIN_2_3[13]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[13]),
	.C(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[13])
);
defparam \A_DIN_2_3[13] .INIT=8'h48;
// @50:500
  CFG3 \A_DIN_1_3[12]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[12]),
	.C(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[12])
);
defparam \A_DIN_1_3[12] .INIT=8'h48;
// @50:471
  CFG3 \A_DIN_0_3[12]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[12]),
	.C(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[12])
);
defparam \A_DIN_0_3[12] .INIT=8'h48;
// @50:558
  CFG3 \A_DIN_3_3[12]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[12]),
	.C(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[12])
);
defparam \A_DIN_3_3[12] .INIT=8'h48;
// @50:529
  CFG3 \A_DIN_2_3[12]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[12]),
	.C(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[12])
);
defparam \A_DIN_2_3[12] .INIT=8'h48;
// @50:500
  CFG3 \A_DIN_1_3[11]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[11]),
	.C(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[11])
);
defparam \A_DIN_1_3[11] .INIT=8'h48;
// @50:471
  CFG3 \A_DIN_0_3[11]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[11]),
	.C(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[11])
);
defparam \A_DIN_0_3[11] .INIT=8'h48;
// @50:558
  CFG3 \A_DIN_3_3[11]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[11]),
	.C(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[11])
);
defparam \A_DIN_3_3[11] .INIT=8'h48;
// @50:529
  CFG3 \A_DIN_2_3[11]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[11]),
	.C(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[11])
);
defparam \A_DIN_2_3[11] .INIT=8'h48;
// @50:500
  CFG3 \A_DIN_1_3[10]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[10]),
	.C(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[10])
);
defparam \A_DIN_1_3[10] .INIT=8'h48;
// @50:471
  CFG3 \A_DIN_0_3[10]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[10]),
	.C(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[10])
);
defparam \A_DIN_0_3[10] .INIT=8'h48;
// @50:558
  CFG3 \A_DIN_3_3[10]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[10]),
	.C(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[10])
);
defparam \A_DIN_3_3[10] .INIT=8'h48;
// @50:529
  CFG3 \A_DIN_2_3[10]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[10]),
	.C(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[10])
);
defparam \A_DIN_2_3[10] .INIT=8'h48;
// @50:500
  CFG3 \A_DIN_1_3[9]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[9]),
	.C(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[9])
);
defparam \A_DIN_1_3[9] .INIT=8'h48;
// @50:471
  CFG3 \A_DIN_0_3[9]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[9]),
	.C(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[9])
);
defparam \A_DIN_0_3[9] .INIT=8'h48;
// @50:558
  CFG3 \A_DIN_3_3[9]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[9]),
	.C(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[9])
);
defparam \A_DIN_3_3[9] .INIT=8'h48;
// @50:529
  CFG3 \A_DIN_2_3[9]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[9]),
	.C(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[9])
);
defparam \A_DIN_2_3[9] .INIT=8'h48;
// @50:500
  CFG3 \A_DIN_1_3[8]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[8]),
	.C(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[8])
);
defparam \A_DIN_1_3[8] .INIT=8'h48;
// @50:471
  CFG3 \A_DIN_0_3[8]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[8]),
	.C(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[8])
);
defparam \A_DIN_0_3[8] .INIT=8'h48;
// @50:558
  CFG3 \A_DIN_3_3[8]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[8]),
	.C(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[8])
);
defparam \A_DIN_3_3[8] .INIT=8'h48;
// @50:529
  CFG3 \A_DIN_2_3[8]  (
	.A(DPSRAM_2_assoc[1]),
	.B(tf_comp_ram_dat_w_0_0[8]),
	.C(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[8])
);
defparam \A_DIN_2_3[8] .INIT=8'h48;
// @50:397
  CFG4 tf_comp_ram_ready_0_0_a5 (
	.A(ram_valid[2]),
	.B(tf_comp_ram_assigned_Z),
	.C(un8_ram_valid[2]),
	.D(un15_ram_valid[2]),
	.Y(N_974)
);
defparam tf_comp_ram_ready_0_0_a5.INIT=16'hA820;
// @50:397
  CFG4 tf_comp_ram_ready_0_0_a5_0 (
	.A(tf_comp_ram_assigned_Z),
	.B(ram_valid[0]),
	.C(DPSRAM_0_assoc_0_sqmuxa_sn),
	.D(DPSRAM_0_assoc_1_sqmuxa_sn),
	.Y(N_975)
);
defparam tf_comp_ram_ready_0_0_a5_0.INIT=16'hC480;
// @50:397
  CFG4 tf_comp_ram_ready_0_0_a5_1 (
	.A(ram_valid[1]),
	.B(tf_comp_ram_assigned_Z),
	.C(un8_ram_valid[1]),
	.D(un15_ram_valid[1]),
	.Y(N_976)
);
defparam tf_comp_ram_ready_0_0_a5_1.INIT=16'hA820;
// @50:397
  CFG4 tf_comp_ram_ready_0_0_a5_2 (
	.A(ram_valid[3]),
	.B(tf_comp_ram_assigned_Z),
	.C(N_34_i),
	.D(N_39_i),
	.Y(N_977)
);
defparam tf_comp_ram_ready_0_0_a5_2.INIT=16'hA820;
// @50:529
  CFG4 \A_DIN_2_3[5]  (
	.A(DPSRAM_2_assoc[1]),
	.B(i_comp_ram_dat_w_0[5]),
	.C(tf_comp_ram_dat_w_0_0[5]),
	.D(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[5])
);
defparam \A_DIN_2_3[5] .INIT=16'h50E4;
// @50:529
  CFG4 \A_DIN_2_3[2]  (
	.A(DPSRAM_2_assoc[1]),
	.B(i_comp_ram_dat_w_0[2]),
	.C(tf_comp_ram_dat_w_0_0[2]),
	.D(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[2])
);
defparam \A_DIN_2_3[2] .INIT=16'h50E4;
// @50:558
  CFG4 \A_DIN_3_3[4]  (
	.A(DPSRAM_3_assoc[1]),
	.B(i_comp_ram_dat_w_0[4]),
	.C(tf_comp_ram_dat_w_0_0[4]),
	.D(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[4])
);
defparam \A_DIN_3_3[4] .INIT=16'h50E4;
// @50:529
  CFG4 \A_DIN_2_3[0]  (
	.A(DPSRAM_2_assoc[1]),
	.B(i_comp_ram_dat_w_0[0]),
	.C(tf_comp_ram_dat_w_0_0[0]),
	.D(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[0])
);
defparam \A_DIN_2_3[0] .INIT=16'h50E4;
// @50:558
  CFG4 \A_DIN_3_3[0]  (
	.A(DPSRAM_3_assoc[1]),
	.B(i_comp_ram_dat_w_0[0]),
	.C(tf_comp_ram_dat_w_0_0[0]),
	.D(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[0])
);
defparam \A_DIN_3_3[0] .INIT=16'h50E4;
// @50:500
  CFG4 \A_DIN_1_3[0]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[0]),
	.C(tf_comp_ram_dat_w_0_0[0]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[0])
);
defparam \A_DIN_1_3[0] .INIT=16'h50E4;
// @50:471
  CFG4 \A_DIN_0_3[1]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[1]),
	.C(tf_comp_ram_dat_w_0_0[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[1])
);
defparam \A_DIN_0_3[1] .INIT=16'h50E4;
// @50:471
  CFG4 \A_DIN_0_3[0]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[0]),
	.C(tf_comp_ram_dat_w_0_0[0]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[0])
);
defparam \A_DIN_0_3[0] .INIT=16'h50E4;
// @50:500
  CFG4 \A_DIN_1_3[3]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[3]),
	.C(tf_comp_ram_dat_w_0_0[3]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[3])
);
defparam \A_DIN_1_3[3] .INIT=16'h50E4;
// @50:500
  CFG4 \A_DIN_1_3[7]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[7]),
	.C(tf_comp_ram_dat_w_0_0[7]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[7])
);
defparam \A_DIN_1_3[7] .INIT=16'h50E4;
// @50:558
  CFG4 \A_DIN_3_3[2]  (
	.A(DPSRAM_3_assoc[1]),
	.B(i_comp_ram_dat_w_0[2]),
	.C(tf_comp_ram_dat_w_0_0[2]),
	.D(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[2])
);
defparam \A_DIN_3_3[2] .INIT=16'h50E4;
// @50:500
  CFG4 \A_DIN_1_3[6]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[6]),
	.C(tf_comp_ram_dat_w_0_0[6]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[6])
);
defparam \A_DIN_1_3[6] .INIT=16'h50E4;
// @50:529
  CFG4 \A_DIN_2_3[6]  (
	.A(DPSRAM_2_assoc[1]),
	.B(i_comp_ram_dat_w_0[6]),
	.C(tf_comp_ram_dat_w_0_0[6]),
	.D(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[6])
);
defparam \A_DIN_2_3[6] .INIT=16'h50E4;
// @50:471
  CFG4 \A_DIN_0_3[5]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[5]),
	.C(tf_comp_ram_dat_w_0_0[5]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[5])
);
defparam \A_DIN_0_3[5] .INIT=16'h50E4;
// @50:558
  CFG4 \A_DIN_3_3[5]  (
	.A(DPSRAM_3_assoc[1]),
	.B(i_comp_ram_dat_w_0[5]),
	.C(tf_comp_ram_dat_w_0_0[5]),
	.D(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[5])
);
defparam \A_DIN_3_3[5] .INIT=16'h50E4;
// @50:529
  CFG4 \A_DIN_2_3[4]  (
	.A(DPSRAM_2_assoc[1]),
	.B(i_comp_ram_dat_w_0[4]),
	.C(tf_comp_ram_dat_w_0_0[4]),
	.D(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[4])
);
defparam \A_DIN_2_3[4] .INIT=16'h50E4;
// @50:500
  CFG4 \A_DIN_1_3[4]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[4]),
	.C(tf_comp_ram_dat_w_0_0[4]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[4])
);
defparam \A_DIN_1_3[4] .INIT=16'h50E4;
// @50:471
  CFG4 \A_DIN_0_3[7]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[7]),
	.C(tf_comp_ram_dat_w_0_0[7]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[7])
);
defparam \A_DIN_0_3[7] .INIT=16'h50E4;
// @50:529
  CFG4 \A_DIN_2_3[7]  (
	.A(DPSRAM_2_assoc[1]),
	.B(i_comp_ram_dat_w_0[7]),
	.C(tf_comp_ram_dat_w_0_0[7]),
	.D(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[7])
);
defparam \A_DIN_2_3[7] .INIT=16'h50E4;
// @50:471
  CFG4 \A_DIN_0_3[6]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[6]),
	.C(tf_comp_ram_dat_w_0_0[6]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[6])
);
defparam \A_DIN_0_3[6] .INIT=16'h50E4;
// @50:558
  CFG4 \A_DIN_3_3[1]  (
	.A(DPSRAM_3_assoc[1]),
	.B(i_comp_ram_dat_w_0[1]),
	.C(tf_comp_ram_dat_w_0_0[1]),
	.D(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[1])
);
defparam \A_DIN_3_3[1] .INIT=16'h50E4;
// @50:529
  CFG4 \A_DIN_2_3[1]  (
	.A(DPSRAM_2_assoc[1]),
	.B(i_comp_ram_dat_w_0[1]),
	.C(tf_comp_ram_dat_w_0_0[1]),
	.D(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[1])
);
defparam \A_DIN_2_3[1] .INIT=16'h50E4;
// @50:529
  CFG4 \A_DIN_2_3[3]  (
	.A(DPSRAM_2_assoc[1]),
	.B(i_comp_ram_dat_w_0[3]),
	.C(tf_comp_ram_dat_w_0_0[3]),
	.D(DPSRAM_2_assoc[0]),
	.Y(A_DIN_2[3])
);
defparam \A_DIN_2_3[3] .INIT=16'h50E4;
// @50:558
  CFG4 \A_DIN_3_3[6]  (
	.A(DPSRAM_3_assoc[1]),
	.B(i_comp_ram_dat_w_0[6]),
	.C(tf_comp_ram_dat_w_0_0[6]),
	.D(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[6])
);
defparam \A_DIN_3_3[6] .INIT=16'h50E4;
// @50:471
  CFG4 \A_DIN_0_3[4]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[4]),
	.C(tf_comp_ram_dat_w_0_0[4]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[4])
);
defparam \A_DIN_0_3[4] .INIT=16'h50E4;
// @50:500
  CFG4 \A_DIN_1_3[5]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[5]),
	.C(tf_comp_ram_dat_w_0_0[5]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[5])
);
defparam \A_DIN_1_3[5] .INIT=16'h50E4;
// @50:558
  CFG4 \A_DIN_3_3[7]  (
	.A(DPSRAM_3_assoc[1]),
	.B(i_comp_ram_dat_w_0[7]),
	.C(tf_comp_ram_dat_w_0_0[7]),
	.D(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[7])
);
defparam \A_DIN_3_3[7] .INIT=16'h50E4;
// @50:471
  CFG4 \A_DIN_0_3[3]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[3]),
	.C(tf_comp_ram_dat_w_0_0[3]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[3])
);
defparam \A_DIN_0_3[3] .INIT=16'h50E4;
// @50:471
  CFG4 \A_DIN_0_3[2]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[2]),
	.C(tf_comp_ram_dat_w_0_0[2]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[2])
);
defparam \A_DIN_0_3[2] .INIT=16'h50E4;
// @50:500
  CFG4 \A_DIN_1_3[1]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[1]),
	.C(tf_comp_ram_dat_w_0_0[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[1])
);
defparam \A_DIN_1_3[1] .INIT=16'h50E4;
// @50:500
  CFG4 \A_DIN_1_3[2]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[2]),
	.C(tf_comp_ram_dat_w_0_0[2]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[2])
);
defparam \A_DIN_1_3[2] .INIT=16'h50E4;
// @50:558
  CFG4 \A_DIN_3_3[3]  (
	.A(DPSRAM_3_assoc[1]),
	.B(i_comp_ram_dat_w_0[3]),
	.C(tf_comp_ram_dat_w_0_0[3]),
	.D(DPSRAM_3_assoc[0]),
	.Y(A_DIN_3[3])
);
defparam \A_DIN_3_3[3] .INIT=16'h50E4;
// @50:596
  CFG4 \tf_comp_ram_dat_r_0_0_iv[4]  (
	.A(A_DOUT_0[4]),
	.B(DPSRAM_0_assoc_1_sqmuxa_sn),
	.C(tf_comp_ram_dat_r_0_0_iv_0[4]),
	.D(A_DOUT_1_m_0[4]),
	.Y(tf_comp_ram_dat_r_0_0[4])
);
defparam \tf_comp_ram_dat_r_0_0_iv[4] .INIT=16'hFFF8;
// @50:605
  CFG4 \tf_comp_ram_dat_r_1_0_iv[4]  (
	.A(A_DOUT_0[4]),
	.B(DPSRAM_0_assoc_0_sqmuxa_sn),
	.C(tf_comp_ram_dat_r_1_0_iv_0[4]),
	.D(A_DOUT_1_m_1[4]),
	.Y(tf_comp_ram_dat_r_1_0[4])
);
defparam \tf_comp_ram_dat_r_1_0_iv[4] .INIT=16'hFFF8;
// @50:596
  CFG4 \tf_comp_ram_dat_r_0_0_iv[8]  (
	.A(A_DOUT_0[8]),
	.B(DPSRAM_0_assoc_1_sqmuxa_sn),
	.C(tf_comp_ram_dat_r_0_0_iv_0[8]),
	.D(A_DOUT_1_m_0[8]),
	.Y(tf_comp_ram_dat_r_0_0[8])
);
defparam \tf_comp_ram_dat_r_0_0_iv[8] .INIT=16'hFFF8;
// @50:605
  CFG4 \tf_comp_ram_dat_r_1_0_iv[8]  (
	.A(A_DOUT_0[8]),
	.B(DPSRAM_0_assoc_0_sqmuxa_sn),
	.C(tf_comp_ram_dat_r_1_0_iv_0[8]),
	.D(A_DOUT_1_m_1[8]),
	.Y(tf_comp_ram_dat_r_1_0[8])
);
defparam \tf_comp_ram_dat_r_1_0_iv[8] .INIT=16'hFFF8;
// @50:596
  CFG4 \tf_comp_ram_dat_r_0_0_iv[16]  (
	.A(A_DOUT_0[16]),
	.B(DPSRAM_0_assoc_1_sqmuxa_sn),
	.C(tf_comp_ram_dat_r_0_0_iv_0[16]),
	.D(A_DOUT_1_m_0[16]),
	.Y(tf_comp_ram_dat_r_0_0[16])
);
defparam \tf_comp_ram_dat_r_0_0_iv[16] .INIT=16'hFFF8;
// @50:605
  CFG4 \tf_comp_ram_dat_r_1_0_iv[16]  (
	.A(A_DOUT_0[16]),
	.B(DPSRAM_0_assoc_0_sqmuxa_sn),
	.C(tf_comp_ram_dat_r_1_0_iv_0[16]),
	.D(A_DOUT_1_m_1[16]),
	.Y(tf_comp_ram_dat_r_1_0[16])
);
defparam \tf_comp_ram_dat_r_1_0_iv[16] .INIT=16'hFFF8;
// @50:600
  CFG4 \tf_comp_ram_dat_r_0_1_iv[9]  (
	.A(B_DOUT_0[9]),
	.B(DPSRAM_0_assoc_1_sqmuxa_sn),
	.C(tf_comp_ram_dat_r_0_1_iv_0[9]),
	.D(B_DOUT_1_m[9]),
	.Y(tf_comp_ram_dat_r_0_1[9])
);
defparam \tf_comp_ram_dat_r_0_1_iv[9] .INIT=16'hFFF8;
// @50:600
  CFG4 \tf_comp_ram_dat_r_0_1_iv[16]  (
	.A(B_DOUT_0[16]),
	.B(DPSRAM_0_assoc_1_sqmuxa_sn),
	.C(tf_comp_ram_dat_r_0_1_iv_0[16]),
	.D(B_DOUT_1_m[16]),
	.Y(tf_comp_ram_dat_r_0_1[16])
);
defparam \tf_comp_ram_dat_r_0_1_iv[16] .INIT=16'hFFF8;
// @50:609
  CFG4 \tf_comp_ram_dat_r_1_1_iv[9]  (
	.A(B_DOUT_0[9]),
	.B(DPSRAM_0_assoc_0_sqmuxa_sn),
	.C(tf_comp_ram_dat_r_1_1_iv_0[9]),
	.D(B_DOUT_1_m_0[9]),
	.Y(tf_comp_ram_dat_r_1_1[9])
);
defparam \tf_comp_ram_dat_r_1_1_iv[9] .INIT=16'hFFF8;
// @50:609
  CFG4 \tf_comp_ram_dat_r_1_1_iv[16]  (
	.A(B_DOUT_0[16]),
	.B(DPSRAM_0_assoc_0_sqmuxa_sn),
	.C(tf_comp_ram_dat_r_1_1_iv_0[16]),
	.D(B_DOUT_1_m_0[16]),
	.Y(tf_comp_ram_dat_r_1_1[16])
);
defparam \tf_comp_ram_dat_r_1_1_iv[16] .INIT=16'hFFF8;
// @50:572
  CFG3 \B_DIN_3_0_iv[15]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[15]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3[15])
);
defparam \B_DIN_3_0_iv[15] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[14]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[14]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3[14])
);
defparam \B_DIN_3_0_iv[14] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[13]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[13]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3[13])
);
defparam \B_DIN_3_0_iv[13] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[12]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[12]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3[12])
);
defparam \B_DIN_3_0_iv[12] .INIT=8'h48;
// @50:572
  CFG3 \B_DIN_3_0_iv[11]  (
	.A(DPSRAM_3_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[11]),
	.C(DPSRAM_3_assoc[0]),
	.Y(B_DIN_3[11])
);
defparam \B_DIN_3_0_iv[11] .INIT=8'h48;
// @50:406
  CFG4 DPSRAM_2_assoc_0_sqmuxa_i (
	.A(un1_ram_valid[2]),
	.B(un8_ram_valid[2]),
	.C(un15_ram_valid[2]),
	.D(un24_ram_valid[2]),
	.Y(DPSRAM_2_assoc_0_sqmuxa_i_Z)
);
defparam DPSRAM_2_assoc_0_sqmuxa_i.INIT=16'hFFFE;
// @50:406
  CFG4 DPSRAM_1_assoc_0_sqmuxa_i (
	.A(un1_ram_valid[1]),
	.B(un8_ram_valid[1]),
	.C(un15_ram_valid[1]),
	.D(un24_ram_valid[1]),
	.Y(DPSRAM_1_assoc_0_sqmuxa_i_Z)
);
defparam DPSRAM_1_assoc_0_sqmuxa_i.INIT=16'hFFFE;
// @50:406
  CFG4 DPSRAM_0_assoc_3_sqmuxa_i (
	.A(DPSRAM_0_assoc_0_sqmuxa_sn),
	.B(un24_ram_valid[0]),
	.C(un1_ram_valid[0]),
	.D(DPSRAM_0_assoc_1_sqmuxa_sn),
	.Y(DPSRAM_0_assoc_3_sqmuxa_i_Z)
);
defparam DPSRAM_0_assoc_3_sqmuxa_i.INIT=16'hFFFE;
// @50:406
  CFG4 DPSRAM_3_assoc_0_sqmuxa_i (
	.A(un1_ram_valid[3]),
	.B(N_34_i),
	.C(N_39_i),
	.D(un24_ram_valid[3]),
	.Y(DPSRAM_3_assoc_0_sqmuxa_i_Z)
);
defparam DPSRAM_3_assoc_0_sqmuxa_i.INIT=16'hFFFE;
// @50:342
  CFG4 \p_ram_hot_potato.un4_i_comp_ram_done  (
	.A(FFT_0_in_full),
	.B(N_991),
	.C(transformation_finished),
	.D(FFT_Result_to_Pixel_Bar_0_fft_read_done),
	.Y(un4_i_comp_ram_done)
);
defparam \p_ram_hot_potato.un4_i_comp_ram_done .INIT=16'h57FF;
// @50:397
  CFG4 tf_comp_ram_ready_0_0 (
	.A(N_977),
	.B(N_974),
	.C(N_975),
	.D(N_976),
	.Y(tf_comp_ram_ready)
);
defparam tf_comp_ram_ready_0_0.INIT=16'hFFFE;
// @50:638
  FFT_Sample_Loader FFT_Sample_Loader_0 (
	.B_ADDR_2_temp(B_ADDR_2_temp[7:0]),
	.B_ADDR_3_temp(B_ADDR_3_temp[7:0]),
	.B_ADDR_0_temp(B_ADDR_0_temp[7:0]),
	.B_ADDR_1_temp(B_ADDR_1_temp[7:0]),
	.tf_comp_ram_adr_1_1(tf_comp_ram_adr_1_1[7:0]),
	.tf_comp_ram_adr_0_1(tf_comp_ram_adr_0_1[7:0]),
	.B_DIN_2(B_DIN_2[17:0]),
	.B_DIN_3_17(B_DIN_3[17]),
	.B_DIN_3_16(B_DIN_3[16]),
	.B_DIN_3_10(B_DIN_3[10]),
	.B_DIN_3_9(B_DIN_3[9]),
	.B_DIN_3_8(B_DIN_3[8]),
	.B_DIN_3_7(B_DIN_3[7]),
	.B_DIN_3_6(B_DIN_3[6]),
	.B_DIN_3_5(B_DIN_3[5]),
	.B_DIN_3_4(B_DIN_3[4]),
	.B_DIN_3_3(B_DIN_3[3]),
	.B_DIN_3_2(B_DIN_3[2]),
	.B_DIN_3_1(B_DIN_3[1]),
	.B_DIN_3_0(B_DIN_3[0]),
	.B_DIN_0(B_DIN_0[17:0]),
	.B_DIN_1(B_DIN_1[17:0]),
	.tf_comp_ram_dat_w_0_1(tf_comp_ram_dat_w_0_1[17:0]),
	.i_comp_ram_dat_w_0(i_comp_ram_dat_w_0[7:0]),
	.Averaging_Filter_0_Data_out(Averaging_Filter_0_Data_out[7:0]),
	.DPSRAM_3_assoc(DPSRAM_3_assoc[1:0]),
	.DPSRAM_2_assoc(DPSRAM_2_assoc[1:0]),
	.DPSRAM_0_assoc(DPSRAM_0_assoc[1:0]),
	.DPSRAM_1_assoc(DPSRAM_1_assoc[1:0]),
	.i_comp_ram_adr_0(i_comp_ram_adr_0[7:0]),
	.i_comp_ram_adr_start(i_comp_ram_adr_start[7:0]),
	.B_WEN_2(B_WEN_2),
	.B_WEN_3(B_WEN_3),
	.B_WEN_0(B_WEN_0),
	.B_WEN_1(B_WEN_1),
	.i_comp_ram_ready(i_comp_ram_ready_Z),
	.i_comp_ram_stable(i_comp_ram_stable_Z),
	.A_WEN_3(A_WEN_3),
	.A_WEN_2(A_WEN_2),
	.A_WEN_0(A_WEN_0),
	.bf0_calc_done(bf0_calc_done),
	.tf_comp_ram_returned_i(tf_comp_ram_returned_i),
	.A_WEN_1(A_WEN_1),
	.Averaging_Filter_0_Data_out_ready(Averaging_Filter_0_Data_out_ready),
	.FFT_0_in_full(FFT_0_in_full),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i)
);
// @50:670
  FFT_Sample_Outputer FFT_Sample_Outputer_0 (
	.un24_ram_valid(un24_ram_valid[3:0]),
	.ram_valid(ram_valid[3:0]),
	.hot_potato_state_0(hot_potato_state[0]),
	.FFT_0_out_dat_imag(FFT_0_out_dat_imag[8:0]),
	.FFT_0_out_dat_real(FFT_0_out_dat_real[8:0]),
	.o_comp_ram_dat_r_0_iv_1(o_comp_ram_dat_r_0_iv_1[16:0]),
	.o_comp_ram_dat_r_0_iv_0(o_comp_ram_dat_r_0_iv_0[16:0]),
	.o_comp_ram_dat_r_0_iv_0_0_1_0(o_comp_ram_dat_r_0_iv_0_0_1[17]),
	.o_comp_ram_dat_r_0_iv_0_0_0_0(o_comp_ram_dat_r_0_iv_0_0_0[17]),
	.N_124_i_1z(N_124_i),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N),
	.i_comp_ram_stable_4(i_comp_ram_stable_4),
	.i_comp_ram_stable(i_comp_ram_stable_Z),
	.hot_potato_state_0_sqmuxa_1(hot_potato_state_0_sqmuxa_1),
	.rotate_done(rotate_done_Z),
	.N_118(N_118),
	.un4_i_comp_ram_done(un4_i_comp_ram_done),
	.FFT_Result_to_Pixel_Bar_0_fft_r_en(FFT_Result_to_Pixel_Bar_0_fft_r_en),
	.FFT_0_out_valid(FFT_0_out_valid),
	.output_ready_0_a2_1z(output_ready_0_a2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i)
);
// @50:701
  FFT_Transformer FFT_Transformer_0 (
	.tf_comp_ram_dat_w_0_1(tf_comp_ram_dat_w_0_1[17:0]),
	.tf_comp_ram_dat_w_0_0(tf_comp_ram_dat_w_0_0[17:0]),
	.tf_comp_ram_dat_r_0_1_7(tf_comp_ram_dat_r_0_1[16]),
	.tf_comp_ram_dat_r_0_1_0(tf_comp_ram_dat_r_0_1[9]),
	.tf_comp_ram_dat_r_1_1_7(tf_comp_ram_dat_r_1_1[16]),
	.tf_comp_ram_dat_r_1_1_0(tf_comp_ram_dat_r_1_1[9]),
	.tf_comp_ram_dat_r_0_0_12(tf_comp_ram_dat_r_0_0[16]),
	.tf_comp_ram_dat_r_0_0_0(tf_comp_ram_dat_r_0_0[4]),
	.tf_comp_ram_dat_r_0_0_4(tf_comp_ram_dat_r_0_0[8]),
	.tf_comp_ram_dat_r_1_0_12(tf_comp_ram_dat_r_1_0[16]),
	.tf_comp_ram_dat_r_1_0_0(tf_comp_ram_dat_r_1_0[4]),
	.tf_comp_ram_dat_r_1_0_4(tf_comp_ram_dat_r_1_0[8]),
	.B_DOUT_0({B_DOUT_0[17], N_2917, B_DOUT_0[15:10], N_2916, B_DOUT_0[8:0]}),
	.A_DOUT_1({A_DOUT_1[17], N_2920, A_DOUT_1[15:9], N_2919, A_DOUT_1[7:5], N_2918, A_DOUT_1[3:0]}),
	.A_DOUT_0({A_DOUT_0[17], N_2923, A_DOUT_0[15:9], N_2922, A_DOUT_0[7:5], N_2921, A_DOUT_0[3:0]}),
	.B_DOUT_2({B_DOUT_2[17], N_2925, B_DOUT_2[15:10], N_2924, B_DOUT_2[8:0]}),
	.B_DOUT_3({B_DOUT_3[17], N_2927, B_DOUT_3[15:10], N_2926, B_DOUT_3[8:0]}),
	.A_DOUT_2({A_DOUT_2[17], N_2930, A_DOUT_2[15:9], N_2929, A_DOUT_2[7:5], N_2928, A_DOUT_2[3:0]}),
	.A_DOUT_3({A_DOUT_3[17], N_2933, A_DOUT_3[15:9], N_2932, A_DOUT_3[7:5], N_2931, A_DOUT_3[3:0]}),
	.tf_comp_ram_adr_0_1(tf_comp_ram_adr_0_1[7:0]),
	.tf_comp_ram_adr_1_1(tf_comp_ram_adr_1_1[7:0]),
	.tf_comp_ram_adr_0_0(tf_comp_ram_adr_0_0[7:0]),
	.tf_comp_ram_adr_1_0(tf_comp_ram_adr_1_0[7:0]),
	.B_DOUT_1({B_DOUT_1[17], N_2935, B_DOUT_1[15:10], N_2934, B_DOUT_1[8:0]}),
	.un15_ram_valid(un15_ram_valid[2:1]),
	.un8_ram_valid(un8_ram_valid[2:1]),
	.ram_adr_start(ram_adr_start[7:0]),
	.tf_comp_ram_assigned(tf_comp_ram_assigned_Z),
	.DPSRAM_0_assoc_1_sqmuxa_sn(DPSRAM_0_assoc_1_sqmuxa_sn),
	.DPSRAM_0_assoc_0_sqmuxa_sn(DPSRAM_0_assoc_0_sqmuxa_sn),
	.N_39_i(N_39_i),
	.N_34_i(N_34_i),
	.N_991(N_991),
	.bf0_calc_done(bf0_calc_done),
	.RSTSYNC1(RSTSYNC1),
	.POR(POR),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.tf_comp_ram_ready(tf_comp_ram_ready),
	.tf_comp_ram_valid(tf_comp_ram_valid),
	.transformation_finished_1z(transformation_finished),
	.tf_comp_ram_returned_i(tf_comp_ram_returned_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.i_comp_ram_stable(i_comp_ram_stable_Z)
);
// @50:724
  DPSRAM_C0 DPSRAM_0 (
	.A_DOUT_0(A_DOUT_0[17:0]),
	.B_DOUT_0(B_DOUT_0[17:0]),
	.A_DIN_0(A_DIN_0[17:0]),
	.A_ADDR_0_temp(A_ADDR_0_temp[7:0]),
	.B_DIN_0(B_DIN_0[17:0]),
	.B_ADDR_0_temp(B_ADDR_0_temp[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.A_WEN_0(A_WEN_0),
	.B_WEN_0(B_WEN_0)
);
// @50:737
  DPSRAM_C0_0 DPSRAM_1 (
	.A_DOUT_1(A_DOUT_1[17:0]),
	.B_DOUT_1(B_DOUT_1[17:0]),
	.A_DIN_1(A_DIN_1[17:0]),
	.A_ADDR_1_temp(A_ADDR_1_temp[7:0]),
	.B_DIN_1(B_DIN_1[17:0]),
	.B_ADDR_1_temp(B_ADDR_1_temp[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.A_WEN_1(A_WEN_1),
	.B_WEN_1(B_WEN_1)
);
// @50:749
  DPSRAM_C0_1 DPSRAM_2 (
	.A_DOUT_2(A_DOUT_2[17:0]),
	.B_DOUT_2(B_DOUT_2[17:0]),
	.A_DIN_2(A_DIN_2[17:0]),
	.A_ADDR_2_temp(A_ADDR_2_temp[7:0]),
	.B_DIN_2(B_DIN_2[17:0]),
	.B_ADDR_2_temp(B_ADDR_2_temp[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.A_WEN_2(A_WEN_2),
	.B_WEN_2(B_WEN_2)
);
// @50:762
  DPSRAM_C0_2 DPSRAM_3 (
	.A_DOUT_3(A_DOUT_3[17:0]),
	.B_DOUT_3(B_DOUT_3[17:0]),
	.A_DIN_3(A_DIN_3[17:0]),
	.A_ADDR_3_temp(A_ADDR_3_temp[7:0]),
	.B_DIN_3(B_DIN_3[17:0]),
	.B_ADDR_3_temp(B_ADDR_3_temp[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.A_WEN_3(A_WEN_3),
	.B_WEN_3(B_WEN_3)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT */

module HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB (
  val_min,
  val_max,
  mult_result_0,
  mult_result_1,
  mult_result_2,
  mult_result_3,
  mult_result_4,
  mult_result_5,
  mult_result_6,
  mult_result_7,
  mult_result_8,
  mult_result_9,
  mult_result_10,
  mult_result_11,
  mult_result_12,
  mult_result_13,
  mult_result_14,
  mult_result_15,
  mult_result_16,
  mult_result_17,
  mult_result_34,
  FCCC_C0_0_GL0,
  comp_rstn
)
;
input [8:0] val_min ;
input [8:0] val_max ;
output mult_result_0 ;
output mult_result_1 ;
output mult_result_2 ;
output mult_result_3 ;
output mult_result_4 ;
output mult_result_5 ;
output mult_result_6 ;
output mult_result_7 ;
output mult_result_8 ;
output mult_result_9 ;
output mult_result_10 ;
output mult_result_11 ;
output mult_result_12 ;
output mult_result_13 ;
output mult_result_14 ;
output mult_result_15 ;
output mult_result_16 ;
output mult_result_17 ;
output mult_result_34 ;
input FCCC_C0_0_GL0 ;
input comp_rstn ;
wire mult_result_0 ;
wire mult_result_1 ;
wire mult_result_2 ;
wire mult_result_3 ;
wire mult_result_4 ;
wire mult_result_5 ;
wire mult_result_6 ;
wire mult_result_7 ;
wire mult_result_8 ;
wire mult_result_9 ;
wire mult_result_10 ;
wire mult_result_11 ;
wire mult_result_12 ;
wire mult_result_13 ;
wire mult_result_14 ;
wire mult_result_15 ;
wire mult_result_16 ;
wire mult_result_17 ;
wire mult_result_34 ;
wire FCCC_C0_0_GL0 ;
wire comp_rstn ;
wire [43:0] CDOUT;
wire [8:0] U0_P_1;
wire [33:18] P;
wire U0_OVFL_CARRYOUT_1 ;
wire GND ;
wire VCC ;
// @26:107
  MACC U0 (
	.CDOUT(CDOUT[43:0]),
	.OVFL_CARRYOUT(U0_OVFL_CARRYOUT_1),
	.P({mult_result_34, P[33:18], mult_result_17, mult_result_16, mult_result_15, mult_result_14, mult_result_13, mult_result_12, mult_result_11, mult_result_10, mult_result_9, mult_result_8, mult_result_7, mult_result_6, mult_result_5, mult_result_4, mult_result_3, mult_result_2, mult_result_1, mult_result_0, U0_P_1[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({val_min[8:0], val_max[8:0]}),
	.B({GND, VCC, VCC, VCC, VCC, GND, VCC, GND, VCC, GND, GND, VCC, VCC, GND, GND, VCC, GND, VCC}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({GND, GND}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({comp_rstn, comp_rstn}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({FCCC_C0_0_GL0, FCCC_C0_0_GL0}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(VCC),
	.CDSEL_SD_N(VCC),
	.ARSHFT17_SD_N(VCC),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB */

module HARD_MULT_ADDSUB_C1 (
  mult_result_0,
  mult_result_1,
  mult_result_2,
  mult_result_3,
  mult_result_4,
  mult_result_5,
  mult_result_6,
  mult_result_7,
  mult_result_8,
  mult_result_9,
  mult_result_10,
  mult_result_11,
  mult_result_12,
  mult_result_13,
  mult_result_14,
  mult_result_15,
  mult_result_16,
  mult_result_17,
  mult_result_34,
  val_max,
  val_min,
  comp_rstn,
  FCCC_C0_0_GL0
)
;
output mult_result_0 ;
output mult_result_1 ;
output mult_result_2 ;
output mult_result_3 ;
output mult_result_4 ;
output mult_result_5 ;
output mult_result_6 ;
output mult_result_7 ;
output mult_result_8 ;
output mult_result_9 ;
output mult_result_10 ;
output mult_result_11 ;
output mult_result_12 ;
output mult_result_13 ;
output mult_result_14 ;
output mult_result_15 ;
output mult_result_16 ;
output mult_result_17 ;
output mult_result_34 ;
input [8:0] val_max ;
input [8:0] val_min ;
input comp_rstn ;
input FCCC_C0_0_GL0 ;
wire mult_result_0 ;
wire mult_result_1 ;
wire mult_result_2 ;
wire mult_result_3 ;
wire mult_result_4 ;
wire mult_result_5 ;
wire mult_result_6 ;
wire mult_result_7 ;
wire mult_result_8 ;
wire mult_result_9 ;
wire mult_result_10 ;
wire mult_result_11 ;
wire mult_result_12 ;
wire mult_result_13 ;
wire mult_result_14 ;
wire mult_result_15 ;
wire mult_result_16 ;
wire mult_result_17 ;
wire mult_result_34 ;
wire comp_rstn ;
wire FCCC_C0_0_GL0 ;
wire GND ;
wire VCC ;
// @51:91
  HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB HARD_MULT_ADDSUB_C1_0 (
	.val_min(val_min[8:0]),
	.val_max(val_max[8:0]),
	.mult_result_0(mult_result_0),
	.mult_result_1(mult_result_1),
	.mult_result_2(mult_result_2),
	.mult_result_3(mult_result_3),
	.mult_result_4(mult_result_4),
	.mult_result_5(mult_result_5),
	.mult_result_6(mult_result_6),
	.mult_result_7(mult_result_7),
	.mult_result_8(mult_result_8),
	.mult_result_9(mult_result_9),
	.mult_result_10(mult_result_10),
	.mult_result_11(mult_result_11),
	.mult_result_12(mult_result_12),
	.mult_result_13(mult_result_13),
	.mult_result_14(mult_result_14),
	.mult_result_15(mult_result_15),
	.mult_result_16(mult_result_16),
	.mult_result_17(mult_result_17),
	.mult_result_34(mult_result_34),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.comp_rstn(comp_rstn)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C1 */

module Alpha_Max_plus_Beta_Min (
  FFT_0_out_dat_real,
  AMpBM_0_result_sig,
  FFT_0_out_dat_imag,
  AMpBM_0_o_flow_sig,
  FFT_0_out_valid,
  AMpBM_0_out_valid_sig,
  FCCC_C0_0_GL0,
  comp_rstn
)
;
input [8:0] FFT_0_out_dat_real ;
output [7:0] AMpBM_0_result_sig ;
input [8:0] FFT_0_out_dat_imag ;
output AMpBM_0_o_flow_sig ;
input FFT_0_out_valid ;
output AMpBM_0_out_valid_sig ;
input FCCC_C0_0_GL0 ;
input comp_rstn ;
wire AMpBM_0_o_flow_sig ;
wire FFT_0_out_valid ;
wire AMpBM_0_out_valid_sig ;
wire FCCC_C0_0_GL0 ;
wire comp_rstn ;
wire [8:0] val_max;
wire [8:0] val_max_1_1_Z;
wire [3:0] valid_pipe;
wire [8:0] val_A_sig;
wire [8:0] val_B_sig;
wire [8:1] val_A_pos_1;
wire [8:1] val_B_pos_1;
wire [8:0] val_min;
wire [8:0] val_min_1_1_Z;
wire [34:0] mult_result;
wire VCC ;
wire GND ;
wire un2_mult_result_rnd_slice_bias_cry_8_S ;
wire un2_mult_result_rnd_slice_bias_cry_9_S ;
wire un2_mult_result_rnd_slice_bias_cry_10_S ;
wire un2_mult_result_rnd_slice_bias_cry_11_S ;
wire un2_mult_result_rnd_slice_bias_cry_12_S ;
wire un2_mult_result_rnd_slice_bias_cry_13_S ;
wire un2_mult_result_rnd_slice_bias_cry_14_S ;
wire un2_mult_result_rnd_slice_bias_cry_15_S ;
wire val_max_1_3 ;
wire val_max_1_4 ;
wire val_max_1_5 ;
wire val_max_1_6 ;
wire val_max_1_7 ;
wire val_max_1_8 ;
wire val_min_1_0 ;
wire val_min_1_1 ;
wire val_min_1_2 ;
wire val_min_1_3 ;
wire val_min_1_4 ;
wire val_min_1_5 ;
wire val_min_1_6 ;
wire val_min_1_7 ;
wire val_min_1_8 ;
wire val_max_1_0 ;
wire val_max_1_1 ;
wire val_max_1_2 ;
wire o_flow_sig_2_Z ;
wire un9_val_a_pos_cry_0_Z ;
wire un9_val_a_pos_cry_0_S ;
wire un9_val_a_pos_cry_0_Y ;
wire un9_val_a_pos_cry_1_Z ;
wire un9_val_a_pos_cry_1_S ;
wire un9_val_a_pos_cry_1_Y ;
wire un9_val_a_pos_cry_2_Z ;
wire un9_val_a_pos_cry_2_S ;
wire un9_val_a_pos_cry_2_Y ;
wire un9_val_a_pos_cry_3_Z ;
wire un9_val_a_pos_cry_3_S ;
wire un9_val_a_pos_cry_3_Y ;
wire un9_val_a_pos_cry_4_Z ;
wire un9_val_a_pos_cry_4_S ;
wire un9_val_a_pos_cry_4_Y ;
wire un9_val_a_pos_cry_5_Z ;
wire un9_val_a_pos_cry_5_S ;
wire un9_val_a_pos_cry_5_Y ;
wire un9_val_a_pos_cry_6_Z ;
wire un9_val_a_pos_cry_6_S ;
wire un9_val_a_pos_cry_6_Y ;
wire un9_val_a_pos_s_8_FCO ;
wire un9_val_a_pos_s_8_S ;
wire un9_val_a_pos_s_8_Y ;
wire un9_val_a_pos_cry_7_Z ;
wire un9_val_a_pos_cry_7_S ;
wire un9_val_a_pos_cry_7_Y ;
wire un2_mult_result_rnd_slice_bias_cry_0_Z ;
wire un2_mult_result_rnd_slice_bias_cry_0_S ;
wire un2_mult_result_rnd_slice_bias_cry_0_Y ;
wire un2_mult_result_rnd_slice_bias_cry_1_Z ;
wire un2_mult_result_rnd_slice_bias_cry_1_S ;
wire un2_mult_result_rnd_slice_bias_cry_1_Y ;
wire un2_mult_result_rnd_slice_bias_cry_2_Z ;
wire un2_mult_result_rnd_slice_bias_cry_2_S ;
wire un2_mult_result_rnd_slice_bias_cry_2_Y ;
wire un2_mult_result_rnd_slice_bias_cry_3_Z ;
wire un2_mult_result_rnd_slice_bias_cry_3_S ;
wire un2_mult_result_rnd_slice_bias_cry_3_Y ;
wire un2_mult_result_rnd_slice_bias_cry_4_Z ;
wire un2_mult_result_rnd_slice_bias_cry_4_S ;
wire un2_mult_result_rnd_slice_bias_cry_4_Y ;
wire un2_mult_result_rnd_slice_bias_cry_5_Z ;
wire un2_mult_result_rnd_slice_bias_cry_5_S ;
wire un2_mult_result_rnd_slice_bias_cry_5_Y ;
wire un2_mult_result_rnd_slice_bias_cry_6_Z ;
wire un2_mult_result_rnd_slice_bias_cry_6_S ;
wire un2_mult_result_rnd_slice_bias_cry_6_Y ;
wire un2_mult_result_rnd_slice_bias_cry_7_Z ;
wire un2_mult_result_rnd_slice_bias_cry_7_S ;
wire un2_mult_result_rnd_slice_bias_cry_7_Y ;
wire un2_mult_result_rnd_slice_bias_cry_8_Z ;
wire un2_mult_result_rnd_slice_bias_cry_8_Y ;
wire un2_mult_result_rnd_slice_bias_cry_9_Z ;
wire un2_mult_result_rnd_slice_bias_cry_9_Y ;
wire un2_mult_result_rnd_slice_bias_cry_10_Z ;
wire un2_mult_result_rnd_slice_bias_cry_10_Y ;
wire un2_mult_result_rnd_slice_bias_cry_11_Z ;
wire un2_mult_result_rnd_slice_bias_cry_11_Y ;
wire un2_mult_result_rnd_slice_bias_cry_12_Z ;
wire un2_mult_result_rnd_slice_bias_cry_12_Y ;
wire un2_mult_result_rnd_slice_bias_cry_13_Z ;
wire un2_mult_result_rnd_slice_bias_cry_13_Y ;
wire un2_mult_result_rnd_slice_bias_cry_14_Z ;
wire un2_mult_result_rnd_slice_bias_cry_14_Y ;
wire un2_mult_result_rnd_slice_bias_cry_15_Z ;
wire un2_mult_result_rnd_slice_bias_cry_15_Y ;
wire un2_mult_result_rnd_slice_bias_cry_16_Z ;
wire un2_mult_result_rnd_slice_bias_cry_16_S ;
wire un2_mult_result_rnd_slice_bias_cry_16_Y ;
wire un2_mult_result_rnd_slice_bias_s_18_FCO ;
wire un2_mult_result_rnd_slice_bias_s_18_S ;
wire un2_mult_result_rnd_slice_bias_s_18_Y ;
wire un2_mult_result_rnd_slice_bias_cry_17_Z ;
wire un2_mult_result_rnd_slice_bias_cry_17_S ;
wire un2_mult_result_rnd_slice_bias_cry_17_Y ;
wire un7_val_b_pos_cry_0_Z ;
wire un7_val_b_pos_cry_0_S ;
wire un7_val_b_pos_cry_0_Y ;
wire un7_val_b_pos_cry_1_Z ;
wire un7_val_b_pos_cry_1_S ;
wire un7_val_b_pos_cry_1_Y ;
wire un7_val_b_pos_cry_2_Z ;
wire un7_val_b_pos_cry_2_S ;
wire un7_val_b_pos_cry_2_Y ;
wire un7_val_b_pos_cry_3_Z ;
wire un7_val_b_pos_cry_3_S ;
wire un7_val_b_pos_cry_3_Y ;
wire un7_val_b_pos_cry_4_Z ;
wire un7_val_b_pos_cry_4_S ;
wire un7_val_b_pos_cry_4_Y ;
wire un7_val_b_pos_cry_5_Z ;
wire un7_val_b_pos_cry_5_S ;
wire un7_val_b_pos_cry_5_Y ;
wire un7_val_b_pos_cry_6_Z ;
wire un7_val_b_pos_cry_6_S ;
wire un7_val_b_pos_cry_6_Y ;
wire un7_val_b_pos_s_8_FCO ;
wire un7_val_b_pos_s_8_S ;
wire un7_val_b_pos_s_8_Y ;
wire un7_val_b_pos_cry_7_Z ;
wire un7_val_b_pos_cry_7_S ;
wire un7_val_b_pos_cry_7_Y ;
wire val_min_1_cry_0_Z ;
wire val_min_1_cry_0_S ;
wire val_min_1_cry_0_Y ;
wire val_min_1_cry_1_Z ;
wire val_min_1_cry_1_S ;
wire val_min_1_cry_1_Y ;
wire val_min_1_cry_2_Z ;
wire val_min_1_cry_2_S ;
wire val_min_1_cry_2_Y ;
wire val_min_1_cry_3_Z ;
wire val_min_1_cry_3_S ;
wire val_min_1_cry_3_Y ;
wire val_min_1_cry_4_Z ;
wire val_min_1_cry_4_S ;
wire val_min_1_cry_4_Y ;
wire val_min_1_cry_5_Z ;
wire val_min_1_cry_5_S ;
wire val_min_1_cry_5_Y ;
wire val_min_1_cry_6_Z ;
wire val_min_1_cry_6_S ;
wire val_min_1_cry_6_Y ;
wire val_min_1_cry_7_Z ;
wire val_min_1_cry_7_S ;
wire val_min_1_cry_7_Y ;
wire val_min_1 ;
wire val_min_1_cry_8_S ;
wire val_min_1_cry_8_Y ;
wire val_max_1_cry_0_Z ;
wire val_max_1_cry_0_S ;
wire val_max_1_cry_0_Y ;
wire val_max_1_cry_1_Z ;
wire val_max_1_cry_1_S ;
wire val_max_1_cry_1_Y ;
wire val_max_1_cry_2_Z ;
wire val_max_1_cry_2_S ;
wire val_max_1_cry_2_Y ;
wire val_max_1_cry_3_Z ;
wire val_max_1_cry_3_S ;
wire val_max_1_cry_3_Y ;
wire val_max_1_cry_4_Z ;
wire val_max_1_cry_4_S ;
wire val_max_1_cry_4_Y ;
wire val_max_1_cry_5_Z ;
wire val_max_1_cry_5_S ;
wire val_max_1_cry_5_Y ;
wire val_max_1_cry_6_Z ;
wire val_max_1_cry_6_S ;
wire val_max_1_cry_6_Y ;
wire val_max_1_cry_7_Z ;
wire val_max_1_cry_7_S ;
wire val_max_1_cry_7_Y ;
wire val_max_1 ;
wire val_max_1_cry_8_S ;
wire val_max_1_cry_8_Y ;
wire un2_val_b_pos ;
wire un4_val_a_pos ;
wire un2_val_b_poslto7_5 ;
wire un2_val_b_poslto7_4 ;
wire un4_val_a_poslto7_5 ;
wire un4_val_a_poslto7_4 ;
wire N_10 ;
// @52:144
  SLE \val_max[0]  (
	.Q(val_max[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_max_1_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_max[1]  (
	.Q(val_max[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_max_1_1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_max[2]  (
	.Q(val_max[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_max_1_1_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_max[3]  (
	.Q(val_max[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_max_1_1_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_max[4]  (
	.Q(val_max[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_max_1_1_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_max[5]  (
	.Q(val_max[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_max_1_1_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_max[6]  (
	.Q(val_max[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_max_1_1_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_max[7]  (
	.Q(val_max[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_max_1_1_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_max[8]  (
	.Q(val_max[8]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_max_1_1_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \valid_pipe[4]  (
	.Q(AMpBM_0_out_valid_sig),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(valid_pipe[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_sig[7]  (
	.Q(val_A_sig[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_real[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_sig[8]  (
	.Q(val_A_sig[8]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_real[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_sig[0]  (
	.Q(val_B_sig[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_imag[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_sig[1]  (
	.Q(val_B_sig[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_imag[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_sig[2]  (
	.Q(val_B_sig[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_imag[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_sig[3]  (
	.Q(val_B_sig[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_imag[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_sig[4]  (
	.Q(val_B_sig[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_imag[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_sig[5]  (
	.Q(val_B_sig[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_imag[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_sig[6]  (
	.Q(val_B_sig[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_imag[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_sig[7]  (
	.Q(val_B_sig[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_imag[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_sig[8]  (
	.Q(val_B_sig[8]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_imag[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \valid_pipe[0]  (
	.Q(valid_pipe[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_valid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \valid_pipe[1]  (
	.Q(valid_pipe[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(valid_pipe[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \valid_pipe[2]  (
	.Q(valid_pipe[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(valid_pipe[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \valid_pipe[3]  (
	.Q(valid_pipe[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(valid_pipe[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \result[0]  (
	.Q(AMpBM_0_result_sig[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_mult_result_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \result[1]  (
	.Q(AMpBM_0_result_sig[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_mult_result_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \result[2]  (
	.Q(AMpBM_0_result_sig[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_mult_result_rnd_slice_bias_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \result[3]  (
	.Q(AMpBM_0_result_sig[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_mult_result_rnd_slice_bias_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \result[4]  (
	.Q(AMpBM_0_result_sig[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_mult_result_rnd_slice_bias_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \result[5]  (
	.Q(AMpBM_0_result_sig[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_mult_result_rnd_slice_bias_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \result[6]  (
	.Q(AMpBM_0_result_sig[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_mult_result_rnd_slice_bias_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \result[7]  (
	.Q(AMpBM_0_result_sig[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_mult_result_rnd_slice_bias_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_sig[0]  (
	.Q(val_A_sig[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_real[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_sig[1]  (
	.Q(val_A_sig[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_real[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_sig[2]  (
	.Q(val_A_sig[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_real[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_sig[3]  (
	.Q(val_A_sig[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_real[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_sig[4]  (
	.Q(val_A_sig[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_real[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_sig[5]  (
	.Q(val_A_sig[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_real[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_sig[6]  (
	.Q(val_A_sig[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(FFT_0_out_dat_real[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_pos[3]  (
	.Q(val_max_1_3),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_A_pos_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_pos[4]  (
	.Q(val_max_1_4),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_A_pos_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_pos[5]  (
	.Q(val_max_1_5),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_A_pos_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_pos[6]  (
	.Q(val_max_1_6),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_A_pos_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_pos[7]  (
	.Q(val_max_1_7),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_A_pos_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_pos[8]  (
	.Q(val_max_1_8),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_A_pos_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_pos[0]  (
	.Q(val_min_1_0),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_B_sig[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_pos[1]  (
	.Q(val_min_1_1),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_B_pos_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_pos[2]  (
	.Q(val_min_1_2),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_B_pos_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_pos[3]  (
	.Q(val_min_1_3),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_B_pos_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_pos[4]  (
	.Q(val_min_1_4),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_B_pos_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_pos[5]  (
	.Q(val_min_1_5),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_B_pos_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_pos[6]  (
	.Q(val_min_1_6),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_B_pos_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_pos[7]  (
	.Q(val_min_1_7),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_B_pos_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_B_pos[8]  (
	.Q(val_min_1_8),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_B_pos_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_min[0]  (
	.Q(val_min[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_min_1_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_min[1]  (
	.Q(val_min[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_min_1_1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_min[2]  (
	.Q(val_min[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_min_1_1_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_min[3]  (
	.Q(val_min[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_min_1_1_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_min[4]  (
	.Q(val_min[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_min_1_1_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_min[5]  (
	.Q(val_min[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_min_1_1_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_min[6]  (
	.Q(val_min[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_min_1_1_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_min[7]  (
	.Q(val_min[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_min_1_1_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_min[8]  (
	.Q(val_min[8]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_min_1_1_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_pos[0]  (
	.Q(val_max_1_0),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_A_sig[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_pos[1]  (
	.Q(val_max_1_1),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_A_pos_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE \val_A_pos[2]  (
	.Q(val_max_1_2),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(val_A_pos_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:144
  SLE o_flow_sig (
	.Q(AMpBM_0_o_flow_sig),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(o_flow_sig_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:162
  ARI1 un9_val_a_pos_cry_0 (
	.FCO(un9_val_a_pos_cry_0_Z),
	.S(un9_val_a_pos_cry_0_S),
	.Y(un9_val_a_pos_cry_0_Y),
	.B(val_A_sig[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un9_val_a_pos_cry_0.INIT=20'h45500;
// @52:162
  ARI1 un9_val_a_pos_cry_1 (
	.FCO(un9_val_a_pos_cry_1_Z),
	.S(un9_val_a_pos_cry_1_S),
	.Y(un9_val_a_pos_cry_1_Y),
	.B(val_A_sig[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_0_Z)
);
defparam un9_val_a_pos_cry_1.INIT=20'h45500;
// @52:162
  ARI1 un9_val_a_pos_cry_2 (
	.FCO(un9_val_a_pos_cry_2_Z),
	.S(un9_val_a_pos_cry_2_S),
	.Y(un9_val_a_pos_cry_2_Y),
	.B(val_A_sig[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_1_Z)
);
defparam un9_val_a_pos_cry_2.INIT=20'h45500;
// @52:162
  ARI1 un9_val_a_pos_cry_3 (
	.FCO(un9_val_a_pos_cry_3_Z),
	.S(un9_val_a_pos_cry_3_S),
	.Y(un9_val_a_pos_cry_3_Y),
	.B(val_A_sig[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_2_Z)
);
defparam un9_val_a_pos_cry_3.INIT=20'h45500;
// @52:162
  ARI1 un9_val_a_pos_cry_4 (
	.FCO(un9_val_a_pos_cry_4_Z),
	.S(un9_val_a_pos_cry_4_S),
	.Y(un9_val_a_pos_cry_4_Y),
	.B(val_A_sig[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_3_Z)
);
defparam un9_val_a_pos_cry_4.INIT=20'h45500;
// @52:162
  ARI1 un9_val_a_pos_cry_5 (
	.FCO(un9_val_a_pos_cry_5_Z),
	.S(un9_val_a_pos_cry_5_S),
	.Y(un9_val_a_pos_cry_5_Y),
	.B(val_A_sig[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_4_Z)
);
defparam un9_val_a_pos_cry_5.INIT=20'h45500;
// @52:162
  ARI1 un9_val_a_pos_cry_6 (
	.FCO(un9_val_a_pos_cry_6_Z),
	.S(un9_val_a_pos_cry_6_S),
	.Y(un9_val_a_pos_cry_6_Y),
	.B(val_A_sig[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_5_Z)
);
defparam un9_val_a_pos_cry_6.INIT=20'h45500;
// @52:162
  ARI1 un9_val_a_pos_s_8 (
	.FCO(un9_val_a_pos_s_8_FCO),
	.S(un9_val_a_pos_s_8_S),
	.Y(un9_val_a_pos_s_8_Y),
	.B(val_A_sig[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_7_Z)
);
defparam un9_val_a_pos_s_8.INIT=20'h45500;
// @52:162
  ARI1 un9_val_a_pos_cry_7 (
	.FCO(un9_val_a_pos_cry_7_Z),
	.S(un9_val_a_pos_cry_7_S),
	.Y(un9_val_a_pos_cry_7_Y),
	.B(val_A_sig[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_6_Z)
);
defparam un9_val_a_pos_cry_7.INIT=20'h45500;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_0 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_0_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_0_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_0_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[0]),
	.FCI(GND)
);
defparam un2_mult_result_rnd_slice_bias_cry_0.INIT=20'h5AA55;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_1 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_1_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_1_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_1_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[1]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_0_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_1.INIT=20'h5AA55;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_2 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_2_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_2_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_2_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[2]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_1_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_2.INIT=20'h5AA55;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_3 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_3_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_3_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_3_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[3]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_2_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_3.INIT=20'h5AA55;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_4 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_4_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_4_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_4_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[4]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_3_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_4.INIT=20'h5AA55;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_5 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_5_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_5_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_5_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[5]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_4_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_5.INIT=20'h5AA55;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_6 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_6_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_6_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_6_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[6]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_5_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_6.INIT=20'h5AA55;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_7 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_7_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_7_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_7_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[7]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_6_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_7.INIT=20'h555AA;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_8 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_8_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_8_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_8_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_7_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_9 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_9_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_9_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_9_Y),
	.B(mult_result[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_8_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_10 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_10_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_10_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_10_Y),
	.B(mult_result[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_9_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_10.INIT=20'h4AA00;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_11 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_11_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_11_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_11_Y),
	.B(mult_result[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_10_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_11.INIT=20'h4AA00;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_12 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_12_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_12_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_12_Y),
	.B(mult_result[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_11_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_12.INIT=20'h4AA00;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_13 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_13_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_13_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_13_Y),
	.B(mult_result[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_12_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_13.INIT=20'h4AA00;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_14 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_14_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_14_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_14_Y),
	.B(mult_result[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_13_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_14.INIT=20'h4AA00;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_15 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_15_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_15_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_15_Y),
	.B(mult_result[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_14_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_15.INIT=20'h4AA00;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_16 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_16_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_16_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_16_Y),
	.B(mult_result[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_15_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_16.INIT=20'h4AA00;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_s_18 (
	.FCO(un2_mult_result_rnd_slice_bias_s_18_FCO),
	.S(un2_mult_result_rnd_slice_bias_s_18_S),
	.Y(un2_mult_result_rnd_slice_bias_s_18_Y),
	.B(mult_result[34]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_17_Z)
);
defparam un2_mult_result_rnd_slice_bias_s_18.INIT=20'h4AA00;
// @52:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_17 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_17_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_17_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_17_Y),
	.B(mult_result[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_16_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_17.INIT=20'h4AA00;
// @52:163
  ARI1 un7_val_b_pos_cry_0 (
	.FCO(un7_val_b_pos_cry_0_Z),
	.S(un7_val_b_pos_cry_0_S),
	.Y(un7_val_b_pos_cry_0_Y),
	.B(val_B_sig[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un7_val_b_pos_cry_0.INIT=20'h45500;
// @52:163
  ARI1 un7_val_b_pos_cry_1 (
	.FCO(un7_val_b_pos_cry_1_Z),
	.S(un7_val_b_pos_cry_1_S),
	.Y(un7_val_b_pos_cry_1_Y),
	.B(val_B_sig[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_0_Z)
);
defparam un7_val_b_pos_cry_1.INIT=20'h45500;
// @52:163
  ARI1 un7_val_b_pos_cry_2 (
	.FCO(un7_val_b_pos_cry_2_Z),
	.S(un7_val_b_pos_cry_2_S),
	.Y(un7_val_b_pos_cry_2_Y),
	.B(val_B_sig[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_1_Z)
);
defparam un7_val_b_pos_cry_2.INIT=20'h45500;
// @52:163
  ARI1 un7_val_b_pos_cry_3 (
	.FCO(un7_val_b_pos_cry_3_Z),
	.S(un7_val_b_pos_cry_3_S),
	.Y(un7_val_b_pos_cry_3_Y),
	.B(val_B_sig[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_2_Z)
);
defparam un7_val_b_pos_cry_3.INIT=20'h45500;
// @52:163
  ARI1 un7_val_b_pos_cry_4 (
	.FCO(un7_val_b_pos_cry_4_Z),
	.S(un7_val_b_pos_cry_4_S),
	.Y(un7_val_b_pos_cry_4_Y),
	.B(val_B_sig[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_3_Z)
);
defparam un7_val_b_pos_cry_4.INIT=20'h45500;
// @52:163
  ARI1 un7_val_b_pos_cry_5 (
	.FCO(un7_val_b_pos_cry_5_Z),
	.S(un7_val_b_pos_cry_5_S),
	.Y(un7_val_b_pos_cry_5_Y),
	.B(val_B_sig[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_4_Z)
);
defparam un7_val_b_pos_cry_5.INIT=20'h45500;
// @52:163
  ARI1 un7_val_b_pos_cry_6 (
	.FCO(un7_val_b_pos_cry_6_Z),
	.S(un7_val_b_pos_cry_6_S),
	.Y(un7_val_b_pos_cry_6_Y),
	.B(val_B_sig[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_5_Z)
);
defparam un7_val_b_pos_cry_6.INIT=20'h45500;
// @52:163
  ARI1 un7_val_b_pos_s_8 (
	.FCO(un7_val_b_pos_s_8_FCO),
	.S(un7_val_b_pos_s_8_S),
	.Y(un7_val_b_pos_s_8_Y),
	.B(val_B_sig[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_7_Z)
);
defparam un7_val_b_pos_s_8.INIT=20'h45500;
// @52:163
  ARI1 un7_val_b_pos_cry_7 (
	.FCO(un7_val_b_pos_cry_7_Z),
	.S(un7_val_b_pos_cry_7_S),
	.Y(un7_val_b_pos_cry_7_Y),
	.B(val_B_sig[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_6_Z)
);
defparam un7_val_b_pos_cry_7.INIT=20'h45500;
// @52:166
  ARI1 val_min_1_cry_0 (
	.FCO(val_min_1_cry_0_Z),
	.S(val_min_1_cry_0_S),
	.Y(val_min_1_cry_0_Y),
	.B(val_max_1_0),
	.C(GND),
	.D(GND),
	.A(val_min_1_0),
	.FCI(GND)
);
defparam val_min_1_cry_0.INIT=20'h5AA55;
// @52:166
  ARI1 val_min_1_cry_1 (
	.FCO(val_min_1_cry_1_Z),
	.S(val_min_1_cry_1_S),
	.Y(val_min_1_cry_1_Y),
	.B(val_max_1_1),
	.C(GND),
	.D(GND),
	.A(val_min_1_1),
	.FCI(val_min_1_cry_0_Z)
);
defparam val_min_1_cry_1.INIT=20'h5AA55;
// @52:166
  ARI1 val_min_1_cry_2 (
	.FCO(val_min_1_cry_2_Z),
	.S(val_min_1_cry_2_S),
	.Y(val_min_1_cry_2_Y),
	.B(val_max_1_2),
	.C(GND),
	.D(GND),
	.A(val_min_1_2),
	.FCI(val_min_1_cry_1_Z)
);
defparam val_min_1_cry_2.INIT=20'h5AA55;
// @52:166
  ARI1 val_min_1_cry_3 (
	.FCO(val_min_1_cry_3_Z),
	.S(val_min_1_cry_3_S),
	.Y(val_min_1_cry_3_Y),
	.B(val_max_1_3),
	.C(GND),
	.D(GND),
	.A(val_min_1_3),
	.FCI(val_min_1_cry_2_Z)
);
defparam val_min_1_cry_3.INIT=20'h5AA55;
// @52:166
  ARI1 val_min_1_cry_4 (
	.FCO(val_min_1_cry_4_Z),
	.S(val_min_1_cry_4_S),
	.Y(val_min_1_cry_4_Y),
	.B(val_max_1_4),
	.C(GND),
	.D(GND),
	.A(val_min_1_4),
	.FCI(val_min_1_cry_3_Z)
);
defparam val_min_1_cry_4.INIT=20'h5AA55;
// @52:166
  ARI1 val_min_1_cry_5 (
	.FCO(val_min_1_cry_5_Z),
	.S(val_min_1_cry_5_S),
	.Y(val_min_1_cry_5_Y),
	.B(val_max_1_5),
	.C(GND),
	.D(GND),
	.A(val_min_1_5),
	.FCI(val_min_1_cry_4_Z)
);
defparam val_min_1_cry_5.INIT=20'h5AA55;
// @52:166
  ARI1 val_min_1_cry_6 (
	.FCO(val_min_1_cry_6_Z),
	.S(val_min_1_cry_6_S),
	.Y(val_min_1_cry_6_Y),
	.B(val_max_1_6),
	.C(GND),
	.D(GND),
	.A(val_min_1_6),
	.FCI(val_min_1_cry_5_Z)
);
defparam val_min_1_cry_6.INIT=20'h5AA55;
// @52:166
  ARI1 val_min_1_cry_7 (
	.FCO(val_min_1_cry_7_Z),
	.S(val_min_1_cry_7_S),
	.Y(val_min_1_cry_7_Y),
	.B(val_max_1_7),
	.C(GND),
	.D(GND),
	.A(val_min_1_7),
	.FCI(val_min_1_cry_6_Z)
);
defparam val_min_1_cry_7.INIT=20'h5AA55;
// @52:166
  ARI1 val_min_1_cry_8 (
	.FCO(val_min_1),
	.S(val_min_1_cry_8_S),
	.Y(val_min_1_cry_8_Y),
	.B(val_max_1_8),
	.C(GND),
	.D(GND),
	.A(val_min_1_8),
	.FCI(val_min_1_cry_7_Z)
);
defparam val_min_1_cry_8.INIT=20'h5AA55;
// @52:165
  ARI1 val_max_1_cry_0 (
	.FCO(val_max_1_cry_0_Z),
	.S(val_max_1_cry_0_S),
	.Y(val_max_1_cry_0_Y),
	.B(val_min_1_0),
	.C(GND),
	.D(GND),
	.A(val_max_1_0),
	.FCI(GND)
);
defparam val_max_1_cry_0.INIT=20'h5AA55;
// @52:165
  ARI1 val_max_1_cry_1 (
	.FCO(val_max_1_cry_1_Z),
	.S(val_max_1_cry_1_S),
	.Y(val_max_1_cry_1_Y),
	.B(val_min_1_1),
	.C(GND),
	.D(GND),
	.A(val_max_1_1),
	.FCI(val_max_1_cry_0_Z)
);
defparam val_max_1_cry_1.INIT=20'h5AA55;
// @52:165
  ARI1 val_max_1_cry_2 (
	.FCO(val_max_1_cry_2_Z),
	.S(val_max_1_cry_2_S),
	.Y(val_max_1_cry_2_Y),
	.B(val_min_1_2),
	.C(GND),
	.D(GND),
	.A(val_max_1_2),
	.FCI(val_max_1_cry_1_Z)
);
defparam val_max_1_cry_2.INIT=20'h5AA55;
// @52:165
  ARI1 val_max_1_cry_3 (
	.FCO(val_max_1_cry_3_Z),
	.S(val_max_1_cry_3_S),
	.Y(val_max_1_cry_3_Y),
	.B(val_min_1_3),
	.C(GND),
	.D(GND),
	.A(val_max_1_3),
	.FCI(val_max_1_cry_2_Z)
);
defparam val_max_1_cry_3.INIT=20'h5AA55;
// @52:165
  ARI1 val_max_1_cry_4 (
	.FCO(val_max_1_cry_4_Z),
	.S(val_max_1_cry_4_S),
	.Y(val_max_1_cry_4_Y),
	.B(val_min_1_4),
	.C(GND),
	.D(GND),
	.A(val_max_1_4),
	.FCI(val_max_1_cry_3_Z)
);
defparam val_max_1_cry_4.INIT=20'h5AA55;
// @52:165
  ARI1 val_max_1_cry_5 (
	.FCO(val_max_1_cry_5_Z),
	.S(val_max_1_cry_5_S),
	.Y(val_max_1_cry_5_Y),
	.B(val_min_1_5),
	.C(GND),
	.D(GND),
	.A(val_max_1_5),
	.FCI(val_max_1_cry_4_Z)
);
defparam val_max_1_cry_5.INIT=20'h5AA55;
// @52:165
  ARI1 val_max_1_cry_6 (
	.FCO(val_max_1_cry_6_Z),
	.S(val_max_1_cry_6_S),
	.Y(val_max_1_cry_6_Y),
	.B(val_min_1_6),
	.C(GND),
	.D(GND),
	.A(val_max_1_6),
	.FCI(val_max_1_cry_5_Z)
);
defparam val_max_1_cry_6.INIT=20'h5AA55;
// @52:165
  ARI1 val_max_1_cry_7 (
	.FCO(val_max_1_cry_7_Z),
	.S(val_max_1_cry_7_S),
	.Y(val_max_1_cry_7_Y),
	.B(val_min_1_7),
	.C(GND),
	.D(GND),
	.A(val_max_1_7),
	.FCI(val_max_1_cry_6_Z)
);
defparam val_max_1_cry_7.INIT=20'h5AA55;
// @52:165
  ARI1 val_max_1_cry_8 (
	.FCO(val_max_1),
	.S(val_max_1_cry_8_S),
	.Y(val_max_1_cry_8_Y),
	.B(val_min_1_8),
	.C(GND),
	.D(GND),
	.A(val_max_1_8),
	.FCI(val_max_1_cry_7_Z)
);
defparam val_max_1_cry_8.INIT=20'h5AA55;
// @52:163
  CFG2 \val_B_pos_1[9]  (
	.A(un2_val_b_pos),
	.B(un7_val_b_pos_s_8_S),
	.Y(val_B_pos_1[8])
);
defparam \val_B_pos_1[9] .INIT=4'h4;
// @52:162
  CFG2 \val_A_pos_1[9]  (
	.A(un4_val_a_pos),
	.B(un9_val_a_pos_s_8_S),
	.Y(val_A_pos_1[8])
);
defparam \val_A_pos_1[9] .INIT=4'h4;
// @52:166
  CFG3 \val_min_1_1[8]  (
	.A(val_min_1),
	.B(val_min_1_8),
	.C(val_max_1_8),
	.Y(val_min_1_1_Z[8])
);
defparam \val_min_1_1[8] .INIT=8'hE4;
// @52:166
  CFG3 \val_min_1_1[7]  (
	.A(val_min_1),
	.B(val_min_1_7),
	.C(val_max_1_7),
	.Y(val_min_1_1_Z[7])
);
defparam \val_min_1_1[7] .INIT=8'hE4;
// @52:166
  CFG3 \val_min_1_1[6]  (
	.A(val_min_1),
	.B(val_min_1_6),
	.C(val_max_1_6),
	.Y(val_min_1_1_Z[6])
);
defparam \val_min_1_1[6] .INIT=8'hE4;
// @52:166
  CFG3 \val_min_1_1[5]  (
	.A(val_min_1),
	.B(val_min_1_5),
	.C(val_max_1_5),
	.Y(val_min_1_1_Z[5])
);
defparam \val_min_1_1[5] .INIT=8'hE4;
// @52:166
  CFG3 \val_min_1_1[4]  (
	.A(val_min_1),
	.B(val_min_1_4),
	.C(val_max_1_4),
	.Y(val_min_1_1_Z[4])
);
defparam \val_min_1_1[4] .INIT=8'hE4;
// @52:166
  CFG3 \val_min_1_1[3]  (
	.A(val_min_1),
	.B(val_min_1_3),
	.C(val_max_1_3),
	.Y(val_min_1_1_Z[3])
);
defparam \val_min_1_1[3] .INIT=8'hE4;
// @52:166
  CFG3 \val_min_1_1[2]  (
	.A(val_min_1),
	.B(val_min_1_2),
	.C(val_max_1_2),
	.Y(val_min_1_1_Z[2])
);
defparam \val_min_1_1[2] .INIT=8'hE4;
// @52:166
  CFG3 \val_min_1_1[1]  (
	.A(val_min_1),
	.B(val_min_1_1),
	.C(val_max_1_1),
	.Y(val_min_1_1_Z[1])
);
defparam \val_min_1_1[1] .INIT=8'hE4;
// @52:166
  CFG3 \val_min_1_1[0]  (
	.A(val_min_1),
	.B(val_min_1_0),
	.C(val_max_1_0),
	.Y(val_min_1_1_Z[0])
);
defparam \val_min_1_1[0] .INIT=8'hE4;
// @52:165
  CFG3 \val_max_1_1[8]  (
	.A(val_min_1_8),
	.B(val_max_1_8),
	.C(val_max_1),
	.Y(val_max_1_1_Z[8])
);
defparam \val_max_1_1[8] .INIT=8'hCA;
// @52:165
  CFG3 \val_max_1_1[7]  (
	.A(val_min_1_7),
	.B(val_max_1_7),
	.C(val_max_1),
	.Y(val_max_1_1_Z[7])
);
defparam \val_max_1_1[7] .INIT=8'hCA;
// @52:165
  CFG3 \val_max_1_1[6]  (
	.A(val_min_1_6),
	.B(val_max_1_6),
	.C(val_max_1),
	.Y(val_max_1_1_Z[6])
);
defparam \val_max_1_1[6] .INIT=8'hCA;
// @52:165
  CFG3 \val_max_1_1[5]  (
	.A(val_min_1_5),
	.B(val_max_1_5),
	.C(val_max_1),
	.Y(val_max_1_1_Z[5])
);
defparam \val_max_1_1[5] .INIT=8'hCA;
// @52:165
  CFG3 \val_max_1_1[4]  (
	.A(val_min_1_4),
	.B(val_max_1_4),
	.C(val_max_1),
	.Y(val_max_1_1_Z[4])
);
defparam \val_max_1_1[4] .INIT=8'hCA;
// @52:165
  CFG3 \val_max_1_1[3]  (
	.A(val_min_1_3),
	.B(val_max_1_3),
	.C(val_max_1),
	.Y(val_max_1_1_Z[3])
);
defparam \val_max_1_1[3] .INIT=8'hCA;
// @52:165
  CFG3 \val_max_1_1[2]  (
	.A(val_min_1_2),
	.B(val_max_1_2),
	.C(val_max_1),
	.Y(val_max_1_1_Z[2])
);
defparam \val_max_1_1[2] .INIT=8'hCA;
// @52:165
  CFG3 \val_max_1_1[1]  (
	.A(val_min_1_1),
	.B(val_max_1_1),
	.C(val_max_1),
	.Y(val_max_1_1_Z[1])
);
defparam \val_max_1_1[1] .INIT=8'hCA;
// @52:165
  CFG3 \val_max_1_1[0]  (
	.A(val_min_1_0),
	.B(val_max_1_0),
	.C(val_max_1),
	.Y(val_max_1_1_Z[0])
);
defparam \val_max_1_1[0] .INIT=8'hCA;
// @4:2131
  CFG4 \op_gt.un2_val_b_poslto7_5  (
	.A(val_B_sig[3]),
	.B(val_B_sig[2]),
	.C(val_B_sig[1]),
	.D(val_B_sig[0]),
	.Y(un2_val_b_poslto7_5)
);
defparam \op_gt.un2_val_b_poslto7_5 .INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un2_val_b_poslto7_4  (
	.A(val_B_sig[7]),
	.B(val_B_sig[6]),
	.C(val_B_sig[5]),
	.D(val_B_sig[4]),
	.Y(un2_val_b_poslto7_4)
);
defparam \op_gt.un2_val_b_poslto7_4 .INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un4_val_a_poslto7_5  (
	.A(val_A_sig[3]),
	.B(val_A_sig[2]),
	.C(val_A_sig[1]),
	.D(val_A_sig[0]),
	.Y(un4_val_a_poslto7_5)
);
defparam \op_gt.un4_val_a_poslto7_5 .INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un4_val_a_poslto7_4  (
	.A(val_A_sig[7]),
	.B(val_A_sig[6]),
	.C(val_A_sig[5]),
	.D(val_A_sig[4]),
	.Y(un4_val_a_poslto7_4)
);
defparam \op_gt.un4_val_a_poslto7_4 .INIT=16'hFFFE;
// @52:170
  CFG3 o_flow_sig_2 (
	.A(un2_mult_result_rnd_slice_bias_cry_16_S),
	.B(un2_mult_result_rnd_slice_bias_cry_17_S),
	.C(un2_mult_result_rnd_slice_bias_s_18_S),
	.Y(o_flow_sig_2_Z)
);
defparam o_flow_sig_2.INIT=8'h7E;
// @4:2131
  CFG3 \op_gt.un2_val_b_poslto8  (
	.A(val_B_sig[8]),
	.B(un2_val_b_poslto7_5),
	.C(un2_val_b_poslto7_4),
	.Y(un2_val_b_pos)
);
defparam \op_gt.un2_val_b_poslto8 .INIT=8'h54;
// @4:2131
  CFG3 \op_gt.un4_val_a_poslto8  (
	.A(val_A_sig[8]),
	.B(un4_val_a_poslto7_5),
	.C(un4_val_a_poslto7_4),
	.Y(un4_val_a_pos)
);
defparam \op_gt.un4_val_a_poslto8 .INIT=8'h54;
// @52:163
  CFG3 \val_B_pos_1[8]  (
	.A(un7_val_b_pos_cry_7_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[7]),
	.Y(val_B_pos_1[7])
);
defparam \val_B_pos_1[8] .INIT=8'hE2;
// @52:163
  CFG3 \val_B_pos_1[7]  (
	.A(un7_val_b_pos_cry_6_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[6]),
	.Y(val_B_pos_1[6])
);
defparam \val_B_pos_1[7] .INIT=8'hE2;
// @52:163
  CFG3 \val_B_pos_1[6]  (
	.A(un7_val_b_pos_cry_5_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[5]),
	.Y(val_B_pos_1[5])
);
defparam \val_B_pos_1[6] .INIT=8'hE2;
// @52:163
  CFG3 \val_B_pos_1[5]  (
	.A(un7_val_b_pos_cry_4_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[4]),
	.Y(val_B_pos_1[4])
);
defparam \val_B_pos_1[5] .INIT=8'hE2;
// @52:163
  CFG3 \val_B_pos_1[4]  (
	.A(un7_val_b_pos_cry_3_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[3]),
	.Y(val_B_pos_1[3])
);
defparam \val_B_pos_1[4] .INIT=8'hE2;
// @52:163
  CFG3 \val_B_pos_1[3]  (
	.A(un7_val_b_pos_cry_2_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[2]),
	.Y(val_B_pos_1[2])
);
defparam \val_B_pos_1[3] .INIT=8'hE2;
// @52:163
  CFG3 \val_B_pos_1[2]  (
	.A(un7_val_b_pos_cry_1_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[1]),
	.Y(val_B_pos_1[1])
);
defparam \val_B_pos_1[2] .INIT=8'hE2;
// @52:162
  CFG3 \val_A_pos_1[8]  (
	.A(un9_val_a_pos_cry_7_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[7]),
	.Y(val_A_pos_1[7])
);
defparam \val_A_pos_1[8] .INIT=8'hE2;
// @52:162
  CFG3 \val_A_pos_1[7]  (
	.A(un9_val_a_pos_cry_6_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[6]),
	.Y(val_A_pos_1[6])
);
defparam \val_A_pos_1[7] .INIT=8'hE2;
// @52:162
  CFG3 \val_A_pos_1[6]  (
	.A(un9_val_a_pos_cry_5_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[5]),
	.Y(val_A_pos_1[5])
);
defparam \val_A_pos_1[6] .INIT=8'hE2;
// @52:162
  CFG3 \val_A_pos_1[5]  (
	.A(un9_val_a_pos_cry_4_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[4]),
	.Y(val_A_pos_1[4])
);
defparam \val_A_pos_1[5] .INIT=8'hE2;
// @52:162
  CFG3 \val_A_pos_1[4]  (
	.A(un9_val_a_pos_cry_3_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[3]),
	.Y(val_A_pos_1[3])
);
defparam \val_A_pos_1[4] .INIT=8'hE2;
// @52:162
  CFG3 \val_A_pos_1[3]  (
	.A(un9_val_a_pos_cry_2_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[2]),
	.Y(val_A_pos_1[2])
);
defparam \val_A_pos_1[3] .INIT=8'hE2;
// @52:162
  CFG3 \val_A_pos_1[2]  (
	.A(un9_val_a_pos_cry_1_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[1]),
	.Y(val_A_pos_1[1])
);
defparam \val_A_pos_1[2] .INIT=8'hE2;
// @52:188
  HARD_MULT_ADDSUB_C1 HARD_MULT_ADDSUB_C1_0 (
	.mult_result_0(mult_result[0]),
	.mult_result_1(mult_result[1]),
	.mult_result_2(mult_result[2]),
	.mult_result_3(mult_result[3]),
	.mult_result_4(mult_result[4]),
	.mult_result_5(mult_result[5]),
	.mult_result_6(mult_result[6]),
	.mult_result_7(mult_result[7]),
	.mult_result_8(mult_result[8]),
	.mult_result_9(mult_result[9]),
	.mult_result_10(mult_result[10]),
	.mult_result_11(mult_result[11]),
	.mult_result_12(mult_result[12]),
	.mult_result_13(mult_result[13]),
	.mult_result_14(mult_result[14]),
	.mult_result_15(mult_result[15]),
	.mult_result_16(mult_result[16]),
	.mult_result_17(mult_result[17]),
	.mult_result_34(mult_result[34]),
	.val_max(val_max[8:0]),
	.val_min(val_min[8:0]),
	.comp_rstn(comp_rstn),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Alpha_Max_plus_Beta_Min */

module Pixelbar_Creator (
  PbCr_0_Data_in,
  AMpBM_0_result_sig,
  smpl_pb0_reg,
  smpl_pb2_reg,
  smpl_pb1_reg,
  smpl_pb3_reg,
  AMpBM_0_o_flow_sig,
  un2_mag_result_corrected_i,
  AMpBM_0_out_valid_sig,
  FCCC_C0_0_GL0,
  comp_rstn
)
;
input [7:2] PbCr_0_Data_in ;
input [5:0] AMpBM_0_result_sig ;
output [7:0] smpl_pb0_reg ;
output [7:0] smpl_pb2_reg ;
output [7:0] smpl_pb1_reg ;
output [7:0] smpl_pb3_reg ;
input AMpBM_0_o_flow_sig ;
input un2_mag_result_corrected_i ;
input AMpBM_0_out_valid_sig ;
input FCCC_C0_0_GL0 ;
input comp_rstn ;
wire AMpBM_0_o_flow_sig ;
wire un2_mag_result_corrected_i ;
wire AMpBM_0_out_valid_sig ;
wire FCCC_C0_0_GL0 ;
wire comp_rstn ;
wire VCC ;
wire un70_data_in_ready_last ;
wire un2_data_in_ready_last ;
wire GND ;
wire un63_data_in_ready_last ;
wire un56_data_in_ready_last ;
wire un50_data_in_ready_last ;
wire un43_data_in_ready_last ;
wire un36_data_in_ready_last ;
wire un30_data_in_ready_last ;
wire un23_data_in_ready_last ;
wire un16_data_in_ready_last ;
wire un10_data_in_ready_last ;
wire un173_data_in_ready_last ;
wire un166_data_in_ready_last ;
wire un160_data_in_ready_last ;
wire un153_data_in_ready_last ;
wire un146_data_in_ready_last ;
wire un139_data_in_ready_last ;
wire un132_data_in_ready_last ;
wire un125_data_in_ready_last ;
wire un118_data_in_ready_last ;
wire un111_data_in_ready_last ;
wire un105_data_in_ready_last ;
wire un98_data_in_ready_last ;
wire un91_data_in_ready_last ;
wire un84_data_in_ready_last ;
wire un77_data_in_ready_last ;
wire un219_data_in_ready_last ;
wire un213_data_in_ready_last ;
wire un207_data_in_ready_last ;
wire un200_data_in_ready_last ;
wire un193_data_in_ready_last ;
wire un187_data_in_ready_last ;
wire un180_data_in_ready_last ;
wire data_in_ready_last_Z ;
wire un118_data_in_ready_lastlto6_1_0_0 ;
wire un10_data_in_ready_last_3 ;
wire un50_data_in_ready_lastlt7_1 ;
wire un16_data_in_ready_last_2 ;
wire un10_data_in_ready_last_1 ;
wire un213_data_in_ready_lastlt7 ;
wire un84_data_in_ready_lastlt5 ;
wire un91_data_in_ready_lastlt6 ;
wire un219_data_in_ready_last_1 ;
wire un213_data_in_ready_last_1 ;
wire un16_data_in_ready_last_1 ;
wire N_1 ;
// @27:135
  SLE \pixel_array_sig[22]  (
	.Q(smpl_pb2_reg[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un70_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[23]  (
	.Q(smpl_pb2_reg[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un63_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[24]  (
	.Q(smpl_pb3_reg[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un56_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[25]  (
	.Q(smpl_pb3_reg[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un50_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[26]  (
	.Q(smpl_pb3_reg[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un43_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[27]  (
	.Q(smpl_pb3_reg[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un36_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[28]  (
	.Q(smpl_pb3_reg[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un30_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[29]  (
	.Q(smpl_pb3_reg[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un23_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[30]  (
	.Q(smpl_pb3_reg[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[31]  (
	.Q(smpl_pb3_reg[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un10_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[7]  (
	.Q(smpl_pb0_reg[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un173_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[8]  (
	.Q(smpl_pb1_reg[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un166_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[9]  (
	.Q(smpl_pb1_reg[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un160_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[10]  (
	.Q(smpl_pb1_reg[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un153_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[11]  (
	.Q(smpl_pb1_reg[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un146_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[12]  (
	.Q(smpl_pb1_reg[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un139_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[13]  (
	.Q(smpl_pb1_reg[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un132_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[14]  (
	.Q(smpl_pb1_reg[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un125_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[15]  (
	.Q(smpl_pb1_reg[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un118_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[16]  (
	.Q(smpl_pb2_reg[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un111_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[17]  (
	.Q(smpl_pb2_reg[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un105_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[18]  (
	.Q(smpl_pb2_reg[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un98_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[19]  (
	.Q(smpl_pb2_reg[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un91_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[20]  (
	.Q(smpl_pb2_reg[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un84_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[21]  (
	.Q(smpl_pb2_reg[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un77_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[0]  (
	.Q(smpl_pb0_reg[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un219_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[1]  (
	.Q(smpl_pb0_reg[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un213_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[2]  (
	.Q(smpl_pb0_reg[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un207_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[3]  (
	.Q(smpl_pb0_reg[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un200_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[4]  (
	.Q(smpl_pb0_reg[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un193_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[5]  (
	.Q(smpl_pb0_reg[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un187_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE \pixel_array_sig[6]  (
	.Q(smpl_pb0_reg[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(un180_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:135
  SLE data_in_ready_last (
	.Q(data_in_ready_last_Z),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FCCC_C0_0_GL0),
	.D(AMpBM_0_out_valid_sig),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:141
  CFG2 \p_pixel_bar_from_value.un2_data_in_ready_last  (
	.A(AMpBM_0_out_valid_sig),
	.B(data_in_ready_last_Z),
	.Y(un2_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.un2_data_in_ready_last .INIT=4'h2;
// @27:156
  CFG4 \p_pixel_bar_from_value.15.un118_data_in_ready_lastlto6_1_0_0  (
	.A(AMpBM_0_result_sig[1]),
	.B(un2_mag_result_corrected_i),
	.C(AMpBM_0_result_sig[2]),
	.D(AMpBM_0_result_sig[3]),
	.Y(un118_data_in_ready_lastlto6_1_0_0)
);
defparam \p_pixel_bar_from_value.15.un118_data_in_ready_lastlto6_1_0_0 .INIT=16'hFEF2;
// @27:156
  CFG4 \p_pixel_bar_from_value.23.un63_data_in_ready_lastlto5_3  (
	.A(AMpBM_0_result_sig[4]),
	.B(AMpBM_0_result_sig[3]),
	.C(un2_mag_result_corrected_i),
	.D(PbCr_0_Data_in[5]),
	.Y(un10_data_in_ready_last_3)
);
defparam \p_pixel_bar_from_value.23.un63_data_in_ready_lastlto5_3 .INIT=16'hFFAC;
// @27:156
  CFG2 \p_pixel_bar_from_value.0.un219_data_in_ready_lastlto7_2  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[4]),
	.Y(un50_data_in_ready_lastlt7_1)
);
defparam \p_pixel_bar_from_value.0.un219_data_in_ready_lastlto7_2 .INIT=4'h8;
// @27:156
  CFG4 \p_pixel_bar_from_value.30.un16_data_in_ready_lastlto7_2  (
	.A(AMpBM_0_result_sig[5]),
	.B(AMpBM_0_result_sig[4]),
	.C(un2_mag_result_corrected_i),
	.D(PbCr_0_Data_in[6]),
	.Y(un16_data_in_ready_last_2)
);
defparam \p_pixel_bar_from_value.30.un16_data_in_ready_lastlto7_2 .INIT=16'hFFAC;
// @27:156
  CFG4 \p_pixel_bar_from_value.19.un91_data_in_ready_lastlto4_1  (
	.A(AMpBM_0_o_flow_sig),
	.B(un2_mag_result_corrected_i),
	.C(AMpBM_0_result_sig[0]),
	.D(AMpBM_0_result_sig[1]),
	.Y(un10_data_in_ready_last_1)
);
defparam \p_pixel_bar_from_value.19.un91_data_in_ready_lastlto4_1 .INIT=16'hFEFA;
// @27:156
  CFG2 \p_pixel_bar_from_value.15.un118_data_in_ready_lastlto6_1_0  (
	.A(un10_data_in_ready_last_1),
	.B(un118_data_in_ready_lastlto6_1_0_0),
	.Y(un213_data_in_ready_lastlt7)
);
defparam \p_pixel_bar_from_value.15.un118_data_in_ready_lastlto6_1_0 .INIT=4'hE;
// @27:156
  CFG4 \p_pixel_bar_from_value.31.un10_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[6]),
	.B(PbCr_0_Data_in[7]),
	.C(un213_data_in_ready_lastlt7),
	.D(un10_data_in_ready_last_3),
	.Y(un10_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.31.un10_data_in_ready_lastlto7 .INIT=16'hFFFE;
// @27:156
  CFG4 \p_pixel_bar_from_value.20.un84_data_in_ready_lastlto4  (
	.A(PbCr_0_Data_in[3]),
	.B(PbCr_0_Data_in[2]),
	.C(un10_data_in_ready_last_1),
	.D(PbCr_0_Data_in[4]),
	.Y(un84_data_in_ready_lastlt5)
);
defparam \p_pixel_bar_from_value.20.un84_data_in_ready_lastlto4 .INIT=16'hA800;
// @27:156
  CFG3 \p_pixel_bar_from_value.19.un91_data_in_ready_lastlto4  (
	.A(un10_data_in_ready_last_1),
	.B(PbCr_0_Data_in[4]),
	.C(un118_data_in_ready_lastlto6_1_0_0),
	.Y(un91_data_in_ready_lastlt6)
);
defparam \p_pixel_bar_from_value.19.un91_data_in_ready_lastlto4 .INIT=8'hFE;
// @27:156
  CFG3 \p_pixel_bar_from_value.0.un219_data_in_ready_lastlto7_1  (
	.A(PbCr_0_Data_in[2]),
	.B(un10_data_in_ready_last_1),
	.C(PbCr_0_Data_in[3]),
	.Y(un219_data_in_ready_last_1)
);
defparam \p_pixel_bar_from_value.0.un219_data_in_ready_lastlto7_1 .INIT=8'hE0;
// @27:156
  CFG3 \p_pixel_bar_from_value.1.un213_data_in_ready_lastlto7_1  (
	.A(un10_data_in_ready_last_1),
	.B(PbCr_0_Data_in[4]),
	.C(un118_data_in_ready_lastlto6_1_0_0),
	.Y(un213_data_in_ready_last_1)
);
defparam \p_pixel_bar_from_value.1.un213_data_in_ready_lastlto7_1 .INIT=8'hC8;
// @27:156
  CFG4 \p_pixel_bar_from_value.15.un118_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[6]),
	.B(PbCr_0_Data_in[7]),
	.C(un213_data_in_ready_lastlt7),
	.D(un10_data_in_ready_last_3),
	.Y(un118_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.15.un118_data_in_ready_lastlto7 .INIT=16'hCCC8;
// @27:156
  CFG4 \p_pixel_bar_from_value.7.un173_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[6]),
	.B(PbCr_0_Data_in[7]),
	.C(un213_data_in_ready_lastlt7),
	.D(un10_data_in_ready_last_3),
	.Y(un173_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.7.un173_data_in_ready_lastlto7 .INIT=16'h8880;
// @27:156
  CFG4 \p_pixel_bar_from_value.25.un50_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[6]),
	.B(PbCr_0_Data_in[7]),
	.C(un213_data_in_ready_lastlt7),
	.D(un50_data_in_ready_lastlt7_1),
	.Y(un50_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.25.un50_data_in_ready_lastlto7 .INIT=16'hFEEE;
// @27:156
  CFG4 \p_pixel_bar_from_value.18.un98_data_in_ready_lastlto4  (
	.A(PbCr_0_Data_in[3]),
	.B(PbCr_0_Data_in[2]),
	.C(un10_data_in_ready_last_1),
	.D(PbCr_0_Data_in[4]),
	.Y(un16_data_in_ready_last_1)
);
defparam \p_pixel_bar_from_value.18.un98_data_in_ready_lastlto4 .INIT=16'hFFA8;
// @27:156
  CFG4 \p_pixel_bar_from_value.19.un91_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un91_data_in_ready_lastlt6),
	.Y(un91_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.19.un91_data_in_ready_lastlto7 .INIT=16'hF8F0;
// @27:156
  CFG4 \p_pixel_bar_from_value.17.un105_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un213_data_in_ready_last_1),
	.Y(un105_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.17.un105_data_in_ready_lastlto7 .INIT=16'hF8F0;
// @27:156
  CFG4 \p_pixel_bar_from_value.13.un132_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[4]),
	.B(PbCr_0_Data_in[7]),
	.C(un213_data_in_ready_lastlt7),
	.D(un16_data_in_ready_last_2),
	.Y(un132_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.13.un132_data_in_ready_lastlto7 .INIT=16'hCC80;
// @27:156
  CFG4 \p_pixel_bar_from_value.9.un160_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[6]),
	.B(PbCr_0_Data_in[7]),
	.C(un213_data_in_ready_lastlt7),
	.D(un50_data_in_ready_lastlt7_1),
	.Y(un160_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.9.un160_data_in_ready_lastlto7 .INIT=16'hC888;
// @27:156
  CFG4 \p_pixel_bar_from_value.1.un213_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un213_data_in_ready_last_1),
	.Y(un213_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.1.un213_data_in_ready_lastlto7 .INIT=16'h8000;
// @27:156
  CFG4 \p_pixel_bar_from_value.6.un180_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[6]),
	.B(PbCr_0_Data_in[7]),
	.C(un219_data_in_ready_last_1),
	.D(un10_data_in_ready_last_3),
	.Y(un180_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.6.un180_data_in_ready_lastlto7 .INIT=16'h8880;
// @27:156
  CFG3 \p_pixel_bar_from_value.12.un139_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[7]),
	.B(un84_data_in_ready_lastlt5),
	.C(un16_data_in_ready_last_2),
	.Y(un139_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.12.un139_data_in_ready_lastlto7 .INIT=8'hA8;
// @27:156
  CFG4 \p_pixel_bar_from_value.28.un30_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un84_data_in_ready_lastlt5),
	.Y(un30_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.28.un30_data_in_ready_lastlto7 .INIT=16'hFFFE;
// @27:156
  CFG4 \p_pixel_bar_from_value.29.un23_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un213_data_in_ready_last_1),
	.Y(un23_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.29.un23_data_in_ready_lastlto7 .INIT=16'hFFFE;
// @27:156
  CFG4 \p_pixel_bar_from_value.5.un187_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un213_data_in_ready_last_1),
	.Y(un187_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.5.un187_data_in_ready_lastlto7 .INIT=16'hC080;
// @27:156
  CFG4 \p_pixel_bar_from_value.4.un193_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un84_data_in_ready_lastlt5),
	.Y(un193_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.4.un193_data_in_ready_lastlto7 .INIT=16'hC080;
// @27:156
  CFG4 \p_pixel_bar_from_value.27.un36_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un91_data_in_ready_lastlt6),
	.Y(un36_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.27.un36_data_in_ready_lastlto7 .INIT=16'hFEFC;
// @27:156
  CFG4 \p_pixel_bar_from_value.24.un56_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[6]),
	.B(PbCr_0_Data_in[7]),
	.C(un219_data_in_ready_last_1),
	.D(un50_data_in_ready_lastlt7_1),
	.Y(un56_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.24.un56_data_in_ready_lastlto7 .INIT=16'hFEEE;
// @27:156
  CFG4 \p_pixel_bar_from_value.3.un200_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un91_data_in_ready_lastlt6),
	.Y(un200_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.3.un200_data_in_ready_lastlto7 .INIT=16'h8000;
// @27:156
  CFG4 \p_pixel_bar_from_value.0.un219_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[6]),
	.B(PbCr_0_Data_in[7]),
	.C(un219_data_in_ready_last_1),
	.D(un50_data_in_ready_lastlt7_1),
	.Y(un219_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.0.un219_data_in_ready_lastlto7 .INIT=16'h8000;
// @27:156
  CFG4 \p_pixel_bar_from_value.23.un63_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[6]),
	.B(PbCr_0_Data_in[7]),
	.C(un213_data_in_ready_lastlt7),
	.D(un10_data_in_ready_last_3),
	.Y(un63_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.23.un63_data_in_ready_lastlto7 .INIT=16'hEEEC;
// @27:156
  CFG4 \p_pixel_bar_from_value.20.un84_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un84_data_in_ready_lastlt5),
	.Y(un84_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.20.un84_data_in_ready_lastlto7 .INIT=16'hFCF8;
// @27:156
  CFG4 \p_pixel_bar_from_value.18.un98_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un16_data_in_ready_last_1),
	.Y(un98_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.18.un98_data_in_ready_lastlto7 .INIT=16'hF8F0;
// @27:156
  CFG4 \p_pixel_bar_from_value.14.un125_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[4]),
	.B(PbCr_0_Data_in[7]),
	.C(un219_data_in_ready_last_1),
	.D(un16_data_in_ready_last_2),
	.Y(un125_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.14.un125_data_in_ready_lastlto7 .INIT=16'hCCC8;
// @27:156
  CFG4 \p_pixel_bar_from_value.30.un16_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[4]),
	.B(PbCr_0_Data_in[7]),
	.C(un219_data_in_ready_last_1),
	.D(un16_data_in_ready_last_2),
	.Y(un16_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.30.un16_data_in_ready_lastlto7 .INIT=16'hFFFE;
// @27:156
  CFG4 \p_pixel_bar_from_value.26.un43_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un16_data_in_ready_last_1),
	.Y(un43_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.26.un43_data_in_ready_lastlto7 .INIT=16'hFEFC;
// @27:156
  CFG4 \p_pixel_bar_from_value.2.un207_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un16_data_in_ready_last_1),
	.Y(un207_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.2.un207_data_in_ready_lastlto7 .INIT=16'h8000;
// @27:156
  CFG4 \p_pixel_bar_from_value.21.un77_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un213_data_in_ready_last_1),
	.Y(un77_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.21.un77_data_in_ready_lastlto7 .INIT=16'hFCF8;
// @27:156
  CFG4 \p_pixel_bar_from_value.22.un70_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[6]),
	.B(PbCr_0_Data_in[7]),
	.C(un219_data_in_ready_last_1),
	.D(un10_data_in_ready_last_3),
	.Y(un70_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.22.un70_data_in_ready_lastlto7 .INIT=16'hEEEC;
// @27:156
  CFG4 \p_pixel_bar_from_value.8.un166_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[6]),
	.B(PbCr_0_Data_in[7]),
	.C(un219_data_in_ready_last_1),
	.D(un50_data_in_ready_lastlt7_1),
	.Y(un166_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.8.un166_data_in_ready_lastlto7 .INIT=16'hC888;
// @27:156
  CFG4 \p_pixel_bar_from_value.11.un146_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un91_data_in_ready_lastlt6),
	.Y(un146_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.11.un146_data_in_ready_lastlto7 .INIT=16'hE0C0;
// @27:156
  CFG4 \p_pixel_bar_from_value.16.un111_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[6]),
	.B(PbCr_0_Data_in[7]),
	.C(un219_data_in_ready_last_1),
	.D(un50_data_in_ready_lastlt7_1),
	.Y(un111_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.16.un111_data_in_ready_lastlto7 .INIT=16'hECCC;
// @27:156
  CFG4 \p_pixel_bar_from_value.10.un153_data_in_ready_lastlto7  (
	.A(PbCr_0_Data_in[5]),
	.B(PbCr_0_Data_in[6]),
	.C(PbCr_0_Data_in[7]),
	.D(un16_data_in_ready_last_1),
	.Y(un153_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.10.un153_data_in_ready_lastlto7 .INIT=16'hE0C0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Pixelbar_Creator */

module FFT_Result_to_Pixel_Bar (
  FFT_0_out_dat_imag,
  FFT_0_out_dat_real,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_8,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_4,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_5,
  FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  Board_J7_c_0,
  FFT_0_out_valid,
  COREABC_C0_0_APB3master_PENABLE,
  COREABC_C0_0_APB3master_PSELx,
  STBACCAPB_1,
  N_162,
  N_164,
  output_ready_0_a2,
  FFT_Result_to_Pixel_Bar_0_fft_r_en,
  smpl_data_stable_1z,
  smpl_read_1z,
  N_105,
  N_111,
  N_112,
  N_109,
  N_110,
  FFT_Result_to_Pixel_Bar_0_fft_read_done,
  FFT_Result_to_Pixel_Bar_0_INT,
  N_106,
  N_107,
  N_108,
  FCCC_C0_0_GL0
)
;
input [8:0] FFT_0_out_dat_imag ;
input [8:0] FFT_0_out_dat_real ;
input COREABC_C0_0_APB3master_PADDR_1 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
input COREABC_C0_0_APB3master_PADDR_8 ;
input COREABC_C0_0_APB3master_PADDR_2 ;
input COREABC_C0_0_APB3master_PADDR_4 ;
input COREABC_C0_0_APB3master_PADDR_3 ;
input COREABC_C0_0_APB3master_PADDR_5 ;
output [7:0] FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1 ;
output [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input Board_J7_c_0 ;
input FFT_0_out_valid ;
input COREABC_C0_0_APB3master_PENABLE ;
input COREABC_C0_0_APB3master_PSELx ;
input STBACCAPB_1 ;
output N_162 ;
output N_164 ;
input output_ready_0_a2 ;
output FFT_Result_to_Pixel_Bar_0_fft_r_en ;
output smpl_data_stable_1z ;
output smpl_read_1z ;
input N_105 ;
input N_111 ;
input N_112 ;
input N_109 ;
input N_110 ;
output FFT_Result_to_Pixel_Bar_0_fft_read_done ;
output FFT_Result_to_Pixel_Bar_0_INT ;
input N_106 ;
input N_107 ;
input N_108 ;
input FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire Board_J7_c_0 ;
wire FFT_0_out_valid ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire COREABC_C0_0_APB3master_PSELx ;
wire STBACCAPB_1 ;
wire N_162 ;
wire N_164 ;
wire output_ready_0_a2 ;
wire FFT_Result_to_Pixel_Bar_0_fft_r_en ;
wire smpl_data_stable_1z ;
wire smpl_read_1z ;
wire N_105 ;
wire N_111 ;
wire N_112 ;
wire N_109 ;
wire N_110 ;
wire FFT_Result_to_Pixel_Bar_0_fft_read_done ;
wire FFT_Result_to_Pixel_Bar_0_INT ;
wire N_106 ;
wire N_107 ;
wire N_108 ;
wire FCCC_C0_0_GL0 ;
wire [6:1] ctrl_reg;
wire [7:0] ctrl_reg_7;
wire [2:0] delay_cnt;
wire [7:0] PRDATA_sig_10;
wire [1:1] PRDATA_sig_10_iv_1_0;
wire [7:1] PRDATA_sig_10_iv_3;
wire [7:0] smpl_pb3_reg;
wire [7:0] PRDATA_sig_10_iv_0;
wire [7:0] AMpBM_0_result_sig;
wire [7:2] PbCr_0_Data_in;
wire [0:0] delay_cnt_5_i_a2_0_RNI8LPD1;
wire [0:0] PbCr_0_Data_in_m;
wire [7:0] smpl_pb1_reg;
wire [7:0] smpl_pb2_reg;
wire [7:0] PRDATA_sig_10_iv_1;
wire [7:0] smpl_pb0_reg;
wire [7:2] PRDATA_sig_10_iv_2;
wire [0:0] PRDATA_sig_10_iv_4;
wire comp_rstn_Z ;
wire comp_rstn_0 ;
wire VCC ;
wire un5_psel ;
wire GND ;
wire N_46_i ;
wire N_44_i ;
wire N_42_i ;
wire un12_psel ;
wire un1_pwrite ;
wire N_48 ;
wire smpl_data_stable_1_sqmuxa ;
wire N_52 ;
wire un12_psel_i ;
wire fft_dat_ready_last_Z ;
wire N_170 ;
wire N_163 ;
wire PRDATA_sig_1_sqmuxa ;
wire PRDATA_sig_6_sqmuxa_Z ;
wire N_99 ;
wire AMpBM_0_o_flow_sig ;
wire PRDATA_sig_2_sqmuxa_Z ;
wire un2_mag_result_corrected_1_0_Z ;
wire un2_mag_result_corrected_1_Z ;
wire un2_mag_result_corrected_i ;
wire PRDATA_sig_3_sqmuxa_0_Z ;
wire N_167 ;
wire PRDATA_sig_2_sqmuxa_1_Z ;
wire PRDATA_sig_4_sqmuxa_2_Z ;
wire N_77 ;
wire PRDATA_sig_2_sqmuxa_2 ;
wire PRDATA_sig_6_sqmuxa_2_Z ;
wire smpl_read_0_sqmuxa_i_a2_0_Z ;
wire N_79 ;
wire PRDATA_sig_0_sqmuxa ;
wire PRDATA_sig_3_sqmuxa_Z ;
wire PRDATA_sig_4_sqmuxa_Z ;
wire PRDATA_sig_5_sqmuxa_Z ;
wire un2_fft_dat_ready_last ;
wire AMpBM_0_out_valid_sig ;
  CLKINT comp_rstn_RNI7BAB (
	.Y(comp_rstn_Z),
	.A(comp_rstn_0)
);
// @53:248
  SLE \ctrl_reg[4]  (
	.Q(ctrl_reg[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_108),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:248
  SLE \ctrl_reg[5]  (
	.Q(ctrl_reg[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_107),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:248
  SLE \ctrl_reg[6]  (
	.Q(ctrl_reg[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_106),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:248
  SLE \ctrl_reg[7]  (
	.Q(FFT_Result_to_Pixel_Bar_0_INT),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ctrl_reg_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE \delay_cnt[0]  (
	.Q(delay_cnt[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_46_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE \delay_cnt[1]  (
	.Q(delay_cnt[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_44_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE \delay_cnt[2]  (
	.Q(delay_cnt[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_42_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:190
  SLE \PRDATA_sig[5]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_10[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:190
  SLE \PRDATA_sig[6]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_10[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:190
  SLE \PRDATA_sig[7]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_10[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:248
  SLE \ctrl_reg[0]  (
	.Q(FFT_Result_to_Pixel_Bar_0_fft_read_done),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ctrl_reg_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:248
  SLE \ctrl_reg[1]  (
	.Q(ctrl_reg[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ctrl_reg_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:248
  SLE \ctrl_reg[2]  (
	.Q(ctrl_reg[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_110),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:248
  SLE \ctrl_reg[3]  (
	.Q(ctrl_reg[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_109),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:190
  SLE \PRDATA_sig[0]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_10[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:190
  SLE \PRDATA_sig[1]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:190
  SLE \PRDATA_sig[2]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_10[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:190
  SLE \PRDATA_sig[3]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:190
  SLE \PRDATA_sig[4]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_10[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE \smpl_adr_reg[0]  (
	.Q(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_112),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE \smpl_adr_reg[1]  (
	.Q(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_111),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE \smpl_adr_reg[2]  (
	.Q(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_110),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE \smpl_adr_reg[3]  (
	.Q(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_109),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE \smpl_adr_reg[4]  (
	.Q(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_108),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE \smpl_adr_reg[5]  (
	.Q(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_107),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE \smpl_adr_reg[6]  (
	.Q(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_106),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE \smpl_adr_reg[7]  (
	.Q(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_105),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:190
  SLE smpl_read (
	.Q(smpl_read_1z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_pwrite),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE smpl_data_stable (
	.Q(smpl_data_stable_1z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(smpl_data_stable_1_sqmuxa),
	.EN(N_52),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE fft_r_en_sig (
	.Q(FFT_Result_to_Pixel_Bar_0_fft_r_en),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un12_psel),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:271
  SLE comp_rstn (
	.Q(comp_rstn_0),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un12_psel_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:248
  SLE fft_dat_ready_last (
	.Q(fft_dat_ready_last_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(output_ready_0_a2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:290
  CFG4 smpl_data_stable_1_sqmuxa_1_i_0 (
	.A(N_164),
	.B(N_170),
	.C(smpl_data_stable_1_sqmuxa),
	.D(N_162),
	.Y(N_52)
);
defparam smpl_data_stable_1_sqmuxa_1_i_0.INIT=16'hF8F0;
// @53:215
  CFG4 PRDATA_sig_1_sqmuxa_0_a2 (
	.A(N_163),
	.B(un1_pwrite),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(PRDATA_sig_1_sqmuxa)
);
defparam PRDATA_sig_1_sqmuxa_0_a2.INIT=16'h0800;
// @53:215
  CFG3 PRDATA_sig_1_sqmuxa_0_a2_0 (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(N_163),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.Y(N_170)
);
defparam PRDATA_sig_1_sqmuxa_0_a2_0.INIT=8'h08;
// @53:291
  CFG4 smpl_data_stable_1_sqmuxa_0_a2 (
	.A(delay_cnt[1]),
	.B(delay_cnt[2]),
	.C(smpl_data_stable_1z),
	.D(delay_cnt[0]),
	.Y(smpl_data_stable_1_sqmuxa)
);
defparam smpl_data_stable_1_sqmuxa_0_a2.INIT=16'h0004;
// @53:194
  CFG3 \p_APB_Reg_Read.un1_pwrite_0_a2  (
	.A(COREABC_C0_0_APB3master_PADDR_8),
	.B(STBACCAPB_1),
	.C(COREABC_C0_0_APB3master_PSELx),
	.Y(un1_pwrite)
);
defparam \p_APB_Reg_Read.un1_pwrite_0_a2 .INIT=8'h40;
// @53:253
  CFG4 \p_reg_ctrl.un5_psel_0_a2_0  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(COREABC_C0_0_APB3master_PADDR_3),
	.D(COREABC_C0_0_APB3master_PADDR_5),
	.Y(N_163)
);
defparam \p_reg_ctrl.un5_psel_0_a2_0 .INIT=16'h0001;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv[1]  (
	.A(PRDATA_sig_10_iv_1_0[1]),
	.B(PRDATA_sig_10_iv_3[1]),
	.C(smpl_pb3_reg[1]),
	.D(PRDATA_sig_6_sqmuxa_Z),
	.Y(PRDATA_sig_10[1])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv[1] .INIT=16'hFDDD;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_1_0[1]  (
	.A(N_99),
	.B(AMpBM_0_o_flow_sig),
	.C(PRDATA_sig_2_sqmuxa_Z),
	.D(PRDATA_sig_10_iv_0[1]),
	.Y(PRDATA_sig_10_iv_1_0[1])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_1_0[1] .INIT=16'h001F;
// @53:342
  CFG4 un2_mag_result_corrected (
	.A(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[7]),
	.B(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[3]),
	.C(un2_mag_result_corrected_1_0_Z),
	.D(un2_mag_result_corrected_1_Z),
	.Y(un2_mag_result_corrected_i)
);
defparam un2_mag_result_corrected.INIT=16'h1008;
// @53:342
  CFG4 un2_mag_result_corrected_1_0 (
	.A(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[0]),
	.B(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[3]),
	.C(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[2]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[1]),
	.Y(un2_mag_result_corrected_1_0_Z)
);
defparam un2_mag_result_corrected_1_0.INIT=16'h4CCD;
// @53:342
  CFG4 un2_mag_result_corrected_1 (
	.A(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[4]),
	.B(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[7]),
	.C(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[6]),
	.D(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[5]),
	.Y(un2_mag_result_corrected_1_Z)
);
defparam un2_mag_result_corrected_1.INIT=16'h4CCD;
// @53:271
  CFG3 comp_rstn_RNO (
	.A(N_162),
	.B(N_164),
	.C(N_170),
	.Y(un12_psel_i)
);
defparam comp_rstn_RNO.INIT=8'h7F;
// @53:215
  CFG2 PRDATA_sig_3_sqmuxa_0 (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.Y(PRDATA_sig_3_sqmuxa_0_Z)
);
defparam PRDATA_sig_3_sqmuxa_0.INIT=4'h2;
// @53:290
  CFG2 \p_reg_smpl_adr.delay_cnt_5_i_a2_0[0]  (
	.A(delay_cnt[1]),
	.B(delay_cnt[2]),
	.Y(N_167)
);
defparam \p_reg_smpl_adr.delay_cnt_5_i_a2_0[0] .INIT=4'h4;
// @53:215
  CFG2 PRDATA_sig_2_sqmuxa_1 (
	.A(un1_pwrite),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.Y(PRDATA_sig_2_sqmuxa_1_Z)
);
defparam PRDATA_sig_2_sqmuxa_1.INIT=4'h8;
// @53:215
  CFG2 PRDATA_sig_4_sqmuxa_2 (
	.A(un1_pwrite),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.Y(PRDATA_sig_4_sqmuxa_2_Z)
);
defparam PRDATA_sig_4_sqmuxa_2.INIT=4'h2;
// @53:290
  CFG2 \p_reg_smpl_adr.delay_cnt_5_i_o2[1]  (
	.A(smpl_data_stable_1z),
	.B(delay_cnt[0]),
	.Y(N_77)
);
defparam \p_reg_smpl_adr.delay_cnt_5_i_o2[1] .INIT=4'hB;
// @53:215
  CFG2 PRDATA_sig_2_sqmuxa_2_1_a2 (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.Y(PRDATA_sig_2_sqmuxa_2)
);
defparam PRDATA_sig_2_sqmuxa_2_1_a2.INIT=4'h1;
// @53:194
  CFG2 \p_APB_Reg_Read.un1_pwrite_0_a2_0  (
	.A(COREABC_C0_0_APB3master_PADDR_8),
	.B(COREABC_C0_0_APB3master_PSELx),
	.Y(N_162)
);
defparam \p_APB_Reg_Read.un1_pwrite_0_a2_0 .INIT=4'h4;
// @53:302
  CFG3 \PbCr_0_Data_in_0[1]  (
	.A(AMpBM_0_result_sig[0]),
	.B(AMpBM_0_result_sig[1]),
	.C(un2_mag_result_corrected_i),
	.Y(N_99)
);
defparam \PbCr_0_Data_in_0[1] .INIT=8'hCA;
// @53:215
  CFG3 PRDATA_sig_6_sqmuxa_2 (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_5),
	.C(COREABC_C0_0_APB3master_PADDR_3),
	.Y(PRDATA_sig_6_sqmuxa_2_Z)
);
defparam PRDATA_sig_6_sqmuxa_2.INIT=8'h02;
// @53:195
  CFG3 smpl_read_0_sqmuxa_i_a2_0 (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_5),
	.C(COREABC_C0_0_APB3master_PADDR_3),
	.Y(smpl_read_0_sqmuxa_i_a2_0_Z)
);
defparam smpl_read_0_sqmuxa_i_a2_0.INIT=8'h02;
// @53:215
  CFG3 PRDATA_sig_2_sqmuxa_2_0_i_o2 (
	.A(COREABC_C0_0_APB3master_PADDR_5),
	.B(COREABC_C0_0_APB3master_PADDR_3),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.Y(N_79)
);
defparam PRDATA_sig_2_sqmuxa_2_0_i_o2.INIT=8'hFE;
// @53:253
  CFG2 \p_reg_ctrl.un5_psel_0_a2_2  (
	.A(STBACCAPB_1),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.Y(N_164)
);
defparam \p_reg_ctrl.un5_psel_0_a2_2 .INIT=4'h4;
// @53:302
  CFG4 \PbCr_0_Data_in[4]  (
	.A(AMpBM_0_o_flow_sig),
	.B(un2_mag_result_corrected_i),
	.C(AMpBM_0_result_sig[4]),
	.D(AMpBM_0_result_sig[3]),
	.Y(PbCr_0_Data_in[4])
);
defparam \PbCr_0_Data_in[4] .INIT=16'hFBEA;
// @53:302
  CFG4 \PbCr_0_Data_in[5]  (
	.A(AMpBM_0_o_flow_sig),
	.B(un2_mag_result_corrected_i),
	.C(AMpBM_0_result_sig[5]),
	.D(AMpBM_0_result_sig[4]),
	.Y(PbCr_0_Data_in[5])
);
defparam \PbCr_0_Data_in[5] .INIT=16'hFBEA;
// @53:302
  CFG4 \PbCr_0_Data_in[6]  (
	.A(AMpBM_0_o_flow_sig),
	.B(un2_mag_result_corrected_i),
	.C(AMpBM_0_result_sig[6]),
	.D(AMpBM_0_result_sig[5]),
	.Y(PbCr_0_Data_in[6])
);
defparam \PbCr_0_Data_in[6] .INIT=16'hFBEA;
// @53:302
  CFG4 \PbCr_0_Data_in[7]  (
	.A(AMpBM_0_o_flow_sig),
	.B(un2_mag_result_corrected_i),
	.C(AMpBM_0_result_sig[7]),
	.D(AMpBM_0_result_sig[6]),
	.Y(PbCr_0_Data_in[7])
);
defparam \PbCr_0_Data_in[7] .INIT=16'hFBEA;
// @53:302
  CFG4 \PbCr_0_Data_in[2]  (
	.A(AMpBM_0_o_flow_sig),
	.B(un2_mag_result_corrected_i),
	.C(AMpBM_0_result_sig[2]),
	.D(AMpBM_0_result_sig[1]),
	.Y(PbCr_0_Data_in[2])
);
defparam \PbCr_0_Data_in[2] .INIT=16'hFBEA;
// @53:302
  CFG4 \PbCr_0_Data_in[3]  (
	.A(AMpBM_0_o_flow_sig),
	.B(un2_mag_result_corrected_i),
	.C(AMpBM_0_result_sig[2]),
	.D(AMpBM_0_result_sig[3]),
	.Y(PbCr_0_Data_in[3])
);
defparam \PbCr_0_Data_in[3] .INIT=16'hFEBA;
// @53:215
  CFG3 PRDATA_sig_0_sqmuxa_0_a2 (
	.A(un1_pwrite),
	.B(PRDATA_sig_2_sqmuxa_2),
	.C(N_163),
	.Y(PRDATA_sig_0_sqmuxa)
);
defparam PRDATA_sig_0_sqmuxa_0_a2.INIT=8'h80;
// @53:215
  CFG3 PRDATA_sig_2_sqmuxa (
	.A(N_79),
	.B(PRDATA_sig_2_sqmuxa_1_Z),
	.C(PRDATA_sig_2_sqmuxa_2),
	.Y(PRDATA_sig_2_sqmuxa_Z)
);
defparam PRDATA_sig_2_sqmuxa.INIT=8'h40;
// @53:215
  CFG4 PRDATA_sig_3_sqmuxa (
	.A(PRDATA_sig_3_sqmuxa_0_Z),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(un1_pwrite),
	.D(N_79),
	.Y(PRDATA_sig_3_sqmuxa_Z)
);
defparam PRDATA_sig_3_sqmuxa.INIT=16'h0080;
// @53:215
  CFG4 PRDATA_sig_4_sqmuxa (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(PRDATA_sig_4_sqmuxa_2_Z),
	.D(N_79),
	.Y(PRDATA_sig_4_sqmuxa_Z)
);
defparam PRDATA_sig_4_sqmuxa.INIT=16'h0080;
// @53:215
  CFG4 PRDATA_sig_5_sqmuxa (
	.A(COREABC_C0_0_APB3master_PADDR_1),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(N_79),
	.D(PRDATA_sig_2_sqmuxa_1_Z),
	.Y(PRDATA_sig_5_sqmuxa_Z)
);
defparam PRDATA_sig_5_sqmuxa.INIT=16'h0800;
// @53:215
  CFG4 PRDATA_sig_6_sqmuxa (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(PRDATA_sig_4_sqmuxa_2_Z),
	.D(PRDATA_sig_6_sqmuxa_2_Z),
	.Y(PRDATA_sig_6_sqmuxa_Z)
);
defparam PRDATA_sig_6_sqmuxa.INIT=16'h2000;
// @53:195
  CFG4 smpl_read_0_sqmuxa_i_0 (
	.A(PRDATA_sig_2_sqmuxa_2),
	.B(un1_pwrite),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(smpl_read_0_sqmuxa_i_a2_0_Z),
	.Y(N_48)
);
defparam smpl_read_0_sqmuxa_i_0.INIT=16'hBF33;
// @53:271
  CFG3 \delay_cnt_RNO[1]  (
	.A(N_77),
	.B(delay_cnt_5_i_a2_0_RNI8LPD1[0]),
	.C(delay_cnt[1]),
	.Y(N_44_i)
);
defparam \delay_cnt_RNO[1] .INIT=8'h84;
// @53:253
  CFG4 \p_reg_ctrl.un5_psel_0_a2  (
	.A(PRDATA_sig_2_sqmuxa_2),
	.B(N_162),
	.C(N_164),
	.D(N_163),
	.Y(un5_psel)
);
defparam \p_reg_ctrl.un5_psel_0_a2 .INIT=16'h8000;
// @53:257
  CFG2 \p_reg_ctrl.un2_fft_dat_ready_last  (
	.A(output_ready_0_a2),
	.B(fft_dat_ready_last_Z),
	.Y(un2_fft_dat_ready_last)
);
defparam \p_reg_ctrl.un2_fft_dat_ready_last .INIT=4'h2;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_RNO[0]  (
	.A(AMpBM_0_result_sig[0]),
	.B(AMpBM_0_o_flow_sig),
	.C(un2_mag_result_corrected_i),
	.D(PRDATA_sig_2_sqmuxa_Z),
	.Y(PbCr_0_Data_in_m[0])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_RNO[0] .INIT=16'hEC00;
// @53:271
  CFG3 PRDATA_sig_1_sqmuxa_0_a2_0_RNI4POO (
	.A(N_162),
	.B(N_164),
	.C(N_170),
	.Y(un12_psel)
);
defparam PRDATA_sig_1_sqmuxa_0_a2_0_RNI4POO.INIT=8'h80;
// @53:271
  CFG4 \delay_cnt_RNO[2]  (
	.A(N_77),
	.B(delay_cnt_5_i_a2_0_RNI8LPD1[0]),
	.C(delay_cnt[2]),
	.D(delay_cnt[1]),
	.Y(N_42_i)
);
defparam \delay_cnt_RNO[2] .INIT=16'h84C0;
// @53:271
  CFG4 \delay_cnt_RNO[0]  (
	.A(N_167),
	.B(delay_cnt_5_i_a2_0_RNI8LPD1[0]),
	.C(delay_cnt[0]),
	.D(smpl_data_stable_1z),
	.Y(N_46_i)
);
defparam \delay_cnt_RNO[0] .INIT=16'hC004;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_1[3]  (
	.A(smpl_pb1_reg[3]),
	.B(smpl_pb2_reg[3]),
	.C(PRDATA_sig_5_sqmuxa_Z),
	.D(PRDATA_sig_4_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_1[3])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_1[3] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_0[3]  (
	.A(ctrl_reg[3]),
	.B(smpl_pb0_reg[3]),
	.C(PRDATA_sig_3_sqmuxa_Z),
	.D(PRDATA_sig_0_sqmuxa),
	.Y(PRDATA_sig_10_iv_0[3])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_0[3] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_1[1]  (
	.A(smpl_pb1_reg[1]),
	.B(smpl_pb2_reg[1]),
	.C(PRDATA_sig_5_sqmuxa_Z),
	.D(PRDATA_sig_4_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_1[1])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_1[1] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_0[1]  (
	.A(ctrl_reg[1]),
	.B(smpl_pb0_reg[1]),
	.C(PRDATA_sig_3_sqmuxa_Z),
	.D(PRDATA_sig_0_sqmuxa),
	.Y(PRDATA_sig_10_iv_0[1])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_0[1] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_1[6]  (
	.A(smpl_pb1_reg[6]),
	.B(smpl_pb2_reg[6]),
	.C(PRDATA_sig_5_sqmuxa_Z),
	.D(PRDATA_sig_4_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_1[6])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_1[6] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_0[6]  (
	.A(ctrl_reg[6]),
	.B(smpl_pb0_reg[6]),
	.C(PRDATA_sig_3_sqmuxa_Z),
	.D(PRDATA_sig_0_sqmuxa),
	.Y(PRDATA_sig_10_iv_0[6])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_0[6] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_1[4]  (
	.A(smpl_pb1_reg[4]),
	.B(smpl_pb2_reg[4]),
	.C(PRDATA_sig_5_sqmuxa_Z),
	.D(PRDATA_sig_4_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_1[4])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_1[4] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_0[4]  (
	.A(ctrl_reg[4]),
	.B(smpl_pb0_reg[4]),
	.C(PRDATA_sig_3_sqmuxa_Z),
	.D(PRDATA_sig_0_sqmuxa),
	.Y(PRDATA_sig_10_iv_0[4])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_0[4] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_1[2]  (
	.A(smpl_pb1_reg[2]),
	.B(smpl_pb2_reg[2]),
	.C(PRDATA_sig_5_sqmuxa_Z),
	.D(PRDATA_sig_4_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_1[2])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_1[2] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_0[2]  (
	.A(ctrl_reg[2]),
	.B(smpl_pb0_reg[2]),
	.C(PRDATA_sig_3_sqmuxa_Z),
	.D(PRDATA_sig_0_sqmuxa),
	.Y(PRDATA_sig_10_iv_0[2])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_0[2] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_1[7]  (
	.A(smpl_pb1_reg[7]),
	.B(smpl_pb2_reg[7]),
	.C(PRDATA_sig_5_sqmuxa_Z),
	.D(PRDATA_sig_4_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_1[7])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_1[7] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_0[7]  (
	.A(smpl_pb0_reg[7]),
	.B(FFT_Result_to_Pixel_Bar_0_INT),
	.C(PRDATA_sig_0_sqmuxa),
	.D(PRDATA_sig_3_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_0[7])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_0[7] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_1[5]  (
	.A(smpl_pb1_reg[5]),
	.B(smpl_pb2_reg[5]),
	.C(PRDATA_sig_5_sqmuxa_Z),
	.D(PRDATA_sig_4_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_1[5])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_1[5] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_0[5]  (
	.A(ctrl_reg[5]),
	.B(smpl_pb0_reg[5]),
	.C(PRDATA_sig_3_sqmuxa_Z),
	.D(PRDATA_sig_0_sqmuxa),
	.Y(PRDATA_sig_10_iv_0[5])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_0[5] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_1[0]  (
	.A(smpl_pb1_reg[0]),
	.B(smpl_pb2_reg[0]),
	.C(PRDATA_sig_5_sqmuxa_Z),
	.D(PRDATA_sig_4_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_1[0])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_1[0] .INIT=16'hEAC0;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_0[0]  (
	.A(smpl_pb0_reg[0]),
	.B(FFT_Result_to_Pixel_Bar_0_fft_read_done),
	.C(PRDATA_sig_0_sqmuxa),
	.D(PRDATA_sig_3_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_0[0])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_0[0] .INIT=16'hEAC0;
// @53:253
  CFG3 \p_reg_ctrl.ctrl_reg_7[1]  (
	.A(un5_psel),
	.B(FFT_0_out_valid),
	.C(N_111),
	.Y(ctrl_reg_7[1])
);
defparam \p_reg_ctrl.ctrl_reg_7[1] .INIT=8'hE4;
// @53:194
  CFG3 \p_APB_Reg_Read.PRDATA_sig_10_iv_3[3]  (
	.A(PRDATA_sig_10_iv_1[3]),
	.B(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[3]),
	.C(PRDATA_sig_1_sqmuxa),
	.Y(PRDATA_sig_10_iv_3[3])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_3[3] .INIT=8'hEA;
// @53:194
  CFG3 \p_APB_Reg_Read.PRDATA_sig_10_iv_2[3]  (
	.A(smpl_pb3_reg[3]),
	.B(PRDATA_sig_10_iv_0[3]),
	.C(PRDATA_sig_6_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_2[3])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_2[3] .INIT=8'hEC;
// @53:194
  CFG3 \p_APB_Reg_Read.PRDATA_sig_10_iv_3[1]  (
	.A(PRDATA_sig_10_iv_1[1]),
	.B(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[1]),
	.C(PRDATA_sig_1_sqmuxa),
	.Y(PRDATA_sig_10_iv_3[1])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_3[1] .INIT=8'hEA;
// @53:194
  CFG3 \p_APB_Reg_Read.PRDATA_sig_10_iv_3[6]  (
	.A(PRDATA_sig_10_iv_1[6]),
	.B(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[6]),
	.C(PRDATA_sig_1_sqmuxa),
	.Y(PRDATA_sig_10_iv_3[6])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_3[6] .INIT=8'hEA;
// @53:194
  CFG3 \p_APB_Reg_Read.PRDATA_sig_10_iv_2[6]  (
	.A(smpl_pb3_reg[6]),
	.B(PRDATA_sig_10_iv_0[6]),
	.C(PRDATA_sig_6_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_2[6])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_2[6] .INIT=8'hEC;
// @53:194
  CFG3 \p_APB_Reg_Read.PRDATA_sig_10_iv_3[4]  (
	.A(PRDATA_sig_10_iv_1[4]),
	.B(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[4]),
	.C(PRDATA_sig_1_sqmuxa),
	.Y(PRDATA_sig_10_iv_3[4])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_3[4] .INIT=8'hEA;
// @53:194
  CFG3 \p_APB_Reg_Read.PRDATA_sig_10_iv_2[4]  (
	.A(smpl_pb3_reg[4]),
	.B(PRDATA_sig_10_iv_0[4]),
	.C(PRDATA_sig_6_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_2[4])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_2[4] .INIT=8'hEC;
// @53:194
  CFG3 \p_APB_Reg_Read.PRDATA_sig_10_iv_3[2]  (
	.A(PRDATA_sig_10_iv_1[2]),
	.B(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[2]),
	.C(PRDATA_sig_1_sqmuxa),
	.Y(PRDATA_sig_10_iv_3[2])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_3[2] .INIT=8'hEA;
// @53:194
  CFG3 \p_APB_Reg_Read.PRDATA_sig_10_iv_2[2]  (
	.A(smpl_pb3_reg[2]),
	.B(PRDATA_sig_10_iv_0[2]),
	.C(PRDATA_sig_6_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_2[2])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_2[2] .INIT=8'hEC;
// @53:194
  CFG3 \p_APB_Reg_Read.PRDATA_sig_10_iv_3[7]  (
	.A(PRDATA_sig_10_iv_1[7]),
	.B(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[7]),
	.C(PRDATA_sig_1_sqmuxa),
	.Y(PRDATA_sig_10_iv_3[7])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_3[7] .INIT=8'hEA;
// @53:194
  CFG3 \p_APB_Reg_Read.PRDATA_sig_10_iv_2[7]  (
	.A(smpl_pb3_reg[7]),
	.B(PRDATA_sig_10_iv_0[7]),
	.C(PRDATA_sig_6_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_2[7])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_2[7] .INIT=8'hEC;
// @53:194
  CFG3 \p_APB_Reg_Read.PRDATA_sig_10_iv_3[5]  (
	.A(PRDATA_sig_10_iv_1[5]),
	.B(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[5]),
	.C(PRDATA_sig_1_sqmuxa),
	.Y(PRDATA_sig_10_iv_3[5])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_3[5] .INIT=8'hEA;
// @53:194
  CFG3 \p_APB_Reg_Read.PRDATA_sig_10_iv_2[5]  (
	.A(smpl_pb3_reg[5]),
	.B(PRDATA_sig_10_iv_0[5]),
	.C(PRDATA_sig_6_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_2[5])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_2[5] .INIT=8'hEC;
// @58:428
  CFG4 \p_reg_smpl_adr.delay_cnt_5_i_a2_0_RNI8LPD1[0]  (
	.A(smpl_data_stable_1z),
	.B(delay_cnt[0]),
	.C(un12_psel),
	.D(N_167),
	.Y(delay_cnt_5_i_a2_0_RNI8LPD1[0])
);
defparam \p_reg_smpl_adr.delay_cnt_5_i_a2_0_RNI8LPD1[0] .INIT=16'h4F5F;
// @53:253
  CFG4 \p_reg_ctrl.ctrl_reg_7[0]  (
	.A(N_112),
	.B(FFT_Result_to_Pixel_Bar_0_fft_read_done),
	.C(un2_fft_dat_ready_last),
	.D(un5_psel),
	.Y(ctrl_reg_7[0])
);
defparam \p_reg_ctrl.ctrl_reg_7[0] .INIT=16'hAA0C;
// @53:253
  CFG4 \p_reg_ctrl.ctrl_reg_7[7]  (
	.A(N_105),
	.B(FFT_Result_to_Pixel_Bar_0_INT),
	.C(un2_fft_dat_ready_last),
	.D(un5_psel),
	.Y(ctrl_reg_7[7])
);
defparam \p_reg_ctrl.ctrl_reg_7[7] .INIT=16'hAAFC;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv_4[0]  (
	.A(PRDATA_sig_10_iv_0[0]),
	.B(smpl_pb3_reg[0]),
	.C(PRDATA_sig_10_iv_1[0]),
	.D(PRDATA_sig_6_sqmuxa_Z),
	.Y(PRDATA_sig_10_iv_4[0])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv_4[0] .INIT=16'hFEFA;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv[6]  (
	.A(PRDATA_sig_2_sqmuxa_Z),
	.B(PbCr_0_Data_in[6]),
	.C(PRDATA_sig_10_iv_3[6]),
	.D(PRDATA_sig_10_iv_2[6]),
	.Y(PRDATA_sig_10[6])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv[6] .INIT=16'hFFF8;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv[7]  (
	.A(PRDATA_sig_2_sqmuxa_Z),
	.B(PbCr_0_Data_in[7]),
	.C(PRDATA_sig_10_iv_3[7]),
	.D(PRDATA_sig_10_iv_2[7]),
	.Y(PRDATA_sig_10[7])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv[7] .INIT=16'hFFF8;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv[0]  (
	.A(PbCr_0_Data_in_m[0]),
	.B(PRDATA_sig_10_iv_4[0]),
	.C(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[0]),
	.D(PRDATA_sig_1_sqmuxa),
	.Y(PRDATA_sig_10[0])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv[0] .INIT=16'hFEEE;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv[2]  (
	.A(PRDATA_sig_2_sqmuxa_Z),
	.B(PbCr_0_Data_in[2]),
	.C(PRDATA_sig_10_iv_3[2]),
	.D(PRDATA_sig_10_iv_2[2]),
	.Y(PRDATA_sig_10[2])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv[2] .INIT=16'hFFF8;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv[3]  (
	.A(PRDATA_sig_2_sqmuxa_Z),
	.B(PbCr_0_Data_in[3]),
	.C(PRDATA_sig_10_iv_3[3]),
	.D(PRDATA_sig_10_iv_2[3]),
	.Y(PRDATA_sig_10[3])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv[3] .INIT=16'hFFF8;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv[4]  (
	.A(PRDATA_sig_2_sqmuxa_Z),
	.B(PbCr_0_Data_in[4]),
	.C(PRDATA_sig_10_iv_3[4]),
	.D(PRDATA_sig_10_iv_2[4]),
	.Y(PRDATA_sig_10[4])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv[4] .INIT=16'hFFF8;
// @53:194
  CFG4 \p_APB_Reg_Read.PRDATA_sig_10_iv[5]  (
	.A(PRDATA_sig_2_sqmuxa_Z),
	.B(PbCr_0_Data_in[5]),
	.C(PRDATA_sig_10_iv_3[5]),
	.D(PRDATA_sig_10_iv_2[5]),
	.Y(PRDATA_sig_10[5])
);
defparam \p_APB_Reg_Read.PRDATA_sig_10_iv[5] .INIT=16'hFFF8;
// @53:316
  Alpha_Max_plus_Beta_Min Alpha_Max_plus_Beta_Min_0 (
	.FFT_0_out_dat_real(FFT_0_out_dat_real[8:0]),
	.AMpBM_0_result_sig(AMpBM_0_result_sig[7:0]),
	.FFT_0_out_dat_imag(FFT_0_out_dat_imag[8:0]),
	.AMpBM_0_o_flow_sig(AMpBM_0_o_flow_sig),
	.FFT_0_out_valid(FFT_0_out_valid),
	.AMpBM_0_out_valid_sig(AMpBM_0_out_valid_sig),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.comp_rstn(comp_rstn_Z)
);
// @53:349
  Pixelbar_Creator Pixelbar_Creator_0 (
	.PbCr_0_Data_in(PbCr_0_Data_in[7:2]),
	.AMpBM_0_result_sig(AMpBM_0_result_sig[5:0]),
	.smpl_pb0_reg(smpl_pb0_reg[7:0]),
	.smpl_pb2_reg(smpl_pb2_reg[7:0]),
	.smpl_pb1_reg(smpl_pb1_reg[7:0]),
	.smpl_pb3_reg(smpl_pb3_reg[7:0]),
	.AMpBM_0_o_flow_sig(AMpBM_0_o_flow_sig),
	.un2_mag_result_corrected_i(un2_mag_result_corrected_i),
	.AMpBM_0_out_valid_sig(AMpBM_0_out_valid_sig),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.comp_rstn(comp_rstn_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Result_to_Pixel_Bar */

module timerZ0 (
  FCCC_C0_0_GL0,
  rstn_i_i,
  CLK_SPI_sig
)
;
input FCCC_C0_0_GL0 ;
input rstn_i_i ;
output CLK_SPI_sig ;
wire FCCC_C0_0_GL0 ;
wire rstn_i_i ;
wire CLK_SPI_sig ;
wire [5:0] counter;
wire [0:0] counter_i;
wire [5:1] counter_3;
wire timer_clock_out_sig_Z ;
wire VCC ;
wire un6_counter ;
wire GND ;
wire un11_counter_axbxc2_Z ;
wire un11_counter_axbxc3_Z ;
wire un5_counter_2 ;
wire un2_counter_2 ;
wire un2_counter ;
wire un11_counter_c4 ;
wire N_1 ;
  CLKINT timer_clock_out_sig_inferred_clock_RNIPHR7 (
	.Y(CLK_SPI_sig),
	.A(timer_clock_out_sig_Z)
);
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @31:47
  SLE timer_clock_out_sig (
	.Q(timer_clock_out_sig_Z),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter[5]),
	.EN(un6_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[2]  (
	.Q(counter[2]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_axbxc2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[3]  (
	.Q(counter[3]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_axbxc3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[4]  (
	.Q(counter[4]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[5]  (
	.Q(counter[5]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:60
  CFG4 \gen_else.un6_counter  (
	.A(un5_counter_2),
	.B(un2_counter_2),
	.C(counter[2]),
	.D(counter[1]),
	.Y(un6_counter)
);
defparam \gen_else.un6_counter .INIT=16'h000E;
// @31:56
  CFG4 \gen_else.un2_counter_2  (
	.A(counter[5]),
	.B(counter[4]),
	.C(counter[3]),
	.D(counter[0]),
	.Y(un2_counter_2)
);
defparam \gen_else.un2_counter_2 .INIT=16'h0800;
// @31:60
  CFG4 \gen_else.un5_counter_2  (
	.A(counter[5]),
	.B(counter[4]),
	.C(counter[3]),
	.D(counter[0]),
	.Y(un5_counter_2)
);
defparam \gen_else.un5_counter_2 .INIT=16'h4000;
// @31:61
  CFG3 un11_counter_axbxc2 (
	.A(counter[2]),
	.B(counter[1]),
	.C(counter[0]),
	.Y(un11_counter_axbxc2_Z)
);
defparam un11_counter_axbxc2.INIT=8'h6A;
// @31:56
  CFG3 \gen_else.un2_counter  (
	.A(counter[1]),
	.B(un2_counter_2),
	.C(counter[2]),
	.Y(un2_counter)
);
defparam \gen_else.un2_counter .INIT=8'h04;
// @31:61
  CFG4 un11_counter_ac0_5 (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un11_counter_c4)
);
defparam un11_counter_ac0_5.INIT=16'h8000;
// @31:61
  CFG4 un11_counter_axbxc3 (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un11_counter_axbxc3_Z)
);
defparam un11_counter_axbxc3.INIT=16'h6AAA;
// @31:52
  CFG3 \counter_3[1]  (
	.A(counter[0]),
	.B(un2_counter),
	.C(counter[1]),
	.Y(counter_3[1])
);
defparam \counter_3[1] .INIT=8'h12;
// @31:52
  CFG3 \counter_3[4]  (
	.A(un2_counter),
	.B(counter[4]),
	.C(un11_counter_c4),
	.Y(counter_3[4])
);
defparam \counter_3[4] .INIT=8'h14;
// @31:52
  CFG4 \counter_3[5]  (
	.A(counter[5]),
	.B(counter[4]),
	.C(un11_counter_c4),
	.D(un2_counter),
	.Y(counter_3[5])
);
defparam \counter_3[5] .INIT=16'h006A;
//@56:216
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timerZ0 */

module timerZ2_0 (
  timer_indicator_sig,
  CLK_SPI_sig,
  rstn_i_i
)
;
output timer_indicator_sig ;
input CLK_SPI_sig ;
input rstn_i_i ;
wire timer_indicator_sig ;
wire CLK_SPI_sig ;
wire rstn_i_i ;
wire [18:0] counter;
wire [0:0] counter_i;
wire [18:5] counter_3;
wire VCC ;
wire un11_counter_cry_11_S ;
wire GND ;
wire un11_counter_cry_12_S ;
wire un11_counter_cry_14_S ;
wire un11_counter_cry_1_S ;
wire un11_counter_cry_2_S ;
wire un11_counter_cry_3_S ;
wire un11_counter_cry_4_S ;
wire un11_counter_cry_6_S ;
wire un11_counter_cry_7_S ;
wire un11_counter_cry_9_S ;
wire un11_counter_cry_10_S ;
wire un2_counter ;
wire un11_counter_s_1_704_FCO ;
wire un11_counter_s_1_704_S ;
wire un11_counter_s_1_704_Y ;
wire un11_counter_cry_1_Z ;
wire un11_counter_cry_1_Y ;
wire un11_counter_cry_2_Z ;
wire un11_counter_cry_2_Y ;
wire un11_counter_cry_3_Z ;
wire un11_counter_cry_3_Y ;
wire un11_counter_cry_4_Z ;
wire un11_counter_cry_4_Y ;
wire un11_counter_cry_5_Z ;
wire un11_counter_cry_5_S ;
wire un11_counter_cry_5_Y ;
wire un11_counter_cry_6_Z ;
wire un11_counter_cry_6_Y ;
wire un11_counter_cry_7_Z ;
wire un11_counter_cry_7_Y ;
wire un11_counter_cry_8_Z ;
wire un11_counter_cry_8_S ;
wire un11_counter_cry_8_Y ;
wire un11_counter_cry_9_Z ;
wire un11_counter_cry_9_Y ;
wire un11_counter_cry_10_Z ;
wire un11_counter_cry_10_Y ;
wire un11_counter_cry_11_Z ;
wire un11_counter_cry_11_Y ;
wire un11_counter_cry_12_Z ;
wire un11_counter_cry_12_Y ;
wire un11_counter_cry_13_Z ;
wire un11_counter_cry_13_S ;
wire un11_counter_cry_13_Y ;
wire un11_counter_cry_14_Z ;
wire un11_counter_cry_14_Y ;
wire un11_counter_cry_15_Z ;
wire un11_counter_cry_15_S ;
wire un11_counter_cry_15_Y ;
wire un11_counter_cry_16_Z ;
wire un11_counter_cry_16_S ;
wire un11_counter_cry_16_Y ;
wire un11_counter_s_18_FCO ;
wire un11_counter_s_18_S ;
wire un11_counter_s_18_Y ;
wire un11_counter_cry_17_Z ;
wire un11_counter_cry_17_S ;
wire un11_counter_cry_17_Y ;
wire un2_counter_13 ;
wire un2_counter_12 ;
wire un2_counter_11 ;
wire un2_counter_10 ;
wire un2_counter_14 ;
wire N_1 ;
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @31:47
  SLE \counter[11]  (
	.Q(counter[11]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[12]  (
	.Q(counter[12]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[13]  (
	.Q(counter[13]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[14]  (
	.Q(counter[14]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[15]  (
	.Q(counter[15]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[16]  (
	.Q(counter[16]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[17]  (
	.Q(counter[17]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[18]  (
	.Q(counter[18]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[2]  (
	.Q(counter[2]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[3]  (
	.Q(counter[3]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[4]  (
	.Q(counter[4]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[5]  (
	.Q(counter[5]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[6]  (
	.Q(counter[6]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[7]  (
	.Q(counter[7]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[8]  (
	.Q(counter[8]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[9]  (
	.Q(counter[9]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[10]  (
	.Q(counter[10]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE timer_indic_sig (
	.Q(timer_indicator_sig),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un2_counter),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  ARI1 un11_counter_s_1_704 (
	.FCO(un11_counter_s_1_704_FCO),
	.S(un11_counter_s_1_704_S),
	.Y(un11_counter_s_1_704_Y),
	.B(counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un11_counter_s_1_704.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_1 (
	.FCO(un11_counter_cry_1_Z),
	.S(un11_counter_cry_1_S),
	.Y(un11_counter_cry_1_Y),
	.B(counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_s_1_704_FCO)
);
defparam un11_counter_cry_1.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_2 (
	.FCO(un11_counter_cry_2_Z),
	.S(un11_counter_cry_2_S),
	.Y(un11_counter_cry_2_Y),
	.B(counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_1_Z)
);
defparam un11_counter_cry_2.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_3 (
	.FCO(un11_counter_cry_3_Z),
	.S(un11_counter_cry_3_S),
	.Y(un11_counter_cry_3_Y),
	.B(counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_2_Z)
);
defparam un11_counter_cry_3.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_4 (
	.FCO(un11_counter_cry_4_Z),
	.S(un11_counter_cry_4_S),
	.Y(un11_counter_cry_4_Y),
	.B(counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_3_Z)
);
defparam un11_counter_cry_4.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_5 (
	.FCO(un11_counter_cry_5_Z),
	.S(un11_counter_cry_5_S),
	.Y(un11_counter_cry_5_Y),
	.B(counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_4_Z)
);
defparam un11_counter_cry_5.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_6 (
	.FCO(un11_counter_cry_6_Z),
	.S(un11_counter_cry_6_S),
	.Y(un11_counter_cry_6_Y),
	.B(counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_5_Z)
);
defparam un11_counter_cry_6.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_7 (
	.FCO(un11_counter_cry_7_Z),
	.S(un11_counter_cry_7_S),
	.Y(un11_counter_cry_7_Y),
	.B(counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_6_Z)
);
defparam un11_counter_cry_7.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_8 (
	.FCO(un11_counter_cry_8_Z),
	.S(un11_counter_cry_8_S),
	.Y(un11_counter_cry_8_Y),
	.B(counter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_7_Z)
);
defparam un11_counter_cry_8.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_9 (
	.FCO(un11_counter_cry_9_Z),
	.S(un11_counter_cry_9_S),
	.Y(un11_counter_cry_9_Y),
	.B(counter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_8_Z)
);
defparam un11_counter_cry_9.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_10 (
	.FCO(un11_counter_cry_10_Z),
	.S(un11_counter_cry_10_S),
	.Y(un11_counter_cry_10_Y),
	.B(counter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_9_Z)
);
defparam un11_counter_cry_10.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_11 (
	.FCO(un11_counter_cry_11_Z),
	.S(un11_counter_cry_11_S),
	.Y(un11_counter_cry_11_Y),
	.B(counter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_10_Z)
);
defparam un11_counter_cry_11.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_12 (
	.FCO(un11_counter_cry_12_Z),
	.S(un11_counter_cry_12_S),
	.Y(un11_counter_cry_12_Y),
	.B(counter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_11_Z)
);
defparam un11_counter_cry_12.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_13 (
	.FCO(un11_counter_cry_13_Z),
	.S(un11_counter_cry_13_S),
	.Y(un11_counter_cry_13_Y),
	.B(counter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_12_Z)
);
defparam un11_counter_cry_13.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_14 (
	.FCO(un11_counter_cry_14_Z),
	.S(un11_counter_cry_14_S),
	.Y(un11_counter_cry_14_Y),
	.B(counter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_13_Z)
);
defparam un11_counter_cry_14.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_15 (
	.FCO(un11_counter_cry_15_Z),
	.S(un11_counter_cry_15_S),
	.Y(un11_counter_cry_15_Y),
	.B(counter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_14_Z)
);
defparam un11_counter_cry_15.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_16 (
	.FCO(un11_counter_cry_16_Z),
	.S(un11_counter_cry_16_S),
	.Y(un11_counter_cry_16_Y),
	.B(counter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_15_Z)
);
defparam un11_counter_cry_16.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_s_18 (
	.FCO(un11_counter_s_18_FCO),
	.S(un11_counter_s_18_S),
	.Y(un11_counter_s_18_Y),
	.B(counter[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_17_Z)
);
defparam un11_counter_s_18.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_17 (
	.FCO(un11_counter_cry_17_Z),
	.S(un11_counter_cry_17_S),
	.Y(un11_counter_cry_17_Y),
	.B(counter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_16_Z)
);
defparam un11_counter_cry_17.INIT=20'h4AA00;
// @31:56
  CFG4 \gen_else.un2_counter_13  (
	.A(counter[10]),
	.B(counter[7]),
	.C(counter[6]),
	.D(counter[5]),
	.Y(un2_counter_13)
);
defparam \gen_else.un2_counter_13 .INIT=16'h0001;
// @31:56
  CFG4 \gen_else.un2_counter_12  (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un2_counter_12)
);
defparam \gen_else.un2_counter_12 .INIT=16'h8000;
// @31:56
  CFG4 \gen_else.un2_counter_11  (
	.A(counter[15]),
	.B(counter[13]),
	.C(counter[8]),
	.D(counter[4]),
	.Y(un2_counter_11)
);
defparam \gen_else.un2_counter_11 .INIT=16'h8000;
// @31:56
  CFG4 \gen_else.un2_counter_10  (
	.A(counter[18]),
	.B(counter[17]),
	.C(counter[16]),
	.D(counter[14]),
	.Y(un2_counter_10)
);
defparam \gen_else.un2_counter_10 .INIT=16'h0080;
// @31:56
  CFG4 \gen_else.un2_counter_14  (
	.A(counter[9]),
	.B(un2_counter_10),
	.C(counter[12]),
	.D(counter[11]),
	.Y(un2_counter_14)
);
defparam \gen_else.un2_counter_14 .INIT=16'h0004;
// @31:56
  CFG4 \gen_else.un2_counter  (
	.A(un2_counter_11),
	.B(un2_counter_13),
	.C(un2_counter_12),
	.D(un2_counter_14),
	.Y(un2_counter)
);
defparam \gen_else.un2_counter .INIT=16'h8000;
// @31:52
  CFG2 \counter_3[18]  (
	.A(un2_counter),
	.B(un11_counter_s_18_S),
	.Y(counter_3[18])
);
defparam \counter_3[18] .INIT=4'h4;
// @31:52
  CFG2 \counter_3[17]  (
	.A(un2_counter),
	.B(un11_counter_cry_17_S),
	.Y(counter_3[17])
);
defparam \counter_3[17] .INIT=4'h4;
// @31:52
  CFG2 \counter_3[16]  (
	.A(un2_counter),
	.B(un11_counter_cry_16_S),
	.Y(counter_3[16])
);
defparam \counter_3[16] .INIT=4'h4;
// @31:52
  CFG2 \counter_3[15]  (
	.A(un2_counter),
	.B(un11_counter_cry_15_S),
	.Y(counter_3[15])
);
defparam \counter_3[15] .INIT=4'h4;
// @31:52
  CFG2 \counter_3[13]  (
	.A(un2_counter),
	.B(un11_counter_cry_13_S),
	.Y(counter_3[13])
);
defparam \counter_3[13] .INIT=4'h4;
// @31:52
  CFG2 \counter_3[8]  (
	.A(un2_counter),
	.B(un11_counter_cry_8_S),
	.Y(counter_3[8])
);
defparam \counter_3[8] .INIT=4'h4;
// @31:52
  CFG2 \counter_3[5]  (
	.A(un2_counter),
	.B(un11_counter_cry_5_S),
	.Y(counter_3[5])
);
defparam \counter_3[5] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timerZ2_0 */

module Nokia5110_Driver (
  Board_J7_c,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_5,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_8,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_4,
  COREABC_C0_0_APB3master_PADDR_0,
  INSTR_SCMD,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  N_164,
  STBACCAPB_1,
  COREABC_C0_0_APB3master_PSELx,
  COREABC_C0_0_APB3master_PENABLE,
  Nokia5110_Driver_0_driver_busy,
  N_105,
  N_111,
  N_112,
  N_106,
  N_107,
  N_108,
  N_109,
  N_110,
  FCCC_C0_0_GL0,
  chip_enable_sig_i
)
;
inout [3:0] Board_J7_c /* synthesis syn_tristate = 1 */ ;
input COREABC_C0_0_APB3master_PADDR_2 ;
input COREABC_C0_0_APB3master_PADDR_5 ;
input COREABC_C0_0_APB3master_PADDR_3 ;
input COREABC_C0_0_APB3master_PADDR_8 ;
input COREABC_C0_0_APB3master_PADDR_1 ;
input COREABC_C0_0_APB3master_PADDR_4 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
input [1:0] INSTR_SCMD ;
output [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input N_164 ;
input STBACCAPB_1 ;
input COREABC_C0_0_APB3master_PSELx ;
input COREABC_C0_0_APB3master_PENABLE ;
output Nokia5110_Driver_0_driver_busy ;
input N_105 ;
input N_111 ;
input N_112 ;
input N_106 ;
input N_107 ;
input N_108 ;
input N_109 ;
input N_110 ;
input FCCC_C0_0_GL0 ;
output chip_enable_sig_i ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire N_164 ;
wire STBACCAPB_1 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire Nokia5110_Driver_0_driver_busy ;
wire N_105 ;
wire N_111 ;
wire N_112 ;
wire N_106 ;
wire N_107 ;
wire N_108 ;
wire N_109 ;
wire N_110 ;
wire FCCC_C0_0_GL0 ;
wire chip_enable_sig_i ;
wire [0:0] Driver_reg_ctrl_RNIALOT;
wire [8:0] uSRAM_A_ADDR_sig;
wire [8:0] uSRAM_B_ADDR_sig;
wire [8:3] uSRAM_B_ADDR_sig_7;
wire [7:0] prdata_sig_12;
wire [6:0] LCD_reg_mem_X;
wire [2:0] frame_count;
wire [2:0] init_step;
wire [7:0] uSRAM_C_DIN_sig;
wire [7:0] SPIout_byte;
wire [7:1] SPIout_byte_13;
wire [7:0] LCD_reg_mem_data;
wire [7:0] A_DOUT_sig;
wire [2:0] LCD_reg_mem_Y;
wire [6:0] LCD_reg_Vop_set;
wire [2:2] Driver_reg_ctrl_o;
wire [7:0] Driver_reg_ctrl;
wire [2:0] LCD_reg_func_set;
wire [2:0] LCD_reg_disp_ctrl;
wire [1:0] LCD_reg_temp_ctrl;
wire [2:0] LCD_reg_bias_sys;
wire [0:0] LCD_State;
wire [0:0] LCD_State_ns;
wire [0:0] un1_screen_send_6_i;
wire [7:0] mem2_1_o;
wire [17:2] mem2_1_mem2_1_0_0_A_DOUT;
wire [7:0] mem2_o;
wire [17:2] mem2_1_mem2_1_0_0_B_DOUT;
wire [17:2] mem2_1_mem2_1_0_1_A_DOUT;
wire [17:2] mem2_1_mem2_1_0_1_B_DOUT;
wire [17:2] mem2_1_mem2_1_0_2_A_DOUT;
wire [17:2] mem2_1_mem2_1_0_2_B_DOUT;
wire [17:2] mem2_1_mem2_1_0_3_A_DOUT;
wire [17:2] mem2_1_mem2_1_0_3_B_DOUT;
wire [7:0] mem_1_o;
wire [17:2] mem_1_mem_1_0_0_A_DOUT;
wire [7:0] mem_o;
wire [17:2] mem_1_mem_1_0_0_B_DOUT;
wire [17:2] mem_1_mem_1_0_1_A_DOUT;
wire [17:2] mem_1_mem_1_0_1_B_DOUT;
wire [17:2] mem_1_mem_1_0_2_A_DOUT;
wire [17:2] mem_1_mem_1_0_2_B_DOUT;
wire [17:2] mem_1_mem_1_0_3_A_DOUT;
wire [17:2] mem_1_mem_1_0_3_B_DOUT;
wire [1:1] prdata_sig_12_5_1_1;
wire [7:3] prdata_sig_12_6_1_0;
wire [2:2] prdata_sig_12_5_1_0;
wire [7:2] SPIout_byte_13_1_1;
wire [1:1] SPIout_byte_13_1_i_m2_1;
wire [5:3] prdata_sig_12_1_0;
wire [1:1] SPIout_byte_13_0_0_tz;
wire rstn_i_i ;
wire chip_enable_sig_Z ;
wire VCC ;
wire un21_math_result_cry_0_Y ;
wire GND ;
wire un21_math_result_cry_1_S ;
wire un21_math_result_cry_2_S ;
wire un21_math_result_cry_3_S ;
wire un21_math_result_cry_4_S ;
wire un21_math_result_cry_5_S ;
wire un21_math_result_s_6_S ;
wire N_45_i ;
wire N_43_i ;
wire N_41_i ;
wire N_29_i ;
wire N_39_i ;
wire N_70_i ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_S ;
wire un54_psel ;
wire un47_psel ;
wire un1_screen_send_7_i ;
wire LCD_reg_mem_data_1_sqmuxa_Z ;
wire un61_psel ;
wire N_554_i ;
wire N_526_i ;
wire un40_psel ;
wire un12_psel ;
wire un19_psel ;
wire un26_psel ;
wire un33_psel ;
wire data_command_queue_sig_Z ;
wire SPIout_byte_11_sqmuxa ;
wire frame_start_Z ;
wire frame_start_0_sqmuxa ;
wire N_38_i ;
wire N_52 ;
wire SPICLK_last_sig_Z ;
wire CLK_SPI_sig ;
wire timer_indicator_last_sig_Z ;
wire timer_indicator_sig ;
wire un5_psel ;
wire N_47_i ;
wire SPIDO_sig_Z ;
wire frame_get_bit_Z ;
wire frame_get_bit_4_iv_i ;
wire screen_finished_Z ;
wire screen_finished_4_iv_i ;
wire refresh_indicator_Z ;
wire refresh_indicator_0_Z ;
wire uSRAM_C_BLK_sig_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_Y ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_FCO ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_S ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_Y ;
wire un21_math_result_cry_0_Z ;
wire un21_math_result_cry_0_S ;
wire un21_math_result_cry_1_Z ;
wire un21_math_result_cry_1_Y ;
wire un21_math_result_cry_2_Z ;
wire un21_math_result_cry_2_Y ;
wire un21_math_result_cry_3_Z ;
wire un21_math_result_cry_3_Y ;
wire un21_math_result_cry_4_Z ;
wire un21_math_result_cry_4_Y ;
wire un21_math_result_s_6_FCO ;
wire un21_math_result_s_6_Y ;
wire un21_math_result_cry_5_Z ;
wire un21_math_result_cry_5_Y ;
wire un1_Driver_reg_ctrl_1 ;
wire un1_uSRAM_C_BLK_sig_3 ;
wire un41_screen_send ;
wire N_65 ;
wire un1_frame_count_0_sqmuxa_i_a2_0_0_Z ;
wire N_78_2 ;
wire g0_2_Z ;
wire g0_3_Z ;
wire N_99 ;
wire g0_0_Z ;
wire g0_6_Z ;
wire g0_5_Z ;
wire SPIout_byte_13_1_172_i_0_0_1 ;
wire SPIout_byte_13_1_172_i_0_0 ;
wire N_357 ;
wire N_367 ;
wire N_358 ;
wire N_365 ;
wire N_368 ;
wire N_366 ;
wire N_663 ;
wire N_666 ;
wire N_665 ;
wire N_638 ;
wire SPIout_byte_13_3_129_i_0_m2_1_0 ;
wire N_54 ;
wire N_664 ;
wire N_68 ;
wire N_662 ;
wire prdata_sig_12_sn_N_10 ;
wire prdata_sig_12_sn_N_26_mux ;
wire un12_psel_4 ;
wire prdata_sig_12_sn_N_13 ;
wire un40_psel_1 ;
wire N_369 ;
wire frame_start_0_sqmuxa_0_a2_1_Z ;
wire SPIout_byte_13_sn_N_14 ;
wire un2_screen_send ;
wire N_67 ;
wire N_64 ;
wire N_93 ;
wire N_601 ;
wire N_319 ;
wire N_587 ;
wire N_329 ;
wire N_330 ;
wire N_339 ;
wire N_340 ;
wire N_341 ;
wire N_331 ;
wire refresh_indicator_0_sqmuxa_0_a2_6_Z ;
wire refresh_indicator_0_sqmuxa_0_a2_5_Z ;
wire un41_screen_send_0_a2_6 ;
wire un41_screen_send_0_a2_5 ;
wire SPIout_byte_13_3_129_i_0_a2_1 ;
wire SPIout_byte_5_sqmuxa ;
wire N_113 ;
wire un1_pwrite ;
wire N_60 ;
wire SPIout_byte_13_sn_i1_mux ;
wire N_600 ;
wire N_72 ;
wire N_56 ;
wire prdata_sig_12_sn_m18_i_0 ;
wire refresh_indicator_0_sqmuxa ;
wire uSRAM_B_ADDR_sig_1_sqmuxa_1_Z ;
wire N_85 ;
wire N_96 ;
wire N_78 ;
wire SPIout_byte_4_sqmuxa_Z ;
wire SPIout_byte_13_sn_N_16_mux_i_0 ;
wire N_62 ;
wire N_356 ;
wire N_362 ;
wire N_363 ;
wire SPIout_byte_8_sqmuxa ;
wire SPIout_byte_9_sqmuxa ;
wire N_364 ;
wire N_51 ;
wire N_50_i ;
wire N_416 ;
wire N_415 ;
wire N_414 ;
wire N_413 ;
wire N_411 ;
wire SPIout_byte_13_3_129_i_0_1 ;
wire SPIout_byte_13_3_129_i_0_0 ;
wire N_417 ;
wire N_63 ;
wire N_378 ;
wire N_376 ;
wire N_372 ;
wire N_373 ;
wire N_374 ;
wire SPIout_byte_13_3_129_i_0_2 ;
wire SPIout_byte_13_1_172_i_0_1 ;
wire N_431 ;
wire N_430 ;
wire N_429 ;
wire N_69 ;
wire un1_frame_count_0_sqmuxa_i_a2_0_0_RNIQ23O_Z ;
wire SPIout_byte_13_3_129_i_0_4 ;
wire N_212 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_8 ;
wire N_7 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
  CLKINT \Driver_reg_ctrl_RNIALOT_0[0]  (
	.Y(rstn_i_i),
	.A(Driver_reg_ctrl_RNIALOT[0])
);
  CFG1 chip_enable_sig_RNIDACE (
	.A(chip_enable_sig_Z),
	.Y(chip_enable_sig_i)
);
defparam chip_enable_sig_RNIDACE.INIT=2'h1;
// @56:464
  SLE \uSRAM_A_ADDR_sig[2]  (
	.Q(uSRAM_A_ADDR_sig[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:464
  SLE \uSRAM_A_ADDR_sig[3]  (
	.Q(uSRAM_A_ADDR_sig[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:464
  SLE \uSRAM_A_ADDR_sig[4]  (
	.Q(uSRAM_A_ADDR_sig[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:464
  SLE \uSRAM_A_ADDR_sig[5]  (
	.Q(uSRAM_A_ADDR_sig[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:464
  SLE \uSRAM_A_ADDR_sig[6]  (
	.Q(uSRAM_A_ADDR_sig[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:464
  SLE \uSRAM_A_ADDR_sig[7]  (
	.Q(uSRAM_A_ADDR_sig[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:464
  SLE \uSRAM_A_ADDR_sig[8]  (
	.Q(uSRAM_A_ADDR_sig[8]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_s_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \uSRAM_B_ADDR_sig[4]  (
	.Q(uSRAM_B_ADDR_sig[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \uSRAM_B_ADDR_sig[5]  (
	.Q(uSRAM_B_ADDR_sig[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \uSRAM_B_ADDR_sig[6]  (
	.Q(uSRAM_B_ADDR_sig[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \uSRAM_B_ADDR_sig[7]  (
	.Q(uSRAM_B_ADDR_sig[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \uSRAM_B_ADDR_sig[8]  (
	.Q(uSRAM_B_ADDR_sig[8]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:247
  SLE \prdata_sig[0]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:247
  SLE \prdata_sig[1]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:247
  SLE \prdata_sig[2]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:247
  SLE \prdata_sig[3]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:247
  SLE \prdata_sig[4]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:247
  SLE \prdata_sig[5]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:247
  SLE \prdata_sig[6]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:247
  SLE \prdata_sig[7]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:464
  SLE \uSRAM_A_ADDR_sig[0]  (
	.Q(uSRAM_A_ADDR_sig[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:464
  SLE \uSRAM_A_ADDR_sig[1]  (
	.Q(uSRAM_A_ADDR_sig[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \frame_count[0]  (
	.Q(frame_count[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_45_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \frame_count[1]  (
	.Q(frame_count[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_43_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \frame_count[2]  (
	.Q(frame_count[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_41_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \init_step[0]  (
	.Q(init_step[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_29_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \init_step[1]  (
	.Q(init_step[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_39_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \init_step[2]  (
	.Q(init_step[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step[0]),
	.EN(N_70_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \uSRAM_B_ADDR_sig[0]  (
	.Q(uSRAM_B_ADDR_sig[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \uSRAM_B_ADDR_sig[1]  (
	.Q(uSRAM_B_ADDR_sig[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \uSRAM_B_ADDR_sig[2]  (
	.Q(uSRAM_B_ADDR_sig[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \uSRAM_B_ADDR_sig[3]  (
	.Q(uSRAM_B_ADDR_sig[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:430
  SLE \LCD_reg_mem_X[2]  (
	.Q(LCD_reg_mem_X[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_110),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:430
  SLE \LCD_reg_mem_X[3]  (
	.Q(LCD_reg_mem_X[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_109),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:430
  SLE \LCD_reg_mem_X[4]  (
	.Q(LCD_reg_mem_X[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_108),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:430
  SLE \LCD_reg_mem_X[5]  (
	.Q(LCD_reg_mem_X[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_107),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:430
  SLE \LCD_reg_mem_X[6]  (
	.Q(LCD_reg_mem_X[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_106),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \uSRAM_C_DIN_sig[0]  (
	.Q(uSRAM_C_DIN_sig[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_112),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \uSRAM_C_DIN_sig[1]  (
	.Q(uSRAM_C_DIN_sig[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_111),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \uSRAM_C_DIN_sig[2]  (
	.Q(uSRAM_C_DIN_sig[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_110),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \uSRAM_C_DIN_sig[3]  (
	.Q(uSRAM_C_DIN_sig[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_109),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \uSRAM_C_DIN_sig[4]  (
	.Q(uSRAM_C_DIN_sig[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_108),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \uSRAM_C_DIN_sig[5]  (
	.Q(uSRAM_C_DIN_sig[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_107),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \uSRAM_C_DIN_sig[6]  (
	.Q(uSRAM_C_DIN_sig[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_106),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \uSRAM_C_DIN_sig[7]  (
	.Q(uSRAM_C_DIN_sig[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_105),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \SPIout_byte[6]  (
	.Q(SPIout_byte[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_13[6]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \SPIout_byte[7]  (
	.Q(SPIout_byte[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_13[7]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \LCD_reg_mem_data[0]  (
	.Q(LCD_reg_mem_data[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[0]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \LCD_reg_mem_data[1]  (
	.Q(LCD_reg_mem_data[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[1]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \LCD_reg_mem_data[2]  (
	.Q(LCD_reg_mem_data[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[2]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \LCD_reg_mem_data[3]  (
	.Q(LCD_reg_mem_data[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[3]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \LCD_reg_mem_data[4]  (
	.Q(LCD_reg_mem_data[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[4]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \LCD_reg_mem_data[5]  (
	.Q(LCD_reg_mem_data[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[5]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \LCD_reg_mem_data[6]  (
	.Q(LCD_reg_mem_data[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[6]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE \LCD_reg_mem_data[7]  (
	.Q(LCD_reg_mem_data[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(A_DOUT_sig[7]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:446
  SLE \LCD_reg_mem_Y[0]  (
	.Q(LCD_reg_mem_Y[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_112),
	.EN(un61_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:446
  SLE \LCD_reg_mem_Y[1]  (
	.Q(LCD_reg_mem_Y[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_111),
	.EN(un61_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:446
  SLE \LCD_reg_mem_Y[2]  (
	.Q(LCD_reg_mem_Y[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_110),
	.EN(un61_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:430
  SLE \LCD_reg_mem_X[0]  (
	.Q(LCD_reg_mem_X[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_112),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:430
  SLE \LCD_reg_mem_X[1]  (
	.Q(LCD_reg_mem_X[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_111),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \SPIout_byte[0]  (
	.Q(SPIout_byte[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_554_i),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \SPIout_byte[1]  (
	.Q(SPIout_byte[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_13[1]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \SPIout_byte[2]  (
	.Q(SPIout_byte[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_526_i),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \SPIout_byte[3]  (
	.Q(SPIout_byte[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_13[3]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \SPIout_byte[4]  (
	.Q(SPIout_byte[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_13[4]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \SPIout_byte[5]  (
	.Q(SPIout_byte[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_13[5]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:394
  SLE \LCD_reg_Vop_set[6]  (
	.Q(LCD_reg_Vop_set[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_106),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @58:465
  SLE A_DOUT_sig_ret_15 (
	.Q(Driver_reg_ctrl_o[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:326
  SLE \LCD_reg_func_set[1]  (
	.Q(LCD_reg_func_set[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_111),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:326
  SLE \LCD_reg_func_set[2]  (
	.Q(LCD_reg_func_set[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_110),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:343
  SLE \LCD_reg_disp_ctrl[0]  (
	.Q(LCD_reg_disp_ctrl[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_112),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:343
  SLE \LCD_reg_disp_ctrl[2]  (
	.Q(LCD_reg_disp_ctrl[2]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_110),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:362
  SLE \LCD_reg_temp_ctrl[0]  (
	.Q(LCD_reg_temp_ctrl[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_112),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:362
  SLE \LCD_reg_temp_ctrl[1]  (
	.Q(LCD_reg_temp_ctrl[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_111),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:378
  SLE \LCD_reg_bias_sys[0]  (
	.Q(LCD_reg_bias_sys[0]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_112),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:378
  SLE \LCD_reg_bias_sys[1]  (
	.Q(LCD_reg_bias_sys[1]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_111),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:378
  SLE \LCD_reg_bias_sys[2]  (
	.Q(LCD_reg_bias_sys[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_110),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:394
  SLE \LCD_reg_Vop_set[0]  (
	.Q(LCD_reg_Vop_set[0]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_112),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:394
  SLE \LCD_reg_Vop_set[1]  (
	.Q(LCD_reg_Vop_set[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_111),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:394
  SLE \LCD_reg_Vop_set[2]  (
	.Q(LCD_reg_Vop_set[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_110),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:394
  SLE \LCD_reg_Vop_set[3]  (
	.Q(LCD_reg_Vop_set[3]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_109),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:394
  SLE \LCD_reg_Vop_set[4]  (
	.Q(LCD_reg_Vop_set[4]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_108),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:394
  SLE \LCD_reg_Vop_set[5]  (
	.Q(LCD_reg_Vop_set[5]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_107),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE data_command_sig (
	.Q(Board_J7_c[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(data_command_queue_sig_Z),
	.EN(SPIout_byte_11_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE frame_start (
	.Q(frame_start_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_start_0_sqmuxa),
	.EN(Nokia5110_Driver_0_driver_busy),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE data_command_queue_sig (
	.Q(data_command_queue_sig_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_38_i),
	.EN(Nokia5110_Driver_0_driver_busy),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE chip_enable_sig (
	.Q(chip_enable_sig_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Nokia5110_Driver_0_driver_busy),
	.EN(N_52),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE SPICLK_last_sig (
	.Q(SPICLK_last_sig_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CLK_SPI_sig),
	.EN(Board_J7_c[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:136
  SLE timer_indicator_last_sig (
	.Q(timer_indicator_last_sig_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_indicator_sig),
	.EN(Board_J7_c[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:291
  SLE \Driver_reg_ctrl[0]  (
	.Q(Driver_reg_ctrl[0]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_112),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:291
  SLE \Driver_reg_ctrl[1]  (
	.Q(Driver_reg_ctrl[1]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_111),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:291
  SLE \Driver_reg_ctrl[2]  (
	.Q(Driver_reg_ctrl[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_110),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:291
  SLE \Driver_reg_ctrl[3]  (
	.Q(Driver_reg_ctrl[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_109),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:291
  SLE \Driver_reg_ctrl[4]  (
	.Q(Driver_reg_ctrl[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_108),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:291
  SLE \Driver_reg_ctrl[5]  (
	.Q(Driver_reg_ctrl[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_107),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:291
  SLE \Driver_reg_ctrl[6]  (
	.Q(Driver_reg_ctrl[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_106),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:291
  SLE \Driver_reg_ctrl[7]  (
	.Q(Driver_reg_ctrl[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_105),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:326
  SLE \LCD_reg_func_set[0]  (
	.Q(LCD_reg_func_set[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_112),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE \LCD_State[0]  (
	.Q(LCD_State[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_State_ns[0]),
	.EN(N_47_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE SPIDO_sig (
	.Q(SPIDO_sig_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte[7]),
	.EN(SPIout_byte_11_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE frame_get_bit (
	.Q(frame_get_bit_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_get_bit_4_iv_i),
	.EN(Nokia5110_Driver_0_driver_busy),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE screen_finished (
	.Q(screen_finished_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(screen_finished_4_iv_i),
	.EN(Nokia5110_Driver_0_driver_busy),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE refresh_indicator (
	.Q(refresh_indicator_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(refresh_indicator_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:410
  SLE uSRAM_C_BLK_sig (
	.Q(uSRAM_C_BLK_sig_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un47_psel),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:500
  SLE screen_send (
	.Q(Nokia5110_Driver_0_driver_busy),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_screen_send_6_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:595
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_0_cy (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Y),
	.B(LCD_State[0]),
	.C(frame_start_Z),
	.D(screen_finished_Z),
	.A(Nokia5110_Driver_0_driver_busy),
	.FCI(VCC)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_0_cy.INIT=20'h40800;
// @56:595
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_0 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_0_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_0_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_0_Y),
	.B(uSRAM_B_ADDR_sig[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_0.INIT=20'h4AA00;
// @56:595
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_1 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_1_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_1_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_1_Y),
	.B(uSRAM_B_ADDR_sig[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_0_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_1.INIT=20'h4AA00;
// @56:595
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_2 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_2_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_2_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_2_Y),
	.B(uSRAM_B_ADDR_sig[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_1_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_2.INIT=20'h4AA00;
// @56:595
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_3 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_3_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_3_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_3_Y),
	.B(uSRAM_B_ADDR_sig[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_2_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_3.INIT=20'h4AA00;
// @56:595
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_4 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_4_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_4_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_4_Y),
	.B(uSRAM_B_ADDR_sig[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_3_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_4.INIT=20'h4AA00;
// @56:595
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_5 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_5_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_5_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_5_Y),
	.B(uSRAM_B_ADDR_sig[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_4_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_5.INIT=20'h4AA00;
// @56:595
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_6 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_6_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_6_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_6_Y),
	.B(uSRAM_B_ADDR_sig[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_5_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_6.INIT=20'h4AA00;
// @56:595
  ARI1 un1_uSRAM_B_ADDR_sig_1_s_8 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_s_8_FCO),
	.S(un1_uSRAM_B_ADDR_sig_1_s_8_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_s_8_Y),
	.B(uSRAM_B_ADDR_sig[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_7_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_s_8.INIT=20'h4AA00;
// @56:595
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_7 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_7_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_7_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_7_Y),
	.B(uSRAM_B_ADDR_sig[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_6_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_7.INIT=20'h4AA00;
// @56:490
  ARI1 un21_math_result_cry_0 (
	.FCO(un21_math_result_cry_0_Z),
	.S(un21_math_result_cry_0_S),
	.Y(un21_math_result_cry_0_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[2]),
	.FCI(GND)
);
defparam un21_math_result_cry_0.INIT=20'h5D52A;
// @56:490
  ARI1 un21_math_result_cry_1 (
	.FCO(un21_math_result_cry_1_Z),
	.S(un21_math_result_cry_1_S),
	.Y(un21_math_result_cry_1_Y),
	.B(LCD_reg_mem_Y[1]),
	.C(LCD_reg_mem_Y[2]),
	.D(GND),
	.A(LCD_reg_mem_X[3]),
	.FCI(un21_math_result_cry_0_Z)
);
defparam un21_math_result_cry_1.INIT=20'h5DD22;
// @56:490
  ARI1 un21_math_result_cry_2 (
	.FCO(un21_math_result_cry_2_Z),
	.S(un21_math_result_cry_2_S),
	.Y(un21_math_result_cry_2_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[4]),
	.FCI(un21_math_result_cry_1_Z)
);
defparam un21_math_result_cry_2.INIT=20'h5E51A;
// @56:490
  ARI1 un21_math_result_cry_3 (
	.FCO(un21_math_result_cry_3_Z),
	.S(un21_math_result_cry_3_S),
	.Y(un21_math_result_cry_3_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[5]),
	.FCI(un21_math_result_cry_2_Z)
);
defparam un21_math_result_cry_3.INIT=20'h5D32C;
// @56:490
  ARI1 un21_math_result_cry_4 (
	.FCO(un21_math_result_cry_4_Z),
	.S(un21_math_result_cry_4_S),
	.Y(un21_math_result_cry_4_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[6]),
	.FCI(un21_math_result_cry_3_Z)
);
defparam un21_math_result_cry_4.INIT=20'h5E51A;
// @56:490
  ARI1 un21_math_result_s_6 (
	.FCO(un21_math_result_s_6_FCO),
	.S(un21_math_result_s_6_S),
	.Y(un21_math_result_s_6_Y),
	.B(LCD_reg_mem_Y[1]),
	.C(LCD_reg_mem_Y[2]),
	.D(GND),
	.A(VCC),
	.FCI(un21_math_result_cry_5_Z)
);
defparam un21_math_result_s_6.INIT=20'h44400;
// @56:490
  ARI1 un21_math_result_cry_5 (
	.FCO(un21_math_result_cry_5_Z),
	.S(un21_math_result_cry_5_S),
	.Y(un21_math_result_cry_5_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(VCC),
	.FCI(un21_math_result_cry_4_Z)
);
defparam un21_math_result_cry_5.INIT=20'h42C00;
// @56:156
  RAM64x18 mem2_1_mem2_1_0_0 (
	.A_DOUT({mem2_1_mem2_1_0_0_A_DOUT[17:2], mem2_1_o[1:0]}),
	.B_DOUT({mem2_1_mem2_1_0_0_B_DOUT[17:2], mem2_o[1:0]}),
	.BUSY(NC0),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[1:0]}),
	.C_WEN(un1_Driver_reg_ctrl_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem2_1_mem2_1_0_0.RAMINDEX="mem2_1[7:0]%504%8%SPEED%0%0";
// @56:156
  RAM64x18 mem2_1_mem2_1_0_1 (
	.A_DOUT({mem2_1_mem2_1_0_1_A_DOUT[17:2], mem2_1_o[3:2]}),
	.B_DOUT({mem2_1_mem2_1_0_1_B_DOUT[17:2], mem2_o[3:2]}),
	.BUSY(NC1),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[3:2]}),
	.C_WEN(un1_Driver_reg_ctrl_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem2_1_mem2_1_0_1.RAMINDEX="mem2_1[7:0]%504%8%SPEED%0%1";
// @56:156
  RAM64x18 mem2_1_mem2_1_0_2 (
	.A_DOUT({mem2_1_mem2_1_0_2_A_DOUT[17:2], mem2_1_o[5:4]}),
	.B_DOUT({mem2_1_mem2_1_0_2_B_DOUT[17:2], mem2_o[5:4]}),
	.BUSY(NC2),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[5:4]}),
	.C_WEN(un1_Driver_reg_ctrl_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem2_1_mem2_1_0_2.RAMINDEX="mem2_1[7:0]%504%8%SPEED%0%2";
// @56:156
  RAM64x18 mem2_1_mem2_1_0_3 (
	.A_DOUT({mem2_1_mem2_1_0_3_A_DOUT[17:2], mem2_1_o[7:6]}),
	.B_DOUT({mem2_1_mem2_1_0_3_B_DOUT[17:2], mem2_o[7:6]}),
	.BUSY(NC3),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[7:6]}),
	.C_WEN(un1_Driver_reg_ctrl_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem2_1_mem2_1_0_3.RAMINDEX="mem2_1[7:0]%504%8%SPEED%0%3";
// @56:155
  RAM64x18 mem_1_mem_1_0_0 (
	.A_DOUT({mem_1_mem_1_0_0_A_DOUT[17:2], mem_1_o[1:0]}),
	.B_DOUT({mem_1_mem_1_0_0_B_DOUT[17:2], mem_o[1:0]}),
	.BUSY(NC4),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[1:0]}),
	.C_WEN(un1_uSRAM_C_BLK_sig_3),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_1_mem_1_0_0.RAMINDEX="mem_1[7:0]%504%8%SPEED%0%0";
// @56:155
  RAM64x18 mem_1_mem_1_0_1 (
	.A_DOUT({mem_1_mem_1_0_1_A_DOUT[17:2], mem_1_o[3:2]}),
	.B_DOUT({mem_1_mem_1_0_1_B_DOUT[17:2], mem_o[3:2]}),
	.BUSY(NC5),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[3:2]}),
	.C_WEN(un1_uSRAM_C_BLK_sig_3),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_1_mem_1_0_1.RAMINDEX="mem_1[7:0]%504%8%SPEED%0%1";
// @56:155
  RAM64x18 mem_1_mem_1_0_2 (
	.A_DOUT({mem_1_mem_1_0_2_A_DOUT[17:2], mem_1_o[5:4]}),
	.B_DOUT({mem_1_mem_1_0_2_B_DOUT[17:2], mem_o[5:4]}),
	.BUSY(NC6),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[5:4]}),
	.C_WEN(un1_uSRAM_C_BLK_sig_3),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_1_mem_1_0_2.RAMINDEX="mem_1[7:0]%504%8%SPEED%0%2";
// @56:155
  RAM64x18 mem_1_mem_1_0_3 (
	.A_DOUT({mem_1_mem_1_0_3_A_DOUT[17:2], mem_1_o[7:6]}),
	.B_DOUT({mem_1_mem_1_0_3_B_DOUT[17:2], mem_o[7:6]}),
	.BUSY(NC7),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[7:6]}),
	.C_WEN(un1_uSRAM_C_BLK_sig_3),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_1_mem_1_0_3.RAMINDEX="mem_1[7:0]%504%8%SPEED%0%3";
// @56:500
  CFG3 \p_LCD_SPI_Control.un41_screen_send_0_a2_RNI2KRP  (
	.A(un41_screen_send),
	.B(LCD_State[0]),
	.C(frame_start_Z),
	.Y(N_65)
);
defparam \p_LCD_SPI_Control.un41_screen_send_0_a2_RNI2KRP .INIT=8'h4F;
// @56:521
  CFG3 un1_frame_count_0_sqmuxa_i_a2_0_0 (
	.A(frame_count[2]),
	.B(frame_count[0]),
	.C(frame_count[1]),
	.Y(un1_frame_count_0_sqmuxa_i_a2_0_0_Z)
);
defparam un1_frame_count_0_sqmuxa_i_a2_0_0.INIT=8'h80;
// @56:500
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_a2_3_2  (
	.A(frame_start_Z),
	.B(init_step[1]),
	.C(LCD_State[0]),
	.Y(N_78_2)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_a2_3_2 .INIT=8'h08;
  CFG2 g0_2 (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(COREABC_C0_0_APB3master_PADDR_5),
	.Y(g0_2_Z)
);
defparam g0_2.INIT=4'h1;
  CFG4 g0_3 (
	.A(COREABC_C0_0_APB3master_PADDR_3),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.C(COREABC_C0_0_APB3master_PADDR_8),
	.D(COREABC_C0_0_APB3master_PSELx),
	.Y(g0_3_Z)
);
defparam g0_3.INIT=16'h4000;
// @56:294
  CFG4 g0_1 (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[1]),
	.C(g0_3_Z),
	.D(g0_2_Z),
	.Y(N_99)
);
defparam g0_1.INIT=16'h7000;
  CFG2 g0_0 (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.Y(g0_0_Z)
);
defparam g0_0.INIT=4'h8;
  CFG4 g0_6 (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(INSTR_SCMD[0]),
	.C(INSTR_SCMD[1]),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(g0_6_Z)
);
defparam g0_6.INIT=16'h0015;
  CFG4 g0_5 (
	.A(COREABC_C0_0_APB3master_PADDR_3),
	.B(COREABC_C0_0_APB3master_PADDR_5),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.D(COREABC_C0_0_APB3master_PADDR_8),
	.Y(g0_5_Z)
);
defparam g0_5.INIT=16'h1000;
// @56:414
  CFG4 g0 (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(g0_0_Z),
	.C(g0_5_Z),
	.D(g0_6_Z),
	.Y(un47_psel)
);
defparam g0.INIT=16'h4000;
// @56:500
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_0_0  (
	.A(frame_start_Z),
	.B(SPIout_byte_13_1_172_i_0_0_1),
	.C(init_step[0]),
	.D(init_step[2]),
	.Y(SPIout_byte_13_1_172_i_0_0)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_0_0 .INIT=16'h55D5;
// @56:500
  CFG2 \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_0_0_1  (
	.A(LCD_State[0]),
	.B(LCD_reg_bias_sys[0]),
	.Y(SPIout_byte_13_1_172_i_0_0_1)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_0_0_1 .INIT=4'h1;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_5[1]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(LCD_reg_mem_Y[1]),
	.C(prdata_sig_12_5_1_1[1]),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_357)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5[1] .INIT=16'h0F88;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_5_1_1[1]  (
	.A(LCD_reg_func_set[1]),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(LCD_reg_temp_ctrl[1]),
	.Y(prdata_sig_12_5_1_1[1])
);
defparam \APB_Reg_Read_process.prdata_sig_12_5_1_1[1] .INIT=8'h1D;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6[5]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(prdata_sig_12_6_1_0[5]),
	.C(LCD_reg_mem_data[5]),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(N_367)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[5] .INIT=16'h33B1;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6_1_0[5]  (
	.A(LCD_reg_Vop_set[5]),
	.B(Driver_reg_ctrl[5]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(prdata_sig_12_6_1_0[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1_0[5] .INIT=16'h5F33;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_5[2]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(LCD_reg_mem_Y[2]),
	.C(prdata_sig_12_5_1_0[2]),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_358)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5[2] .INIT=16'h0F8D;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_5_1_0[2]  (
	.A(LCD_reg_func_set[2]),
	.B(LCD_reg_disp_ctrl[2]),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(prdata_sig_12_5_1_0[2])
);
defparam \APB_Reg_Read_process.prdata_sig_12_5_1_0[2] .INIT=16'h0533;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6[3]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(prdata_sig_12_6_1_0[3]),
	.C(LCD_reg_mem_data[3]),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(N_365)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[3] .INIT=16'h33B1;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6_1_0[3]  (
	.A(LCD_reg_Vop_set[3]),
	.B(Driver_reg_ctrl[3]),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(prdata_sig_12_6_1_0[3])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1_0[3] .INIT=16'h53F3;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6[6]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(prdata_sig_12_6_1_0[6]),
	.C(LCD_reg_mem_data[6]),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(N_368)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[6] .INIT=16'h33B1;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6_1_0[6]  (
	.A(LCD_reg_Vop_set[6]),
	.B(Driver_reg_ctrl[6]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(prdata_sig_12_6_1_0[6])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1_0[6] .INIT=16'h5F33;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6[4]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(prdata_sig_12_6_1_0[4]),
	.C(LCD_reg_mem_data[4]),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(N_366)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[4] .INIT=16'h33B1;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6_1_0[4]  (
	.A(LCD_reg_Vop_set[4]),
	.B(Driver_reg_ctrl[4]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(prdata_sig_12_6_1_0[4])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1_0[4] .INIT=16'h5033;
// @56:521
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[4]  (
	.A(mem_1_o[4]),
	.B(mem2_1_o[4]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_1[4]),
	.Y(N_663)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[4] .INIT=16'hC0AF;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[4]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[3]),
	.Y(SPIout_byte_13_1_1[4])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[4] .INIT=8'h47;
// @56:521
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[7]  (
	.A(mem_1_o[7]),
	.B(mem2_1_o[7]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_1[7]),
	.Y(N_666)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[7] .INIT=16'hC0AF;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[7]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[6]),
	.Y(SPIout_byte_13_1_1[7])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[7] .INIT=8'h47;
// @56:521
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[6]  (
	.A(mem_1_o[6]),
	.B(mem2_1_o[6]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_1[6]),
	.Y(N_665)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[6] .INIT=16'hC0AF;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[6]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[5]),
	.Y(SPIout_byte_13_1_1[6])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[6] .INIT=8'h47;
// @56:521
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[2]  (
	.A(mem_1_o[2]),
	.B(mem2_1_o[2]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_1[2]),
	.Y(N_638)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[2] .INIT=16'hC0AF;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[2]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[1]),
	.Y(SPIout_byte_13_1_1[2])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[2] .INIT=8'h47;
// @56:500
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_m2  (
	.A(LCD_reg_func_set[2]),
	.B(init_step[0]),
	.C(SPIout_byte_13_3_129_i_0_m2_1_0),
	.Y(N_54)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_m2 .INIT=8'h2E;
// @56:500
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_m2_1_0  (
	.A(LCD_reg_bias_sys[2]),
	.B(LCD_reg_disp_ctrl[2]),
	.C(init_step[2]),
	.Y(SPIout_byte_13_3_129_i_0_m2_1_0)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_m2_1_0 .INIT=8'h35;
// @56:521
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[5]  (
	.A(mem_1_o[5]),
	.B(mem2_1_o[5]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_1[5]),
	.Y(N_664)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[5] .INIT=16'hC0AF;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[5]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[4]),
	.Y(SPIout_byte_13_1_1[5])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[5] .INIT=8'h47;
// @56:521
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1_i_m2[1]  (
	.A(mem_1_o[1]),
	.B(mem2_1_o[1]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_i_m2_1[1]),
	.Y(N_68)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_i_m2[1] .INIT=16'hC0AF;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_i_m2_1[1]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[0]),
	.Y(SPIout_byte_13_1_i_m2_1[1])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_i_m2_1[1] .INIT=8'h47;
// @56:521
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[3]  (
	.A(mem_1_o[3]),
	.B(mem2_1_o[3]),
	.C(frame_start_Z),
	.D(SPIout_byte_13_1_1[3]),
	.Y(N_662)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[3] .INIT=16'hC0AF;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[3]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(frame_start_Z),
	.C(SPIout_byte[2]),
	.Y(SPIout_byte_13_1_1[3])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[3] .INIT=8'h47;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[5]  (
	.A(prdata_sig_12_sn_N_10),
	.B(prdata_sig_12_sn_N_26_mux),
	.C(LCD_reg_mem_X[5]),
	.D(prdata_sig_12_1_0[5]),
	.Y(prdata_sig_12[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12[5] .INIT=16'h80D5;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_1_0[5]  (
	.A(un12_psel_4),
	.B(prdata_sig_12_sn_N_13),
	.C(N_367),
	.Y(prdata_sig_12_1_0[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12_1_0[5] .INIT=8'h47;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[3]  (
	.A(prdata_sig_12_sn_N_10),
	.B(prdata_sig_12_sn_N_26_mux),
	.C(LCD_reg_mem_X[3]),
	.D(prdata_sig_12_1_0[3]),
	.Y(prdata_sig_12[3])
);
defparam \APB_Reg_Read_process.prdata_sig_12[3] .INIT=16'hD580;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_1_0[3]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(N_365),
	.D(prdata_sig_12_sn_N_13),
	.Y(prdata_sig_12_1_0[3])
);
defparam \APB_Reg_Read_process.prdata_sig_12_1_0[3] .INIT=16'h11F0;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6[7]  (
	.A(prdata_sig_12_6_1_0[7]),
	.B(un40_psel_1),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_369)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[7] .INIT=16'hDD51;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_6_1_0[7]  (
	.A(Driver_reg_ctrl[7]),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(LCD_reg_mem_data[7]),
	.Y(prdata_sig_12_6_1_0[7])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1_0[7] .INIT=8'h1D;
// @56:539
  CFG2 frame_start_0_sqmuxa_0_a2_1 (
	.A(frame_start_Z),
	.B(frame_count[0]),
	.Y(frame_start_0_sqmuxa_0_a2_1_Z)
);
defparam frame_start_0_sqmuxa_0_a2_1.INIT=4'h1;
// @56:500
  CFG2 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_a2_2_0  (
	.A(un41_screen_send),
	.B(LCD_State[0]),
	.Y(SPIout_byte_13_sn_N_14)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_a2_2_0 .INIT=4'h4;
// @56:522
  CFG2 \p_LCD_SPI_Control.un2_screen_send  (
	.A(CLK_SPI_sig),
	.B(SPICLK_last_sig_Z),
	.Y(un2_screen_send)
);
defparam \p_LCD_SPI_Control.un2_screen_send .INIT=4'h4;
// @56:740
  CFG2 SPICLK (
	.A(CLK_SPI_sig),
	.B(Nokia5110_Driver_0_driver_busy),
	.Y(Board_J7_c[0])
);
defparam SPICLK.INIT=4'h8;
// @56:739
  CFG2 SPIDO (
	.A(SPIDO_sig_Z),
	.B(Nokia5110_Driver_0_driver_busy),
	.Y(Board_J7_c[1])
);
defparam SPIDO.INIT=4'h8;
// @56:521
  CFG2 \p_LCD_SPI_Control.frame_count_8_i_o2_0[0]  (
	.A(frame_count[1]),
	.B(frame_count[2]),
	.Y(N_67)
);
defparam \p_LCD_SPI_Control.frame_count_8_i_o2_0[0] .INIT=4'h7;
// @56:551
  CFG2 \init_step_RNIJEA6[1]  (
	.A(init_step[2]),
	.B(init_step[1]),
	.Y(N_64)
);
defparam \init_step_RNIJEA6[1] .INIT=4'h7;
// @56:250
  CFG2 \APB_Reg_Read_process.prdata_sig_12_5_0_a2[5]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.Y(un12_psel_4)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5_0_a2[5] .INIT=4'h2;
// @56:397
  CFG2 \p_LCD_reg_Vop_set.un40_psel_0_a2_1  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_2),
	.Y(un40_psel_1)
);
defparam \p_LCD_reg_Vop_set.un40_psel_0_a2_1 .INIT=4'h4;
// @56:270
  CFG2 \APB_Reg_Read_process.prdata_sig_12_sn_m7_e_0_a2_0  (
	.A(COREABC_C0_0_APB3master_PADDR_3),
	.B(COREABC_C0_0_APB3master_PADDR_5),
	.Y(N_93)
);
defparam \APB_Reg_Read_process.prdata_sig_12_sn_m7_e_0_a2_0 .INIT=4'h1;
// @56:98
  CFG2 \LCD_State_RNILDMF[0]  (
	.A(frame_start_Z),
	.B(LCD_State[0]),
	.Y(N_601)
);
defparam \LCD_State_RNILDMF[0] .INIT=4'hD;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_0[0]  (
	.A(LCD_reg_disp_ctrl[0]),
	.B(LCD_reg_mem_Y[0]),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.Y(N_319)
);
defparam \APB_Reg_Read_process.prdata_sig_12_0[0] .INIT=8'hCA;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_1[0]  (
	.A(LCD_reg_func_set[0]),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(LCD_reg_temp_ctrl[0]),
	.Y(N_587)
);
defparam \APB_Reg_Read_process.prdata_sig_12_1[0] .INIT=8'hE2;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_2[0]  (
	.A(Driver_reg_ctrl[0]),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(LCD_reg_mem_data[0]),
	.Y(N_329)
);
defparam \APB_Reg_Read_process.prdata_sig_12_2[0] .INIT=8'hE2;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_2[1]  (
	.A(Driver_reg_ctrl[1]),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(LCD_reg_mem_data[1]),
	.Y(N_330)
);
defparam \APB_Reg_Read_process.prdata_sig_12_2[1] .INIT=8'hE2;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_3[0]  (
	.A(LCD_reg_Vop_set[0]),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(LCD_reg_bias_sys[0]),
	.Y(N_339)
);
defparam \APB_Reg_Read_process.prdata_sig_12_3[0] .INIT=8'hB8;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_3[1]  (
	.A(LCD_reg_Vop_set[1]),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(LCD_reg_bias_sys[1]),
	.Y(N_340)
);
defparam \APB_Reg_Read_process.prdata_sig_12_3[1] .INIT=8'hB8;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_3[2]  (
	.A(LCD_reg_Vop_set[2]),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(LCD_reg_bias_sys[2]),
	.Y(N_341)
);
defparam \APB_Reg_Read_process.prdata_sig_12_3[2] .INIT=8'hB8;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_2[2]  (
	.A(Driver_reg_ctrl[2]),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(LCD_reg_mem_data[2]),
	.Y(N_331)
);
defparam \APB_Reg_Read_process.prdata_sig_12_2[2] .INIT=8'hE2;
// @56:645
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[7]  (
	.A(mem2_o[7]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[7]),
	.Y(A_DOUT_sig[7])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[7] .INIT=8'hE2;
// @56:645
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[6]  (
	.A(mem2_o[6]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[6]),
	.Y(A_DOUT_sig[6])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[6] .INIT=8'hE2;
// @56:645
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[5]  (
	.A(mem2_o[5]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[5]),
	.Y(A_DOUT_sig[5])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[5] .INIT=8'hE2;
// @56:645
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[4]  (
	.A(mem2_o[4]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[4]),
	.Y(A_DOUT_sig[4])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[4] .INIT=8'hE2;
// @56:645
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[3]  (
	.A(mem2_o[3]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[3]),
	.Y(A_DOUT_sig[3])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[3] .INIT=8'hE2;
// @56:645
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[2]  (
	.A(mem2_o[2]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[2]),
	.Y(A_DOUT_sig[2])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[2] .INIT=8'hE2;
// @56:645
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[1]  (
	.A(mem2_o[1]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[1]),
	.Y(A_DOUT_sig[1])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[1] .INIT=8'hE2;
// @56:645
  CFG3 \gen_uSRAM_yes_buffer.A_DOUT_sig_3[0]  (
	.A(mem2_o[0]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[0]),
	.Y(A_DOUT_sig[0])
);
defparam \gen_uSRAM_yes_buffer.A_DOUT_sig_3[0] .INIT=8'hE2;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa_0_a2_6 (
	.A(uSRAM_B_ADDR_sig[6]),
	.B(uSRAM_B_ADDR_sig[4]),
	.C(uSRAM_B_ADDR_sig[2]),
	.D(uSRAM_B_ADDR_sig[1]),
	.Y(refresh_indicator_0_sqmuxa_0_a2_6_Z)
);
defparam refresh_indicator_0_sqmuxa_0_a2_6.INIT=16'h8000;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa_0_a2_5 (
	.A(uSRAM_B_ADDR_sig[7]),
	.B(uSRAM_B_ADDR_sig[5]),
	.C(screen_finished_Z),
	.D(uSRAM_B_ADDR_sig[8]),
	.Y(refresh_indicator_0_sqmuxa_0_a2_5_Z)
);
defparam refresh_indicator_0_sqmuxa_0_a2_5.INIT=16'h0800;
// @56:579
  CFG4 \p_LCD_SPI_Control.un41_screen_send_0_a2_6  (
	.A(uSRAM_B_ADDR_sig[4]),
	.B(uSRAM_B_ADDR_sig[2]),
	.C(uSRAM_B_ADDR_sig[1]),
	.D(uSRAM_B_ADDR_sig[0]),
	.Y(un41_screen_send_0_a2_6)
);
defparam \p_LCD_SPI_Control.un41_screen_send_0_a2_6 .INIT=16'h0001;
// @56:579
  CFG4 \p_LCD_SPI_Control.un41_screen_send_0_a2_5  (
	.A(uSRAM_B_ADDR_sig[6]),
	.B(uSRAM_B_ADDR_sig[5]),
	.C(Driver_reg_ctrl[1]),
	.D(uSRAM_B_ADDR_sig[8]),
	.Y(un41_screen_send_0_a2_5)
);
defparam \p_LCD_SPI_Control.un41_screen_send_0_a2_5 .INIT=16'h0010;
// @56:500
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_a2_1_0  (
	.A(init_step[2]),
	.B(N_601),
	.C(init_step[1]),
	.Y(SPIout_byte_13_3_129_i_0_a2_1)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_a2_1_0 .INIT=8'h01;
// @56:500
  CFG3 SPIout_byte_5_sqmuxa_0_a2 (
	.A(init_step[2]),
	.B(N_601),
	.C(init_step[0]),
	.Y(SPIout_byte_5_sqmuxa)
);
defparam SPIout_byte_5_sqmuxa_0_a2.INIT=8'h20;
// @56:98
  CFG3 \init_step_RNIBKF9_0[1]  (
	.A(init_step[0]),
	.B(init_step[2]),
	.C(init_step[1]),
	.Y(N_113)
);
defparam \init_step_RNIBKF9_0[1] .INIT=8'h10;
// @56:645
  CFG3 \gen_uSRAM_yes_buffer.un1_uSRAM_C_BLK_sig_3  (
	.A(uSRAM_C_BLK_sig_Z),
	.B(Driver_reg_ctrl[3]),
	.C(Driver_reg_ctrl[2]),
	.Y(un1_uSRAM_C_BLK_sig_3)
);
defparam \gen_uSRAM_yes_buffer.un1_uSRAM_C_BLK_sig_3 .INIT=8'h8A;
// @56:500
  CFG3 SPIDO_sig_0_sqmuxa_i_0 (
	.A(frame_start_Z),
	.B(frame_get_bit_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.Y(N_52)
);
defparam SPIDO_sig_0_sqmuxa_i_0.INIT=8'h4F;
// @56:539
  CFG3 SPIout_byte_11_sqmuxa_0_a2 (
	.A(frame_start_Z),
	.B(frame_get_bit_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.Y(SPIout_byte_11_sqmuxa)
);
defparam SPIout_byte_11_sqmuxa_0_a2.INIT=8'h40;
// @56:250
  CFG3 \APB_Reg_Read_process.un1_pwrite_0_a2  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PADDR_8),
	.C(STBACCAPB_1),
	.Y(un1_pwrite)
);
defparam \APB_Reg_Read_process.un1_pwrite_0_a2 .INIT=8'h80;
// @56:551
  CFG2 screen_send_RNIVKHI (
	.A(N_601),
	.B(Nokia5110_Driver_0_driver_busy),
	.Y(N_60)
);
defparam screen_send_RNIVKHI.INIT=4'hB;
// @56:500
  CFG3 \init_step_RNIBKF9[1]  (
	.A(init_step[0]),
	.B(init_step[2]),
	.C(init_step[1]),
	.Y(SPIout_byte_13_sn_i1_mux)
);
defparam \init_step_RNIBKF9[1] .INIT=8'h46;
// @56:539
  CFG3 un1_screen_send_8_i_0_o2 (
	.A(frame_start_Z),
	.B(screen_finished_Z),
	.C(LCD_State[0]),
	.Y(N_600)
);
defparam un1_screen_send_8_i_0_o2.INIT=8'h7F;
// @56:500
  CFG2 \LCD_State_RNO[0]  (
	.A(frame_start_Z),
	.B(Nokia5110_Driver_0_driver_busy),
	.Y(N_47_i)
);
defparam \LCD_State_RNO[0] .INIT=4'h8;
// @31:47
  CFG2 \Driver_reg_ctrl_RNIALOT[0]  (
	.A(Board_J7_c[3]),
	.B(Driver_reg_ctrl[0]),
	.Y(Driver_reg_ctrl_RNIALOT[0])
);
defparam \Driver_reg_ctrl_RNIALOT[0] .INIT=4'h8;
// @56:500
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_0_a2_0  (
	.A(Driver_reg_ctrl_o[2]),
	.B(mem_1_o[0]),
	.C(mem2_1_o[0]),
	.D(SPIout_byte_13_sn_N_14),
	.Y(N_72)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_0_a2_0 .INIT=16'h2700;
// @56:270
  CFG4 \APB_Reg_Read_process.prdata_sig_12_sn_m15_0_m2  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(prdata_sig_12_sn_N_13)
);
defparam \APB_Reg_Read_process.prdata_sig_12_sn_m15_0_m2 .INIT=16'hB0F4;
// @56:500
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_0_o2  (
	.A(LCD_reg_Vop_set[0]),
	.B(LCD_reg_disp_ctrl[0]),
	.C(init_step[2]),
	.D(init_step[0]),
	.Y(N_56)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_0_o2 .INIT=16'hFF35;
// @56:270
  CFG4 \APB_Reg_Read_process.prdata_sig_12_sn_m18_i_0  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(prdata_sig_12_sn_m18_i_0)
);
defparam \APB_Reg_Read_process.prdata_sig_12_sn_m18_i_0 .INIT=16'hFA88;
// @56:539
  CFG4 frame_start_0_sqmuxa_0_a2 (
	.A(frame_count[2]),
	.B(frame_count[1]),
	.C(un2_screen_send),
	.D(frame_start_0_sqmuxa_0_a2_1_Z),
	.Y(frame_start_0_sqmuxa)
);
defparam frame_start_0_sqmuxa_0_a2.INIT=16'h1000;
// @56:539
  CFG4 uSRAM_B_ADDR_sig_1_sqmuxa_1 (
	.A(frame_start_Z),
	.B(refresh_indicator_0_sqmuxa),
	.C(LCD_State[0]),
	.D(Nokia5110_Driver_0_driver_busy),
	.Y(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z)
);
defparam uSRAM_B_ADDR_sig_1_sqmuxa_1.INIT=16'h8000;
// @56:521
  CFG3 un1_screen_send_7_0_a2_0 (
	.A(N_601),
	.B(init_step[0]),
	.C(N_64),
	.Y(N_85)
);
defparam un1_screen_send_7_0_a2_0.INIT=8'h04;
// @56:381
  CFG4 \p_LCD_reg_bias_sys.un33_psel_0_a2_0  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PADDR_8),
	.C(N_93),
	.D(N_164),
	.Y(N_96)
);
defparam \p_LCD_reg_bias_sys.un33_psel_0_a2_0 .INIT=16'h8000;
// @56:270
  CFG4 \APB_Reg_Read_process.un1_pwrite_0_a2_RNITA0D  (
	.A(un12_psel_4),
	.B(un1_pwrite),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(N_93),
	.Y(prdata_sig_12_sn_N_26_mux)
);
defparam \APB_Reg_Read_process.un1_pwrite_0_a2_RNITA0D .INIT=16'h0800;
// @56:500
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_a2_3  (
	.A(N_78_2),
	.B(LCD_reg_func_set[2]),
	.C(init_step[0]),
	.Y(N_78)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_a2_3 .INIT=8'h20;
// @56:500
  CFG4 SPIout_byte_4_sqmuxa (
	.A(init_step[2]),
	.B(N_601),
	.C(init_step[1]),
	.D(init_step[0]),
	.Y(SPIout_byte_4_sqmuxa_Z)
);
defparam SPIout_byte_4_sqmuxa.INIT=16'h0002;
// @56:98
  CFG4 \init_step_RNIJGGV[1]  (
	.A(init_step[1]),
	.B(init_step[2]),
	.C(N_113),
	.D(N_601),
	.Y(SPIout_byte_13_sn_N_16_mux_i_0)
);
defparam \init_step_RNIJGGV[1] .INIT=16'hFFF4;
// @56:521
  CFG3 \p_LCD_SPI_Control.frame_count_8_i_o2[0]  (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(un2_screen_send),
	.C(N_600),
	.Y(N_62)
);
defparam \p_LCD_SPI_Control.frame_count_8_i_o2[0] .INIT=8'h7F;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_5[0]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(N_587),
	.C(N_319),
	.Y(N_356)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5[0] .INIT=8'hD8;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_6[0]  (
	.A(N_329),
	.B(un40_psel_1),
	.C(N_339),
	.Y(N_362)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[0] .INIT=8'hE2;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_6[1]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(N_340),
	.C(N_330),
	.Y(N_363)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[1] .INIT=8'hD8;
// @56:500
  CFG4 SPIout_byte_8_sqmuxa_0_a2 (
	.A(frame_start_Z),
	.B(un41_screen_send),
	.C(refresh_indicator_Z),
	.D(LCD_State[0]),
	.Y(SPIout_byte_8_sqmuxa)
);
defparam SPIout_byte_8_sqmuxa_0_a2.INIT=16'h8000;
// @56:500
  CFG4 SPIout_byte_9_sqmuxa_0_a2 (
	.A(frame_start_Z),
	.B(un41_screen_send),
	.C(refresh_indicator_Z),
	.D(LCD_State[0]),
	.Y(SPIout_byte_9_sqmuxa)
);
defparam SPIout_byte_9_sqmuxa_0_a2.INIT=16'h0800;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_6[2]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(N_341),
	.C(N_331),
	.Y(N_364)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[2] .INIT=8'hD8;
// @56:645
  CFG3 \gen_uSRAM_yes_buffer.un1_Driver_reg_ctrl_1  (
	.A(uSRAM_C_BLK_sig_Z),
	.B(Driver_reg_ctrl[3]),
	.C(Driver_reg_ctrl[2]),
	.Y(un1_Driver_reg_ctrl_1)
);
defparam \gen_uSRAM_yes_buffer.un1_Driver_reg_ctrl_1 .INIT=8'hA8;
// @56:500
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_0_o2_0  (
	.A(LCD_State[0]),
	.B(init_step[1]),
	.C(un41_screen_send),
	.D(init_step[2]),
	.Y(N_51)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_0_o2_0 .INIT=16'hB1A0;
// @56:500
  CFG3 \p_LCD_SPI_Control.frame_get_bit_4_iv_i  (
	.A(frame_get_bit_Z),
	.B(un2_screen_send),
	.C(N_50_i),
	.Y(frame_get_bit_4_iv_i)
);
defparam \p_LCD_SPI_Control.frame_get_bit_4_iv_i .INIT=8'hE0;
// @56:500
  CFG3 data_command_queue_sig_RNO (
	.A(frame_start_Z),
	.B(N_601),
	.C(data_command_queue_sig_Z),
	.Y(N_38_i)
);
defparam data_command_queue_sig_RNO.INIT=8'hC8;
// @56:521
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_3[6]  (
	.A(LCD_reg_Vop_set[6]),
	.B(N_78_2),
	.C(SPIout_byte_5_sqmuxa),
	.D(SPIout_byte_8_sqmuxa),
	.Y(N_416)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[6] .INIT=16'hBBB8;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[5]  (
	.A(LCD_reg_Vop_set[5]),
	.B(N_78_2),
	.C(SPIout_byte_8_sqmuxa),
	.Y(N_415)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[5] .INIT=8'hB8;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[4]  (
	.A(LCD_reg_Vop_set[4]),
	.B(N_78_2),
	.C(SPIout_byte_8_sqmuxa),
	.Y(N_414)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[4] .INIT=8'hB8;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[3]  (
	.A(LCD_reg_Vop_set[3]),
	.B(N_78_2),
	.C(SPIout_byte_9_sqmuxa),
	.Y(N_413)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[3] .INIT=8'hB8;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[1]  (
	.A(LCD_reg_Vop_set[1]),
	.B(N_78_2),
	.C(SPIout_byte_9_sqmuxa),
	.Y(N_411)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[1] .INIT=8'hB8;
// @56:500
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_1  (
	.A(N_113),
	.B(LCD_reg_Vop_set[2]),
	.C(N_78),
	.D(N_601),
	.Y(SPIout_byte_13_3_129_i_0_1)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_1 .INIT=16'hF0F2;
// @56:500
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_0  (
	.A(N_54),
	.B(SPIout_byte_13_3_129_i_0_a2_1),
	.C(SPIout_byte[1]),
	.D(frame_start_Z),
	.Y(SPIout_byte_13_3_129_i_0_0)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_0 .INIT=16'h444F;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa_0_a2 (
	.A(uSRAM_B_ADDR_sig[3]),
	.B(uSRAM_B_ADDR_sig[0]),
	.C(refresh_indicator_0_sqmuxa_0_a2_6_Z),
	.D(refresh_indicator_0_sqmuxa_0_a2_5_Z),
	.Y(refresh_indicator_0_sqmuxa)
);
defparam refresh_indicator_0_sqmuxa_0_a2.INIT=16'h4000;
// @56:579
  CFG4 \p_LCD_SPI_Control.un41_screen_send_0_a2  (
	.A(uSRAM_B_ADDR_sig[7]),
	.B(uSRAM_B_ADDR_sig[3]),
	.C(un41_screen_send_0_a2_6),
	.D(un41_screen_send_0_a2_5),
	.Y(un41_screen_send)
);
defparam \p_LCD_SPI_Control.un41_screen_send_0_a2 .INIT=16'h1000;
// @56:397
  CFG3 \p_LCD_reg_Vop_set.un40_psel_0_a2  (
	.A(un12_psel_4),
	.B(N_96),
	.C(un40_psel_1),
	.Y(un40_psel)
);
defparam \p_LCD_reg_Vop_set.un40_psel_0_a2 .INIT=8'h80;
// @56:381
  CFG4 \p_LCD_reg_bias_sys.un33_psel_0_a2  (
	.A(un40_psel_1),
	.B(N_96),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un33_psel)
);
defparam \p_LCD_reg_bias_sys.un33_psel_0_a2 .INIT=16'h0008;
// @56:270
  CFG3 \APB_Reg_Read_process.un1_pwrite_0_a2_RNI171H  (
	.A(un1_pwrite),
	.B(prdata_sig_12_sn_m18_i_0),
	.C(N_93),
	.Y(prdata_sig_12_sn_N_10)
);
defparam \APB_Reg_Read_process.un1_pwrite_0_a2_RNI171H .INIT=8'hDF;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[7]  (
	.A(N_78_2),
	.B(SPIout_byte_4_sqmuxa_Z),
	.C(SPIout_byte_8_sqmuxa),
	.Y(N_417)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[7] .INIT=8'hFE;
// @56:521
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_0_0_tz[1]  (
	.A(LCD_reg_bias_sys[1]),
	.B(LCD_reg_func_set[1]),
	.C(SPIout_byte_13_sn_i1_mux),
	.D(init_step[2]),
	.Y(SPIout_byte_13_0_0_tz[1])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_0_0_tz[1] .INIT=16'h0CAC;
// @56:521
  CFG2 \p_LCD_SPI_Control.frame_count_8_i_o2[1]  (
	.A(N_62),
	.B(frame_count[0]),
	.Y(N_63)
);
defparam \p_LCD_SPI_Control.frame_count_8_i_o2[1] .INIT=4'hB;
// @56:500
  CFG4 \LCD_State_ns_0_0[0]  (
	.A(init_step[0]),
	.B(screen_finished_Z),
	.C(N_64),
	.D(LCD_State[0]),
	.Y(LCD_State_ns[0])
);
defparam \LCD_State_ns_0_0[0] .INIT=16'h3305;
// @56:521
  CFG2 \uSRAM_B_ADDR_sig_7[3]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_3_S),
	.Y(uSRAM_B_ADDR_sig_7[3])
);
defparam \uSRAM_B_ADDR_sig_7[3] .INIT=4'h4;
// @56:521
  CFG2 \uSRAM_B_ADDR_sig_7[4]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_4_S),
	.Y(uSRAM_B_ADDR_sig_7[4])
);
defparam \uSRAM_B_ADDR_sig_7[4] .INIT=4'h4;
// @56:521
  CFG2 \uSRAM_B_ADDR_sig_7[5]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_5_S),
	.Y(uSRAM_B_ADDR_sig_7[5])
);
defparam \uSRAM_B_ADDR_sig_7[5] .INIT=4'h4;
// @56:521
  CFG2 \uSRAM_B_ADDR_sig_7[6]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_6_S),
	.Y(uSRAM_B_ADDR_sig_7[6])
);
defparam \uSRAM_B_ADDR_sig_7[6] .INIT=4'h4;
// @56:521
  CFG2 \uSRAM_B_ADDR_sig_7[7]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_7_S),
	.Y(uSRAM_B_ADDR_sig_7[7])
);
defparam \uSRAM_B_ADDR_sig_7[7] .INIT=4'h4;
// @56:521
  CFG2 \uSRAM_B_ADDR_sig_7[8]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_s_8_S),
	.Y(uSRAM_B_ADDR_sig_7[8])
);
defparam \uSRAM_B_ADDR_sig_7[8] .INIT=4'h4;
// @56:500
  CFG2 refresh_indicator_0 (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(refresh_indicator_Z),
	.Y(refresh_indicator_0_Z)
);
defparam refresh_indicator_0.INIT=4'h6;
// @56:250
  CFG2 \APB_Reg_Read_process.prdata_sig_12_7[6]  (
	.A(prdata_sig_12_sn_N_13),
	.B(N_368),
	.Y(N_378)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[6] .INIT=4'h4;
// @56:250
  CFG2 \APB_Reg_Read_process.prdata_sig_12_7[4]  (
	.A(prdata_sig_12_sn_N_13),
	.B(N_366),
	.Y(N_376)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[4] .INIT=4'h4;
// @56:500
  CFG4 \p_LCD_SPI_Control.screen_finished_4_iv_i  (
	.A(frame_start_Z),
	.B(refresh_indicator_0_sqmuxa),
	.C(screen_finished_Z),
	.D(LCD_State[0]),
	.Y(screen_finished_4_iv_i)
);
defparam \p_LCD_SPI_Control.screen_finished_4_iv_i .INIT=16'hD8F0;
// @56:500
  CFG2 \init_step_RNO[2]  (
	.A(N_60),
	.B(init_step[1]),
	.Y(N_70_i)
);
defparam \init_step_RNO[2] .INIT=4'h4;
// @56:539
  CFG3 \p_LCD_SPI_Control.frame_get_bit_4_iv_i_RNO  (
	.A(frame_start_Z),
	.B(N_600),
	.C(frame_get_bit_Z),
	.Y(N_50_i)
);
defparam \p_LCD_SPI_Control.frame_get_bit_4_iv_i_RNO .INIT=8'h8C;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_7[0]  (
	.A(prdata_sig_12_sn_N_13),
	.B(N_362),
	.C(N_356),
	.Y(N_372)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[0] .INIT=8'hE4;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_7[1]  (
	.A(N_363),
	.B(prdata_sig_12_sn_N_13),
	.C(N_357),
	.Y(N_373)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[1] .INIT=8'hE2;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12_7[2]  (
	.A(N_364),
	.B(N_358),
	.C(prdata_sig_12_sn_N_13),
	.Y(N_374)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[2] .INIT=8'hCA;
// @56:500
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_2  (
	.A(LCD_reg_disp_ctrl[2]),
	.B(init_step[2]),
	.C(N_78_2),
	.D(SPIout_byte_13_3_129_i_0_0),
	.Y(SPIout_byte_13_3_129_i_0_2)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_2 .INIT=16'hFF40;
// @56:500
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_0_1  (
	.A(LCD_State[0]),
	.B(init_step[1]),
	.C(SPIout_byte_13_1_172_i_0_0),
	.D(N_56),
	.Y(SPIout_byte_13_1_172_i_0_1)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_172_i_0_1 .INIT=16'hF4F0;
// @56:250
  CFG3 \APB_Reg_Read_process.prdata_sig_12[7]  (
	.A(N_369),
	.B(prdata_sig_12_sn_N_10),
	.C(prdata_sig_12_sn_N_13),
	.Y(prdata_sig_12[7])
);
defparam \APB_Reg_Read_process.prdata_sig_12[7] .INIT=8'h02;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[5]  (
	.A(N_415),
	.B(N_664),
	.C(N_65),
	.Y(N_431)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[5] .INIT=8'hCA;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[4]  (
	.A(N_414),
	.B(N_663),
	.C(N_65),
	.Y(N_430)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[4] .INIT=8'hCA;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[3]  (
	.A(N_413),
	.B(N_662),
	.C(N_65),
	.Y(N_429)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[3] .INIT=8'hCA;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_0_m2[1]  (
	.A(N_65),
	.B(N_411),
	.C(N_68),
	.Y(N_69)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_0_m2[1] .INIT=8'hE4;
// @56:500
  CFG4 screen_send_RNO (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(N_600),
	.C(timer_indicator_sig),
	.D(timer_indicator_last_sig_Z),
	.Y(un1_screen_send_6_i[0])
);
defparam screen_send_RNO.INIT=16'h88D8;
// @56:500
  CFG4 un1_screen_send_7_0_a2_0_RNIFOSJ (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(frame_get_bit_Z),
	.C(N_85),
	.D(frame_start_Z),
	.Y(un1_screen_send_7_i)
);
defparam un1_screen_send_7_0_a2_0_RNIFOSJ.INIT=16'h0A08;
// @58:465
  CFG4 un1_frame_count_0_sqmuxa_i_a2_0_0_RNIQ23O (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(un2_screen_send),
	.C(un1_frame_count_0_sqmuxa_i_a2_0_0_Z),
	.D(N_600),
	.Y(un1_frame_count_0_sqmuxa_i_a2_0_0_RNIQ23O_Z)
);
defparam un1_frame_count_0_sqmuxa_i_a2_0_0_RNIQ23O.INIT=16'h7F55;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[6]  (
	.A(LCD_reg_mem_X[6]),
	.B(N_378),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[6])
);
defparam \APB_Reg_Read_process.prdata_sig_12[6] .INIT=16'hAC0C;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[4]  (
	.A(LCD_reg_mem_X[4]),
	.B(N_376),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[4])
);
defparam \APB_Reg_Read_process.prdata_sig_12[4] .INIT=16'hAC0C;
// @56:365
  CFG4 \p_LCD_reg_temp_ctrl.un26_psel_0_a2  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(N_99),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un26_psel)
);
defparam \p_LCD_reg_temp_ctrl.un26_psel_0_a2 .INIT=16'h4000;
// @56:346
  CFG4 \p_LCD_reg_disp_ctrl.un19_psel_0_a2  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(N_99),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un19_psel)
);
defparam \p_LCD_reg_disp_ctrl.un19_psel_0_a2 .INIT=16'h0040;
// @56:449
  CFG4 \p_LCD_reg_mem_Y.un61_psel_0_a2  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(N_99),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un61_psel)
);
defparam \p_LCD_reg_mem_Y.un61_psel_0_a2 .INIT=16'h0080;
// @56:294
  CFG4 \p_Driver_reg_ctrl.un5_psel_0_a2  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(N_99),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un5_psel)
);
defparam \p_Driver_reg_ctrl.un5_psel_0_a2 .INIT=16'h0010;
// @56:329
  CFG3 \p_LCD_reg_func_set.un12_psel_0_a2  (
	.A(un12_psel_4),
	.B(N_99),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.Y(un12_psel)
);
defparam \p_LCD_reg_func_set.un12_psel_0_a2 .INIT=8'h08;
// @56:433
  CFG3 \p_LCD_reg_mem_X.un54_psel_0_a2  (
	.A(un12_psel_4),
	.B(N_99),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.Y(un54_psel)
);
defparam \p_LCD_reg_mem_X.un54_psel_0_a2 .INIT=8'h80;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[2]  (
	.A(LCD_reg_mem_X[2]),
	.B(N_374),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[2])
);
defparam \APB_Reg_Read_process.prdata_sig_12[2] .INIT=16'hAC0C;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[1]  (
	.A(LCD_reg_mem_X[1]),
	.B(N_373),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[1])
);
defparam \APB_Reg_Read_process.prdata_sig_12[1] .INIT=16'hAC0C;
// @56:250
  CFG4 \APB_Reg_Read_process.prdata_sig_12[0]  (
	.A(LCD_reg_mem_X[0]),
	.B(N_372),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[0])
);
defparam \APB_Reg_Read_process.prdata_sig_12[0] .INIT=16'hAC0C;
// @56:521
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13[6]  (
	.A(N_665),
	.B(SPIout_byte_13_sn_N_16_mux_i_0),
	.C(N_65),
	.D(N_416),
	.Y(SPIout_byte_13[6])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[6] .INIT=16'h8C80;
// @56:500
  CFG3 \init_step_RNO[0]  (
	.A(init_step[0]),
	.B(N_64),
	.C(N_60),
	.Y(N_29_i)
);
defparam \init_step_RNO[0] .INIT=8'hA6;
// @56:521
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13[7]  (
	.A(N_666),
	.B(SPIout_byte_13_sn_N_16_mux_i_0),
	.C(N_65),
	.D(N_417),
	.Y(SPIout_byte_13[7])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[7] .INIT=16'h8C80;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13[5]  (
	.A(SPIout_byte_13_sn_i1_mux),
	.B(SPIout_byte_13_sn_N_16_mux_i_0),
	.C(N_431),
	.Y(SPIout_byte_13[5])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[5] .INIT=8'hD1;
// @56:521
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13[4]  (
	.A(SPIout_byte_13_sn_i1_mux),
	.B(init_step[2]),
	.C(N_430),
	.D(SPIout_byte_13_sn_N_16_mux_i_0),
	.Y(SPIout_byte_13[4])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[4] .INIT=16'hF022;
// @56:521
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13[3]  (
	.A(SPIout_byte_13_sn_N_16_mux_i_0),
	.B(N_429),
	.C(init_step[0]),
	.D(init_step[2]),
	.Y(SPIout_byte_13[3])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[3] .INIT=16'h8D88;
// @56:500
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_4  (
	.A(SPIout_byte_13_3_129_i_0_1),
	.B(N_638),
	.C(SPIout_byte_13_3_129_i_0_2),
	.D(SPIout_byte_13_sn_N_14),
	.Y(SPIout_byte_13_3_129_i_0_4)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_129_i_0_4 .INIT=16'hFBFA;
// @56:521
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_0[1]  (
	.A(SPIout_byte_13_sn_N_16_mux_i_0),
	.B(N_69),
	.C(SPIout_byte_13_0_0_tz[1]),
	.Y(SPIout_byte_13[1])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_0[1] .INIT=8'hD8;
// @56:414
  CFG2 LCD_reg_mem_data_1_sqmuxa (
	.A(un47_psel),
	.B(Board_J7_c[3]),
	.Y(LCD_reg_mem_data_1_sqmuxa_Z)
);
defparam LCD_reg_mem_data_1_sqmuxa.INIT=4'h4;
// @56:500
  CFG4 \init_step_RNO[1]  (
	.A(init_step[2]),
	.B(N_60),
	.C(init_step[1]),
	.D(init_step[0]),
	.Y(N_39_i)
);
defparam \init_step_RNO[1] .INIT=16'hE3D0;
// @56:500
  CFG4 \SPIout_byte_RNO[0]  (
	.A(SPIout_byte_9_sqmuxa),
	.B(N_72),
	.C(SPIout_byte_13_1_172_i_0_1),
	.D(N_51),
	.Y(N_554_i)
);
defparam \SPIout_byte_RNO[0] .INIT=16'h0203;
// @56:500
  CFG4 \frame_count_RNO[2]  (
	.A(frame_count[1]),
	.B(frame_count[2]),
	.C(N_63),
	.D(un1_frame_count_0_sqmuxa_i_a2_0_0_RNIQ23O_Z),
	.Y(N_41_i)
);
defparam \frame_count_RNO[2] .INIT=16'hCE00;
// @56:500
  CFG4 \frame_count_RNO[0]  (
	.A(frame_count[0]),
	.B(N_67),
	.C(N_62),
	.D(un1_frame_count_0_sqmuxa_i_a2_0_0_RNIQ23O_Z),
	.Y(N_45_i)
);
defparam \frame_count_RNO[0] .INIT=16'hA700;
// @56:500
  CFG4 \SPIout_byte_RNO[2]  (
	.A(N_51),
	.B(frame_start_Z),
	.C(SPIout_byte_13_3_129_i_0_4),
	.D(SPIout_byte_9_sqmuxa),
	.Y(N_526_i)
);
defparam \SPIout_byte_RNO[2] .INIT=16'h0F07;
// @56:500
  CFG4 \frame_count_RNO[1]  (
	.A(frame_count[1]),
	.B(frame_count[2]),
	.C(N_63),
	.D(un1_frame_count_0_sqmuxa_i_a2_0_0_RNIQ23O_Z),
	.Y(N_43_i)
);
defparam \frame_count_RNO[1] .INIT=16'hAD00;
// @56:216
  timerZ0 SPI_timer (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_i_i(rstn_i_i),
	.CLK_SPI_sig(CLK_SPI_sig)
);
// @56:229
  timerZ2_0 LCD_timer (
	.timer_indicator_sig(timer_indicator_sig),
	.CLK_SPI_sig(CLK_SPI_sig),
	.rstn_i_i(rstn_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Nokia5110_Driver */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @54:34
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @55:70
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module Power_On_Reset_Delay (
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N,
  FCCC_C0_0_LOCK,
  FCCC_C0_0_GL0,
  SYSRESET_0_POWER_ON_RESET_N,
  POR_1z,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i
)
;
output Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N ;
input FCCC_C0_0_LOCK ;
input FCCC_C0_0_GL0 ;
input SYSRESET_0_POWER_ON_RESET_N ;
output POR_1z ;
output Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL0 ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire POR_1z ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire [13:0] delay_counter;
wire [13:0] delay_counter_s;
wire [12:0] delay_counter_cry;
wire [0:0] delay_counter_RNI6V4I_Y;
wire [1:1] delay_counter_RNIJDEN_Y;
wire [2:2] delay_counter_RNI1TNS_Y;
wire [3:3] delay_counter_RNIGD121_Y;
wire [4:4] delay_counter_RNI0VA71_Y;
wire [5:5] delay_counter_RNIHHKC1_Y;
wire [6:6] delay_counter_RNI35UH1_Y;
wire [7:7] delay_counter_RNIMP7N1_Y;
wire [8:8] delay_counter_RNIAFHS1_Y;
wire [9:9] delay_counter_RNIV5R12_Y;
wire [10:10] delay_counter_RNISLHG2_Y;
wire [11:11] delay_counter_RNIQ68V2_Y;
wire [13:13] delay_counter_RNO_FCO;
wire [13:13] delay_counter_RNO_Y;
wire [12:12] delay_counter_RNIPOUD3_Y;
wire USER_FAB_RESET_OUT_N_i_Z ;
wire VCC ;
wire un2_delay_counter_Z ;
wire GND ;
wire delay_counter_cry_cy ;
wire un2_delay_counter_6_RNIQHRC_S ;
wire un2_delay_counter_6_RNIQHRC_Y ;
wire un2_delay_counter_6_Z ;
wire un2_delay_counter_7_Z ;
wire un2_delay_counter_8_Z ;
wire un2_delay_counter_9_Z ;
  CLKINT USER_FAB_RESET_OUT_N_i_RNIBP39 (
	.Y(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.A(USER_FAB_RESET_OUT_N_i_Z)
);
// @29:46
  SLE POR (
	.Q(POR_1z),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(un2_delay_counter_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[0]  (
	.Q(delay_counter[0]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[1]  (
	.Q(delay_counter[1]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[2]  (
	.Q(delay_counter[2]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[3]  (
	.Q(delay_counter[3]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[4]  (
	.Q(delay_counter[4]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[5]  (
	.Q(delay_counter[5]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[6]  (
	.Q(delay_counter[6]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[7]  (
	.Q(delay_counter[7]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[8]  (
	.Q(delay_counter[8]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[9]  (
	.Q(delay_counter[9]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[10]  (
	.Q(delay_counter[10]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[11]  (
	.Q(delay_counter[11]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[12]  (
	.Q(delay_counter[12]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:46
  SLE \delay_counter[13]  (
	.Q(delay_counter[13]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(delay_counter_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:50
  ARI1 un2_delay_counter_6_RNIQHRC (
	.FCO(delay_counter_cry_cy),
	.S(un2_delay_counter_6_RNIQHRC_S),
	.Y(un2_delay_counter_6_RNIQHRC_Y),
	.B(un2_delay_counter_6_Z),
	.C(un2_delay_counter_7_Z),
	.D(un2_delay_counter_8_Z),
	.A(un2_delay_counter_9_Z),
	.FCI(VCC)
);
defparam un2_delay_counter_6_RNIQHRC.INIT=20'h47FFF;
// @29:50
  ARI1 \delay_counter_RNI6V4I[0]  (
	.FCO(delay_counter_cry[0]),
	.S(delay_counter_s[0]),
	.Y(delay_counter_RNI6V4I_Y[0]),
	.B(delay_counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_cy)
);
defparam \delay_counter_RNI6V4I[0] .INIT=20'h4AA00;
// @29:50
  ARI1 \delay_counter_RNIJDEN[1]  (
	.FCO(delay_counter_cry[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_RNIJDEN_Y[1]),
	.B(delay_counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[0])
);
defparam \delay_counter_RNIJDEN[1] .INIT=20'h4AA00;
// @29:50
  ARI1 \delay_counter_RNI1TNS[2]  (
	.FCO(delay_counter_cry[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_RNI1TNS_Y[2]),
	.B(delay_counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[1])
);
defparam \delay_counter_RNI1TNS[2] .INIT=20'h4AA00;
// @29:50
  ARI1 \delay_counter_RNIGD121[3]  (
	.FCO(delay_counter_cry[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_RNIGD121_Y[3]),
	.B(delay_counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[2])
);
defparam \delay_counter_RNIGD121[3] .INIT=20'h4AA00;
// @29:50
  ARI1 \delay_counter_RNI0VA71[4]  (
	.FCO(delay_counter_cry[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_RNI0VA71_Y[4]),
	.B(delay_counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[3])
);
defparam \delay_counter_RNI0VA71[4] .INIT=20'h4AA00;
// @29:50
  ARI1 \delay_counter_RNIHHKC1[5]  (
	.FCO(delay_counter_cry[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_RNIHHKC1_Y[5]),
	.B(delay_counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[4])
);
defparam \delay_counter_RNIHHKC1[5] .INIT=20'h4AA00;
// @29:50
  ARI1 \delay_counter_RNI35UH1[6]  (
	.FCO(delay_counter_cry[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_RNI35UH1_Y[6]),
	.B(delay_counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[5])
);
defparam \delay_counter_RNI35UH1[6] .INIT=20'h4AA00;
// @29:50
  ARI1 \delay_counter_RNIMP7N1[7]  (
	.FCO(delay_counter_cry[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_RNIMP7N1_Y[7]),
	.B(delay_counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[6])
);
defparam \delay_counter_RNIMP7N1[7] .INIT=20'h4AA00;
// @29:50
  ARI1 \delay_counter_RNIAFHS1[8]  (
	.FCO(delay_counter_cry[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_RNIAFHS1_Y[8]),
	.B(delay_counter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[7])
);
defparam \delay_counter_RNIAFHS1[8] .INIT=20'h4AA00;
// @29:50
  ARI1 \delay_counter_RNIV5R12[9]  (
	.FCO(delay_counter_cry[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_RNIV5R12_Y[9]),
	.B(delay_counter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[8])
);
defparam \delay_counter_RNIV5R12[9] .INIT=20'h4AA00;
// @29:50
  ARI1 \delay_counter_RNISLHG2[10]  (
	.FCO(delay_counter_cry[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_RNISLHG2_Y[10]),
	.B(delay_counter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[9])
);
defparam \delay_counter_RNISLHG2[10] .INIT=20'h4AA00;
// @29:50
  ARI1 \delay_counter_RNIQ68V2[11]  (
	.FCO(delay_counter_cry[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_RNIQ68V2_Y[11]),
	.B(delay_counter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[10])
);
defparam \delay_counter_RNIQ68V2[11] .INIT=20'h4AA00;
// @29:50
  ARI1 \delay_counter_RNO[13]  (
	.FCO(delay_counter_RNO_FCO[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_RNO_Y[13]),
	.B(delay_counter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[12])
);
defparam \delay_counter_RNO[13] .INIT=20'h4AA00;
// @29:50
  ARI1 \delay_counter_RNIPOUD3[12]  (
	.FCO(delay_counter_cry[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_RNIPOUD3_Y[12]),
	.B(delay_counter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[11])
);
defparam \delay_counter_RNIPOUD3[12] .INIT=20'h4AA00;
// @29:58
  CFG2 USER_FAB_RESET_OUT_N_i (
	.A(FCCC_C0_0_LOCK),
	.B(POR_1z),
	.Y(USER_FAB_RESET_OUT_N_i_Z)
);
defparam USER_FAB_RESET_OUT_N_i.INIT=4'h8;
// @29:50
  CFG2 un2_delay_counter_6 (
	.A(delay_counter[4]),
	.B(delay_counter[5]),
	.Y(un2_delay_counter_6_Z)
);
defparam un2_delay_counter_6.INIT=4'h8;
// @29:58
  CFG2 USER_FAB_RESET_OUT_N (
	.A(POR_1z),
	.B(FCCC_C0_0_LOCK),
	.Y(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N)
);
defparam USER_FAB_RESET_OUT_N.INIT=4'h8;
// @29:50
  CFG4 un2_delay_counter_9 (
	.A(delay_counter[13]),
	.B(delay_counter[12]),
	.C(delay_counter[7]),
	.D(delay_counter[6]),
	.Y(un2_delay_counter_9_Z)
);
defparam un2_delay_counter_9.INIT=16'h8000;
// @29:50
  CFG4 un2_delay_counter_8 (
	.A(delay_counter[11]),
	.B(delay_counter[10]),
	.C(delay_counter[9]),
	.D(delay_counter[8]),
	.Y(un2_delay_counter_8_Z)
);
defparam un2_delay_counter_8.INIT=16'h8000;
// @29:50
  CFG4 un2_delay_counter_7 (
	.A(delay_counter[3]),
	.B(delay_counter[2]),
	.C(delay_counter[1]),
	.D(delay_counter[0]),
	.Y(un2_delay_counter_7_Z)
);
defparam un2_delay_counter_7.INIT=16'h8000;
// @29:50
  CFG4 un2_delay_counter (
	.A(un2_delay_counter_8_Z),
	.B(un2_delay_counter_7_Z),
	.C(un2_delay_counter_6_Z),
	.D(un2_delay_counter_9_Z),
	.Y(un2_delay_counter_Z)
);
defparam un2_delay_counter.INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Power_On_Reset_Delay */

module timerZ1 (
  sample_CLK,
  FCCC_C0_0_GL0,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i
)
;
output sample_CLK ;
input FCCC_C0_0_GL0 ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire sample_CLK ;
wire FCCC_C0_0_GL0 ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire timer_clock_out_sig_i_i ;
wire VCC ;
wire GND ;
wire N_1 ;
  CFG1 timer_clock_out_sig_RNO (
	.A(sample_CLK),
	.Y(timer_clock_out_sig_i_i)
);
defparam timer_clock_out_sig_RNO.INIT=2'h1;
// @31:24
  SLE timer_clock_out_sig (
	.Q(sample_CLK),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_clock_out_sig_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
//@57:77
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timerZ1 */

module Sigma_Delta_LVDS_ADC (
  Sigma_Delta_LVDS_ADC_0_Data_out,
  INBUF_DIFF_0_Y,
  feedback2_c,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N,
  Sigma_Delta_LVDS_ADC_0_Data_Ready,
  FCCC_C0_0_GL0,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i
)
;
output [7:0] Sigma_Delta_LVDS_ADC_0_Data_out ;
input INBUF_DIFF_0_Y ;
output feedback2_c ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N ;
output Sigma_Delta_LVDS_ADC_0_Data_Ready ;
input FCCC_C0_0_GL0 ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire INBUF_DIFF_0_Y ;
wire feedback2_c ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N ;
wire Sigma_Delta_LVDS_ADC_0_Data_Ready ;
wire FCCC_C0_0_GL0 ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire [7:0] pulse_accumulator_Z;
wire [7:0] pulse_accumulator_s;
wire [7:0] sample_counter;
wire [7:0] sample_counter_s;
wire [6:0] pulse_accumulator_cry;
wire [0:0] pulse_accumulator_RNISBIT2_Y;
wire [1:1] pulse_accumulator_RNIUSJG4_Y;
wire [2:2] pulse_accumulator_RNI1FL36_Y;
wire [3:3] pulse_accumulator_RNI52NM7_Y;
wire [4:4] pulse_accumulator_RNIAMO99_Y;
wire [5:5] pulse_accumulator_RNIGBQSA_Y;
wire [7:7] pulse_accumulator_RNO_FCO;
wire [7:7] pulse_accumulator_RNO_Y;
wire [6:6] pulse_accumulator_RNIN1SFC_Y;
wire [0:0] sample_counter_cry_cy_S;
wire [0:0] sample_counter_cry_cy_Y;
wire [6:0] sample_counter_cry;
wire [6:0] sample_counter_cry_Y;
wire [7:7] sample_counter_s_FCO;
wire [7:7] sample_counter_s_Y;
wire VCC ;
wire pulse_accumulator_0_sqmuxa_Z ;
wire GND ;
wire data_ready_sig_2_iv_i ;
wire un3_sample_clk_last ;
wire startup_delay_fin_Z ;
wire sample_CLK_last_Z ;
wire sample_CLK ;
wire analog_FF_3 ;
wire pulse_accumulator_lcry_cy ;
wire analog_FF_RNIJ3H6_S ;
wire analog_FF_RNIJ3H6_Y ;
wire un7_sample_clk_last_5_3_RNIRRGA1_Y ;
wire pulse_accumulator ;
wire un7_sample_clk_last_5_3_RNIRRGA1_S ;
wire un7_sample_clk_last_5_3 ;
wire un7_sample_clk_last_5_4 ;
wire sample_counter_cry_cy ;
// @57:111
  SLE \pwm_quantized_value[0]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_Z[0]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pwm_quantized_value[1]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_Z[1]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pwm_quantized_value[2]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_Z[2]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pwm_quantized_value[3]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_Z[3]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pwm_quantized_value[4]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_Z[4]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pwm_quantized_value[5]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_Z[5]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pwm_quantized_value[6]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_Z[6]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pwm_quantized_value[7]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_Z[7]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE data_ready_sig (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_Ready),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(data_ready_sig_2_iv_i),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE startup_delay_fin (
	.Q(startup_delay_fin_Z),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE sample_CLK_last (
	.Q(sample_CLK_last_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(sample_CLK),
	.EN(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:94
  SLE analog_FF (
	.Q(feedback2_c),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(sample_CLK),
	.D(analog_FF_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pulse_accumulator[0]  (
	.Q(pulse_accumulator_Z[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_s[0]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pulse_accumulator[1]  (
	.Q(pulse_accumulator_Z[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_s[1]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pulse_accumulator[2]  (
	.Q(pulse_accumulator_Z[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_s[2]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pulse_accumulator[3]  (
	.Q(pulse_accumulator_Z[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_s[3]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pulse_accumulator[4]  (
	.Q(pulse_accumulator_Z[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_s[4]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pulse_accumulator[5]  (
	.Q(pulse_accumulator_Z[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_s[5]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pulse_accumulator[6]  (
	.Q(pulse_accumulator_Z[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_s[6]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \pulse_accumulator[7]  (
	.Q(pulse_accumulator_Z[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(pulse_accumulator_s[7]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \sample_counter[0]  (
	.Q(sample_counter[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sample_counter_s[0]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \sample_counter[1]  (
	.Q(sample_counter[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sample_counter_s[1]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \sample_counter[2]  (
	.Q(sample_counter[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sample_counter_s[2]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \sample_counter[3]  (
	.Q(sample_counter[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sample_counter_s[3]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \sample_counter[4]  (
	.Q(sample_counter[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sample_counter_s[4]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \sample_counter[5]  (
	.Q(sample_counter[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sample_counter_s[5]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \sample_counter[6]  (
	.Q(sample_counter[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sample_counter_s[6]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:111
  SLE \sample_counter[7]  (
	.Q(sample_counter[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(sample_counter_s[7]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @58:515
  ARI1 analog_FF_RNIJ3H6 (
	.FCO(pulse_accumulator_lcry_cy),
	.S(analog_FF_RNIJ3H6_S),
	.Y(analog_FF_RNIJ3H6_Y),
	.B(un7_sample_clk_last_5_3_RNIRRGA1_Y),
	.C(feedback2_c),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam analog_FF_RNIJ3H6.INIT=20'h4DD00;
// @58:515
  ARI1 \p_the_quantization_stuff.un7_sample_clk_last_5_3_RNIRRGA1  (
	.FCO(pulse_accumulator),
	.S(un7_sample_clk_last_5_3_RNIRRGA1_S),
	.Y(un7_sample_clk_last_5_3_RNIRRGA1_Y),
	.B(un7_sample_clk_last_5_3),
	.C(un7_sample_clk_last_5_4),
	.D(sample_counter[6]),
	.A(sample_counter[7]),
	.FCI(pulse_accumulator_lcry_cy)
);
defparam \p_the_quantization_stuff.un7_sample_clk_last_5_3_RNIRRGA1 .INIT=20'h47FFF;
// @58:515
  ARI1 \pulse_accumulator_RNISBIT2[0]  (
	.FCO(pulse_accumulator_cry[0]),
	.S(pulse_accumulator_s[0]),
	.Y(pulse_accumulator_RNISBIT2_Y[0]),
	.B(pulse_accumulator_Z[0]),
	.C(un7_sample_clk_last_5_3_RNIRRGA1_Y),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator)
);
defparam \pulse_accumulator_RNISBIT2[0] .INIT=20'h48800;
// @58:515
  ARI1 \pulse_accumulator_RNIUSJG4[1]  (
	.FCO(pulse_accumulator_cry[1]),
	.S(pulse_accumulator_s[1]),
	.Y(pulse_accumulator_RNIUSJG4_Y[1]),
	.B(un7_sample_clk_last_5_3_RNIRRGA1_Y),
	.C(pulse_accumulator_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[0])
);
defparam \pulse_accumulator_RNIUSJG4[1] .INIT=20'h48800;
// @58:515
  ARI1 \pulse_accumulator_RNI1FL36[2]  (
	.FCO(pulse_accumulator_cry[2]),
	.S(pulse_accumulator_s[2]),
	.Y(pulse_accumulator_RNI1FL36_Y[2]),
	.B(un7_sample_clk_last_5_3_RNIRRGA1_Y),
	.C(pulse_accumulator_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[1])
);
defparam \pulse_accumulator_RNI1FL36[2] .INIT=20'h48800;
// @58:515
  ARI1 \pulse_accumulator_RNI52NM7[3]  (
	.FCO(pulse_accumulator_cry[3]),
	.S(pulse_accumulator_s[3]),
	.Y(pulse_accumulator_RNI52NM7_Y[3]),
	.B(un7_sample_clk_last_5_3_RNIRRGA1_Y),
	.C(pulse_accumulator_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[2])
);
defparam \pulse_accumulator_RNI52NM7[3] .INIT=20'h48800;
// @58:515
  ARI1 \pulse_accumulator_RNIAMO99[4]  (
	.FCO(pulse_accumulator_cry[4]),
	.S(pulse_accumulator_s[4]),
	.Y(pulse_accumulator_RNIAMO99_Y[4]),
	.B(un7_sample_clk_last_5_3_RNIRRGA1_Y),
	.C(pulse_accumulator_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[3])
);
defparam \pulse_accumulator_RNIAMO99[4] .INIT=20'h48800;
// @58:515
  ARI1 \pulse_accumulator_RNIGBQSA[5]  (
	.FCO(pulse_accumulator_cry[5]),
	.S(pulse_accumulator_s[5]),
	.Y(pulse_accumulator_RNIGBQSA_Y[5]),
	.B(un7_sample_clk_last_5_3_RNIRRGA1_Y),
	.C(pulse_accumulator_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[4])
);
defparam \pulse_accumulator_RNIGBQSA[5] .INIT=20'h48800;
// @58:515
  ARI1 \pulse_accumulator_RNO[7]  (
	.FCO(pulse_accumulator_RNO_FCO[7]),
	.S(pulse_accumulator_s[7]),
	.Y(pulse_accumulator_RNO_Y[7]),
	.B(un7_sample_clk_last_5_3_RNIRRGA1_Y),
	.C(pulse_accumulator_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[6])
);
defparam \pulse_accumulator_RNO[7] .INIT=20'h48800;
// @58:515
  ARI1 \pulse_accumulator_RNIN1SFC[6]  (
	.FCO(pulse_accumulator_cry[6]),
	.S(pulse_accumulator_s[6]),
	.Y(pulse_accumulator_RNIN1SFC_Y[6]),
	.B(un7_sample_clk_last_5_3_RNIRRGA1_Y),
	.C(pulse_accumulator_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[5])
);
defparam \pulse_accumulator_RNIN1SFC[6] .INIT=20'h48800;
// @57:111
  ARI1 \sample_counter_cry_cy[0]  (
	.FCO(sample_counter_cry_cy),
	.S(sample_counter_cry_cy_S[0]),
	.Y(sample_counter_cry_cy_Y[0]),
	.B(sample_CLK_last_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \sample_counter_cry_cy[0] .INIT=20'h45500;
// @57:111
  ARI1 \sample_counter_cry[0]  (
	.FCO(sample_counter_cry[0]),
	.S(sample_counter_s[0]),
	.Y(sample_counter_cry_Y[0]),
	.B(sample_counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry_cy)
);
defparam \sample_counter_cry[0] .INIT=20'h4AA00;
// @57:111
  ARI1 \sample_counter_cry[1]  (
	.FCO(sample_counter_cry[1]),
	.S(sample_counter_s[1]),
	.Y(sample_counter_cry_Y[1]),
	.B(sample_counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[0])
);
defparam \sample_counter_cry[1] .INIT=20'h4AA00;
// @57:111
  ARI1 \sample_counter_cry[2]  (
	.FCO(sample_counter_cry[2]),
	.S(sample_counter_s[2]),
	.Y(sample_counter_cry_Y[2]),
	.B(sample_counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[1])
);
defparam \sample_counter_cry[2] .INIT=20'h4AA00;
// @57:111
  ARI1 \sample_counter_cry[3]  (
	.FCO(sample_counter_cry[3]),
	.S(sample_counter_s[3]),
	.Y(sample_counter_cry_Y[3]),
	.B(sample_counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[2])
);
defparam \sample_counter_cry[3] .INIT=20'h4AA00;
// @57:111
  ARI1 \sample_counter_cry[4]  (
	.FCO(sample_counter_cry[4]),
	.S(sample_counter_s[4]),
	.Y(sample_counter_cry_Y[4]),
	.B(sample_counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[3])
);
defparam \sample_counter_cry[4] .INIT=20'h4AA00;
// @57:111
  ARI1 \sample_counter_cry[5]  (
	.FCO(sample_counter_cry[5]),
	.S(sample_counter_s[5]),
	.Y(sample_counter_cry_Y[5]),
	.B(sample_counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[4])
);
defparam \sample_counter_cry[5] .INIT=20'h4AA00;
// @57:111
  ARI1 \sample_counter_s[7]  (
	.FCO(sample_counter_s_FCO[7]),
	.S(sample_counter_s[7]),
	.Y(sample_counter_s_Y[7]),
	.B(sample_counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[6])
);
defparam \sample_counter_s[7] .INIT=20'h4AA00;
// @57:111
  ARI1 \sample_counter_cry[6]  (
	.FCO(sample_counter_cry[6]),
	.S(sample_counter_s[6]),
	.Y(sample_counter_cry_Y[6]),
	.B(sample_counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[5])
);
defparam \sample_counter_cry[6] .INIT=20'h4AA00;
// @57:133
  CFG3 pulse_accumulator_0_sqmuxa (
	.A(sample_CLK),
	.B(un7_sample_clk_last_5_3_RNIRRGA1_Y),
	.C(sample_CLK_last_Z),
	.Y(pulse_accumulator_0_sqmuxa_Z)
);
defparam pulse_accumulator_0_sqmuxa.INIT=8'h02;
// @57:122
  CFG2 \p_the_quantization_stuff.un7_sample_clk_last_5_3  (
	.A(sample_counter[4]),
	.B(sample_counter[5]),
	.Y(un7_sample_clk_last_5_3)
);
defparam \p_the_quantization_stuff.un7_sample_clk_last_5_3 .INIT=4'h8;
// @57:121
  CFG2 \p_the_quantization_stuff.un3_sample_clk_last  (
	.A(sample_CLK),
	.B(sample_CLK_last_Z),
	.Y(un3_sample_clk_last)
);
defparam \p_the_quantization_stuff.un3_sample_clk_last .INIT=4'h2;
// @57:97
  CFG2 \p_lets_make_a_FF.analog_FF_3  (
	.A(INBUF_DIFF_0_Y),
	.B(startup_delay_fin_Z),
	.Y(analog_FF_3)
);
defparam \p_lets_make_a_FF.analog_FF_3 .INIT=4'h8;
// @57:122
  CFG4 \p_the_quantization_stuff.un7_sample_clk_last_5_4  (
	.A(sample_counter[3]),
	.B(sample_counter[2]),
	.C(sample_counter[1]),
	.D(sample_counter[0]),
	.Y(un7_sample_clk_last_5_4)
);
defparam \p_the_quantization_stuff.un7_sample_clk_last_5_4 .INIT=16'h8000;
// @57:111
  CFG3 \p_the_quantization_stuff.data_ready_sig_2_iv_i  (
	.A(Sigma_Delta_LVDS_ADC_0_Data_Ready),
	.B(un7_sample_clk_last_5_3_RNIRRGA1_Y),
	.C(startup_delay_fin_Z),
	.Y(data_ready_sig_2_iv_i)
);
defparam \p_the_quantization_stuff.data_ready_sig_2_iv_i .INIT=8'hC8;
// @57:77
  timerZ1 Sample_CLK_timer (
	.sample_CLK(sample_CLK),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Sigma_Delta_LVDS_ADC */

module timerZ2_1 (
  Board_J8_c,
  FCCC_C0_0_GL0,
  Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i
)
;
output Board_J8_c ;
input FCCC_C0_0_GL0 ;
input Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire Board_J8_c ;
wire FCCC_C0_0_GL0 ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire [18:0] counter;
wire [0:0] counter_i;
wire [18:5] counter_3;
wire VCC ;
wire GND ;
wire un11_counter_cry_1_S_0 ;
wire un11_counter_cry_2_S_0 ;
wire un11_counter_cry_3_S_0 ;
wire un11_counter_cry_4_S_0 ;
wire un11_counter_cry_6_S_0 ;
wire un11_counter_cry_7_S_0 ;
wire un11_counter_cry_9_S_0 ;
wire un11_counter_cry_10_S_0 ;
wire un11_counter_cry_11_S_0 ;
wire un11_counter_cry_12_S_0 ;
wire un11_counter_cry_14_S_0 ;
wire un6_counter ;
wire un11_counter_s_1_705_FCO ;
wire un11_counter_s_1_705_S ;
wire un11_counter_s_1_705_Y ;
wire un11_counter_cry_1_Z ;
wire un11_counter_cry_1_Y_0 ;
wire un11_counter_cry_2_Z ;
wire un11_counter_cry_2_Y_0 ;
wire un11_counter_cry_3_Z ;
wire un11_counter_cry_3_Y_0 ;
wire un11_counter_cry_4_Z ;
wire un11_counter_cry_4_Y_0 ;
wire un11_counter_cry_5_Z ;
wire un11_counter_cry_5_S_0 ;
wire un11_counter_cry_5_Y_0 ;
wire un11_counter_cry_6_Z ;
wire un11_counter_cry_6_Y_0 ;
wire un11_counter_cry_7_Z ;
wire un11_counter_cry_7_Y_0 ;
wire un11_counter_cry_8_Z ;
wire un11_counter_cry_8_S_0 ;
wire un11_counter_cry_8_Y_0 ;
wire un11_counter_cry_9_Z ;
wire un11_counter_cry_9_Y_0 ;
wire un11_counter_cry_10_Z ;
wire un11_counter_cry_10_Y_0 ;
wire un11_counter_cry_11_Z ;
wire un11_counter_cry_11_Y_0 ;
wire un11_counter_cry_12_Z ;
wire un11_counter_cry_12_Y_0 ;
wire un11_counter_cry_13_Z ;
wire un11_counter_cry_13_S_0 ;
wire un11_counter_cry_13_Y_0 ;
wire un11_counter_cry_14_Z ;
wire un11_counter_cry_14_Y_0 ;
wire un11_counter_cry_15_Z ;
wire un11_counter_cry_15_S_0 ;
wire un11_counter_cry_15_Y_0 ;
wire un11_counter_cry_16_Z ;
wire un11_counter_cry_16_S_0 ;
wire un11_counter_cry_16_Y_0 ;
wire un11_counter_s_18_FCO_0 ;
wire un11_counter_s_18_S_0 ;
wire un11_counter_s_18_Y_0 ;
wire un11_counter_cry_17_Z ;
wire un11_counter_cry_17_S_0 ;
wire un11_counter_cry_17_Y_0 ;
wire un2_counter_0_a3_6 ;
wire un2_counter_0_a3_5 ;
wire un6_counter_0_a3_6 ;
wire un6_counter_0_a3_5 ;
wire un2_counter_0_a3_14_5 ;
wire un2_counter_0_a3_14_4 ;
wire un2_counter_0_a3_7 ;
wire un6_counter_0_a3_8 ;
wire N_74_14 ;
wire N_1 ;
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @31:47
  SLE \counter[16]  (
	.Q(counter[16]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[17]  (
	.Q(counter[17]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[18]  (
	.Q(counter[18]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[2]  (
	.Q(counter[2]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_cry_2_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[3]  (
	.Q(counter[3]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[4]  (
	.Q(counter[4]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_cry_4_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[5]  (
	.Q(counter[5]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[6]  (
	.Q(counter[6]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_cry_6_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[7]  (
	.Q(counter[7]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_cry_7_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[8]  (
	.Q(counter[8]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[9]  (
	.Q(counter[9]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_cry_9_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[10]  (
	.Q(counter[10]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_cry_10_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[11]  (
	.Q(counter[11]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_cry_11_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[12]  (
	.Q(counter[12]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_cry_12_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[13]  (
	.Q(counter[13]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[14]  (
	.Q(counter[14]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_cry_14_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[15]  (
	.Q(counter[15]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE timer_clock_out_sig (
	.Q(Board_J8_c),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter[18]),
	.EN(un6_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:47
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  ARI1 un11_counter_s_1_705 (
	.FCO(un11_counter_s_1_705_FCO),
	.S(un11_counter_s_1_705_S),
	.Y(un11_counter_s_1_705_Y),
	.B(counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un11_counter_s_1_705.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_1 (
	.FCO(un11_counter_cry_1_Z),
	.S(un11_counter_cry_1_S_0),
	.Y(un11_counter_cry_1_Y_0),
	.B(counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_s_1_705_FCO)
);
defparam un11_counter_cry_1.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_2 (
	.FCO(un11_counter_cry_2_Z),
	.S(un11_counter_cry_2_S_0),
	.Y(un11_counter_cry_2_Y_0),
	.B(counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_1_Z)
);
defparam un11_counter_cry_2.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_3 (
	.FCO(un11_counter_cry_3_Z),
	.S(un11_counter_cry_3_S_0),
	.Y(un11_counter_cry_3_Y_0),
	.B(counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_2_Z)
);
defparam un11_counter_cry_3.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_4 (
	.FCO(un11_counter_cry_4_Z),
	.S(un11_counter_cry_4_S_0),
	.Y(un11_counter_cry_4_Y_0),
	.B(counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_3_Z)
);
defparam un11_counter_cry_4.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_5 (
	.FCO(un11_counter_cry_5_Z),
	.S(un11_counter_cry_5_S_0),
	.Y(un11_counter_cry_5_Y_0),
	.B(counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_4_Z)
);
defparam un11_counter_cry_5.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_6 (
	.FCO(un11_counter_cry_6_Z),
	.S(un11_counter_cry_6_S_0),
	.Y(un11_counter_cry_6_Y_0),
	.B(counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_5_Z)
);
defparam un11_counter_cry_6.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_7 (
	.FCO(un11_counter_cry_7_Z),
	.S(un11_counter_cry_7_S_0),
	.Y(un11_counter_cry_7_Y_0),
	.B(counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_6_Z)
);
defparam un11_counter_cry_7.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_8 (
	.FCO(un11_counter_cry_8_Z),
	.S(un11_counter_cry_8_S_0),
	.Y(un11_counter_cry_8_Y_0),
	.B(counter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_7_Z)
);
defparam un11_counter_cry_8.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_9 (
	.FCO(un11_counter_cry_9_Z),
	.S(un11_counter_cry_9_S_0),
	.Y(un11_counter_cry_9_Y_0),
	.B(counter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_8_Z)
);
defparam un11_counter_cry_9.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_10 (
	.FCO(un11_counter_cry_10_Z),
	.S(un11_counter_cry_10_S_0),
	.Y(un11_counter_cry_10_Y_0),
	.B(counter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_9_Z)
);
defparam un11_counter_cry_10.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_11 (
	.FCO(un11_counter_cry_11_Z),
	.S(un11_counter_cry_11_S_0),
	.Y(un11_counter_cry_11_Y_0),
	.B(counter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_10_Z)
);
defparam un11_counter_cry_11.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_12 (
	.FCO(un11_counter_cry_12_Z),
	.S(un11_counter_cry_12_S_0),
	.Y(un11_counter_cry_12_Y_0),
	.B(counter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_11_Z)
);
defparam un11_counter_cry_12.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_13 (
	.FCO(un11_counter_cry_13_Z),
	.S(un11_counter_cry_13_S_0),
	.Y(un11_counter_cry_13_Y_0),
	.B(counter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_12_Z)
);
defparam un11_counter_cry_13.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_14 (
	.FCO(un11_counter_cry_14_Z),
	.S(un11_counter_cry_14_S_0),
	.Y(un11_counter_cry_14_Y_0),
	.B(counter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_13_Z)
);
defparam un11_counter_cry_14.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_15 (
	.FCO(un11_counter_cry_15_Z),
	.S(un11_counter_cry_15_S_0),
	.Y(un11_counter_cry_15_Y_0),
	.B(counter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_14_Z)
);
defparam un11_counter_cry_15.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_16 (
	.FCO(un11_counter_cry_16_Z),
	.S(un11_counter_cry_16_S_0),
	.Y(un11_counter_cry_16_Y_0),
	.B(counter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_15_Z)
);
defparam un11_counter_cry_16.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_s_18 (
	.FCO(un11_counter_s_18_FCO_0),
	.S(un11_counter_s_18_S_0),
	.Y(un11_counter_s_18_Y_0),
	.B(counter[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_17_Z)
);
defparam un11_counter_s_18.INIT=20'h4AA00;
// @31:61
  ARI1 un11_counter_cry_17 (
	.FCO(un11_counter_cry_17_Z),
	.S(un11_counter_cry_17_S_0),
	.Y(un11_counter_cry_17_Y_0),
	.B(counter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_16_Z)
);
defparam un11_counter_cry_17.INIT=20'h4AA00;
// @31:56
  CFG4 \gen_else.un2_counter_0_a3_6  (
	.A(counter[8]),
	.B(counter[3]),
	.C(counter[2]),
	.D(counter[1]),
	.Y(un2_counter_0_a3_6)
);
defparam \gen_else.un2_counter_0_a3_6 .INIT=16'h8000;
// @31:56
  CFG4 \gen_else.un2_counter_0_a3_5  (
	.A(counter[7]),
	.B(counter[18]),
	.C(counter[13]),
	.D(counter[12]),
	.Y(un2_counter_0_a3_5)
);
defparam \gen_else.un2_counter_0_a3_5 .INIT=16'h0040;
// @31:60
  CFG4 \gen_else.un6_counter_0_a3_6  (
	.A(counter[8]),
	.B(counter[3]),
	.C(counter[2]),
	.D(counter[1]),
	.Y(un6_counter_0_a3_6)
);
defparam \gen_else.un6_counter_0_a3_6 .INIT=16'h0001;
// @31:60
  CFG4 \gen_else.un6_counter_0_a3_5  (
	.A(counter[7]),
	.B(counter[18]),
	.C(counter[13]),
	.D(counter[12]),
	.Y(un6_counter_0_a3_5)
);
defparam \gen_else.un6_counter_0_a3_5 .INIT=16'h0200;
// @31:56
  CFG4 \gen_else.un2_counter_0_a3_14_5  (
	.A(counter[17]),
	.B(counter[16]),
	.C(counter[15]),
	.D(counter[4]),
	.Y(un2_counter_0_a3_14_5)
);
defparam \gen_else.un2_counter_0_a3_14_5 .INIT=16'h8000;
// @31:56
  CFG3 \gen_else.un2_counter_0_a3_14_4  (
	.A(counter[11]),
	.B(counter[6]),
	.C(counter[5]),
	.Y(un2_counter_0_a3_14_4)
);
defparam \gen_else.un2_counter_0_a3_14_4 .INIT=8'h01;
// @31:56
  CFG3 \gen_else.un2_counter_0_a3_7  (
	.A(counter[0]),
	.B(un2_counter_0_a3_5),
	.C(counter[14]),
	.Y(un2_counter_0_a3_7)
);
defparam \gen_else.un2_counter_0_a3_7 .INIT=8'h08;
// @31:60
  CFG4 \gen_else.un6_counter_0_a3_8  (
	.A(counter[0]),
	.B(counter[14]),
	.C(un6_counter_0_a3_6),
	.D(un6_counter_0_a3_5),
	.Y(un6_counter_0_a3_8)
);
defparam \gen_else.un6_counter_0_a3_8 .INIT=16'h4000;
// @31:56
  CFG4 \gen_else.un2_counter_0_a3_14  (
	.A(counter[9]),
	.B(counter[10]),
	.C(un2_counter_0_a3_14_5),
	.D(un2_counter_0_a3_14_4),
	.Y(N_74_14)
);
defparam \gen_else.un2_counter_0_a3_14 .INIT=16'h1000;
// @31:60
  CFG4 \gen_else.un6_counter_0  (
	.A(un2_counter_0_a3_6),
	.B(un6_counter_0_a3_8),
	.C(un2_counter_0_a3_7),
	.D(N_74_14),
	.Y(un6_counter)
);
defparam \gen_else.un6_counter_0 .INIT=16'hEC00;
// @31:52
  CFG4 \counter_3[18]  (
	.A(N_74_14),
	.B(un2_counter_0_a3_7),
	.C(un11_counter_s_18_S_0),
	.D(un2_counter_0_a3_6),
	.Y(counter_3[18])
);
defparam \counter_3[18] .INIT=16'h70F0;
// @31:52
  CFG4 \counter_3[17]  (
	.A(N_74_14),
	.B(un2_counter_0_a3_7),
	.C(un11_counter_cry_17_S_0),
	.D(un2_counter_0_a3_6),
	.Y(counter_3[17])
);
defparam \counter_3[17] .INIT=16'h70F0;
// @31:52
  CFG4 \counter_3[16]  (
	.A(N_74_14),
	.B(un2_counter_0_a3_7),
	.C(un11_counter_cry_16_S_0),
	.D(un2_counter_0_a3_6),
	.Y(counter_3[16])
);
defparam \counter_3[16] .INIT=16'h70F0;
// @31:52
  CFG4 \counter_3[15]  (
	.A(N_74_14),
	.B(un2_counter_0_a3_7),
	.C(un11_counter_cry_15_S_0),
	.D(un2_counter_0_a3_6),
	.Y(counter_3[15])
);
defparam \counter_3[15] .INIT=16'h70F0;
// @31:52
  CFG4 \counter_3[13]  (
	.A(N_74_14),
	.B(un2_counter_0_a3_7),
	.C(un11_counter_cry_13_S_0),
	.D(un2_counter_0_a3_6),
	.Y(counter_3[13])
);
defparam \counter_3[13] .INIT=16'h70F0;
// @31:52
  CFG4 \counter_3[8]  (
	.A(N_74_14),
	.B(un2_counter_0_a3_7),
	.C(un11_counter_cry_8_S_0),
	.D(un2_counter_0_a3_6),
	.Y(counter_3[8])
);
defparam \counter_3[8] .INIT=16'h70F0;
// @31:52
  CFG4 \counter_3[5]  (
	.A(N_74_14),
	.B(un2_counter_0_a3_7),
	.C(un11_counter_cry_5_S_0),
	.D(un2_counter_0_a3_6),
	.Y(counter_3[5])
);
defparam \counter_3[5] .INIT=16'h70F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timerZ2_1 */

module Spectrum_Analyzer (
  DEVRST_N,
  PADN,
  PADP,
  Board_J7,
  Board_J8,
  LVDS_PADN_feedback,
  feedback2
)
;
input DEVRST_N ;
input PADN ;
input PADP ;
output [4:0] Board_J7 ;
output Board_J8 ;
output LVDS_PADN_feedback ;
output feedback2 ;
wire DEVRST_N ;
wire PADN ;
wire PADP ;
wire Board_J8 ;
wire LVDS_PADN_feedback ;
wire feedback2 ;
wire [7:0] Sigma_Delta_LVDS_ADC_0_Data_out;
wire [7:0] Averaging_Filter_0_Data_out;
wire [8:0] COREABC_C0_0_APB3master_PADDR;
wire [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA;
wire [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA;
wire [7:0] FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1;
wire [8:0] FFT_0_out_dat_real;
wire [8:0] FFT_0_out_dat_imag;
wire [1:0] \COREABC_C0_0.COREABC_C0_0.INSTR_SCMD ;
wire [7:3] PRDATA_i;
wire [3:0] Board_J7_c;
wire FCCC_C0_0_GL0 ;
wire Sigma_Delta_LVDS_ADC_0_Data_Ready ;
wire Averaging_Filter_0_Data_out_ready ;
wire FFT_Result_to_Pixel_Bar_0_INT ;
wire Nokia5110_Driver_0_driver_busy ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire GND ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire FFT_Result_to_Pixel_Bar_0_fft_r_en ;
wire FFT_Result_to_Pixel_Bar_0_fft_read_done ;
wire output_ready_0_a2 ;
wire FFT_0_out_valid ;
wire INBUF_DIFF_0_Y ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire VCC ;
wire COREABC_C0_0_APB3master_PSELx ;
wire \Power_On_Reset_Delay_0.POR  ;
wire \FFT_Result_to_Pixel_Bar_0.smpl_data_stable  ;
wire \FFT_Result_to_Pixel_Bar_0.smpl_read  ;
wire \COREABC_C0_0.COREABC_C0_0.RSTSYNC1  ;
wire N_105 ;
wire N_106 ;
wire N_107 ;
wire N_108 ;
wire N_109 ;
wire N_110 ;
wire N_111 ;
wire N_112 ;
wire N_28 ;
wire N_40 ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N ;
wire Board_J8_c ;
wire feedback2_c ;
wire N_164 ;
wire \COREABC_C0_0.COREABC_C0_0.STBACCAPB_1  ;
wire N_162 ;
wire \Nokia5110_Driver_0.chip_enable_sig_i  ;
wire N_30_0 ;
wire N_32_0 ;
wire N_76_0 ;
wire N_36_0 ;
wire Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i ;
wire SYSRESET_0_Z ;
wire N_2914 ;
wire N_2915 ;
  CLKINT SYSRESET_0_RNIHNV1 (
	.Y(SYSRESET_0_POWER_ON_RESET_N),
	.A(SYSRESET_0_Z)
);
// @58:25
  OUTBUF \Board_J7_obuf[0]  (
	.PAD(Board_J7[0]),
	.D(Board_J7_c[0])
);
// @58:25
  OUTBUF \Board_J7_obuf[1]  (
	.PAD(Board_J7[1]),
	.D(Board_J7_c[1])
);
// @58:25
  OUTBUF \Board_J7_obuf[2]  (
	.PAD(Board_J7[2]),
	.D(Board_J7_c[2])
);
// @58:25
  OUTBUF \Board_J7_obuf[3]  (
	.PAD(Board_J7[3]),
	.D(Board_J7_c[3])
);
// @58:25
  OUTBUF \Board_J7_obuf[4]  (
	.PAD(Board_J7[4]),
	.D(\Nokia5110_Driver_0.chip_enable_sig_i )
);
// @58:26
  OUTBUF Board_J8_obuf (
	.PAD(Board_J8),
	.D(Board_J8_c)
);
// @58:27
  OUTBUF LVDS_PADN_feedback_obuf (
	.PAD(LVDS_PADN_feedback),
	.D(feedback2_c)
);
// @58:28
  OUTBUF feedback2_obuf (
	.PAD(feedback2),
	.D(feedback2_c)
);
// @58:456
  INBUF_DIFF INBUF_DIFF_0 (
	.Y(INBUF_DIFF_0_Y),
	.PADN(PADN),
	.PADP(PADP)
);
// @58:533
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_Z),
	.DEVRST_N(DEVRST_N)
);
// @58:334
  Averaging_Filter Averaging_Filter_0 (
	.Sigma_Delta_LVDS_ADC_0_Data_out(Sigma_Delta_LVDS_ADC_0_Data_out[7:0]),
	.Averaging_Filter_0_Data_out(Averaging_Filter_0_Data_out[7:0]),
	.Sigma_Delta_LVDS_ADC_0_Data_Ready(Sigma_Delta_LVDS_ADC_0_Data_Ready),
	.Averaging_Filter_0_Data_out_ready(Averaging_Filter_0_Data_out_ready),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i)
);
// @58:351
  COREABC_C0 COREABC_C0_0 (
	.Board_J7_c_0(Board_J7_c[3]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_0(CoreAPB3_C0_0_APBmslave1_PRDATA[1]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA_0(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.PRDATA_i_0(PRDATA_i[3]),
	.PRDATA_i_4(PRDATA_i[7]),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR[3]),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR[8]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[0]),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR[5]),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR[1]),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR[2]),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR[4]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i),
	.RSTSYNC1(\COREABC_C0_0.COREABC_C0_0.RSTSYNC1 ),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.Nokia5110_Driver_0_driver_busy(Nokia5110_Driver_0_driver_busy),
	.N_36_0(N_36_0),
	.N_76_0(N_76_0),
	.N_32_0(N_32_0),
	.N_30_0(N_30_0),
	.FFT_Result_to_Pixel_Bar_0_INT(FFT_Result_to_Pixel_Bar_0_INT),
	.N_40(N_40),
	.smpl_data_stable(\FFT_Result_to_Pixel_Bar_0.smpl_data_stable ),
	.smpl_read(\FFT_Result_to_Pixel_Bar_0.smpl_read ),
	.STBACCAPB_1(\COREABC_C0_0.COREABC_C0_0.STBACCAPB_1 ),
	.N_105(N_105),
	.N_106(N_106),
	.N_107(N_107),
	.N_108(N_108),
	.N_109(N_109),
	.N_110(N_110),
	.N_111(N_111),
	.N_112(N_112),
	.N_28(N_28),
	.N_162(N_162)
);
// @58:372
  CoreAPB3_C0 CoreAPB3_C0_0 (
	.CoreAPB3_C0_0_APBmslave0_PRDATA({CoreAPB3_C0_0_APBmslave0_PRDATA[7:2], N_2914, CoreAPB3_C0_0_APBmslave0_PRDATA[0]}),
	.CoreAPB3_C0_0_APBmslave1_PRDATA({CoreAPB3_C0_0_APBmslave1_PRDATA[7:2], N_2915, CoreAPB3_C0_0_APBmslave1_PRDATA[0]}),
	.PRDATA_i_4(PRDATA_i[7]),
	.PRDATA_i_0(PRDATA_i[3]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[8]),
	.N_40(N_40),
	.N_28(N_28),
	.N_30_0(N_30_0),
	.N_32_0(N_32_0),
	.N_76_0(N_76_0),
	.N_36_0(N_36_0),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx)
);
// @58:398
  FCCC_C0 FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @58:407
  FFT FFT_0 (
	.FFT_0_out_dat_real(FFT_0_out_dat_real[8:0]),
	.FFT_0_out_dat_imag(FFT_0_out_dat_imag[8:0]),
	.Averaging_Filter_0_Data_out(Averaging_Filter_0_Data_out[7:0]),
	.FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[7:0]),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.POR(\Power_On_Reset_Delay_0.POR ),
	.RSTSYNC1(\COREABC_C0_0.COREABC_C0_0.RSTSYNC1 ),
	.output_ready_0_a2(output_ready_0_a2),
	.FFT_0_out_valid(FFT_0_out_valid),
	.FFT_Result_to_Pixel_Bar_0_fft_r_en(FFT_Result_to_Pixel_Bar_0_fft_r_en),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N),
	.Averaging_Filter_0_Data_out_ready(Averaging_Filter_0_Data_out_ready),
	.FFT_Result_to_Pixel_Bar_0_fft_read_done(FFT_Result_to_Pixel_Bar_0_fft_read_done),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i)
);
// @58:428
  FFT_Result_to_Pixel_Bar FFT_Result_to_Pixel_Bar_0 (
	.FFT_0_out_dat_imag(FFT_0_out_dat_imag[8:0]),
	.FFT_0_out_dat_real(FFT_0_out_dat_real[8:0]),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR[1]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[0]),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR[8]),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR[2]),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR[4]),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR[3]),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR[5]),
	.FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1(FFT_Result_to_Pixel_Bar_0_fft_smpl_adr_1[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.Board_J7_c_0(Board_J7_c[3]),
	.FFT_0_out_valid(FFT_0_out_valid),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.STBACCAPB_1(\COREABC_C0_0.COREABC_C0_0.STBACCAPB_1 ),
	.N_162(N_162),
	.N_164(N_164),
	.output_ready_0_a2(output_ready_0_a2),
	.FFT_Result_to_Pixel_Bar_0_fft_r_en(FFT_Result_to_Pixel_Bar_0_fft_r_en),
	.smpl_data_stable_1z(\FFT_Result_to_Pixel_Bar_0.smpl_data_stable ),
	.smpl_read_1z(\FFT_Result_to_Pixel_Bar_0.smpl_read ),
	.N_105(N_105),
	.N_111(N_111),
	.N_112(N_112),
	.N_109(N_109),
	.N_110(N_110),
	.FFT_Result_to_Pixel_Bar_0_fft_read_done(FFT_Result_to_Pixel_Bar_0_fft_read_done),
	.FFT_Result_to_Pixel_Bar_0_INT(FFT_Result_to_Pixel_Bar_0_INT),
	.N_106(N_106),
	.N_107(N_107),
	.N_108(N_108),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @58:465
  Nokia5110_Driver Nokia5110_Driver_0 (
	.Board_J7_c(Board_J7_c[3:0]),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR[2]),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR[5]),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR[3]),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR[8]),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR[1]),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR[4]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[0]),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.N_164(N_164),
	.STBACCAPB_1(\COREABC_C0_0.COREABC_C0_0.STBACCAPB_1 ),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.Nokia5110_Driver_0_driver_busy(Nokia5110_Driver_0_driver_busy),
	.N_105(N_105),
	.N_111(N_111),
	.N_112(N_112),
	.N_106(N_106),
	.N_107(N_107),
	.N_108(N_108),
	.N_109(N_109),
	.N_110(N_110),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.chip_enable_sig_i(\Nokia5110_Driver_0.chip_enable_sig_i )
);
// @58:494
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @58:500
  Power_On_Reset_Delay Power_On_Reset_Delay_0 (
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.SYSRESET_0_POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.POR_1z(\Power_On_Reset_Delay_0.POR ),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i)
);
// @58:515
  Sigma_Delta_LVDS_ADC Sigma_Delta_LVDS_ADC_0 (
	.Sigma_Delta_LVDS_ADC_0_Data_out(Sigma_Delta_LVDS_ADC_0_Data_out[7:0]),
	.INBUF_DIFF_0_Y(INBUF_DIFF_0_Y),
	.feedback2_c(feedback2_c),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N),
	.Sigma_Delta_LVDS_ADC_0_Data_Ready(Sigma_Delta_LVDS_ADC_0_Data_Ready),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i)
);
// @58:541
  timerZ2_1 timer_0 (
	.Board_J8_c(Board_J8_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i(Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Spectrum_Analyzer */

