Assembler report for niosv_soc_epcs_sdram_iic_top
Fri Sep 27 14:05:28 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.sof
  7. Assembler Device Options: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.jam
  8. Assembler Device Options: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.svf
  9. Assembler Device Options: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.pof
 10. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Fri Sep 27 14:05:28 2024 ;
; Revision Name         ; niosv_soc_epcs_sdram_iic_top          ;
; Top-level Entity Name ; niosv_soc_epcs_sdram_iic_top          ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE22F17C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
; Altera ; Unknown (6AF7 D036)    ; Licensed     ;
+--------+------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------+
; C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.sof ;
; C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.jam ;
; C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.svf ;
; C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.pof ;
+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.sof ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                         ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x0067D687                                                                                                                      ;
; Checksum       ; 0x0067D687                                                                                                                      ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.jam ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------+
; Option                  ; Setting                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------+
; JEDEC STAPL ASCII file  ;                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.svf ;
+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Option    ; Setting                                                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; SVF file  ;                                                                                                                                      ;
+-----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.pof ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Option             ; Setting                                                                                                                     ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode      ; 0x00000000                                                                                                                  ;
; Checksum           ; 0x7BFEE69F                                                                                                                  ;
; Compression Ratio  ; 2                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Fri Sep 27 14:05:24 2024
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off niosv_soc_epcs_sdram_iic -c niosv_soc_epcs_sdram_iic_top
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info (210117): Created JAM or JBC file for the specified chain: 
Device 1 (EP4CE22F17; C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.sof)
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4742 megabytes
    Info: Processing ended: Fri Sep 27 14:05:28 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


