Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.4 (Version 12.900.0.16)
Date: Mon May  4 22:46:13 2020

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | No             |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+--------------------------------------------------------------+
| Topcell | FIFO_CDC_test                                                |
| Format  | Verilog                                                      |
| Source  | E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.vm |
+---------+--------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 323  | 12084 | 2.67       |
| DFF                       | 350  | 12084 | 2.90       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 10   | 84    | 11.90      |
| -- Single-ended I/O       | 10   | 84    | 11.90      |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 1    | 21    | 4.76       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 3    | 8     | 37.50      |
| CCC                       | 1    | 2     | 50.00      |
| RCOSC_25_50MHZ            | 1    | 1     | 100.00     |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 287  | 314 |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 36   | 36  |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 323  | 350 |
+--------------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 2      | 5    |
| 11     | 1    |
| 12     | 1    |
| 17     | 1    |
| 32     | 2    |
| Total  | 10   |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 2            | 0           | 0               |
| Output I/O                    | 8            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  2    |  8     |  0            |
+--------------+--------+------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  0    | 0.00%      |
| Placed   |  0    | 0.00%      |
| UnPlaced |  10   | 100.00%    |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+------------------------------------------------------+
| Fanout | Type    | Name                                                 |
+--------+---------+------------------------------------------------------+
| 309    | INT_NET | Net   : LOCK_arst                                    |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/CCC_INST_RNI2PC6/U0_RGB1 |
|        |         | Source: NETLIST                                      |
| 175    | INT_NET | Net   : FCCC_C0_0_GL0                                |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1         |
|        |         | Source: NETLIST                                      |
| 141    | INT_NET | Net   : FCCC_C0_0_GL1                                |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1         |
|        |         | Source: NETLIST                                      |
+--------+---------+------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-----------------------------------------------------------+
| Fanout | Type    | Name                                                      |
+--------+---------+-----------------------------------------------------------+
| 65     | INT_NET | Net   : FIFO_CDC_0_W_FULL_i                               |
|        |         | Driver: FIFO_CDC_0/p_W_logic_c.un24_w_adr_gray_NE_RNIEB1K |
| 58     | INT_NET | Net   : FIFO_ON                                           |
|        |         | Driver: fifo_read_test_0/FIFO_ON                          |
| 38     | INT_NET | Net   : fifo_read_test_0/countere                         |
|        |         | Driver: fifo_read_test_0/FIFO_READY_sig2                  |
| 35     | INT_NET | Net   : FIFO_CDC_0/SLVDOM_ON_Z[0]                         |
|        |         | Driver: FIFO_CDC_0/SLVDOM_ON[0]                           |
| 32     | INT_NET | Net   : FIFO_CDC_0/W_DATA_sig_1_sqmuxa                    |
|        |         | Driver: FIFO_CDC_0/p_W_logic_s.un1_strtup_cnt_w_RNIQ2T01  |
| 21     | INT_NET | Net   : fifo_read_test_0_FIFO_BYTES[1]                    |
|        |         | Driver: fifo_read_test_0/BYTES[1]                         |
| 19     | INT_NET | Net   : fifo_read_test_0_FIFO_BYTES[0]                    |
|        |         | Driver: fifo_read_test_0/BYTES[0]                         |
| 19     | INT_NET | Net   : FIFO_CDC_0/strtup_cnt_r_Z[1]                      |
|        |         | Driver: FIFO_CDC_0/strtup_cnt_r[1]                        |
| 18     | INT_NET | Net   : FIFO_CDC_0/strtup_cnt_w_Z[1]                      |
|        |         | Driver: FIFO_CDC_0/strtup_cnt_w[1]                        |
| 17     | INT_NET | Net   : FIFO_CDC_0/strtup_cnt_w_Z[0]                      |
|        |         | Driver: FIFO_CDC_0/strtup_cnt_w[0]                        |
+--------+---------+-----------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-----------------------------------------------------------+
| Fanout | Type    | Name                                                      |
+--------+---------+-----------------------------------------------------------+
| 65     | INT_NET | Net   : FIFO_CDC_0_W_FULL_i                               |
|        |         | Driver: FIFO_CDC_0/p_W_logic_c.un24_w_adr_gray_NE_RNIEB1K |
| 58     | INT_NET | Net   : FIFO_ON                                           |
|        |         | Driver: fifo_read_test_0/FIFO_ON                          |
| 38     | INT_NET | Net   : fifo_read_test_0/countere                         |
|        |         | Driver: fifo_read_test_0/FIFO_READY_sig2                  |
| 35     | INT_NET | Net   : FIFO_CDC_0/SLVDOM_ON_Z[0]                         |
|        |         | Driver: FIFO_CDC_0/SLVDOM_ON[0]                           |
| 32     | INT_NET | Net   : FIFO_CDC_0/W_DATA_sig_1_sqmuxa                    |
|        |         | Driver: FIFO_CDC_0/p_W_logic_s.un1_strtup_cnt_w_RNIQ2T01  |
| 21     | INT_NET | Net   : fifo_read_test_0_FIFO_BYTES[1]                    |
|        |         | Driver: fifo_read_test_0/BYTES[1]                         |
| 19     | INT_NET | Net   : fifo_read_test_0_FIFO_BYTES[0]                    |
|        |         | Driver: fifo_read_test_0/BYTES[0]                         |
| 19     | INT_NET | Net   : FIFO_CDC_0/strtup_cnt_r_Z[1]                      |
|        |         | Driver: FIFO_CDC_0/strtup_cnt_r[1]                        |
| 18     | INT_NET | Net   : FIFO_CDC_0/strtup_cnt_w_Z[1]                      |
|        |         | Driver: FIFO_CDC_0/strtup_cnt_w[1]                        |
| 17     | INT_NET | Net   : FIFO_CDC_0/strtup_cnt_w_Z[0]                      |
|        |         | Driver: FIFO_CDC_0/strtup_cnt_w[0]                        |
+--------+---------+-----------------------------------------------------------+

