##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_Serial_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Serial_IntClock:R)
		5.2::Critical Path Report for (Clock:R vs. Clock:R)
		5.3::Critical Path Report for (UART_Serial_IntClock:R vs. UART_Serial_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock                        | Frequency: 63.33 MHz  | Target: 4.80 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 54.89 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz  | 
Clock: UART_Serial_IntClock         | Frequency: 49.86 MHz  | Target: 0.92 MHz   | 
Clock: \Timer:TimerHW\/tc           | N/A                   | Target: 0.01 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 0.02 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 0.02 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock                 Clock                 208333           192544      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_Serial_IntClock  41666.7          23448       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Serial_IntClock  UART_Serial_IntClock  1.08333e+006     1063279     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase             
--------------  ------------  ---------------------------  
LED(0)_PAD      25176         Clock:R                      
SCL(0)_PAD:out  25439         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out  25449         CyBUS_CLK(fixed-function):R  
Tx(0)_PAD       32853         UART_Serial_IntClock:R       
outPWM(0)_PAD   27190         Clock:R                      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 63.33 MHz | Target: 4.80 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 192544p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                -4230
----------------------------------------   ------ 
End-of-path required time (ps)             204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11559
-------------------------------------   ----- 
End-of-path arrival time (ps)           11559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2929   6429  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11559  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11559  192544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell5       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.89 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23448p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14749
-------------------------------------   ----- 
End-of-path arrival time (ps)           14749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                       iocell1         2009   2009  23448  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_1         macrocell6      7095   9104  23448  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  12454  23448  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  14749  23448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_Serial_IntClock
**************************************************
Clock: UART_Serial_IntClock
Frequency: 49.86 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063279p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13865
-------------------------------------   ----- 
End-of-path arrival time (ps)           13865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  1063279  RISE       1
\UART_Serial:BUART:counter_load_not\/main_2           macrocell2      7411   7601  1063279  RISE       1
\UART_Serial:BUART:counter_load_not\/q                macrocell2      3350  10951  1063279  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  13865  1063279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Serial_IntClock:R)
**********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23448p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14749
-------------------------------------   ----- 
End-of-path arrival time (ps)           14749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                       iocell1         2009   2009  23448  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_1         macrocell6      7095   9104  23448  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  12454  23448  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  14749  23448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 192544p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                -4230
----------------------------------------   ------ 
End-of-path required time (ps)             204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11559
-------------------------------------   ----- 
End-of-path arrival time (ps)           11559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2929   6429  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11559  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11559  192544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (UART_Serial_IntClock:R vs. UART_Serial_IntClock:R)
*********************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063279p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13865
-------------------------------------   ----- 
End-of-path arrival time (ps)           13865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  1063279  RISE       1
\UART_Serial:BUART:counter_load_not\/main_2           macrocell2      7411   7601  1063279  RISE       1
\UART_Serial:BUART:counter_load_not\/q                macrocell2      3350  10951  1063279  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  13865  1063279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23448p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14749
-------------------------------------   ----- 
End-of-path arrival time (ps)           14749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                       iocell1         2009   2009  23448  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_1         macrocell6      7095   9104  23448  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  12454  23448  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  14749  23448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 28146p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10011
-------------------------------------   ----- 
End-of-path arrival time (ps)           10011
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell1       2009   2009  23448  RISE       1
\UART_Serial:BUART:pollcount_1\/main_3  macrocell24   8002  10011  28146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 29052p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9104
-------------------------------------   ---- 
End-of-path arrival time (ps)           9104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell1       2009   2009  23448  RISE       1
\UART_Serial:BUART:rx_state_2\/main_8  macrocell21   7095   9104  29052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:rx_last\/main_0
Capture Clock  : \UART_Serial:BUART:rx_last\/clock_0
Path slack     : 29052p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9104
-------------------------------------   ---- 
End-of-path arrival time (ps)           9104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                            iocell1       2009   2009  23448  RISE       1
\UART_Serial:BUART:rx_last\/main_0  macrocell27   7095   9104  29052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_last\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 29877p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8279
-------------------------------------   ---- 
End-of-path arrival time (ps)           8279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell1       2009   2009  23448  RISE       1
\UART_Serial:BUART:rx_state_0\/main_9  macrocell18   6270   8279  29877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 29888p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8269
-------------------------------------   ---- 
End-of-path arrival time (ps)           8269
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell1       2009   2009  23448  RISE       1
\UART_Serial:BUART:pollcount_0\/main_2  macrocell25   6260   8269  29888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 29888p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8269
-------------------------------------   ---- 
End-of-path arrival time (ps)           8269
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell1       2009   2009  23448  RISE       1
\UART_Serial:BUART:rx_status_3\/main_6  macrocell26   6260   8269  29888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 192544p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                -4230
----------------------------------------   ------ 
End-of-path required time (ps)             204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11559
-------------------------------------   ----- 
End-of-path arrival time (ps)           11559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2929   6429  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11559  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11559  192544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 195621p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                 -500
----------------------------------------   ------ 
End-of-path required time (ps)             207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12213
-------------------------------------   ----- 
End-of-path arrival time (ps)           12213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  192544  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell9      3060   6560  195621  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell9      3350   9910  195621  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2303  12213  195621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 195719p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                -6060
----------------------------------------   ------ 
End-of-path required time (ps)             202273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   3054   6554  195719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell5       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 195844p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                -6060
----------------------------------------   ------ 
End-of-path required time (ps)             202273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6429
-------------------------------------   ---- 
End-of-path arrival time (ps)           6429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  192544  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2929   6429  195844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 197659p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                -6060
----------------------------------------   ------ 
End-of-path required time (ps)             202273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell29     1250   1250  194359  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   3364   4614  197659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 197905p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                -6060
----------------------------------------   ------ 
End-of-path required time (ps)             202273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell29     1250   1250  194359  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   3118   4368  197905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell5       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_385/main_1
Capture Clock  : Net_385/clock_0
Path slack     : 198280p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  198280  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  198280  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  198280  RISE       1
Net_385/main_1                       macrocell32     2793   6543  198280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_385/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 198288p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  198280  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  198280  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  198280  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0     macrocell30     2786   6536  198288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 198288p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  198280  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  198280  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  198280  RISE       1
\PWM:PWMUDB:status_0\/main_1         macrocell31     2786   6536  198288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_385/main_0
Capture Clock  : Net_385/clock_0
Path slack     : 200223p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell29   1250   1250  194359  RISE       1
Net_385/main_0                 macrocell32   3351   4601  200223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_385/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 201268p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  201268  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell29    2346   3556  201268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 201279p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell30   1250   1250  201279  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell31   2295   3545  201279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 204272p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   208333
- Setup time                                 -500
----------------------------------------   ------ 
End-of-path required time (ps)             207833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell31    1250   1250  204272  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2312   3562  204272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063279p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13865
-------------------------------------   ----- 
End-of-path arrival time (ps)           13865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  1063279  RISE       1
\UART_Serial:BUART:counter_load_not\/main_2           macrocell2      7411   7601  1063279  RISE       1
\UART_Serial:BUART:counter_load_not\/q                macrocell2      3350  10951  1063279  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  13865  1063279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Serial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065950p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12023
-------------------------------------   ----- 
End-of-path arrival time (ps)           12023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q            macrocell20   1250   1250  1065950  RISE       1
\UART_Serial:BUART:rx_counter_load\/main_2  macrocell5    5163   6413  1065950  RISE       1
\UART_Serial:BUART:rx_counter_load\/q       macrocell5    3350   9763  1065950  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/load   count7cell    2260  12023  1065950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1066286p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11037
-------------------------------------   ----- 
End-of-path arrival time (ps)           11037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q                macrocell13     1250   1250  1064836  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   9787  11037  1066286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Serial:BUART:sTX:TxSts\/clock
Path slack     : 1067652p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15182
-------------------------------------   ----- 
End-of-path arrival time (ps)           15182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q        macrocell13    1250   1250  1064836  RISE       1
\UART_Serial:BUART:tx_status_0\/main_0  macrocell3     8286   9536  1067652  RISE       1
\UART_Serial:BUART:tx_status_0\/q       macrocell3     3350  12886  1067652  RISE       1
\UART_Serial:BUART:sTX:TxSts\/status_0  statusicell1   2296  15182  1067652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Serial:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Serial:BUART:sRX:RxSts\/clock
Path slack     : 1068058p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14775
-------------------------------------   ----- 
End-of-path arrival time (ps)           14775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1068058  RISE       1
\UART_Serial:BUART:rx_status_4\/main_1                 macrocell7      2288   5868  1068058  RISE       1
\UART_Serial:BUART:rx_status_4\/q                      macrocell7      3350   9218  1068058  RISE       1
\UART_Serial:BUART:sRX:RxSts\/status_4                 statusicell2    5557  14775  1068058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:txn\/main_1
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1068213p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11610
-------------------------------------   ----- 
End-of-path arrival time (ps)           11610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q  macrocell13   1250   1250  1064836  RISE       1
\UART_Serial:BUART:txn\/main_1    macrocell12  10360  11610  1068213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1068366p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11458
-------------------------------------   ----- 
End-of-path arrival time (ps)           11458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q       macrocell21   1250   1250  1066422  RISE       1
\UART_Serial:BUART:rx_state_2\/main_4  macrocell21  10208  11458  1068366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1068373p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11451
-------------------------------------   ----- 
End-of-path arrival time (ps)           11451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q         macrocell21   1250   1250  1066422  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_4  macrocell19  10201  11451  1068373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1068923p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10901
-------------------------------------   ----- 
End-of-path arrival time (ps)           10901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q               macrocell21   1250   1250  1066422  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_3  macrocell23   9651  10901  1068923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell23         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1069199p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10625
-------------------------------------   ----- 
End-of-path arrival time (ps)           10625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q       macrocell13   1250   1250  1064836  RISE       1
\UART_Serial:BUART:tx_state_2\/main_0  macrocell15   9375  10625  1069199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069341p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q                macrocell18     1250   1250  1066784  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6733   7983  1069341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1070027p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9796
-------------------------------------   ---- 
End-of-path arrival time (ps)           9796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1070027  RISE       1
\UART_Serial:BUART:rx_state_0\/main_2   macrocell18   8546   9796  1070027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Serial:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 1070403p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9420
-------------------------------------   ---- 
End-of-path arrival time (ps)           9420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1070403  RISE       1
\UART_Serial:BUART:pollcount_1\/main_1        macrocell24   7480   9420  1070403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070422p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1063279  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6711   6901  1070422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070487p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q                macrocell14     1250   1250  1066676  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5586   6836  1070487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1070568p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1070027  RISE       1
\UART_Serial:BUART:rx_status_3\/main_2  macrocell26   8005   9255  1070568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1070882p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8942
-------------------------------------   ---- 
End-of-path arrival time (ps)           8942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q       macrocell18   1250   1250  1066784  RISE       1
\UART_Serial:BUART:rx_state_2\/main_1  macrocell21   7692   8942  1070882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1070947p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8876
-------------------------------------   ---- 
End-of-path arrival time (ps)           8876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1070027  RISE       1
\UART_Serial:BUART:rx_state_3\/main_2   macrocell20   7626   8876  1070947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071071p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6253
-------------------------------------   ---- 
End-of-path arrival time (ps)           6253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q          macrocell22     1250   1250  1070027  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5003   6253  1071071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071443p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q               macrocell18   1250   1250  1066784  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_1  macrocell23   7130   8380  1071443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell23         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1071634p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1063279  RISE       1
\UART_Serial:BUART:tx_state_0\/main_2               macrocell14     8000   8190  1071634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 1071634p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1063279  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_2                macrocell16     8000   8190  1071634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1071647p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8176
-------------------------------------   ---- 
End-of-path arrival time (ps)           8176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1063279  RISE       1
\UART_Serial:BUART:tx_state_1\/main_2               macrocell13     7986   8176  1071647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1071659p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8165
-------------------------------------   ---- 
End-of-path arrival time (ps)           8165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q       macrocell21   1250   1250  1066422  RISE       1
\UART_Serial:BUART:rx_state_0\/main_4  macrocell18   6915   8165  1071659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1071676p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8147
-------------------------------------   ---- 
End-of-path arrival time (ps)           8147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q        macrocell21   1250   1250  1066422  RISE       1
\UART_Serial:BUART:rx_status_3\/main_4  macrocell26   6897   8147  1071676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1071761p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q         macrocell20   1250   1250  1065950  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_3  macrocell19   6812   8062  1071761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Serial:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 1071994p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7829
-------------------------------------   ---- 
End-of-path arrival time (ps)           7829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1070403  RISE       1
\UART_Serial:BUART:pollcount_0\/main_1        macrocell25   5889   7829  1071994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Serial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071995p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7828
-------------------------------------   ---- 
End-of-path arrival time (ps)           7828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1070403  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/main_1   macrocell22   5888   7828  1071995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072326p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q               macrocell20   1250   1250  1065950  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_2  macrocell23   6247   7497  1072326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell23         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Serial:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1072391p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1071320  RISE       1
\UART_Serial:BUART:tx_state_0\/main_3                  macrocell14     3853   7433  1072391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:txn\/main_2
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1072398p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7425
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q  macrocell14   1250   1250  1066676  RISE       1
\UART_Serial:BUART:txn\/main_2    macrocell12   6175   7425  1072398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1072430p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7393
-------------------------------------   ---- 
End-of-path arrival time (ps)           7393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q       macrocell14   1250   1250  1066676  RISE       1
\UART_Serial:BUART:tx_state_2\/main_1  macrocell15   6143   7393  1072430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1072490p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7333
-------------------------------------   ---- 
End-of-path arrival time (ps)           7333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1070027  RISE       1
\UART_Serial:BUART:rx_state_2\/main_2   macrocell21   6083   7333  1072490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1072572p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1065998  RISE       1
\UART_Serial:BUART:rx_state_3\/main_0    macrocell20   6001   7251  1072572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072667p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q         macrocell17     1250   1250  1065998  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3407   4657  1072667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1072730p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7093
-------------------------------------   ---- 
End-of-path arrival time (ps)           7093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q       macrocell20   1250   1250  1065950  RISE       1
\UART_Serial:BUART:rx_state_3\/main_3  macrocell20   5843   7093  1072730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1072731p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7093
-------------------------------------   ---- 
End-of-path arrival time (ps)           7093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q        macrocell20   1250   1250  1065950  RISE       1
\UART_Serial:BUART:rx_status_3\/main_3  macrocell26   5843   7093  1072731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1072759p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7064
-------------------------------------   ---- 
End-of-path arrival time (ps)           7064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q       macrocell20   1250   1250  1065950  RISE       1
\UART_Serial:BUART:rx_state_2\/main_3  macrocell21   5814   7064  1072759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1072830p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6993
-------------------------------------   ---- 
End-of-path arrival time (ps)           6993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072830  RISE       1
\UART_Serial:BUART:rx_state_2\/main_5         macrocell21   5053   6993  1072830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1072884p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q       macrocell20   1250   1250  1065950  RISE       1
\UART_Serial:BUART:rx_state_0\/main_3  macrocell18   5689   6939  1072884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1072905p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6919
-------------------------------------   ---- 
End-of-path arrival time (ps)           6919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1063279  RISE       1
\UART_Serial:BUART:tx_state_2\/main_2               macrocell15     6729   6919  1072905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1072906p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6918
-------------------------------------   ---- 
End-of-path arrival time (ps)           6918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q       macrocell15   1250   1250  1064974  RISE       1
\UART_Serial:BUART:tx_state_1\/main_3  macrocell13   5668   6918  1072906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073020p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q   macrocell22   1250   1250  1070027  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_2  macrocell19   5554   6804  1073020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1073097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1065998  RISE       1
\UART_Serial:BUART:rx_status_3\/main_0   macrocell26   5477   6727  1073097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Serial:BUART:txn\/main_3
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1073127p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073127  RISE       1
\UART_Serial:BUART:txn\/main_3                macrocell12     2326   6696  1073127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1073209p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q       macrocell13   1250   1250  1064836  RISE       1
\UART_Serial:BUART:tx_state_0\/main_0  macrocell14   5365   6615  1073209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 1073209p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q      macrocell13   1250   1250  1064836  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_0  macrocell16   5365   6615  1073209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_1\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1073222p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6602
-------------------------------------   ---- 
End-of-path arrival time (ps)           6602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_1\/q      macrocell24   1250   1250  1069086  RISE       1
\UART_Serial:BUART:rx_state_0\/main_8  macrocell18   5352   6602  1073222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_1\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1073230p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_1\/q       macrocell24   1250   1250  1069086  RISE       1
\UART_Serial:BUART:rx_status_3\/main_5  macrocell26   5343   6593  1073230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073385p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072830  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_5       macrocell19   4498   6438  1073385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Serial:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 1073415p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073415  RISE       1
\UART_Serial:BUART:pollcount_1\/main_0        macrocell24   4469   6409  1073415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1073438p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q        macrocell18   1250   1250  1066784  RISE       1
\UART_Serial:BUART:rx_status_3\/main_1  macrocell26   5135   6385  1073438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1073439p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q       macrocell18   1250   1250  1066784  RISE       1
\UART_Serial:BUART:rx_state_3\/main_1  macrocell20   5135   6385  1073439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1073449p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q       macrocell15   1250   1250  1064974  RISE       1
\UART_Serial:BUART:tx_state_0\/main_4  macrocell14   5125   6375  1073449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 1073449p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q      macrocell15   1250   1250  1064974  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_3  macrocell16   5125   6375  1073449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1073457p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1065998  RISE       1
\UART_Serial:BUART:rx_state_0\/main_0    macrocell18   5117   6367  1073457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1073458p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6365
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q       macrocell18   1250   1250  1066784  RISE       1
\UART_Serial:BUART:rx_state_0\/main_1  macrocell18   5115   6365  1073458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 1073680p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell25   1250   1250  1068988  RISE       1
\UART_Serial:BUART:pollcount_1\/main_4  macrocell24   4893   6143  1073680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1073895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q       macrocell21   1250   1250  1066422  RISE       1
\UART_Serial:BUART:rx_state_3\/main_4  macrocell20   4678   5928  1073895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074003p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q         macrocell18   1250   1250  1066784  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_1  macrocell19   4570   5820  1074003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074140p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074140  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_6       macrocell19   3743   5683  1074140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1074153p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074140  RISE       1
\UART_Serial:BUART:rx_state_2\/main_6         macrocell21   3730   5670  1074153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074293p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074293  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_7       macrocell19   3590   5530  1074293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1074306p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074293  RISE       1
\UART_Serial:BUART:rx_state_2\/main_7         macrocell21   3577   5517  1074306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1074480p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q       macrocell13   1250   1250  1064836  RISE       1
\UART_Serial:BUART:tx_state_1\/main_0  macrocell13   4093   5343  1074480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 1074563p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell25   1250   1250  1068988  RISE       1
\UART_Serial:BUART:pollcount_0\/main_3  macrocell25   4010   5260  1074563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1074563p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell25   1250   1250  1068988  RISE       1
\UART_Serial:BUART:rx_status_3\/main_7  macrocell26   4010   5260  1074563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Serial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074884p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073415  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/main_0   macrocell22   2999   4939  1074884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell22         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:txn\/main_6
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1074888p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q  macrocell16   1250   1250  1074888  RISE       1
\UART_Serial:BUART:txn\/main_6   macrocell12   3685   4935  1074888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1074897p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q        macrocell16   1250   1250  1074888  RISE       1
\UART_Serial:BUART:tx_state_2\/main_5  macrocell15   3676   4926  1074897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Serial:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 1074901p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073415  RISE       1
\UART_Serial:BUART:pollcount_0\/main_0        macrocell25   2982   4922  1074901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1075096p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell25   1250   1250  1068988  RISE       1
\UART_Serial:BUART:rx_state_0\/main_10  macrocell18   3478   4728  1075096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1075155p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q       macrocell15   1250   1250  1064974  RISE       1
\UART_Serial:BUART:tx_state_2\/main_3  macrocell15   3418   4668  1075155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:txn\/main_4
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1075155p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q  macrocell15   1250   1250  1064974  RISE       1
\UART_Serial:BUART:txn\/main_4    macrocell12   3418   4668  1075155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075173p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q        macrocell17   1250   1250  1065998  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_0  macrocell23   3401   4651  1075173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell23         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1075180p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074140  RISE       1
\UART_Serial:BUART:rx_state_0\/main_6         macrocell18   2703   4643  1075180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1075184p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072830  RISE       1
\UART_Serial:BUART:rx_state_0\/main_5         macrocell18   2700   4640  1075184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1065998  RISE       1
\UART_Serial:BUART:rx_state_2\/main_0    macrocell21   3388   4638  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1075191p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074140  RISE       1
\UART_Serial:BUART:rx_state_3\/main_6         macrocell20   2692   4632  1075191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1075194p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072830  RISE       1
\UART_Serial:BUART:rx_state_3\/main_5         macrocell20   2689   4629  1075194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074293  RISE       1
\UART_Serial:BUART:rx_state_0\/main_7         macrocell18   2562   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1075329p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074293  RISE       1
\UART_Serial:BUART:rx_state_3\/main_7         macrocell20   2554   4494  1075329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075474p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1065998  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_0  macrocell19   3100   4350  1075474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1075489p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q       macrocell14   1250   1250  1066676  RISE       1
\UART_Serial:BUART:tx_state_1\/main_1  macrocell13   3084   4334  1075489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1075490p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q       macrocell14   1250   1250  1066676  RISE       1
\UART_Serial:BUART:tx_state_0\/main_1  macrocell14   3084   4334  1075490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 1075490p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q      macrocell14   1250   1250  1066676  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_1  macrocell16   3084   4334  1075490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Serial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075646p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075646  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/main_2   macrocell22   2237   4177  1075646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell22         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Serial:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075954  RISE       1
\UART_Serial:BUART:tx_state_1\/main_4               macrocell13     3679   3869  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:txn\/q
Path End       : \UART_Serial:BUART:txn\/main_0
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:txn\/q       macrocell12   1250   1250  1075978  RISE       1
\UART_Serial:BUART:txn\/main_0  macrocell12   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1075981p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q        macrocell16   1250   1250  1074888  RISE       1
\UART_Serial:BUART:tx_state_1\/main_5  macrocell13   2593   3843  1075981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q        macrocell16   1250   1250  1074888  RISE       1
\UART_Serial:BUART:tx_state_0\/main_5  macrocell14   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_last\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1076259p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_last\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_last\/q          macrocell27   1250   1250  1076259  RISE       1
\UART_Serial:BUART:rx_state_2\/main_9  macrocell21   2314   3564  1076259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_1\/q
Path End       : \UART_Serial:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_1\/q       macrocell24   1250   1250  1069086  RISE       1
\UART_Serial:BUART:pollcount_1\/main_2  macrocell24   2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_load_fifo\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076326p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_load_fifo\/q            macrocell19     1250   1250  1070054  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2627   3877  1076326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Serial:BUART:txn\/main_5
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1076850p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2973
-------------------------------------   ---- 
End-of-path arrival time (ps)           2973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075954  RISE       1
\UART_Serial:BUART:txn\/main_5                      macrocell12     2783   2973  1076850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Serial:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1076852p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2972
-------------------------------------   ---- 
End-of-path arrival time (ps)           2972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075954  RISE       1
\UART_Serial:BUART:tx_state_2\/main_4               macrocell15     2782   2972  1076852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_status_3\/q
Path End       : \UART_Serial:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Serial:BUART:sRX:RxSts\/clock
Path slack     : 1078713p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_status_3\/q       macrocell26    1250   1250  1078713  RISE       1
\UART_Serial:BUART:sRX:RxSts\/status_3  statusicell2   2870   4120  1078713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

