#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  9 12:12:47 2020
# Process ID: 9545
# Current directory: /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1
# Command line: vivado -log mandelbrot_pinout.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mandelbrot_pinout.tcl
# Log file: /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/mandelbrot_pinout.vds
# Journal file: /home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mandelbrot_pinout.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top mandelbrot_pinout -part xc7a200tsbg484-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_vga_hdmi_1024x600' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_vga_hdmi_1024x600' (customized with software release 2018.2.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'clk_vga_hdmi_1024x768' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_vga_hdmi_1024x768' (customized with software release 2018.2.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'clk_vga_hdmi_640x480' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_vga_hdmi_640x480' (customized with software release 2018.2.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'clk_vga_hdmi_800x600' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_vga_hdmi_800x600' (customized with software release 2018.2.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19521 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1960.160 ; gain = 200.715 ; free physical = 3882 ; free virtual = 14158
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mandelbrot_pinout' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:62]
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
	Parameter C_GPIO_SIZE bound to: 8 - type: integer 
	Parameter C_AXI4_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_ADDR_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hdmi' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/hdmi.vhd:64]
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000010010110000000000010100000000000001000110000000000000011000000000000010100000000000001010000000000000000110000010101000000000000100111101100000000000000000000000000000000 
	Parameter C_RESOLUTION bound to: 1024x600 - type: string 
INFO: [Synth 8-113] binding component instance 'BUFGClkSysToClkVgaHdmixI' to cell 'BUFG' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/hdmi.vhd:282]
INFO: [Synth 8-3491] module 'clk_vga_hdmi_1024x600' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-9545-xilinx-vm/realtime/clk_vga_hdmi_1024x600_stub.vhdl:5' bound to instance 'ClkVgaHdmi1024x600xI' of component 'clk_vga_hdmi_1024x600' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/hdmi.vhd:299]
INFO: [Synth 8-638] synthesizing module 'clk_vga_hdmi_1024x600' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-9545-xilinx-vm/realtime/clk_vga_hdmi_1024x600_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'vga' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/vga.vhd:49]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000010010110000000000010100000000000001000110000000000000011000000000000010100000000000001010000000000000000110000010101000000000000100111101100000000000000000000000000000000 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vga_stripes' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/vga_stripes.vhd:47]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000010010110000000000010100000000000001000110000000000000011000000000000010100000000000001010000000000000000110000010101000000000000100111101100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'vga_stripes' (1#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/vga_stripes.vhd:47]
INFO: [Synth 8-638] synthesizing module 'vga_controler' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/vga_controler.vhd:47]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000010010110000000000010100000000000001000110000000000000011000000000000010100000000000001010000000000000000110000010101000000000000100111101100000000000000000000000000000000 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_controler' (2#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/vga_controler.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'vga' (3#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/vga.vhd:49]
INFO: [Synth 8-638] synthesizing module 'vga_to_hdmi' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:48]
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:44]
	Parameter C_TMDS_DATA_SIZE bound to: 8 - type: integer 
	Parameter C_TMDS_ENCODED_DATA_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (4#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:44]
INFO: [Synth 8-638] synthesizing module 'serializer_10_to_1' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:46]
	Parameter C_TMDS_ENCODED_DATA_SIZE bound to: 10 - type: integer 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'MasterOSERDESE2xI' to cell 'OSERDESE2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:65]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SlaveOSERDESE2xI' to cell 'OSERDESE2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'serializer_10_to_1' (5#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:46]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh0xI' to cell 'OBUFDS' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:214]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh1xI' to cell 'OBUFDS' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:223]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh2xI' to cell 'OBUFDS' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:232]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxClkxI' to cell 'OBUFDS' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'vga_to_hdmi' (6#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'hdmi' (7#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/hdmi.vhd:64]
INFO: [Synth 8-3491] module 'mandel_blk_mem' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-9545-xilinx-vm/realtime/mandel_blk_mem_stub.vhdl:5' bound to instance 'Mandelbrot_memory' of component 'mandel_blk_mem' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:644]
INFO: [Synth 8-638] synthesizing module 'mandel_blk_mem' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-9545-xilinx-vm/realtime/mandel_blk_mem_stub.vhdl:20]
	Parameter comma bound to: 14 - type: integer 
	Parameter MAX_ITER bound to: 100 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_calc_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:35' bound to instance 'mandel_calcv2' of component 'mandel_calc_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:660]
INFO: [Synth 8-638] synthesizing module 'mandel_calc_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:59]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter MAX_ITER bound to: 100 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
INFO: [Synth 8-638] synthesizing module 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:61]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'dsp_simple' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-9545-xilinx-vm/realtime/dsp_simple_stub.vhdl:5' bound to instance 'square_re_zn' of component 'dsp_simple' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:89]
INFO: [Synth 8-638] synthesizing module 'dsp_simple' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-9545-xilinx-vm/realtime/dsp_simple_stub.vhdl:14]
INFO: [Synth 8-3491] module 'dsp_simple' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-9545-xilinx-vm/realtime/dsp_simple_stub.vhdl:5' bound to instance 'square_im_zn' of component 'dsp_simple' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:95]
INFO: [Synth 8-3491] module 'dsp_add_mult_add' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-9545-xilinx-vm/realtime/dsp_add_mult_add_stub.vhdl:5' bound to instance 'im_zn_futur' of component 'dsp_add_mult_add' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:102]
INFO: [Synth 8-638] synthesizing module 'dsp_add_mult_add' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-9545-xilinx-vm/realtime/dsp_add_mult_add_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'mandel_iter_v2' (8#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:61]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mandel_iter_v2' declared at '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter_v2.vhd:35' bound to instance 'MANDEL_ITER' of component 'mandel_iter_v2' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:121]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
	Parameter COMMA bound to: 14 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mandel_calc_v2' (9#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:59]
	Parameter C_FXP_SIZE bound to: 18 - type: integer 
	Parameter C_X_SIZE bound to: 1024 - type: integer 
	Parameter C_Y_SIZE bound to: 600 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'c_gen' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/imports/c_gen/c_gen.vhd:49]
	Parameter C_FXP_SIZE bound to: 18 - type: integer 
	Parameter C_X_SIZE bound to: 1024 - type: integer 
	Parameter C_Y_SIZE bound to: 600 - type: integer 
	Parameter C_SCREEN_RES bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ComplexValueGenerator' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/imports/c_gen/ComplexValueGenerator.vhd:36]
	Parameter SIZE bound to: 18 - type: integer 
	Parameter X_SIZE bound to: 1024 - type: integer 
	Parameter Y_SIZE bound to: 600 - type: integer 
	Parameter SCREEN_RES bound to: 11 - type: integer 
WARNING: [Synth 8-614] signal 'c_top_left_RE' is read in the process but is not in the sensitivity list [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/imports/c_gen/ComplexValueGenerator.vhd:45]
WARNING: [Synth 8-614] signal 'c_top_left_IM' is read in the process but is not in the sensitivity list [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/imports/c_gen/ComplexValueGenerator.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ComplexValueGenerator' (10#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/imports/c_gen/ComplexValueGenerator.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'c_gen' (11#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/imports/c_gen/c_gen.vhd:49]
	Parameter clock_freq bound to: 51250000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pression_detect' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/btn_press.vhd:13]
	Parameter clock_freq bound to: 51250000 - type: integer 
	Parameter size bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compteur' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/compteur.vhd:19]
	Parameter size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compteur' (12#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/compteur.vhd:19]
WARNING: [Synth 8-614] signal 'button_triggered' is read in the process but is not in the sensitivity list [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/btn_press.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'pression_detect' (13#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/btn_press.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mandelbrot_pinout' (14#1) [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:62]
WARNING: [Synth 8-3331] design vga_to_hdmi has unconnected port HdmiSourcexDIO[HdmiSourceInxS][HdmiTxHpdxS]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[7]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[6]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[5]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[4]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[3]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[2]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[1]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port swxDI[7]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port swxDI[6]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port swxDI[5]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port swxDI[4]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port swxDI[3]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port swxDI[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2028.883 ; gain = 269.438 ; free physical = 3893 ; free virtual = 14170
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2046.691 ; gain = 287.246 ; free physical = 3896 ; free virtual = 14173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2046.691 ; gain = 287.246 ; free physical = 3896 ; free virtual = 14173
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2052.629 ; gain = 0.000 ; free physical = 3873 ; free virtual = 14150
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600_in_context.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600_in_context.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[0].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[0].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[0].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[0].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[1].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[1].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[1].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[1].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[2].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[2].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[2].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[2].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[3].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[3].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[3].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[3].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[4].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[4].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[4].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[4].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[5].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[5].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[5].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[5].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[6].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[6].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[6].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[6].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[7].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[7].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[7].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[7].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[8].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[8].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[8].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[8].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[9].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[9].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[9].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[9].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[10].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[10].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[10].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[10].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[11].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[11].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[11].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[11].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[12].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[12].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[12].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[12].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[13].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[13].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[13].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[13].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[14].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[14].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[14].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[14].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[15].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[15].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[15].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[15].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[16].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[16].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[16].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[16].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[17].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[17].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[17].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[17].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[18].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[18].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[18].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[18].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[19].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[19].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[19].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[19].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[20].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[20].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[20].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[20].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[21].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[21].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[21].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[21].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[22].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[22].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[22].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[22].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[23].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[23].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[23].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[23].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[24].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[24].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[24].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[24].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[25].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[25].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[25].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[25].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[26].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[26].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[26].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[26].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[27].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[27].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[27].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[27].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[28].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[28].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[28].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[28].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[29].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[29].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[29].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[29].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[30].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[30].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[30].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[30].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[31].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[31].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[31].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[31].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[32].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[32].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[32].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[32].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[33].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[33].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[33].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[33].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[34].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[34].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[34].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[34].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[35].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[35].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[35].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[35].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[36].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[36].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[36].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[36].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[37].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[37].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[37].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[37].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[38].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[38].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[38].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[38].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[39].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[39].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[39].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[39].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[40].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[40].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[40].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[40].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[41].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[41].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[41].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[41].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[42].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[42].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[42].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[42].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[43].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[43].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[43].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[43].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[44].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[44].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[44].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[44].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[45].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[45].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[45].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[45].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[46].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[46].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[46].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[46].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[47].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[47].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[47].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[47].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[48].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[48].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[48].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[48].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[49].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[49].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[49].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[49].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[50].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[50].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[50].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[50].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[51].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[51].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[51].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[51].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[52].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[52].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[52].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[52].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[53].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[53].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[53].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[53].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[54].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[54].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[54].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[54].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[55].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[55].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[55].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[55].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[56].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[56].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[56].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[56].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[57].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[57].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[57].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[57].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[58].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[58].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[58].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[58].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[59].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[59].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[59].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[59].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[60].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[60].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[60].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[60].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[61].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[61].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[61].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[61].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[62].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[62].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[62].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[62].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[63].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[63].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[63].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[63].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[64].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[64].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[64].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[64].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[65].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[65].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[65].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[65].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[66].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[66].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[66].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[66].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[67].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[67].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[67].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[67].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[68].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[68].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[68].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[68].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[69].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[69].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[69].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[69].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[70].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[70].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[70].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[70].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[71].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[71].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[71].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[71].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[72].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[72].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[72].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[72].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[73].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[73].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[73].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[73].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[74].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[74].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[74].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[74].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[75].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[75].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[75].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[75].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[76].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[76].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[76].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[76].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[77].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[77].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[77].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[77].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[78].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[78].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[78].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[78].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[79].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[79].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[79].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[79].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[80].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[80].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[80].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[80].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[81].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[81].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[81].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[81].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[82].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[82].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[82].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[82].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[83].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[83].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[83].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[83].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[84].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[84].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[84].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[84].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[85].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[85].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[85].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[85].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[86].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[86].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[86].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[86].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[87].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[87].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[87].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[87].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[88].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[88].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[88].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[88].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[89].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[89].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[89].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[89].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[90].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[90].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[90].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[90].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[91].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[91].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[91].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[91].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[92].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[92].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[92].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[92].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[93].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[93].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[93].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[93].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[94].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[94].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[94].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[94].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[95].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[95].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[95].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[95].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[96].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[96].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[96].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[96].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[97].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[97].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[97].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[97].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[98].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[98].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[98].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[98].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[99].MANDEL_ITER/square_re_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[99].MANDEL_ITER/square_re_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[99].MANDEL_ITER/square_im_zn'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/dsp_simple/dsp_simple_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[99].MANDEL_ITER/square_im_zn'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[0].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[0].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[1].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[1].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[2].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[2].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[3].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[3].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[4].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[4].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[5].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[5].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[6].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[6].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[7].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[7].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[8].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[8].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[9].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[9].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[10].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[10].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[11].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[11].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[12].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[12].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[13].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[13].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[14].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[14].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[15].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[15].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[16].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[16].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[17].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[17].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[18].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[18].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[19].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[19].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[20].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[20].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[21].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[21].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[22].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[22].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[23].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[23].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[24].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[24].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[25].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[25].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[26].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[26].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[27].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[27].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[28].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[28].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[29].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[29].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[30].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[30].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[31].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[31].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[32].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[32].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[33].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[33].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[34].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[34].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[35].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[35].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[36].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[36].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[37].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[37].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[38].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[38].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[39].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[39].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[40].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[40].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[41].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[41].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[42].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[42].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[43].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[43].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[44].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[44].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[45].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[45].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[46].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[46].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[47].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[47].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[48].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[48].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[49].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[49].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[50].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[50].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[51].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[51].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[52].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[52].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[53].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[53].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[54].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[54].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[55].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[55].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[56].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[56].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[57].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[57].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[58].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[58].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[59].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[59].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[60].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[60].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[61].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[61].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[62].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[62].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[63].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[63].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[64].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[64].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[65].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[65].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[66].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[66].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[67].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[67].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[68].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[68].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[69].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[69].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[70].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[70].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[71].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[71].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[72].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[72].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[73].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[73].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[74].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[74].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[75].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[75].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[76].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[76].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[77].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[77].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[78].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[78].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[79].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[79].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[80].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[80].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[81].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[81].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[82].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[82].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[83].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[83].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[84].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[84].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[85].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[85].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[86].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[86].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[87].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[87].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[88].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[88].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[89].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[89].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[90].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[90].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[91].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[91].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[92].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[92].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[93].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[93].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[94].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[94].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[95].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[95].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[96].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[96].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[97].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[97].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[98].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[98].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[99].MANDEL_ITER/im_zn_futur'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/dsp_add_mult_add/dsp_add_mult_add_in_context.xdc] for cell 'FpgaUserCDxB.mandel_calcv2/GEN_MANDEL_ITERS[99].MANDEL_ITER/im_zn_futur'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/mandel_blk_mem/mandel_blk_mem/mandel_blk_mem_in_context.xdc] for cell 'FpgaUserCDxB.Mandelbrot_memory'
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/mandel_blk_mem/mandel_blk_mem/mandel_blk_mem_in_context.xdc] for cell 'FpgaUserCDxB.Mandelbrot_memory'
Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]
Finished Parsing XDC File [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mandelbrot_pinout_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mandelbrot_pinout_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.316 ; gain = 0.000 ; free physical = 3747 ; free virtual = 14024
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2237.316 ; gain = 0.000 ; free physical = 3747 ; free virtual = 14024
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'FpgaUserCDxB.Mandelbrot_memory' at clock pin 'clka' is different from the actual clock period '19.512', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3832 ; free virtual = 14118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3832 ; free virtual = 14118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \VgaHdmiCDxB.HdmixI /\ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[0].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[1].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[2].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[3].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[4].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[5].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[6].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[7].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[8].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[9].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[10].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[11].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[12].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[13].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[14].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[15].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[16].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[17].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[18].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[19].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[20].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[21].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[22].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[23].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[24].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[25].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[26].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[27].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[28].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[29].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[30].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[31].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[32].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[33].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[34].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[35].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[36].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[37].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[38].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[39].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[40].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[41].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[42].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[43].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[44].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[45].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[46].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[47].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[48].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[49].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[50].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[51].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[52].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[53].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[54].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[55].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[56].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[57].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[58].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[59].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[60].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[61].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[62].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[63].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[64].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[65].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[66].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[67].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[68].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[69].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[70].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[71].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[72].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[73].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[74].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[75].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[76].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[77].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[78].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[79].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[80].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[81].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[82].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[83].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[84].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[85].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[86].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[87].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[88].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[89].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[90].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[91].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[92].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[93].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[94].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[95].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[96].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[97].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[98].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[99].MANDEL_ITER /square_im_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[0].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[1].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[2].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[3].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[4].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[5].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[6].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[7].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[8].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[9].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[10].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[11].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[12].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[13].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[14].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[15].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[16].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[17].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[18].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[19].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[20].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[21].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[22].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[23].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[24].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[25].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[26].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[27].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[28].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[29].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[30].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[31].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[32].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[33].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[34].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[35].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[36].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[37].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[38].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[39].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[40].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[41].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[42].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[43].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[44].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[45].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[46].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[47].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[48].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[49].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[50].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[51].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[52].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[53].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[54].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[55].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[56].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[57].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[58].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[59].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[60].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[61].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[62].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[63].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[64].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[65].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[66].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[67].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[68].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[69].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[70].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[71].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[72].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[73].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[74].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[75].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[76].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[77].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[78].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[79].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[80].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[81].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[82].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[83].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[84].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[85].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[86].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[87].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[88].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[89].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[90].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[91].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[92].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[93].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[94].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[95].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[96].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[97].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[98].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[99].MANDEL_ITER /square_re_zn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[0].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[1].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[2].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[3].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[4].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[5].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[6].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[7].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[8].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[9].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[10].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[11].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[12].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[13].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[14].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[15].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[16].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[17].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[18].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[19].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[20].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[21].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[22].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[23].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[24].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[25].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[26].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[27].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[28].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[29].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[30].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[31].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[32].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[33].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[34].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[35].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[36].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[37].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[38].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[39].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[40].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[41].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[42].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[43].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[44].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[45].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[46].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[47].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[48].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[49].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[50].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[51].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[52].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[53].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[54].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[55].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[56].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[57].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[58].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[59].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[60].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[61].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[62].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[63].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[64].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[65].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[66].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[67].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[68].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[69].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[70].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[71].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[72].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[73].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[74].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[75].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[76].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[77].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[78].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[79].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[80].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[81].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[82].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[83].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[84].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[85].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[86].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[87].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[88].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[89].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[90].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[91].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[92].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[93].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[94].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[95].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[96].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[97].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[98].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.mandel_calcv2 /\GEN_MANDEL_ITERS[99].MANDEL_ITER /im_zn_futur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FpgaUserCDxB.Mandelbrot_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3815 ; free virtual = 14101
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:212]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:213]
INFO: [Synth 8-4471] merging register 'z_realDI_sigs_reg[0][17:0]' into 'c_realDI_sigs_reg[0][17:0]' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:114]
INFO: [Synth 8-4471] merging register 'z_imaginaryDI_sigs_reg[0][17:0]' into 'c_imaginaryDI_sigs_reg[0][17:0]' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:114]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/imports/c_gen/c_gen.vhd:176]
WARNING: [Synth 8-327] inferring latch for variable 'ready_reg' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:114]
WARNING: [Synth 8-327] inferring latch for variable 'finished_reg' [/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_calc_v2.vhd:114]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3788 ; free virtual = 14076
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |vga_to_hdmi__GC0       |           1|       805|
|2     |hdmi__GC0              |           1|      1012|
|3     |mandel_calc_v2__GB0    |           1|     16576|
|4     |mandel_calc_v2__GB1    |           1|      4676|
|5     |mandel_calc_v2__GB2    |           1|      5344|
|6     |mandel_calc_v2__GB3    |           1|      7348|
|7     |mandel_calc_v2__GB4    |           1|      8750|
|8     |mandel_calc_v2__GB5    |           1|     10735|
|9     |mandel_calc_v2__GB6    |           1|     13438|
|10    |mandelbrot_pinout__GC0 |           1|      4594|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 100   
	   2 Input     36 Bit       Adders := 100   
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 301   
	   3 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 502   
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 202   
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 210   
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mandelbrot_pinout 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module tmds_encoder__1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module tmds_encoder__2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module vga_stripes 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
Module vga_controler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__55 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__56 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__57 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__58 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__59 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__60 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__61 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__62 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__63 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__65 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__66 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__67 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__68 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__69 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__70 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__71 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__72 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__73 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__74 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__75 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__76 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__77 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__78 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__80 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__79 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__54 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__53 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__52 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__51 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__50 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__88 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__87 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__86 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__85 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__84 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__83 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__82 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__81 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__99 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__98 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__97 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__96 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__95 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__94 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__93 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__92 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__91 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__90 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__89 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_iter_v2__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module mandel_calc_v2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 498   
	               11 Bit    Registers := 200   
Module ComplexValueGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 2     
Module c_gen 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module compteur 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module pression_detect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design mandelbrot_pinout has port HdmiTxRsclxSO driven by constant 1
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[7]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[6]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[5]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[4]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[3]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[2]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port LedxDO[1]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port swxDI[7]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port swxDI[6]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port swxDI[5]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port swxDI[4]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port swxDI[3]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port swxDI[2]
WARNING: [Synth 8-3331] design mandelbrot_pinout has unconnected port HdmiTxHpdxSI
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_3 /\finishDI_sigs_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\iterDI_sigs_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /finished_reg)
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[0]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[1]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[2]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[3]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[4]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[5]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[6]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[7]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[8]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[9]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[10]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[11]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[12]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[13]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[14]' (FDPE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[15]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[16]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_IM_1_reg[17]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[0]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[1]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[2]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[3]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[4]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[5]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[6]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[7]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[8]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[9]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[10]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[11]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[13]' (FDCE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[15]' (FDPE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[16]' (FDPE) to 'i_0/FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VgaToHdmixIi_1/\TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[8] )
INFO: [Synth 8-3886] merging instance 'VgaToHdmixIi_1/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[7]' (FD) to 'VgaToHdmixIi_1/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]'
INFO: [Synth 8-3886] merging instance 'VgaToHdmixIi_1/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[6]' (FD) to 'VgaToHdmixIi_1/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[4]'
INFO: [Synth 8-3886] merging instance 'VgaToHdmixIi_1/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]' (FD) to 'VgaToHdmixIi_1/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[3]'
INFO: [Synth 8-3886] merging instance 'VgaToHdmixIi_1/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[4]' (FD) to 'VgaToHdmixIi_1/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[2]'
INFO: [Synth 8-3886] merging instance 'VgaToHdmixIi_1/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[3]' (FD) to 'VgaToHdmixIi_1/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]'
INFO: [Synth 8-3886] merging instance 'VgaToHdmixIi_1/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]' (FD) to 'VgaToHdmixIi_1/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3734 ; free virtual = 14041
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |vga_to_hdmi__GC0       |           1|       377|
|2     |hdmi__GC0              |           1|       208|
|3     |mandel_calc_v2__GB0    |           1|     12150|
|4     |mandel_calc_v2__GB1    |           1|      3430|
|5     |mandel_calc_v2__GB2    |           1|      3920|
|6     |mandel_calc_v2__GB3    |           1|      5390|
|7     |mandel_calc_v2__GB4    |           1|      6151|
|8     |mandel_calc_v2__GB5    |           1|      8075|
|9     |mandel_calc_v2__GB6    |           1|      9834|
|10    |mandelbrot_pinout__GC0 |           1|       829|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3621 ; free virtual = 13927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_9 /\screen_xDI_sigs_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_8 /\screen_xDI_sigs_reg[21][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_7 /\screen_xDI_sigs_reg[37][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_4 /\screen_xDI_sigs_reg[50][10] )
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.mandel_calcv2i_4/screen_xDI_sigs_reg[51][10]' (FDCE) to 'FpgaUserCDxB.mandel_calcv2i_4/screen_xDI_sigs_reg[50][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_4 /\screen_xDI_sigs_reg[50][10] )
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.mandel_calcv2i_4/screen_xDI_sigs_reg[52][10]' (FDCE) to 'FpgaUserCDxB.mandel_calcv2i_4/screen_xDI_sigs_reg[50][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_4 /\screen_xDI_sigs_reg[50][10] )
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.mandel_calcv2i_4/screen_xDI_sigs_reg[53][10]' (FDCE) to 'FpgaUserCDxB.mandel_calcv2i_4/screen_xDI_sigs_reg[50][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_4 /\screen_xDI_sigs_reg[50][10] )
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.mandel_calcv2i_4/screen_xDI_sigs_reg[54][10]' (FDCE) to 'FpgaUserCDxB.mandel_calcv2i_4/screen_xDI_sigs_reg[50][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_4 /\screen_xDI_sigs_reg[50][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_3 /\screen_xDI_sigs_reg[55][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_4 /\screen_xDI_sigs_reg[78][10] )
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.mandel_calcv2i_4/screen_xDI_sigs_reg[79][10]' (FDCE) to 'FpgaUserCDxB.mandel_calcv2i_4/screen_xDI_sigs_reg[78][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_4 /\screen_xDI_sigs_reg[78][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_5 /\screen_xDI_sigs_reg[80][10] )
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[81][10]' (FDCE) to 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[80][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_5 /\screen_xDI_sigs_reg[80][10] )
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[82][10]' (FDCE) to 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[80][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_5 /\screen_xDI_sigs_reg[80][10] )
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[83][10]' (FDCE) to 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[80][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_5 /\screen_xDI_sigs_reg[80][10] )
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[84][10]' (FDCE) to 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[80][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_5 /\screen_xDI_sigs_reg[80][10] )
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[85][10]' (FDCE) to 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[80][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_5 /\screen_xDI_sigs_reg[80][10] )
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[86][10]' (FDCE) to 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[80][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_5 /\screen_xDI_sigs_reg[80][10] )
INFO: [Synth 8-3886] merging instance 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[87][10]' (FDCE) to 'FpgaUserCDxB.mandel_calcv2i_5/screen_xDI_sigs_reg[80][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_5 /\screen_xDI_sigs_reg[80][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_6 /\screen_xDI_sigs_reg[88][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FpgaUserCDxB.mandel_calcv2i_8 /\screen_xDI_sigs_reg[99][10] )
info: optimization accepted worst group hill climbing move (14450.0/oG.CP 26.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:18 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3600 ; free virtual = 13907
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |mandel_calc_v2__GB0    |           1|     12124|
|2     |mandel_calc_v2__GB1    |           1|      3423|
|3     |mandel_calc_v2__GB2    |           1|      3912|
|4     |mandel_calc_v2__GB3    |           1|      5379|
|5     |mandel_calc_v2__GB4    |           1|      6137|
|6     |mandel_calc_v2__GB5    |           1|      7834|
|7     |mandel_calc_v2__GB6    |           1|      9693|
|8     |mandelbrot_pinout__GC0 |           1|       829|
|9     |mandelbrot_pinout_GT0  |           1|       547|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:28 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3597 ; free virtual = 13904
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:32 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3598 ; free virtual = 13904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3598 ; free virtual = 13904
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:34 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3595 ; free virtual = 13901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:35 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3595 ; free virtual = 13902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:35 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3596 ; free virtual = 13903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:35 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3596 ; free virtual = 13903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mandelbrot_pinout | FpgaUserCDxB.mandel_calcv2/screen_yDI_sigs_reg[99][9] | 100    | 10    | YES          | NO                 | YES               | 0      | 40      | 
|mandelbrot_pinout | FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[99][9] | 100    | 10    | YES          | NO                 | YES               | 0      | 40      | 
+------------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |mandel_blk_mem        |         1|
|2     |dsp_simple            |       200|
|3     |dsp_add_mult_add      |       100|
|4     |clk_vga_hdmi_1024x600 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |clk_vga_hdmi_1024x600_bbox_1 |     1|
|2     |dsp_add_mult_add_bbox_5      |     1|
|3     |dsp_add_mult_add_bbox_5__100 |     1|
|4     |dsp_add_mult_add_bbox_5__101 |     1|
|5     |dsp_add_mult_add_bbox_5__102 |     1|
|6     |dsp_add_mult_add_bbox_5__103 |     1|
|7     |dsp_add_mult_add_bbox_5__104 |     1|
|8     |dsp_add_mult_add_bbox_5__105 |     1|
|9     |dsp_add_mult_add_bbox_5__106 |     1|
|10    |dsp_add_mult_add_bbox_5__107 |     1|
|11    |dsp_add_mult_add_bbox_5__108 |     1|
|12    |dsp_add_mult_add_bbox_5__109 |     1|
|13    |dsp_add_mult_add_bbox_5__110 |     1|
|14    |dsp_add_mult_add_bbox_5__111 |     1|
|15    |dsp_add_mult_add_bbox_5__112 |     1|
|16    |dsp_add_mult_add_bbox_5__113 |     1|
|17    |dsp_add_mult_add_bbox_5__114 |     1|
|18    |dsp_add_mult_add_bbox_5__115 |     1|
|19    |dsp_add_mult_add_bbox_5__116 |     1|
|20    |dsp_add_mult_add_bbox_5__117 |     1|
|21    |dsp_add_mult_add_bbox_5__118 |     1|
|22    |dsp_add_mult_add_bbox_5__119 |     1|
|23    |dsp_add_mult_add_bbox_5__120 |     1|
|24    |dsp_add_mult_add_bbox_5__121 |     1|
|25    |dsp_add_mult_add_bbox_5__122 |     1|
|26    |dsp_add_mult_add_bbox_5__123 |     1|
|27    |dsp_add_mult_add_bbox_5__124 |     1|
|28    |dsp_add_mult_add_bbox_5__125 |     1|
|29    |dsp_add_mult_add_bbox_5__126 |     1|
|30    |dsp_add_mult_add_bbox_5__127 |     1|
|31    |dsp_add_mult_add_bbox_5__128 |     1|
|32    |dsp_add_mult_add_bbox_5__129 |     1|
|33    |dsp_add_mult_add_bbox_5__130 |     1|
|34    |dsp_add_mult_add_bbox_5__131 |     1|
|35    |dsp_add_mult_add_bbox_5__132 |     1|
|36    |dsp_add_mult_add_bbox_5__133 |     1|
|37    |dsp_add_mult_add_bbox_5__134 |     1|
|38    |dsp_add_mult_add_bbox_5__135 |     1|
|39    |dsp_add_mult_add_bbox_5__136 |     1|
|40    |dsp_add_mult_add_bbox_5__137 |     1|
|41    |dsp_add_mult_add_bbox_5__138 |     1|
|42    |dsp_add_mult_add_bbox_5__139 |     1|
|43    |dsp_add_mult_add_bbox_5__140 |     1|
|44    |dsp_add_mult_add_bbox_5__141 |     1|
|45    |dsp_add_mult_add_bbox_5__142 |     1|
|46    |dsp_add_mult_add_bbox_5__143 |     1|
|47    |dsp_add_mult_add_bbox_5__144 |     1|
|48    |dsp_add_mult_add_bbox_5__145 |     1|
|49    |dsp_add_mult_add_bbox_5__146 |     1|
|50    |dsp_add_mult_add_bbox_5__147 |     1|
|51    |dsp_add_mult_add_bbox_5__148 |     1|
|52    |dsp_add_mult_add_bbox_5__149 |     1|
|53    |dsp_add_mult_add_bbox_5__150 |     1|
|54    |dsp_add_mult_add_bbox_5__151 |     1|
|55    |dsp_add_mult_add_bbox_5__152 |     1|
|56    |dsp_add_mult_add_bbox_5__153 |     1|
|57    |dsp_add_mult_add_bbox_5__154 |     1|
|58    |dsp_add_mult_add_bbox_5__155 |     1|
|59    |dsp_add_mult_add_bbox_5__156 |     1|
|60    |dsp_add_mult_add_bbox_5__157 |     1|
|61    |dsp_add_mult_add_bbox_5__158 |     1|
|62    |dsp_add_mult_add_bbox_5__159 |     1|
|63    |dsp_add_mult_add_bbox_5__160 |     1|
|64    |dsp_add_mult_add_bbox_5__161 |     1|
|65    |dsp_add_mult_add_bbox_5__162 |     1|
|66    |dsp_add_mult_add_bbox_5__163 |     1|
|67    |dsp_add_mult_add_bbox_5__164 |     1|
|68    |dsp_add_mult_add_bbox_5__165 |     1|
|69    |dsp_add_mult_add_bbox_5__166 |     1|
|70    |dsp_add_mult_add_bbox_5__167 |     1|
|71    |dsp_add_mult_add_bbox_5__168 |     1|
|72    |dsp_add_mult_add_bbox_5__169 |     1|
|73    |dsp_add_mult_add_bbox_5__170 |     1|
|74    |dsp_add_mult_add_bbox_5__171 |     1|
|75    |dsp_add_mult_add_bbox_5__172 |     1|
|76    |dsp_add_mult_add_bbox_5__173 |     1|
|77    |dsp_add_mult_add_bbox_5__174 |     1|
|78    |dsp_add_mult_add_bbox_5__175 |     1|
|79    |dsp_add_mult_add_bbox_5__176 |     1|
|80    |dsp_add_mult_add_bbox_5__177 |     1|
|81    |dsp_add_mult_add_bbox_5__178 |     1|
|82    |dsp_add_mult_add_bbox_5__179 |     1|
|83    |dsp_add_mult_add_bbox_5__180 |     1|
|84    |dsp_add_mult_add_bbox_5__181 |     1|
|85    |dsp_add_mult_add_bbox_5__182 |     1|
|86    |dsp_add_mult_add_bbox_5__183 |     1|
|87    |dsp_add_mult_add_bbox_5__184 |     1|
|88    |dsp_add_mult_add_bbox_5__185 |     1|
|89    |dsp_add_mult_add_bbox_5__186 |     1|
|90    |dsp_add_mult_add_bbox_5__187 |     1|
|91    |dsp_add_mult_add_bbox_5__188 |     1|
|92    |dsp_add_mult_add_bbox_5__189 |     1|
|93    |dsp_add_mult_add_bbox_5__190 |     1|
|94    |dsp_add_mult_add_bbox_5__191 |     1|
|95    |dsp_add_mult_add_bbox_5__192 |     1|
|96    |dsp_add_mult_add_bbox_5__193 |     1|
|97    |dsp_add_mult_add_bbox_5__194 |     1|
|98    |dsp_add_mult_add_bbox_5__195 |     1|
|99    |dsp_add_mult_add_bbox_5__196 |     1|
|100   |dsp_add_mult_add_bbox_5__197 |     1|
|101   |dsp_add_mult_add_bbox_5__198 |     1|
|102   |dsp_simple_bbox_3            |     1|
|103   |dsp_simple_bbox_3__100       |     1|
|104   |dsp_simple_bbox_3__101       |     1|
|105   |dsp_simple_bbox_3__102       |     1|
|106   |dsp_simple_bbox_3__103       |     1|
|107   |dsp_simple_bbox_3__104       |     1|
|108   |dsp_simple_bbox_3__105       |     1|
|109   |dsp_simple_bbox_3__106       |     1|
|110   |dsp_simple_bbox_3__107       |     1|
|111   |dsp_simple_bbox_3__108       |     1|
|112   |dsp_simple_bbox_3__109       |     1|
|113   |dsp_simple_bbox_3__110       |     1|
|114   |dsp_simple_bbox_3__111       |     1|
|115   |dsp_simple_bbox_3__112       |     1|
|116   |dsp_simple_bbox_3__113       |     1|
|117   |dsp_simple_bbox_3__114       |     1|
|118   |dsp_simple_bbox_3__115       |     1|
|119   |dsp_simple_bbox_3__116       |     1|
|120   |dsp_simple_bbox_3__117       |     1|
|121   |dsp_simple_bbox_3__118       |     1|
|122   |dsp_simple_bbox_3__119       |     1|
|123   |dsp_simple_bbox_3__120       |     1|
|124   |dsp_simple_bbox_3__121       |     1|
|125   |dsp_simple_bbox_3__122       |     1|
|126   |dsp_simple_bbox_3__123       |     1|
|127   |dsp_simple_bbox_3__124       |     1|
|128   |dsp_simple_bbox_3__125       |     1|
|129   |dsp_simple_bbox_3__126       |     1|
|130   |dsp_simple_bbox_3__127       |     1|
|131   |dsp_simple_bbox_3__128       |     1|
|132   |dsp_simple_bbox_3__129       |     1|
|133   |dsp_simple_bbox_3__130       |     1|
|134   |dsp_simple_bbox_3__131       |     1|
|135   |dsp_simple_bbox_3__132       |     1|
|136   |dsp_simple_bbox_3__133       |     1|
|137   |dsp_simple_bbox_3__134       |     1|
|138   |dsp_simple_bbox_3__135       |     1|
|139   |dsp_simple_bbox_3__136       |     1|
|140   |dsp_simple_bbox_3__137       |     1|
|141   |dsp_simple_bbox_3__138       |     1|
|142   |dsp_simple_bbox_3__139       |     1|
|143   |dsp_simple_bbox_3__140       |     1|
|144   |dsp_simple_bbox_3__141       |     1|
|145   |dsp_simple_bbox_3__142       |     1|
|146   |dsp_simple_bbox_3__143       |     1|
|147   |dsp_simple_bbox_3__144       |     1|
|148   |dsp_simple_bbox_3__145       |     1|
|149   |dsp_simple_bbox_3__146       |     1|
|150   |dsp_simple_bbox_3__147       |     1|
|151   |dsp_simple_bbox_3__148       |     1|
|152   |dsp_simple_bbox_3__149       |     1|
|153   |dsp_simple_bbox_3__150       |     1|
|154   |dsp_simple_bbox_3__151       |     1|
|155   |dsp_simple_bbox_3__152       |     1|
|156   |dsp_simple_bbox_3__153       |     1|
|157   |dsp_simple_bbox_3__154       |     1|
|158   |dsp_simple_bbox_3__155       |     1|
|159   |dsp_simple_bbox_3__156       |     1|
|160   |dsp_simple_bbox_3__157       |     1|
|161   |dsp_simple_bbox_3__158       |     1|
|162   |dsp_simple_bbox_3__159       |     1|
|163   |dsp_simple_bbox_3__160       |     1|
|164   |dsp_simple_bbox_3__161       |     1|
|165   |dsp_simple_bbox_3__162       |     1|
|166   |dsp_simple_bbox_3__163       |     1|
|167   |dsp_simple_bbox_3__164       |     1|
|168   |dsp_simple_bbox_3__165       |     1|
|169   |dsp_simple_bbox_3__166       |     1|
|170   |dsp_simple_bbox_3__167       |     1|
|171   |dsp_simple_bbox_3__168       |     1|
|172   |dsp_simple_bbox_3__169       |     1|
|173   |dsp_simple_bbox_3__170       |     1|
|174   |dsp_simple_bbox_3__171       |     1|
|175   |dsp_simple_bbox_3__172       |     1|
|176   |dsp_simple_bbox_3__173       |     1|
|177   |dsp_simple_bbox_3__174       |     1|
|178   |dsp_simple_bbox_3__175       |     1|
|179   |dsp_simple_bbox_3__176       |     1|
|180   |dsp_simple_bbox_3__177       |     1|
|181   |dsp_simple_bbox_3__178       |     1|
|182   |dsp_simple_bbox_3__179       |     1|
|183   |dsp_simple_bbox_3__180       |     1|
|184   |dsp_simple_bbox_3__181       |     1|
|185   |dsp_simple_bbox_3__182       |     1|
|186   |dsp_simple_bbox_3__183       |     1|
|187   |dsp_simple_bbox_3__184       |     1|
|188   |dsp_simple_bbox_3__185       |     1|
|189   |dsp_simple_bbox_3__186       |     1|
|190   |dsp_simple_bbox_3__187       |     1|
|191   |dsp_simple_bbox_3__188       |     1|
|192   |dsp_simple_bbox_3__189       |     1|
|193   |dsp_simple_bbox_3__190       |     1|
|194   |dsp_simple_bbox_3__191       |     1|
|195   |dsp_simple_bbox_3__192       |     1|
|196   |dsp_simple_bbox_3__193       |     1|
|197   |dsp_simple_bbox_3__194       |     1|
|198   |dsp_simple_bbox_3__195       |     1|
|199   |dsp_simple_bbox_3__196       |     1|
|200   |dsp_simple_bbox_3__197       |     1|
|201   |dsp_simple_bbox_3__198       |     1|
|202   |dsp_simple_bbox_4            |     1|
|203   |dsp_simple_bbox_4__100       |     1|
|204   |dsp_simple_bbox_4__101       |     1|
|205   |dsp_simple_bbox_4__102       |     1|
|206   |dsp_simple_bbox_4__103       |     1|
|207   |dsp_simple_bbox_4__104       |     1|
|208   |dsp_simple_bbox_4__105       |     1|
|209   |dsp_simple_bbox_4__106       |     1|
|210   |dsp_simple_bbox_4__107       |     1|
|211   |dsp_simple_bbox_4__108       |     1|
|212   |dsp_simple_bbox_4__109       |     1|
|213   |dsp_simple_bbox_4__110       |     1|
|214   |dsp_simple_bbox_4__111       |     1|
|215   |dsp_simple_bbox_4__112       |     1|
|216   |dsp_simple_bbox_4__113       |     1|
|217   |dsp_simple_bbox_4__114       |     1|
|218   |dsp_simple_bbox_4__115       |     1|
|219   |dsp_simple_bbox_4__116       |     1|
|220   |dsp_simple_bbox_4__117       |     1|
|221   |dsp_simple_bbox_4__118       |     1|
|222   |dsp_simple_bbox_4__119       |     1|
|223   |dsp_simple_bbox_4__120       |     1|
|224   |dsp_simple_bbox_4__121       |     1|
|225   |dsp_simple_bbox_4__122       |     1|
|226   |dsp_simple_bbox_4__123       |     1|
|227   |dsp_simple_bbox_4__124       |     1|
|228   |dsp_simple_bbox_4__125       |     1|
|229   |dsp_simple_bbox_4__126       |     1|
|230   |dsp_simple_bbox_4__127       |     1|
|231   |dsp_simple_bbox_4__128       |     1|
|232   |dsp_simple_bbox_4__129       |     1|
|233   |dsp_simple_bbox_4__130       |     1|
|234   |dsp_simple_bbox_4__131       |     1|
|235   |dsp_simple_bbox_4__132       |     1|
|236   |dsp_simple_bbox_4__133       |     1|
|237   |dsp_simple_bbox_4__134       |     1|
|238   |dsp_simple_bbox_4__135       |     1|
|239   |dsp_simple_bbox_4__136       |     1|
|240   |dsp_simple_bbox_4__137       |     1|
|241   |dsp_simple_bbox_4__138       |     1|
|242   |dsp_simple_bbox_4__139       |     1|
|243   |dsp_simple_bbox_4__140       |     1|
|244   |dsp_simple_bbox_4__141       |     1|
|245   |dsp_simple_bbox_4__142       |     1|
|246   |dsp_simple_bbox_4__143       |     1|
|247   |dsp_simple_bbox_4__144       |     1|
|248   |dsp_simple_bbox_4__145       |     1|
|249   |dsp_simple_bbox_4__146       |     1|
|250   |dsp_simple_bbox_4__147       |     1|
|251   |dsp_simple_bbox_4__148       |     1|
|252   |dsp_simple_bbox_4__149       |     1|
|253   |dsp_simple_bbox_4__150       |     1|
|254   |dsp_simple_bbox_4__151       |     1|
|255   |dsp_simple_bbox_4__152       |     1|
|256   |dsp_simple_bbox_4__153       |     1|
|257   |dsp_simple_bbox_4__154       |     1|
|258   |dsp_simple_bbox_4__155       |     1|
|259   |dsp_simple_bbox_4__156       |     1|
|260   |dsp_simple_bbox_4__157       |     1|
|261   |dsp_simple_bbox_4__158       |     1|
|262   |dsp_simple_bbox_4__159       |     1|
|263   |dsp_simple_bbox_4__160       |     1|
|264   |dsp_simple_bbox_4__161       |     1|
|265   |dsp_simple_bbox_4__162       |     1|
|266   |dsp_simple_bbox_4__163       |     1|
|267   |dsp_simple_bbox_4__164       |     1|
|268   |dsp_simple_bbox_4__165       |     1|
|269   |dsp_simple_bbox_4__166       |     1|
|270   |dsp_simple_bbox_4__167       |     1|
|271   |dsp_simple_bbox_4__168       |     1|
|272   |dsp_simple_bbox_4__169       |     1|
|273   |dsp_simple_bbox_4__170       |     1|
|274   |dsp_simple_bbox_4__171       |     1|
|275   |dsp_simple_bbox_4__172       |     1|
|276   |dsp_simple_bbox_4__173       |     1|
|277   |dsp_simple_bbox_4__174       |     1|
|278   |dsp_simple_bbox_4__175       |     1|
|279   |dsp_simple_bbox_4__176       |     1|
|280   |dsp_simple_bbox_4__177       |     1|
|281   |dsp_simple_bbox_4__178       |     1|
|282   |dsp_simple_bbox_4__179       |     1|
|283   |dsp_simple_bbox_4__180       |     1|
|284   |dsp_simple_bbox_4__181       |     1|
|285   |dsp_simple_bbox_4__182       |     1|
|286   |dsp_simple_bbox_4__183       |     1|
|287   |dsp_simple_bbox_4__184       |     1|
|288   |dsp_simple_bbox_4__185       |     1|
|289   |dsp_simple_bbox_4__186       |     1|
|290   |dsp_simple_bbox_4__187       |     1|
|291   |dsp_simple_bbox_4__188       |     1|
|292   |dsp_simple_bbox_4__189       |     1|
|293   |dsp_simple_bbox_4__190       |     1|
|294   |dsp_simple_bbox_4__191       |     1|
|295   |dsp_simple_bbox_4__192       |     1|
|296   |dsp_simple_bbox_4__193       |     1|
|297   |dsp_simple_bbox_4__194       |     1|
|298   |dsp_simple_bbox_4__195       |     1|
|299   |dsp_simple_bbox_4__196       |     1|
|300   |dsp_simple_bbox_4__197       |     1|
|301   |dsp_simple_bbox_4__198       |     1|
|302   |mandel_blk_mem_bbox_2        |     1|
|303   |BUFG                         |     1|
|304   |CARRY4                       |  2937|
|305   |LUT1                         |     7|
|306   |LUT2                         | 10613|
|307   |LUT3                         |  3315|
|308   |LUT4                         |   530|
|309   |LUT5                         |    63|
|310   |LUT6                         |    82|
|311   |MUXF7                        |     1|
|312   |OSERDESE2                    |     4|
|313   |OSERDESE2_1                  |     4|
|314   |SRLC32E                      |    80|
|315   |FDCE                         |  8267|
|316   |FDPE                         |    28|
|317   |FDRE                         |   127|
|318   |LDC                          |     4|
|319   |IBUF                         |     4|
|320   |OBUF                         |     2|
|321   |OBUFDS                       |     4|
|322   |OBUFT                        |     7|
+------+-----------------------------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------+------+
|      |Instance                                  |Module                     |Cells |
+------+------------------------------------------+---------------------------+------+
|1     |top                                       |                           | 36891|
|2     |  \FpgaUserCDxB.comp_generator            |c_gen                      |   544|
|3     |    \ZoomInOutxB.ComplexValueGeneratorxI  |ComplexValueGenerator      |   262|
|4     |  \FpgaUserCDxB.detect                    |pression_detect            |    70|
|5     |    BUTTON_COUNTER                        |compteur                   |    62|
|6     |  \FpgaUserCDxB.mandel_calcv2             |mandel_calc_v2             | 35898|
|7     |    \GEN_MANDEL_ITERS[99].MANDEL_ITER     |mandel_iter_v2             |   108|
|8     |    \GEN_MANDEL_ITERS[0].MANDEL_ITER      |mandel_iter_v2__xdcDup__1  |   216|
|9     |    \GEN_MANDEL_ITERS[10].MANDEL_ITER     |mandel_iter_v2__xdcDup__11 |   235|
|10    |    \GEN_MANDEL_ITERS[11].MANDEL_ITER     |mandel_iter_v2__xdcDup__12 |   235|
|11    |    \GEN_MANDEL_ITERS[12].MANDEL_ITER     |mandel_iter_v2__xdcDup__13 |   235|
|12    |    \GEN_MANDEL_ITERS[13].MANDEL_ITER     |mandel_iter_v2__xdcDup__14 |   235|
|13    |    \GEN_MANDEL_ITERS[14].MANDEL_ITER     |mandel_iter_v2__xdcDup__15 |   235|
|14    |    \GEN_MANDEL_ITERS[15].MANDEL_ITER     |mandel_iter_v2__xdcDup__16 |   235|
|15    |    \GEN_MANDEL_ITERS[16].MANDEL_ITER     |mandel_iter_v2__xdcDup__17 |   235|
|16    |    \GEN_MANDEL_ITERS[17].MANDEL_ITER     |mandel_iter_v2__xdcDup__18 |   235|
|17    |    \GEN_MANDEL_ITERS[18].MANDEL_ITER     |mandel_iter_v2__xdcDup__19 |   235|
|18    |    \GEN_MANDEL_ITERS[19].MANDEL_ITER     |mandel_iter_v2__xdcDup__20 |   235|
|19    |    \GEN_MANDEL_ITERS[1].MANDEL_ITER      |mandel_iter_v2__xdcDup__2  |   235|
|20    |    \GEN_MANDEL_ITERS[20].MANDEL_ITER     |mandel_iter_v2__xdcDup__21 |   276|
|21    |    \GEN_MANDEL_ITERS[21].MANDEL_ITER     |mandel_iter_v2__xdcDup__22 |   276|
|22    |    \GEN_MANDEL_ITERS[22].MANDEL_ITER     |mandel_iter_v2__xdcDup__23 |   276|
|23    |    \GEN_MANDEL_ITERS[23].MANDEL_ITER     |mandel_iter_v2__xdcDup__24 |   276|
|24    |    \GEN_MANDEL_ITERS[24].MANDEL_ITER     |mandel_iter_v2__xdcDup__25 |   276|
|25    |    \GEN_MANDEL_ITERS[25].MANDEL_ITER     |mandel_iter_v2__xdcDup__26 |   276|
|26    |    \GEN_MANDEL_ITERS[26].MANDEL_ITER     |mandel_iter_v2__xdcDup__27 |   276|
|27    |    \GEN_MANDEL_ITERS[27].MANDEL_ITER     |mandel_iter_v2__xdcDup__28 |   276|
|28    |    \GEN_MANDEL_ITERS[28].MANDEL_ITER     |mandel_iter_v2__xdcDup__29 |   276|
|29    |    \GEN_MANDEL_ITERS[29].MANDEL_ITER     |mandel_iter_v2__xdcDup__30 |   276|
|30    |    \GEN_MANDEL_ITERS[2].MANDEL_ITER      |mandel_iter_v2__xdcDup__3  |   235|
|31    |    \GEN_MANDEL_ITERS[30].MANDEL_ITER     |mandel_iter_v2__xdcDup__31 |   276|
|32    |    \GEN_MANDEL_ITERS[31].MANDEL_ITER     |mandel_iter_v2__xdcDup__32 |   276|
|33    |    \GEN_MANDEL_ITERS[32].MANDEL_ITER     |mandel_iter_v2__xdcDup__33 |   276|
|34    |    \GEN_MANDEL_ITERS[33].MANDEL_ITER     |mandel_iter_v2__xdcDup__34 |   276|
|35    |    \GEN_MANDEL_ITERS[34].MANDEL_ITER     |mandel_iter_v2__xdcDup__35 |   276|
|36    |    \GEN_MANDEL_ITERS[35].MANDEL_ITER     |mandel_iter_v2__xdcDup__36 |   276|
|37    |    \GEN_MANDEL_ITERS[36].MANDEL_ITER     |mandel_iter_v2__xdcDup__37 |   235|
|38    |    \GEN_MANDEL_ITERS[37].MANDEL_ITER     |mandel_iter_v2__xdcDup__38 |   276|
|39    |    \GEN_MANDEL_ITERS[38].MANDEL_ITER     |mandel_iter_v2__xdcDup__39 |   276|
|40    |    \GEN_MANDEL_ITERS[39].MANDEL_ITER     |mandel_iter_v2__xdcDup__40 |   276|
|41    |    \GEN_MANDEL_ITERS[3].MANDEL_ITER      |mandel_iter_v2__xdcDup__4  |   235|
|42    |    \GEN_MANDEL_ITERS[40].MANDEL_ITER     |mandel_iter_v2__xdcDup__41 |   276|
|43    |    \GEN_MANDEL_ITERS[41].MANDEL_ITER     |mandel_iter_v2__xdcDup__42 |   276|
|44    |    \GEN_MANDEL_ITERS[42].MANDEL_ITER     |mandel_iter_v2__xdcDup__43 |   276|
|45    |    \GEN_MANDEL_ITERS[43].MANDEL_ITER     |mandel_iter_v2__xdcDup__44 |   276|
|46    |    \GEN_MANDEL_ITERS[44].MANDEL_ITER     |mandel_iter_v2__xdcDup__45 |   276|
|47    |    \GEN_MANDEL_ITERS[45].MANDEL_ITER     |mandel_iter_v2__xdcDup__46 |   276|
|48    |    \GEN_MANDEL_ITERS[46].MANDEL_ITER     |mandel_iter_v2__xdcDup__47 |   276|
|49    |    \GEN_MANDEL_ITERS[47].MANDEL_ITER     |mandel_iter_v2__xdcDup__48 |   276|
|50    |    \GEN_MANDEL_ITERS[48].MANDEL_ITER     |mandel_iter_v2__xdcDup__49 |   276|
|51    |    \GEN_MANDEL_ITERS[49].MANDEL_ITER     |mandel_iter_v2__xdcDup__50 |   240|
|52    |    \GEN_MANDEL_ITERS[4].MANDEL_ITER      |mandel_iter_v2__xdcDup__5  |   235|
|53    |    \GEN_MANDEL_ITERS[50].MANDEL_ITER     |mandel_iter_v2__xdcDup__51 |   240|
|54    |    \GEN_MANDEL_ITERS[51].MANDEL_ITER     |mandel_iter_v2__xdcDup__52 |   240|
|55    |    \GEN_MANDEL_ITERS[52].MANDEL_ITER     |mandel_iter_v2__xdcDup__53 |   240|
|56    |    \GEN_MANDEL_ITERS[53].MANDEL_ITER     |mandel_iter_v2__xdcDup__54 |   240|
|57    |    \GEN_MANDEL_ITERS[54].MANDEL_ITER     |mandel_iter_v2__xdcDup__55 |   235|
|58    |    \GEN_MANDEL_ITERS[55].MANDEL_ITER     |mandel_iter_v2__xdcDup__56 |   235|
|59    |    \GEN_MANDEL_ITERS[56].MANDEL_ITER     |mandel_iter_v2__xdcDup__57 |   235|
|60    |    \GEN_MANDEL_ITERS[57].MANDEL_ITER     |mandel_iter_v2__xdcDup__58 |   235|
|61    |    \GEN_MANDEL_ITERS[58].MANDEL_ITER     |mandel_iter_v2__xdcDup__59 |   235|
|62    |    \GEN_MANDEL_ITERS[59].MANDEL_ITER     |mandel_iter_v2__xdcDup__60 |   235|
|63    |    \GEN_MANDEL_ITERS[5].MANDEL_ITER      |mandel_iter_v2__xdcDup__6  |   235|
|64    |    \GEN_MANDEL_ITERS[60].MANDEL_ITER     |mandel_iter_v2__xdcDup__61 |   235|
|65    |    \GEN_MANDEL_ITERS[61].MANDEL_ITER     |mandel_iter_v2__xdcDup__62 |   235|
|66    |    \GEN_MANDEL_ITERS[62].MANDEL_ITER     |mandel_iter_v2__xdcDup__63 |   235|
|67    |    \GEN_MANDEL_ITERS[63].MANDEL_ITER     |mandel_iter_v2__xdcDup__64 |   235|
|68    |    \GEN_MANDEL_ITERS[64].MANDEL_ITER     |mandel_iter_v2__xdcDup__65 |   235|
|69    |    \GEN_MANDEL_ITERS[65].MANDEL_ITER     |mandel_iter_v2__xdcDup__66 |   235|
|70    |    \GEN_MANDEL_ITERS[66].MANDEL_ITER     |mandel_iter_v2__xdcDup__67 |   235|
|71    |    \GEN_MANDEL_ITERS[67].MANDEL_ITER     |mandel_iter_v2__xdcDup__68 |   235|
|72    |    \GEN_MANDEL_ITERS[68].MANDEL_ITER     |mandel_iter_v2__xdcDup__69 |   235|
|73    |    \GEN_MANDEL_ITERS[69].MANDEL_ITER     |mandel_iter_v2__xdcDup__70 |   235|
|74    |    \GEN_MANDEL_ITERS[6].MANDEL_ITER      |mandel_iter_v2__xdcDup__7  |   235|
|75    |    \GEN_MANDEL_ITERS[70].MANDEL_ITER     |mandel_iter_v2__xdcDup__71 |   235|
|76    |    \GEN_MANDEL_ITERS[71].MANDEL_ITER     |mandel_iter_v2__xdcDup__72 |   235|
|77    |    \GEN_MANDEL_ITERS[72].MANDEL_ITER     |mandel_iter_v2__xdcDup__73 |   235|
|78    |    \GEN_MANDEL_ITERS[73].MANDEL_ITER     |mandel_iter_v2__xdcDup__74 |   235|
|79    |    \GEN_MANDEL_ITERS[74].MANDEL_ITER     |mandel_iter_v2__xdcDup__75 |   235|
|80    |    \GEN_MANDEL_ITERS[75].MANDEL_ITER     |mandel_iter_v2__xdcDup__76 |   235|
|81    |    \GEN_MANDEL_ITERS[76].MANDEL_ITER     |mandel_iter_v2__xdcDup__77 |   235|
|82    |    \GEN_MANDEL_ITERS[77].MANDEL_ITER     |mandel_iter_v2__xdcDup__78 |   235|
|83    |    \GEN_MANDEL_ITERS[78].MANDEL_ITER     |mandel_iter_v2__xdcDup__79 |   240|
|84    |    \GEN_MANDEL_ITERS[79].MANDEL_ITER     |mandel_iter_v2__xdcDup__80 |   276|
|85    |    \GEN_MANDEL_ITERS[7].MANDEL_ITER      |mandel_iter_v2__xdcDup__8  |   235|
|86    |    \GEN_MANDEL_ITERS[80].MANDEL_ITER     |mandel_iter_v2__xdcDup__81 |   240|
|87    |    \GEN_MANDEL_ITERS[81].MANDEL_ITER     |mandel_iter_v2__xdcDup__82 |   240|
|88    |    \GEN_MANDEL_ITERS[82].MANDEL_ITER     |mandel_iter_v2__xdcDup__83 |   240|
|89    |    \GEN_MANDEL_ITERS[83].MANDEL_ITER     |mandel_iter_v2__xdcDup__84 |   240|
|90    |    \GEN_MANDEL_ITERS[84].MANDEL_ITER     |mandel_iter_v2__xdcDup__85 |   240|
|91    |    \GEN_MANDEL_ITERS[85].MANDEL_ITER     |mandel_iter_v2__xdcDup__86 |   240|
|92    |    \GEN_MANDEL_ITERS[86].MANDEL_ITER     |mandel_iter_v2__xdcDup__87 |   240|
|93    |    \GEN_MANDEL_ITERS[87].MANDEL_ITER     |mandel_iter_v2__xdcDup__88 |   276|
|94    |    \GEN_MANDEL_ITERS[88].MANDEL_ITER     |mandel_iter_v2__xdcDup__89 |   276|
|95    |    \GEN_MANDEL_ITERS[89].MANDEL_ITER     |mandel_iter_v2__xdcDup__90 |   276|
|96    |    \GEN_MANDEL_ITERS[8].MANDEL_ITER      |mandel_iter_v2__xdcDup__9  |   235|
|97    |    \GEN_MANDEL_ITERS[90].MANDEL_ITER     |mandel_iter_v2__xdcDup__91 |   276|
|98    |    \GEN_MANDEL_ITERS[91].MANDEL_ITER     |mandel_iter_v2__xdcDup__92 |   276|
|99    |    \GEN_MANDEL_ITERS[92].MANDEL_ITER     |mandel_iter_v2__xdcDup__93 |   276|
|100   |    \GEN_MANDEL_ITERS[93].MANDEL_ITER     |mandel_iter_v2__xdcDup__94 |   276|
|101   |    \GEN_MANDEL_ITERS[94].MANDEL_ITER     |mandel_iter_v2__xdcDup__95 |   276|
|102   |    \GEN_MANDEL_ITERS[95].MANDEL_ITER     |mandel_iter_v2__xdcDup__96 |   276|
|103   |    \GEN_MANDEL_ITERS[96].MANDEL_ITER     |mandel_iter_v2__xdcDup__97 |   276|
|104   |    \GEN_MANDEL_ITERS[97].MANDEL_ITER     |mandel_iter_v2__xdcDup__98 |   276|
|105   |    \GEN_MANDEL_ITERS[98].MANDEL_ITER     |mandel_iter_v2__xdcDup__99 |   276|
|106   |    \GEN_MANDEL_ITERS[9].MANDEL_ITER      |mandel_iter_v2__xdcDup__10 |   235|
|107   |  \VgaHdmiCDxB.HdmixI                     |hdmi                       |   287|
|108   |    VgaToHdmixI                           |vga_to_hdmi                |    70|
|109   |      SerializerChannel0xI                |serializer_10_to_1         |     2|
|110   |      SerializerChannel1xI                |serializer_10_to_1_0       |     2|
|111   |      SerializerChannel2xI                |serializer_10_to_1_1       |     2|
|112   |      SerializerChannel3xI                |serializer_10_to_1_2       |     2|
|113   |      TmdsEncoderC0xI                     |tmds_encoder               |    15|
|114   |      TmdsEncoderC1xI                     |tmds_encoder_3             |    13|
|115   |      TmdsEncoderC2xI                     |tmds_encoder_4             |    30|
|116   |    VgaxI                                 |vga                        |   213|
|117   |      VgaControlerxI                      |vga_controler              |   213|
+------+------------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:35 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3596 ; free virtual = 13902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:29 . Memory (MB): peak = 2243.254 ; gain = 287.246 ; free physical = 3648 ; free virtual = 13954
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:35 . Memory (MB): peak = 2243.254 ; gain = 483.809 ; free physical = 3648 ; free virtual = 13955
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2243.254 ; gain = 0.000 ; free physical = 3709 ; free virtual = 14015
INFO: [Netlist 29-17] Analyzing 2946 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.738 ; gain = 0.000 ; free physical = 3647 ; free virtual = 13954
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
260 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:50 . Memory (MB): peak = 2281.738 ; gain = 684.547 ; free physical = 3789 ; free virtual = 14095
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.738 ; gain = 0.000 ; free physical = 3789 ; free virtual = 14096
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/mandelbrot_pinout.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mandelbrot_pinout_utilization_synth.rpt -pb mandelbrot_pinout_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  9 12:14:52 2020...
