{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705406574989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705406574993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 13:02:54 2024 " "Processing started: Tue Jan 16 13:02:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705406574993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406574993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406574993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705406575683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705406575684 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab3.qsys " "Elaborating Platform Designer system entity \"lab3.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406585346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:09 Progress: Loading Ndiaye_lab3/lab3.qsys " "2024.01.16.13:03:09 Progress: Loading Ndiaye_lab3/lab3.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406589684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:10 Progress: Reading input file " "2024.01.16.13:03:10 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406590464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:10 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.01.16.13:03:10 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406590550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:11 Progress: Parameterizing module clk_0 " "2024.01.16.13:03:11 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406591364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:11 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2024.01.16.13:03:11 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406591366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:11 Progress: Parameterizing module jtag_uart_0 " "2024.01.16.13:03:11 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406591429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:11 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2024.01.16.13:03:11 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406591431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:11 Progress: Parameterizing module nios2_gen2_0 " "2024.01.16.13:03:11 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406591605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2024.01.16.13:03:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406591609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:11 Progress: Parameterizing module onchip_memory2_0 " "2024.01.16.13:03:11 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406591632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:11 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\] " "2024.01.16.13:03:11 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406591632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Parameterizing module opencores_i2c_0 " "2024.01.16.13:03:12 Progress: Parameterizing module opencores_i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2024.01.16.13:03:12 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Parameterizing module pio_0 " "2024.01.16.13:03:12 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Adding pio_1 \[altera_avalon_pio 18.1\] " "2024.01.16.13:03:12 Progress: Adding pio_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Parameterizing module pio_1 " "2024.01.16.13:03:12 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Adding pio_2 \[altera_avalon_pio 18.1\] " "2024.01.16.13:03:12 Progress: Adding pio_2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Parameterizing module pio_2 " "2024.01.16.13:03:12 Progress: Parameterizing module pio_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Adding pio_3 \[altera_avalon_pio 18.1\] " "2024.01.16.13:03:12 Progress: Adding pio_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Parameterizing module pio_3 " "2024.01.16.13:03:12 Progress: Parameterizing module pio_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.01.16.13:03:12 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Parameterizing module timer_0 " "2024.01.16.13:03:12 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Building connections " "2024.01.16.13:03:12 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Parameterizing connections " "2024.01.16.13:03:12 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:12 Progress: Validating " "2024.01.16.13:03:12 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406592281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:03:13 Progress: Done reading input file " "2024.01.16.13:03:13 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406593219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406594476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab3.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406594477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3: Generating lab3 \"lab3\" for QUARTUS_SYNTH " "Lab3: Generating lab3 \"lab3\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406595217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab3_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab3_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406601633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_jtag_uart_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0002_jtag_uart_0_gen//lab3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_jtag_uart_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0002_jtag_uart_0_gen//lab3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406601633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab3_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab3_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406601990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab3\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab3\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406602003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab3\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab3\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406602927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab3_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab3_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406602932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_onchip_memory2_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0003_onchip_memory2_0_gen//lab3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_onchip_memory2_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0003_onchip_memory2_0_gen//lab3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406602932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab3_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab3_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Opencores_i2c_0: \"lab3\" instantiated opencores_i2c \"opencores_i2c_0\" " "Opencores_i2c_0: \"lab3\" instantiated opencores_i2c \"opencores_i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'lab3_pio_0' " "Pio_0: Starting RTL generation for module 'lab3_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0005_pio_0_gen//lab3_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0005_pio_0_gen//lab3_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'lab3_pio_0' " "Pio_0: Done RTL generation for module 'lab3_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"lab3\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"lab3\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'lab3_pio_1' " "Pio_1: Starting RTL generation for module 'lab3_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_1 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0006_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0006_pio_1_gen//lab3_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_1 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0006_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0006_pio_1_gen//lab3_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'lab3_pio_1' " "Pio_1: Done RTL generation for module 'lab3_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"lab3\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"lab3\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Starting RTL generation for module 'lab3_pio_2' " "Pio_2: Starting RTL generation for module 'lab3_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_2 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0007_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0007_pio_2_gen//lab3_pio_2_component_configuration.pl  --do_build_sim=0  \] " "Pio_2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_2 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0007_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0007_pio_2_gen//lab3_pio_2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Done RTL generation for module 'lab3_pio_2' " "Pio_2: Done RTL generation for module 'lab3_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: \"lab3\" instantiated altera_avalon_pio \"pio_2\" " "Pio_2: \"lab3\" instantiated altera_avalon_pio \"pio_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'lab3_timer_0' " "Timer_0: Starting RTL generation for module 'lab3_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab3_timer_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0008_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0008_timer_0_gen//lab3_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab3_timer_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0008_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0008_timer_0_gen//lab3_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406603829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'lab3_timer_0' " "Timer_0: Done RTL generation for module 'lab3_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406604053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"lab3\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"lab3\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406604064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406610382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406610868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406611327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406611791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406612261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406612725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406613189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406613644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406614100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab3\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406618796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab3\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab3\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406618803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab3\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab3\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406618809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab3_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'lab3_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406618823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab3_nios2_gen2_0_cpu --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0011_cpu_gen//lab3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab3_nios2_gen2_0_cpu --dir=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_654041297703033817.dir/0011_cpu_gen//lab3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406618823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:03:39 (*) Starting Nios II generation " "Cpu: # 2024.01.16 13:03:39 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:03:39 (*)   Checking for plaintext license. " "Cpu: # 2024.01.16 13:03:39 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:03:40 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.01.16 13:03:40 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:03:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.01.16 13:03:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:03:40 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.01.16 13:03:40 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:03:40 (*)   Plaintext license not found. " "Cpu: # 2024.01.16 13:03:40 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:03:40 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.01.16 13:03:40 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:03:40 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.01.16 13:03:40 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:03:40 (*)   Creating all objects for CPU " "Cpu: # 2024.01.16 13:03:40 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:03:41 (*)   Generating RTL from CPU objects " "Cpu: # 2024.01.16 13:03:41 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:03:41 (*)   Creating plain-text RTL " "Cpu: # 2024.01.16 13:03:41 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:03:41 (*) Done Nios II generation " "Cpu: # 2024.01.16 13:03:41 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab3_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'lab3_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406621990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406622146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406623099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406623104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3: Done \"lab3\" with 31 modules, 48 files " "Lab3: Done \"lab3\" with 31 modules, 48 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406623105 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab3.qsys " "Finished elaborating Platform Designer system entity \"lab3.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406624231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_vhd-rtl " "Found design unit 1: lab3_vhd-rtl" {  } { { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406624922 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_vhd " "Found entity 1: lab3_vhd" {  } { { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406624922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406624922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_7_seg-Behavioral " "Found design unit 1: bin_to_7_seg-Behavioral" {  } { { "bin_to_7_seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/bin_to_7_seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406624926 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7_seg " "Found entity 1: bin_to_7_seg" {  } { { "bin_to_7_seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/bin_to_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406624926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406624926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "db/ip/lab3/lab3.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406624948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406624948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab3/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406624963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406624963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406624966 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406624966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406624966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406624976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406624976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab3/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406624986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406624986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab3/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406624998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406624998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab3/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab3/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab3/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab3/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625039 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state db/ip/lab3/submodules/i2c_master_bit_ctrl.v(181) " "Unrecognized synthesis attribute \"enum_state\" at db/ip/lab3/submodules/i2c_master_bit_ctrl.v(181)" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 181 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/lab3/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/lab3/submodules/i2c_master_top.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_irq_mapper " "Found entity 1: lab3_irq_mapper" {  } { { "db/ip/lab3/submodules/lab3_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab3/submodules/lab3_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab3_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625108 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_jtag_uart_0_scfifo_w " "Found entity 2: lab3_jtag_uart_0_scfifo_w" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625108 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab3_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625108 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3_jtag_uart_0_scfifo_r " "Found entity 4: lab3_jtag_uart_0_scfifo_r" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625108 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3_jtag_uart_0 " "Found entity 5: lab3_jtag_uart_0" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0 " "Found entity 1: lab3_mm_interconnect_0" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_demux " "Found entity 1: lab3_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab3_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_mux " "Found entity 1: lab3_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab3_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705406625208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705406625208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625211 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router " "Found entity 2: lab3_mm_interconnect_0_router" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705406625213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705406625214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625216 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_001 " "Found entity 2: lab3_mm_interconnect_0_router_001" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705406625220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705406625221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625223 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_002 " "Found entity 2: lab3_mm_interconnect_0_router_002" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705406625227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705406625227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625230 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_004 " "Found entity 2: lab3_mm_interconnect_0_router_004" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_demux " "Found entity 1: lab3_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_mux " "Found entity 1: lab3_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab3_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0 " "Found entity 1: lab3_nios2_gen2_0" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab3_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab3_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab3_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab3_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab3_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab3_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab3_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab3_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab3_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab3_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab3_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab3_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab3_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab3_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab3_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab3_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab3_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab3_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab3_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab3_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab3_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab3_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab3_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab3_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab3_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab3_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab3_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab3_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab3_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab3_nios2_gen2_0_cpu " "Found entity 21: lab3_nios2_gen2_0_cpu" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab3_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab3_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab3_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab3_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_onchip_memory2_0 " "Found entity 1: lab3_onchip_memory2_0" {  } { { "db/ip/lab3/submodules/lab3_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_pio_0 " "Found entity 1: lab3_pio_0" {  } { { "db/ip/lab3/submodules/lab3_pio_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_pio_1 " "Found entity 1: lab3_pio_1" {  } { { "db/ip/lab3/submodules/lab3_pio_1.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_pio_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_pio_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_pio_2 " "Found entity 1: lab3_pio_2" {  } { { "db/ip/lab3/submodules/lab3_pio_2.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_pio_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_timer_0 " "Found entity 1: lab3_timer_0" {  } { { "db/ip/lab3/submodules/lab3_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/opencores_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/opencores_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 opencores_i2c " "Found entity 1: opencores_i2c" {  } { { "db/ip/lab3/submodules/opencores_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/opencores_i2c.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406625593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406625598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_vhd " "Elaborating entity \"lab3_vhd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705406625833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3 lab3:u0 " "Elaborating entity \"lab3\" for hierarchy \"lab3:u0\"" {  } { { "lab3_vhd.vhd" "u0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406625881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_jtag_uart_0 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab3_jtag_uart_0\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/lab3/lab3.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406625930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_jtag_uart_0_scfifo_w lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w " "Elaborating entity \"lab3_jtag_uart_0_scfifo_w\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "the_lab3_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406625955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406626323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406626341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406626342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406626342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406626342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406626342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406626342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406626342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406626342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406626342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406626342 ""}  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705406626342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406626437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406626437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406626443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406626538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406626538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406626553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406626667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406626667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406626679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406626817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406626817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406626828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406626937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406626937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406626944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406627057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406627057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406627069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_jtag_uart_0_scfifo_r lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_r:the_lab3_jtag_uart_0_scfifo_r " "Elaborating entity \"lab3_jtag_uart_0_scfifo_r\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_r:the_lab3_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "the_lab3_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406627115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "lab3_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406627862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406627904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406627904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406627904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406627904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406627904 ""}  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705406627904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406628236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406628534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0 lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab3_nios2_gen2_0\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/lab3/lab3.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406628620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab3_nios2_gen2_0_cpu\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406628645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_test_bench lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_test_bench:the_lab3_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab3_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_test_bench:the_lab3_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406628777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_register_bank_a_module lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab3_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "lab3_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406628796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406628908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406628923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406628923 ""}  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705406628923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406628992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406628992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406628997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_register_bank_b_module lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_b_module:lab3_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab3_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_b_module:lab3_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "lab3_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_debug lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406629188 ""}  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705406629188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_break lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_break:the_lab3_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_break:the_lab3_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_xbrk lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab3_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab3_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_dbrk lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab3_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab3_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_itrace lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_dtrace lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_td_mode lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab3_nios2_gen2_0_cpu_nios2_oci_td_mode:lab3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab3_nios2_gen2_0_cpu_nios2_oci_td_mode:lab3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "lab3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_fifo lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_pib lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_pib:the_lab3_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_pib:the_lab3_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_im lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_im:the_lab3_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_im:the_lab3_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_avalon_reg lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_ocimem lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_ociram_sp_ram_module lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab3_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "lab3_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406629716 ""}  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705406629716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406629805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406629805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_debug_slave_wrapper lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab3_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_debug_slave_tck lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|lab3_nios2_gen2_0_cpu_debug_slave_tck:the_lab3_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab3_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|lab3_nios2_gen2_0_cpu_debug_slave_tck:the_lab3_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab3_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_debug_slave_sysclk lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|lab3_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab3_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|lab3_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406629984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab3_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630154 ""}  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705406630154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_onchip_memory2_0 lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab3_onchip_memory2_0\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/lab3/lab3.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705406630313 ""}  } { { "db/ip/lab3/submodules/lab3_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705406630313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_knc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_knc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_knc1 " "Found entity 1: altsyncram_knc1" {  } { { "db/altsyncram_knc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/altsyncram_knc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406630413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406630413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_knc1 lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated " "Elaborating entity \"altsyncram_knc1\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406630511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406630511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_knc1.tdf" "decode3" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/altsyncram_knc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406630590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406630590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_knc1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/altsyncram_knc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opencores_i2c lab3:u0\|opencores_i2c:opencores_i2c_0 " "Elaborating entity \"opencores_i2c\" for hierarchy \"lab3:u0\|opencores_i2c:opencores_i2c_0\"" {  } { { "db/ip/lab3/lab3.v" "opencores_i2c_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\"" {  } { { "db/ip/lab3/submodules/opencores_i2c.v" "i2c_master_top_inst" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/opencores_i2c.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 i2c_master_top.v(213) " "Verilog HDL assignment warning at i2c_master_top.v(213): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/lab3/submodules/i2c_master_top.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_top.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705406630652 "|lab3_vhd|lab3:u0|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "db/ip/lab3/submodules/i2c_master_top.v" "byte_controller" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "db/ip/lab3/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630716 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(361): ignoring full_case attribute on case statement with explicit default case item" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1705406630721 "|lab3_vhd|lab3:u0|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1705406630721 "|lab3_vhd|lab3:u0|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(357) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(357): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 357 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1705406630723 "|lab3_vhd|lab3:u0|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_pio_0 lab3:u0\|lab3_pio_0:pio_0 " "Elaborating entity \"lab3_pio_0\" for hierarchy \"lab3:u0\|lab3_pio_0:pio_0\"" {  } { { "db/ip/lab3/lab3.v" "pio_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_pio_1 lab3:u0\|lab3_pio_1:pio_1 " "Elaborating entity \"lab3_pio_1\" for hierarchy \"lab3:u0\|lab3_pio_1:pio_1\"" {  } { { "db/ip/lab3/lab3.v" "pio_1" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_pio_2 lab3:u0\|lab3_pio_2:pio_2 " "Elaborating entity \"lab3_pio_2\" for hierarchy \"lab3:u0\|lab3_pio_2:pio_2\"" {  } { { "db/ip/lab3/lab3.v" "pio_2" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_timer_0 lab3:u0\|lab3_timer_0:timer_0 " "Elaborating entity \"lab3_timer_0\" for hierarchy \"lab3:u0\|lab3_timer_0:timer_0\"" {  } { { "db/ip/lab3/lab3.v" "timer_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab3_mm_interconnect_0\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/lab3/lab3.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406630902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406631338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406631366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406631402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:opencores_i2c_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:opencores_i2c_0_avalon_slave_0_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "opencores_i2c_0_avalon_slave_0_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406631555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406631602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406631653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406631690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406631736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406631767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406631805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406631843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab3/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406631898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406631936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router " "Elaborating entity \"lab3_mm_interconnect_0_router\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router\|lab3_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router\|lab3_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_001 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab3_mm_interconnect_0_router_001\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_001_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001\|lab3_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001\|lab3_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_002 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab3_mm_interconnect_0_router_002\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_002_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002\|lab3_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002\|lab3_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_004 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab3_mm_interconnect_0_router_004\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "router_004" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_004_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004\|lab3_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004\|lab3_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_demux_001 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab3_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_mux_002 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab3_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_mux_001 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab3_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_avalon_st_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab3_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_irq_mapper lab3:u0\|lab3_irq_mapper:irq_mapper " "Elaborating entity \"lab3_irq_mapper\" for hierarchy \"lab3:u0\|lab3_irq_mapper:irq_mapper\"" {  } { { "db/ip/lab3/lab3.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab3:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab3:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/lab3/lab3.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/lab3/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/lab3/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7_seg bin_to_7_seg:v0 " "Elaborating entity \"bin_to_7_seg\" for hierarchy \"bin_to_7_seg:v0\"" {  } { { "lab3_vhd.vhd" "v0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406632843 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705406634612 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.16.13:04:00 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2024.01.16.13:04:00 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406641003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406644409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406644684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406650540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406650684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406650825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406650986 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406650991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406650992 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705406651689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406651954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406651954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406652070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406652070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406652091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406652091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406652176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406652176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406652287 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406652287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406652287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705406652378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406652378 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705406655926 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 398 -1 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/lab3/submodules/lab3_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_timer_0.v" 167 -1 0 } } { "db/ip/lab3/submodules/lab3_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_timer_0.v" 176 -1 0 } } { "db/ip/lab3/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705406656072 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705406656072 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[7\] VCC " "Pin \"seg3\[7\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705406656946 "|lab3_vhd|seg3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[7\] VCC " "Pin \"seg2\[7\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705406656946 "|lab3_vhd|seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[7\] VCC " "Pin \"seg1\[7\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705406656946 "|lab3_vhd|seg1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705406656946 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406657126 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705406658740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Ndiaye_lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Ndiaye_lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406659415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705406660845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705406660845 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2630 " "Implemented 2630 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705406661179 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705406661179 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705406661179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2420 " "Implemented 2420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705406661179 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705406661179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705406661179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705406661239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 13:04:21 2024 " "Processing ended: Tue Jan 16 13:04:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705406661239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705406661239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705406661239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705406661239 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1705406662595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705406662600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 13:04:22 2024 " "Processing started: Tue Jan 16 13:04:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705406662600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1705406662600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1705406662600 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1705406662745 ""}
{ "Info" "0" "" "Project  = lab3" {  } {  } 0 0 "Project  = lab3" 0 0 "Fitter" 0 0 1705406662746 ""}
{ "Info" "0" "" "Revision = lab3" {  } {  } 0 0 "Revision = lab3" 0 0 "Fitter" 0 0 1705406662746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1705406662886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1705406662887 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1705406662914 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705406662957 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705406662957 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1705406663211 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1705406663235 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705406663821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705406663821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705406663821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705406663821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705406663821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705406663821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705406663821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705406663821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705406663821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705406663821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705406663821 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1705406663821 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 7855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705406663870 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 7857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705406663870 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 7859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705406663870 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 7861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705406663870 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1705406663870 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1705406663872 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1705406663872 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1705406663872 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1705406663872 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1705406663887 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1705406664092 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1705406665435 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1705406665435 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/18.1/ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/intelfpga_lite/18.1/ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1705406665466 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/18.1/ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/intelfpga_lite/18.1/ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1705406665472 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk " "Register lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1705406665497 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1705406665497 "|lab3_vhd|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705406665497 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1705406665497 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705406665530 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705406665530 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705406665530 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1705406665530 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1705406665530 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1705406665530 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1705406665530 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1705406665530 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1705406665530 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705406665784 ""}  } { { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 7842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705406665784 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705406665784 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 7372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705406665784 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab3:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node lab3:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705406665784 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705406665784 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en " "Destination node lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705406665784 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705406665784 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705406665784 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\] " "Destination node lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\]" {  } { { "db/ip/lab3/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705406665784 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|cr\[3\] " "Destination node lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|cr\[3\]" {  } { { "db/ip/lab3/submodules/i2c_master_top.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_top.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705406665784 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[6\] " "Destination node lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[6\]" {  } { { "db/ip/lab3/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705406665784 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|wb_inta_o " "Destination node lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|wb_inta_o" {  } { { "db/ip/lab3/submodules/i2c_master_top.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_top.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705406665784 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[5\] " "Destination node lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[5\]" {  } { { "db/ip/lab3/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705406665784 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[3\] " "Destination node lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[3\]" {  } { { "db/ip/lab3/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705406665784 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1705406665784 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705406665784 ""}  } { { "db/ip/lab3/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705406665784 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1705406666859 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705406666868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705406666869 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705406666886 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705406666908 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1705406666930 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1705406666931 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1705406666938 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1705406667057 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1705406667063 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1705406667063 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705406667341 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1705406667359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1705406669348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705406670041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1705406670403 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1705406671581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705406671581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1705406672607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1705406674930 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1705406674930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1705406675405 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1705406675405 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1705406675405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705406675408 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1705406675884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705406675937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705406677109 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705406677111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705406678451 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705406679442 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1705406679901 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 MAX 10 " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "opencores_i2c_0_export_0_scl_pad_io 3.3-V LVTTL AB15 " "Pin opencores_i2c_0_export_0_scl_pad_io uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { opencores_i2c_0_export_0_scl_pad_io } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "opencores_i2c_0_export_0_scl_pad_io" } } } } { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705406680005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "opencores_i2c_0_export_0_sda_pad_io 3.3-V LVTTL V11 " "Pin opencores_i2c_0_export_0_sda_pad_io uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { opencores_i2c_0_export_0_sda_pad_io } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "opencores_i2c_0_export_0_sda_pad_io" } } } } { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705406680005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705406680005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bouton 3.3 V Schmitt Trigger A7 " "Pin bouton uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { bouton } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bouton" } } } } { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705406680005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3 V Schmitt Trigger B8 " "Pin rst uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Ndiaye_lab3/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705406680005 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1705406680005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Ndiaye_lab3/output_files/lab3.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Ndiaye_lab3/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1705406680534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5811 " "Peak virtual memory: 5811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705406681554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 13:04:41 2024 " "Processing ended: Tue Jan 16 13:04:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705406681554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705406681554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705406681554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1705406681554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1705406682639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705406682643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 13:04:42 2024 " "Processing started: Tue Jan 16 13:04:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705406682643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1705406682643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1705406682643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1705406683004 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1705406685386 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1705406685539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705406686509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 13:04:46 2024 " "Processing ended: Tue Jan 16 13:04:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705406686509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705406686509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705406686509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1705406686509 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1705406687144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1705406687743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705406687748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 13:04:47 2024 " "Processing started: Tue Jan 16 13:04:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705406687748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1705406687748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3 " "Command: quartus_sta lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1705406687748 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1705406687898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1705406688588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1705406688588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406688685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406688685 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1705406689262 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1705406689262 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/18.1/ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/intelfpga_lite/18.1/ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1705406689288 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/18.1/ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/intelfpga_lite/18.1/ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1705406689296 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk " "Register lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1705406689319 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1705406689319 "|lab3_vhd|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705406689319 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1705406689319 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705406689341 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705406689341 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705406689341 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1705406689341 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1705406689342 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705406689358 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1705406689365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.738 " "Worst-case setup slack is 46.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.738               0.000 altera_reserved_tck  " "   46.738               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406689369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 altera_reserved_tck  " "    0.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406689374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.970 " "Worst-case recovery slack is 47.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.970               0.000 altera_reserved_tck  " "   47.970               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406689378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.059 " "Worst-case removal slack is 1.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.059               0.000 altera_reserved_tck  " "    1.059               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406689383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.630 " "Worst-case minimum pulse width slack is 49.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.630               0.000 altera_reserved_tck  " "   49.630               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406689386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406689386 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406689404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406689404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406689404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406689404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406689404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.982 ns " "Worst Case Available Settling Time: 196.982 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406689404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406689404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406689404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406689404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406689404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406689404 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705406689404 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705406689409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705406689440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705406691090 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk " "Register lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1705406691342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1705406691342 "|lab3_vhd|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705406691343 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1705406691343 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705406691345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705406691345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705406691345 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1705406691345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.932 " "Worst-case setup slack is 46.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.932               0.000 altera_reserved_tck  " "   46.932               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406691356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406691362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.159 " "Worst-case recovery slack is 48.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.159               0.000 altera_reserved_tck  " "   48.159               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406691365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.977 " "Worst-case removal slack is 0.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.977               0.000 altera_reserved_tck  " "    0.977               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406691369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.658 " "Worst-case minimum pulse width slack is 49.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.658               0.000 altera_reserved_tck  " "   49.658               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406691371 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.250 ns " "Worst Case Available Settling Time: 197.250 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691388 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705406691388 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705406691392 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk " "Register lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1705406691622 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1705406691622 "|lab3_vhd|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705406691622 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1705406691622 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705406691625 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705406691625 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705406691625 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1705406691625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.873 " "Worst-case setup slack is 48.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.873               0.000 altera_reserved_tck  " "   48.873               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406691628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406691632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.351 " "Worst-case recovery slack is 49.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.351               0.000 altera_reserved_tck  " "   49.351               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406691634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.462 " "Worst-case removal slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 altera_reserved_tck  " "    0.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406691638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.416 " "Worst-case minimum pulse width slack is 49.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.416               0.000 altera_reserved_tck  " "   49.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705406691640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705406691640 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.732 ns " "Worst Case Available Settling Time: 198.732 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705406691656 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705406691656 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705406692746 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705406692747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705406692811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 13:04:52 2024 " "Processing ended: Tue Jan 16 13:04:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705406692811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705406692811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705406692811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1705406692811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1705406693878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705406693882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 13:04:53 2024 " "Processing started: Tue Jan 16 13:04:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705406693882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705406693882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705406693882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1705406694576 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1705406695065 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3.vho C:/intelFPGA_lite/18.1/Ndiaye_lab3/simulation/modelsim/ simulation " "Generated file lab3.vho in folder \"C:/intelFPGA_lite/18.1/Ndiaye_lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705406695567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705406696549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 13:04:56 2024 " "Processing ended: Tue Jan 16 13:04:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705406696549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705406696549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705406696549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705406696549 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705406697176 ""}
