#HSLIDE

## Lab 2 Review

Note:
Lab 2 Questions, Issues, Feedback?

#HSLIDE

## Metastability


#HSLIDE

## Metastability Demo


#HSLIDE

### SN74S74 Datasheet Parameters

![74S74 Specs](https://raw.githubusercontent.com/CWRU-EECS301-Sum17/syllabus/master/Lectures/Lecture03/Slides/Specs_SN74S74.png)

#HSLIDE

### Synchronizer Register Chain

![Sync Chain](https://raw.githubusercontent.com/CWRU-EECS301-Sum17/syllabus/master/Lectures/Lecture03/Slides/SyncChain.png)

Note:
Typical synchronizer chain length is 2 or 3 registers.
Faster clock rates need longer chains due to metastability bleed though which is shown in the Faster Clock slide.

#HSLIDE

### Normal Operation

![Normal Op](https://raw.githubusercontent.com/CWRU-EECS301-Sum17/syllabus/master/Lectures/Lecture03/Slides/MsWf01.png)

#HSLIDE

### Data t<sub>su</sub> Violation

![Metastable Op](https://raw.githubusercontent.com/CWRU-EECS301-Sum17/syllabus/master/Lectures/Lecture03/Slides/MsWf02.png)

#HSLIDE

### Faster Clock

![Fast Clock Metastable Op](https://raw.githubusercontent.com/CWRU-EECS301-Sum17/syllabus/master/Lectures/Lecture03/Slides/MsWf03.png)


#HSLIDE

## MTBF

mean time between failures

