# ðŸ›’ Vending Machine in Verilog

This project implements a simple **Finite State Machine (FSM)-based Vending Machine** using Verilog HDL. It accepts â‚¹5 and â‚¹10 as input and dispenses a product when the total value reaches â‚¹10. It also returns change when applicable. The design is simulated and verified using **Xilinx Vivado**.

---

## ðŸ“¦ Project Structure

vending_machine_project/
â”œâ”€â”€ vending_machine.v # Main Verilog module (FSM logic)
â”œâ”€â”€ vending_machine_tb.v # Testbench for simulating input sequences

## ðŸš€ Features

- FSM with 3 states: â‚¹0, â‚¹5, â‚¹10
- Accepts â‚¹5 and â‚¹10 (as binary: `01`, `10`)
- Dispenses product when total reaches â‚¹10
- Returns â‚¹5 or â‚¹2 as change when needed
- Reset and clock-driven design
- Testbench simulates coin insertions
- Verified on Xilinx Vivado simulator

## ðŸ§  State Diagram (Summary)

| State | Total Amount | Input â‚¹ | Next State | Output | Change |
|-------|--------------|---------|------------|--------|--------|
| S0    | â‚¹0           | â‚¹5      | S1         | No     | â‚¹0     |
| S1    | â‚¹5           | â‚¹5      | S2         | No     | â‚¹0     |
| S2    | â‚¹10          | â‚¹0      | S0         | No     | â‚¹10    |
| S1    | â‚¹5           | â‚¹10     | S0         | Yes    | â‚¹0     |
| S2    | â‚¹10          | â‚¹5      | S0         | Yes    | â‚¹5     |

## ðŸ§ª How to Run (Using Xilinx Vivado)

1. Open **Xilinx Vivado** and create a new project.
2. Add the following files:
   - `vending_machine.v`
   - `vending_machine_tb.v`
3. Set `vending_machine_tb.v` as the top module for simulation.
4. Run behavioral simulation.
5. Observe the waveform and output (`out` and `change`).

