// Code your testbench here
// or browse Examples
module moore_fsm_tb;
reg din,clk,rst;
wire q ;
  // dut
  moore_fsm_non_overlap dut  (din, rst, clk, q);  //by order
  
initial
begin
rst=0;clk=0;din=0;
  $monitor($time,"clk=%d , din=%d, rst=%d, q=%d", clk,rst,din, q);
#10 din=1;
#10 din=1;
#10 din=1;
#10 din=0;
#10 din=1;
#10 din=0;
#10 din=1;
#10 din=0;
#10 din=1;

end
always #5 clk=~clk;
initial
#100 $finish ;
endmodule
