//--------------------------------------------------------------------------------
// Auto-generated by Migen (6e3f8e5) & LiteX (975ec20d) on 2021-10-13 08:07:36
//--------------------------------------------------------------------------------
#ifndef __GENERATED_MEM_H
#define __GENERATED_MEM_H

#ifndef VEXRISCV_DEBUG_BASE
#define VEXRISCV_DEBUG_BASE 0xf00f0000L
#define VEXRISCV_DEBUG_SIZE 0x00000100
#endif

#ifndef SRAM_BASE
#define SRAM_BASE 0x10000000L
#define SRAM_SIZE 0x00020000
#endif

#ifndef SPIFLASH_BASE
#define SPIFLASH_BASE 0x20000000L
#define SPIFLASH_SIZE 0x01000000
#endif

#ifndef ROM_BASE
#define ROM_BASE 0x20040000L
#define ROM_SIZE 0x00fc0000
#endif

#ifndef CSR_BASE
#define CSR_BASE 0xf0000000L
#define CSR_SIZE 0x00010000
#endif

#ifndef MEM_REGIONS
#define MEM_REGIONS "VEXRISCV_DEBUG  0xf00f0000 0x100 \nSRAM      0x10000000 0x20000 \nSPIFLASH  0x20000000 0x1000000 \nROM       0x20040000 0xfc0000 \nCSR       0xf0000000 0x10000 "
#endif
#endif
