<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MAX32665 SDK Documentation: Modules</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('modules.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">Modules</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span><span onclick="javascript:toggleLevel(4);">4</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__led__bsp.html" target="_self">LED Board Support API</a></td><td class="desc"></td></tr>
<tr id="row_1_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1_" class="arrow" onclick="toggleFolder('1_')">&#9660;</span><a class="el" href="group__mx25__driver.html" target="_self">MX25 SPI Multi-I/O Flash Memory Driver</a></td><td class="desc"></td></tr>
<tr id="row_1_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__MX25__Commands.html" target="_self">MX25 SPI Command Definitions</a></td><td class="desc"></td></tr>
<tr id="row_2_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__pushbutton__evkit.html" target="_self">Push button driver board support</a></td><td class="desc"></td></tr>
<tr id="row_3_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_3_" class="arrow" onclick="toggleFolder('3_')">&#9660;</span><a class="el" href="group__adc.html" target="_self">Analog To Digital Converter (ADC)</a></td><td class="desc"></td></tr>
<tr id="row_3_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_3_0_" class="arrow" onclick="toggleFolder('3_0_')">&#9658;</span><a class="el" href="group__adc__registers.html" target="_self">ADC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the ADC Peripheral Module </td></tr>
<tr id="row_3_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">ADC Peripheral Register Offsets from the ADC Base Peripheral Address </td></tr>
<tr id="row_3_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__CTRL.html" target="_self">ADC_CTRL</a></td><td class="desc">ADC Control </td></tr>
<tr id="row_3_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__STATUS.html" target="_self">ADC_STATUS</a></td><td class="desc">ADC Status </td></tr>
<tr id="row_3_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__DATA.html" target="_self">ADC_DATA</a></td><td class="desc">ADC Output Data </td></tr>
<tr id="row_3_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__INTR.html" target="_self">ADC_INTR</a></td><td class="desc">ADC Interrupt Control Register </td></tr>
<tr id="row_3_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__LIMIT.html" target="_self">ADC_LIMIT</a></td><td class="desc">ADC Limit </td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_4_" class="arrow" onclick="toggleFolder('4_')">&#9660;</span><a class="el" href="group__tpu.html" target="_self">Trust Protection Unit</a></td><td class="desc"></td></tr>
<tr id="row_4_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_4_0_" class="arrow" onclick="toggleFolder('4_0_')">&#9658;</span><a class="el" href="group__tpu__registers.html" target="_self">TPU_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the TPU Peripheral Module </td></tr>
<tr id="row_4_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">TPU Peripheral Register Offsets from the TPU Base Peripheral Address </td></tr>
<tr id="row_4_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__CTRL.html" target="_self">TPU_CTRL</a></td><td class="desc">Crypto Control Register </td></tr>
<tr id="row_4_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__CIPHER__CTRL.html" target="_self">TPU_CIPHER_CTRL</a></td><td class="desc">Cipher Control Register </td></tr>
<tr id="row_4_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__HASH__CTRL.html" target="_self">TPU_HASH_CTRL</a></td><td class="desc">HASH Control Register </td></tr>
<tr id="row_4_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__CRC__CTRL.html" target="_self">TPU_CRC_CTRL</a></td><td class="desc">CRC Control Register </td></tr>
<tr id="row_4_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__DMA__SRC.html" target="_self">TPU_DMA_SRC</a></td><td class="desc">Crypto DMA Source Address </td></tr>
<tr id="row_4_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__DMA__DEST.html" target="_self">TPU_DMA_DEST</a></td><td class="desc">Crypto DMA Destination Address </td></tr>
<tr id="row_4_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__DMA__CNT.html" target="_self">TPU_DMA_CNT</a></td><td class="desc">Crypto DMA Byte Count </td></tr>
<tr id="row_4_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__MAA__CTRL.html" target="_self">TPU_MAA_CTRL</a></td><td class="desc">MAA Control Register </td></tr>
<tr id="row_4_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__DIN.html" target="_self">TPU_DIN</a></td><td class="desc">Crypto Data Input </td></tr>
<tr id="row_4_0_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__DOUT.html" target="_self">TPU_DOUT</a></td><td class="desc">Crypto Data Output </td></tr>
<tr id="row_4_0_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__CRC__POLY.html" target="_self">TPU_CRC_POLY</a></td><td class="desc">CRC Polynomial </td></tr>
<tr id="row_4_0_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__CRC__VAL.html" target="_self">TPU_CRC_VAL</a></td><td class="desc">CRC Value </td></tr>
<tr id="row_4_0_13_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__CRC__PRNG.html" target="_self">TPU_CRC_PRNG</a></td><td class="desc">Pseudo Random Value </td></tr>
<tr id="row_4_0_14_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__HAM__ECC.html" target="_self">TPU_HAM_ECC</a></td><td class="desc">Hamming ECC Register </td></tr>
<tr id="row_4_0_15_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__CIPHER__INIT.html" target="_self">TPU_CIPHER_INIT</a></td><td class="desc">Initial Vector </td></tr>
<tr id="row_4_0_16_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__CIPHER__KEY.html" target="_self">TPU_CIPHER_KEY</a></td><td class="desc">Cipher Key </td></tr>
<tr id="row_4_0_17_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__HASH__DIGEST.html" target="_self">TPU_HASH_DIGEST</a></td><td class="desc">This register holds the calculated hash value </td></tr>
<tr id="row_4_0_18_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__HASH__MSG__SZ.html" target="_self">TPU_HASH_MSG_SZ</a></td><td class="desc">Message Size </td></tr>
<tr id="row_4_0_19_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TPU__MAA__MAWS.html" target="_self">TPU_MAA_MAWS</a></td><td class="desc">MAA Word Size </td></tr>
<tr id="row_4_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cipher.html" target="_self">AES and DES</a></td><td class="desc"></td></tr>
<tr id="row_4_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__crc.html" target="_self">Cyclic Redundancy Check (CRC)</a></td><td class="desc"></td></tr>
<tr id="row_4_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__hash.html" target="_self">HASH</a></td><td class="desc"></td></tr>
<tr id="row_4_4_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__maa.html" target="_self">Modular Arithmetic Accelerator (MAA)</a></td><td class="desc"></td></tr>
<tr id="row_5_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_5_" class="arrow" onclick="toggleFolder('5_')">&#9660;</span><a class="el" href="group__dma.html" target="_self">Direct Memory Access (DMA)</a></td><td class="desc"></td></tr>
<tr id="row_5_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_0_" class="arrow" onclick="toggleFolder('5_0_')">&#9658;</span><a class="el" href="group__dma__registers.html" target="_self">DMA_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the DMA Peripheral Module </td></tr>
<tr id="row_5_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">DMA Peripheral Register Offsets from the DMA Base Peripheral Address </td></tr>
<tr id="row_5_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__CN.html" target="_self">DMA_CN</a></td><td class="desc">DMA Control Register </td></tr>
<tr id="row_5_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__INTR.html" target="_self">DMA_INTR</a></td><td class="desc">DMA Interrupt Register </td></tr>
<tr id="row_5_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__CFG.html" target="_self">DMA_CFG</a></td><td class="desc">DMA Channel Configuration Register </td></tr>
<tr id="row_5_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__ST.html" target="_self">DMA_ST</a></td><td class="desc">DMA Channel Status Register </td></tr>
<tr id="row_5_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__SRC.html" target="_self">DMA_SRC</a></td><td class="desc">Source Device Address </td></tr>
<tr id="row_5_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__DST.html" target="_self">DMA_DST</a></td><td class="desc">Destination Device Address </td></tr>
<tr id="row_5_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__CNT.html" target="_self">DMA_CNT</a></td><td class="desc">DMA Counter </td></tr>
<tr id="row_5_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__SRC__RLD.html" target="_self">DMA_SRC_RLD</a></td><td class="desc">Source Address Reload Value </td></tr>
<tr id="row_5_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__DST__RLD.html" target="_self">DMA_DST_RLD</a></td><td class="desc">Destination Address Reload Value </td></tr>
<tr id="row_5_0_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__CNT__RLD.html" target="_self">DMA_CNT_RLD</a></td><td class="desc">DMA Channel Count Reload Register </td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_6_" class="arrow" onclick="toggleFolder('6_')">&#9660;</span><a class="el" href="group__emcc.html" target="_self">External Memory Cache Controller (EMCC)</a></td><td class="desc"></td></tr>
<tr id="row_6_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_0_" class="arrow" onclick="toggleFolder('6_0_')">&#9658;</span><a class="el" href="group__emcc__registers.html" target="_self">EMCC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the EMCC Peripheral Module </td></tr>
<tr id="row_6_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__EMCC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">EMCC Peripheral Register Offsets from the EMCC Base Peripheral Address </td></tr>
<tr id="row_6_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__EMCC__CACHE__ID.html" target="_self">EMCC_CACHE_ID</a></td><td class="desc">Cache ID Register </td></tr>
<tr id="row_6_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__EMCC__MEMCFG.html" target="_self">EMCC_MEMCFG</a></td><td class="desc">Memory Configuration Register </td></tr>
<tr id="row_6_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__EMCC__CACHE__CTRL.html" target="_self">EMCC_CACHE_CTRL</a></td><td class="desc">Cache Control and Status Register </td></tr>
<tr id="row_6_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__EMCC__INVALIDATE.html" target="_self">EMCC_INVALIDATE</a></td><td class="desc">Invalidate All Cache Contents </td></tr>
<tr id="row_7_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_7_" class="arrow" onclick="toggleFolder('7_')">&#9660;</span><a class="el" href="group__flc.html" target="_self">Flash Controller  (FLC)</a></td><td class="desc"></td></tr>
<tr id="row_7_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_7_0_" class="arrow" onclick="toggleFolder('7_0_')">&#9658;</span><a class="el" href="group__flc__registers.html" target="_self">FLC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the FLC Peripheral Module </td></tr>
<tr id="row_7_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">FLC Peripheral Register Offsets from the FLC Base Peripheral Address </td></tr>
<tr id="row_7_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__ADDR.html" target="_self">FLC_ADDR</a></td><td class="desc">Flash Write Address </td></tr>
<tr id="row_7_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__CLKDIV.html" target="_self">FLC_CLKDIV</a></td><td class="desc">Flash Clock Divide </td></tr>
<tr id="row_7_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__CN.html" target="_self">FLC_CN</a></td><td class="desc">Flash Control Register </td></tr>
<tr id="row_7_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__INTR.html" target="_self">FLC_INTR</a></td><td class="desc">Flash Interrupt Register </td></tr>
<tr id="row_7_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__DATA.html" target="_self">FLC_DATA</a></td><td class="desc">Flash Write Data </td></tr>
<tr id="row_7_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__ACNTL.html" target="_self">FLC_ACNTL</a></td><td class="desc">Access Control Register </td></tr>
<tr id="row_8_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_8_" class="arrow" onclick="toggleFolder('8_')">&#9660;</span><a class="el" href="group__gpio.html" target="_self">General-Purpose Input/Output (GPIO)</a></td><td class="desc"></td></tr>
<tr id="row_8_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_8_0_" class="arrow" onclick="toggleFolder('8_0_')">&#9658;</span><a class="el" href="group__gpio__port__pin.html" target="_self">Port and Pin Definitions</a></td><td class="desc"></td></tr>
<tr id="row_8_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__port.html" target="_self">Port Definitions</a></td><td class="desc"></td></tr>
<tr id="row_8_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__pin.html" target="_self">Pin Definitions</a></td><td class="desc"></td></tr>
<tr id="row_8_1_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_8_1_" class="arrow" onclick="toggleFolder('8_1_')">&#9658;</span><a class="el" href="group__gpio__registers.html" target="_self">GPIO_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the GPIO Peripheral Module </td></tr>
<tr id="row_8_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">GPIO Peripheral Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_8_1_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN.html" target="_self">GPIO_EN</a></td><td class="desc">GPIO Function Enable Register </td></tr>
<tr id="row_8_1_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN__SET.html" target="_self">GPIO_EN_SET</a></td><td class="desc">GPIO Set Function Enable Register </td></tr>
<tr id="row_8_1_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN__CLR.html" target="_self">GPIO_EN_CLR</a></td><td class="desc">GPIO Clear Function Enable Register </td></tr>
<tr id="row_8_1_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT__EN.html" target="_self">GPIO_OUT_EN</a></td><td class="desc">GPIO Output Enable Register </td></tr>
<tr id="row_8_1_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT__EN__SET.html" target="_self">GPIO_OUT_EN_SET</a></td><td class="desc">GPIO Output Enable Set Function Enable Register </td></tr>
<tr id="row_8_1_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT__EN__CLR.html" target="_self">GPIO_OUT_EN_CLR</a></td><td class="desc">GPIO Output Enable Clear Function Enable Register </td></tr>
<tr id="row_8_1_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT.html" target="_self">GPIO_OUT</a></td><td class="desc">GPIO Output Register </td></tr>
<tr id="row_8_1_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT__SET.html" target="_self">GPIO_OUT_SET</a></td><td class="desc">GPIO Output Set </td></tr>
<tr id="row_8_1_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT__CLR.html" target="_self">GPIO_OUT_CLR</a></td><td class="desc">GPIO Output Clear </td></tr>
<tr id="row_8_1_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__IN.html" target="_self">GPIO_IN</a></td><td class="desc">GPIO Input Register </td></tr>
<tr id="row_8_1_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__MOD.html" target="_self">GPIO_INT_MOD</a></td><td class="desc">GPIO Interrupt Mode Register </td></tr>
<tr id="row_8_1_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__POL.html" target="_self">GPIO_INT_POL</a></td><td class="desc">GPIO Interrupt Polarity Register </td></tr>
<tr id="row_8_1_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__EN.html" target="_self">GPIO_INT_EN</a></td><td class="desc">GPIO Interrupt Enable Register </td></tr>
<tr id="row_8_1_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__EN__SET.html" target="_self">GPIO_INT_EN_SET</a></td><td class="desc">GPIO Interrupt Enable Set </td></tr>
<tr id="row_8_1_15_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__EN__CLR.html" target="_self">GPIO_INT_EN_CLR</a></td><td class="desc">GPIO Interrupt Enable Clear </td></tr>
<tr id="row_8_1_16_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__STAT.html" target="_self">GPIO_INT_STAT</a></td><td class="desc">GPIO Interrupt Status Register </td></tr>
<tr id="row_8_1_17_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__CLR.html" target="_self">GPIO_INT_CLR</a></td><td class="desc">GPIO Status Clear </td></tr>
<tr id="row_8_1_18_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__WAKE__EN.html" target="_self">GPIO_WAKE_EN</a></td><td class="desc">GPIO Wake Enable Register </td></tr>
<tr id="row_8_1_19_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__WAKE__EN__SET.html" target="_self">GPIO_WAKE_EN_SET</a></td><td class="desc">GPIO Wake Enable Set </td></tr>
<tr id="row_8_1_20_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__WAKE__EN__CLR.html" target="_self">GPIO_WAKE_EN_CLR</a></td><td class="desc">GPIO Wake Enable Clear </td></tr>
<tr id="row_8_1_21_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__DUAL__EDGE.html" target="_self">GPIO_INT_DUAL_EDGE</a></td><td class="desc">GPIO Interrupt Dual Edge Mode Register </td></tr>
<tr id="row_8_1_22_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__PAD__CFG1.html" target="_self">GPIO_PAD_CFG1</a></td><td class="desc">GPIO Input Mode Config 1 </td></tr>
<tr id="row_8_1_23_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__PAD__CFG2.html" target="_self">GPIO_PAD_CFG2</a></td><td class="desc">GPIO Input Mode Config 2 </td></tr>
<tr id="row_8_1_24_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN1.html" target="_self">GPIO_EN1</a></td><td class="desc">GPIO Alternate Function Enable Register </td></tr>
<tr id="row_8_1_25_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN1__SET.html" target="_self">GPIO_EN1_SET</a></td><td class="desc">GPIO Alternate Function Set </td></tr>
<tr id="row_8_1_26_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN1__CLR.html" target="_self">GPIO_EN1_CLR</a></td><td class="desc">GPIO Alternate Function Clear </td></tr>
<tr id="row_8_1_27_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN2.html" target="_self">GPIO_EN2</a></td><td class="desc">GPIO Alternate Function Enable Register </td></tr>
<tr id="row_8_1_28_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN2__SET.html" target="_self">GPIO_EN2_SET</a></td><td class="desc">GPIO Alternate Function 2 Set </td></tr>
<tr id="row_8_1_29_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN2__CLR.html" target="_self">GPIO_EN2_CLR</a></td><td class="desc">GPIO Wake Alternate Function Clear </td></tr>
<tr id="row_8_1_30_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__DS.html" target="_self">GPIO_DS</a></td><td class="desc">GPIO Drive Strength Register </td></tr>
<tr id="row_8_1_31_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__DS1.html" target="_self">GPIO_DS1</a></td><td class="desc">GPIO Drive Strength 1 Register </td></tr>
<tr id="row_8_1_32_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__PS.html" target="_self">GPIO_PS</a></td><td class="desc">GPIO Pull Select Mode </td></tr>
<tr id="row_8_1_33_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__VSSEL.html" target="_self">GPIO_VSSEL</a></td><td class="desc">GPIO Voltage Select </td></tr>
<tr id="row_9_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_9_" class="arrow" onclick="toggleFolder('9_')">&#9660;</span><a class="el" href="group__htmr.html" target="_self">HTMR</a></td><td class="desc"></td></tr>
<tr id="row_9_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_0_" class="arrow" onclick="toggleFolder('9_0_')">&#9658;</span><a class="el" href="group__htmr__registers.html" target="_self">HTMR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the HTMR Peripheral Module </td></tr>
<tr id="row_9_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__HTMR__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">HTMR Peripheral Register Offsets from the HTMR Base Peripheral Address </td></tr>
<tr id="row_9_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__HTMR__SSEC.html" target="_self">HTMR_SSEC</a></td><td class="desc">HTimer Short Interval Counter </td></tr>
<tr id="row_9_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__HTMR__RAS.html" target="_self">HTMR_RAS</a></td><td class="desc">Long Interval Alarm </td></tr>
<tr id="row_9_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__HTMR__RSSA.html" target="_self">HTMR_RSSA</a></td><td class="desc">HTimer Short Interval Alarm </td></tr>
<tr id="row_9_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__HTMR__CTRL.html" target="_self">HTMR_CTRL</a></td><td class="desc">HTimer Control Register </td></tr>
<tr id="row_10_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_10_" class="arrow" onclick="toggleFolder('10_')">&#9660;</span><a class="el" href="group__i2c.html" target="_self">I2C</a></td><td class="desc"></td></tr>
<tr id="row_10_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_10_0_" class="arrow" onclick="toggleFolder('10_0_')">&#9658;</span><a class="el" href="group__i2c__registers.html" target="_self">I2C_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the I2C Peripheral Module </td></tr>
<tr id="row_10_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">I2C Peripheral Register Offsets from the I2C Base Peripheral Address </td></tr>
<tr id="row_10_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__CTRL.html" target="_self">I2C_CTRL</a></td><td class="desc">Control Register0 </td></tr>
<tr id="row_10_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__STATUS.html" target="_self">I2C_STATUS</a></td><td class="desc">Status Register </td></tr>
<tr id="row_10_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__INT__FL0.html" target="_self">I2C_INT_FL0</a></td><td class="desc">Interrupt Status Register </td></tr>
<tr id="row_10_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__INT__EN0.html" target="_self">I2C_INT_EN0</a></td><td class="desc">Interrupt Enable Register </td></tr>
<tr id="row_10_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__INT__FL1.html" target="_self">I2C_INT_FL1</a></td><td class="desc">Interrupt Status Register 1 </td></tr>
<tr id="row_10_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__INT__EN1.html" target="_self">I2C_INT_EN1</a></td><td class="desc">Interrupt Staus Register 1 </td></tr>
<tr id="row_10_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__FIFO__LEN.html" target="_self">I2C_FIFO_LEN</a></td><td class="desc">FIFO Configuration Register </td></tr>
<tr id="row_10_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__RX__CTRL0.html" target="_self">I2C_RX_CTRL0</a></td><td class="desc">Receive Control Register 0 </td></tr>
<tr id="row_10_0_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__RX__CTRL1.html" target="_self">I2C_RX_CTRL1</a></td><td class="desc">Receive Control Register 1 </td></tr>
<tr id="row_10_0_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__TX__CTRL0.html" target="_self">I2C_TX_CTRL0</a></td><td class="desc">Transmit Control Register 0 </td></tr>
<tr id="row_10_0_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__TX__CTRL1.html" target="_self">I2C_TX_CTRL1</a></td><td class="desc">Transmit Control Register 1 </td></tr>
<tr id="row_10_0_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__FIFO.html" target="_self">I2C_FIFO</a></td><td class="desc">Data Register </td></tr>
<tr id="row_10_0_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__MASTER__CTRL.html" target="_self">I2C_MASTER_CTRL</a></td><td class="desc">Master Control Register </td></tr>
<tr id="row_10_0_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__CLK__LO.html" target="_self">I2C_CLK_LO</a></td><td class="desc">Clock Low Register </td></tr>
<tr id="row_10_0_15_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__CLK__HI.html" target="_self">I2C_CLK_HI</a></td><td class="desc">Clock high Register </td></tr>
<tr id="row_10_0_16_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__HS__CLK.html" target="_self">I2C_HS_CLK</a></td><td class="desc">HS-Mode Clock Control Register </td></tr>
<tr id="row_10_0_17_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__TIMEOUT.html" target="_self">I2C_TIMEOUT</a></td><td class="desc">Timeout Register </td></tr>
<tr id="row_10_0_18_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__DMA.html" target="_self">I2C_DMA</a></td><td class="desc">DMA Register </td></tr>
<tr id="row_10_0_19_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__SLAVE__ADDR.html" target="_self">I2C_SLAVE_ADDR</a></td><td class="desc">Slave Address Register </td></tr>
<tr id="row_11_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_11_" class="arrow" onclick="toggleFolder('11_')">&#9660;</span><a class="el" href="group__icc__registers.html" target="_self">ICC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the ICC Peripheral Module </td></tr>
<tr id="row_11_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__ICC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">ICC Peripheral Register Offsets from the ICC Base Peripheral Address </td></tr>
<tr id="row_11_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__ICC__CACHE__ID.html" target="_self">ICC_CACHE_ID</a></td><td class="desc">Cache ID Register </td></tr>
<tr id="row_11_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__ICC__MEMCFG.html" target="_self">ICC_MEMCFG</a></td><td class="desc">Memory Configuration Register </td></tr>
<tr id="row_11_3_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__ICC__CACHE__CTRL.html" target="_self">ICC_CACHE_CTRL</a></td><td class="desc">Cache Control and Status Register </td></tr>
<tr id="row_12_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_12_" class="arrow" onclick="toggleFolder('12_')">&#9660;</span><a class="el" href="group__pwrseq.html" target="_self">Low Power (Power Sequencer)</a></td><td class="desc"></td></tr>
<tr id="row_12_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_12_0_" class="arrow" onclick="toggleFolder('12_0_')">&#9658;</span><a class="el" href="group__pwrseq__registers.html" target="_self">PWRSEQ_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the PWRSEQ Peripheral Module </td></tr>
<tr id="row_12_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PWRSEQ__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">PWRSEQ Peripheral Register Offsets from the PWRSEQ Base Peripheral Address </td></tr>
<tr id="row_12_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PWRSEQ__LPCN.html" target="_self">PWRSEQ_LPCN</a></td><td class="desc">Low Power Control Register </td></tr>
<tr id="row_12_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PWRSEQ__LPWKST0.html" target="_self">PWRSEQ_LPWKST0</a></td><td class="desc">Low Power I/O Wakeup Status Register 0 </td></tr>
<tr id="row_12_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PWRSEQ__LPWKEN0.html" target="_self">PWRSEQ_LPWKEN0</a></td><td class="desc">Low Power I/O Wakeup Enable Register 0 </td></tr>
<tr id="row_12_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PWRSEQ__LPPWST.html" target="_self">PWRSEQ_LPPWST</a></td><td class="desc">Low Power Peripheral Wakeup Status Register </td></tr>
<tr id="row_12_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PWRSEQ__LPPWEN.html" target="_self">PWRSEQ_LPPWEN</a></td><td class="desc">Low Power Peripheral Wakeup Enable Register </td></tr>
<tr id="row_12_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PWRSEQ__LPMEMSD.html" target="_self">PWRSEQ_LPMEMSD</a></td><td class="desc">Low Power Memory Shutdown Control </td></tr>
<tr id="row_12_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PWRSEQ__LPVDDPD.html" target="_self">PWRSEQ_LPVDDPD</a></td><td class="desc">Low Power VDD Domain Power Down Control </td></tr>
<tr id="row_13_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_13_" class="arrow" onclick="toggleFolder('13_')">&#9660;</span><a class="el" href="group__owm.html" target="_self">1-Wire Master (OWM)</a></td><td class="desc"></td></tr>
<tr id="row_13_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_13_0_" class="arrow" onclick="toggleFolder('13_0_')">&#9658;</span><a class="el" href="group__owm__registers.html" target="_self">OWM_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the OWM Peripheral Module </td></tr>
<tr id="row_13_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__OWM__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">OWM Peripheral Register Offsets from the OWM Base Peripheral Address </td></tr>
<tr id="row_13_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__OWM__CFG.html" target="_self">OWM_CFG</a></td><td class="desc">1-Wire Master Configuration </td></tr>
<tr id="row_13_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__OWM__CLK__DIV__1US.html" target="_self">OWM_CLK_DIV_1US</a></td><td class="desc">1-Wire Master Clock Divisor </td></tr>
<tr id="row_13_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__OWM__CTRL__STAT.html" target="_self">OWM_CTRL_STAT</a></td><td class="desc">1-Wire Master Control/Status </td></tr>
<tr id="row_13_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__OWM__DATA.html" target="_self">OWM_DATA</a></td><td class="desc">1-Wire Master Data Buffer </td></tr>
<tr id="row_13_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__OWM__INTFL.html" target="_self">OWM_INTFL</a></td><td class="desc">1-Wire Master Interrupt Flags </td></tr>
<tr id="row_13_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__OWM__INTEN.html" target="_self">OWM_INTEN</a></td><td class="desc">1-Wire Master Interrupt Enables </td></tr>
<tr id="row_14_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_14_" class="arrow" onclick="toggleFolder('14_')">&#9660;</span><a class="el" href="group__pt.html" target="_self">Pulse Train Engine (PT)</a></td><td class="desc">This is the high level API for the pulse train engine </td></tr>
<tr id="row_14_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_14_0_" class="arrow" onclick="toggleFolder('14_0_')">&#9658;</span><a class="el" href="group__pt__registers.html" target="_self">PT_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the PT Peripheral Module </td></tr>
<tr id="row_14_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PT__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">PT Peripheral Register Offsets from the PT Base Peripheral Address </td></tr>
<tr id="row_14_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PT__RATE__LENGTH.html" target="_self">PT_RATE_LENGTH</a></td><td class="desc">Pulse Train Configuration </td></tr>
<tr id="row_14_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PT__LOOP.html" target="_self">PT_LOOP</a></td><td class="desc">Pulse Train Loop Count </td></tr>
<tr id="row_14_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PT__RESTART.html" target="_self">PT_RESTART</a></td><td class="desc">Pulse Train Auto-Restart Configuration </td></tr>
<tr id="row_15_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_15_" class="arrow" onclick="toggleFolder('15_')">&#9660;</span><a class="el" href="group__rpu.html" target="_self">Resource Protection Unit</a></td><td class="desc"></td></tr>
<tr id="row_15_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_15_0_" class="arrow" onclick="toggleFolder('15_0_')">&#9658;</span><a class="el" href="group__rpu__registers.html" target="_self">RPU_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the RPU Peripheral Module </td></tr>
<tr id="row_15_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">RPU Peripheral Register Offsets from the RPU Base Peripheral Address </td></tr>
<tr id="row_15_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__GCR.html" target="_self">RPU_GCR</a></td><td class="desc">GCR Protection Register </td></tr>
<tr id="row_15_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SIR.html" target="_self">RPU_SIR</a></td><td class="desc">SIR Protection Register </td></tr>
<tr id="row_15_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__FCR.html" target="_self">RPU_FCR</a></td><td class="desc">FCR Protection Register </td></tr>
<tr id="row_15_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__CRYPTO.html" target="_self">RPU_CRYPTO</a></td><td class="desc">Crypto Protection Register </td></tr>
<tr id="row_15_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__WDT0.html" target="_self">RPU_WDT0</a></td><td class="desc">Watchdog 0 Protection Register </td></tr>
<tr id="row_15_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__WDT1.html" target="_self">RPU_WDT1</a></td><td class="desc">Watchdog 1 Protection Register </td></tr>
<tr id="row_15_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__WDT2.html" target="_self">RPU_WDT2</a></td><td class="desc">Watchdog 2 Protection Register </td></tr>
<tr id="row_15_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SMON.html" target="_self">RPU_SMON</a></td><td class="desc">SMON Protection Register </td></tr>
<tr id="row_15_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SIMO.html" target="_self">RPU_SIMO</a></td><td class="desc">SIMO Protection Register </td></tr>
<tr id="row_15_0_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__DVS.html" target="_self">RPU_DVS</a></td><td class="desc">DVS Protection Register </td></tr>
<tr id="row_15_0_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__BBSIR.html" target="_self">RPU_BBSIR</a></td><td class="desc">BBSIR Protection Register </td></tr>
<tr id="row_15_0_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__RTC.html" target="_self">RPU_RTC</a></td><td class="desc">RTC Protection Register </td></tr>
<tr id="row_15_0_13_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__WUT.html" target="_self">RPU_WUT</a></td><td class="desc">Wakeup Timer Protection Register </td></tr>
<tr id="row_15_0_14_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__PWRSEQ.html" target="_self">RPU_PWRSEQ</a></td><td class="desc">Power Sequencer Protection Register </td></tr>
<tr id="row_15_0_15_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__BBCR.html" target="_self">RPU_BBCR</a></td><td class="desc">BBCR Protection Register </td></tr>
<tr id="row_15_0_16_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__GPIO0.html" target="_self">RPU_GPIO0</a></td><td class="desc">GPIO0 Protection Register </td></tr>
<tr id="row_15_0_17_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__GPIO1.html" target="_self">RPU_GPIO1</a></td><td class="desc">GPIO1 Protection Register </td></tr>
<tr id="row_15_0_18_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__TMR0.html" target="_self">RPU_TMR0</a></td><td class="desc">TMR0 Protection Register </td></tr>
<tr id="row_15_0_19_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__TMR1.html" target="_self">RPU_TMR1</a></td><td class="desc">TMR1 Protection Register </td></tr>
<tr id="row_15_0_20_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__TMR2.html" target="_self">RPU_TMR2</a></td><td class="desc">TMR2 Protection Register </td></tr>
<tr id="row_15_0_21_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__TMR3.html" target="_self">RPU_TMR3</a></td><td class="desc">TMR3 Protection Register </td></tr>
<tr id="row_15_0_22_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__TMR4.html" target="_self">RPU_TMR4</a></td><td class="desc">TMR4 Protection Register </td></tr>
<tr id="row_15_0_23_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__TMR5.html" target="_self">RPU_TMR5</a></td><td class="desc">TMR5 Protection Register </td></tr>
<tr id="row_15_0_24_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__HTIMER0.html" target="_self">RPU_HTIMER0</a></td><td class="desc">HTimer0 Protection Register </td></tr>
<tr id="row_15_0_25_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__HTIMER1.html" target="_self">RPU_HTIMER1</a></td><td class="desc">HTimer1 Protection Register </td></tr>
<tr id="row_15_0_26_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__I2C0.html" target="_self">RPU_I2C0</a></td><td class="desc">I2C0 Protection Register </td></tr>
<tr id="row_15_0_27_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__I2C1.html" target="_self">RPU_I2C1</a></td><td class="desc">I2C1 Protection Register </td></tr>
<tr id="row_15_0_28_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__I2C2.html" target="_self">RPU_I2C2</a></td><td class="desc">I2C2 Protection Register </td></tr>
<tr id="row_15_0_29_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SPIXIPM.html" target="_self">RPU_SPIXIPM</a></td><td class="desc">SPI-XIP Master Protection Register </td></tr>
<tr id="row_15_0_30_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SPIXIPMC.html" target="_self">RPU_SPIXIPMC</a></td><td class="desc">SPI-XIP Master Controller Protection Register </td></tr>
<tr id="row_15_0_31_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__DMA0.html" target="_self">RPU_DMA0</a></td><td class="desc">DMA0 Protection Register </td></tr>
<tr id="row_15_0_32_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__FLC0.html" target="_self">RPU_FLC0</a></td><td class="desc">Flash 0 Protection Register </td></tr>
<tr id="row_15_0_33_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__FLC1.html" target="_self">RPU_FLC1</a></td><td class="desc">Flash 1 Protection Register </td></tr>
<tr id="row_15_0_34_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__ICACHE0.html" target="_self">RPU_ICACHE0</a></td><td class="desc">Instruction Cache 0 Protection Register </td></tr>
<tr id="row_15_0_35_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__ICACHE1.html" target="_self">RPU_ICACHE1</a></td><td class="desc">Instruction Cache 1 Protection Register </td></tr>
<tr id="row_15_0_36_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__ICACHEXIP.html" target="_self">RPU_ICACHEXIP</a></td><td class="desc">Instruction Cache XIP Protection Register </td></tr>
<tr id="row_15_0_37_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__DCACHE.html" target="_self">RPU_DCACHE</a></td><td class="desc">Data Cache Controller Protection Register </td></tr>
<tr id="row_15_0_38_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__ADC.html" target="_self">RPU_ADC</a></td><td class="desc">ADC Protection Register </td></tr>
<tr id="row_15_0_39_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__DMA1.html" target="_self">RPU_DMA1</a></td><td class="desc">DMA1 Protection Register </td></tr>
<tr id="row_15_0_40_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SDMA.html" target="_self">RPU_SDMA</a></td><td class="desc">SDMA Protection Register </td></tr>
<tr id="row_15_0_41_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SDHCCTRL.html" target="_self">RPU_SDHCCTRL</a></td><td class="desc">SDHC Controller Protection Register </td></tr>
<tr id="row_15_0_42_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SPID.html" target="_self">RPU_SPID</a></td><td class="desc">SPI Data Controller Protection Register </td></tr>
<tr id="row_15_0_43_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__PT.html" target="_self">RPU_PT</a></td><td class="desc">Pulse Train Protection Register </td></tr>
<tr id="row_15_0_44_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__OWM.html" target="_self">RPU_OWM</a></td><td class="desc">One Wire Master Protection Register </td></tr>
<tr id="row_15_0_45_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SEMA.html" target="_self">RPU_SEMA</a></td><td class="desc">Semaphores Protection Register </td></tr>
<tr id="row_15_0_46_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__UART0.html" target="_self">RPU_UART0</a></td><td class="desc">UART0 Protection Register </td></tr>
<tr id="row_15_0_47_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__UART1.html" target="_self">RPU_UART1</a></td><td class="desc">UART1 Protection Register </td></tr>
<tr id="row_15_0_48_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__UART2.html" target="_self">RPU_UART2</a></td><td class="desc">UART2 Protection Register </td></tr>
<tr id="row_15_0_49_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__QSPI1.html" target="_self">RPU_QSPI1</a></td><td class="desc">QSPI1 Protection Register </td></tr>
<tr id="row_15_0_50_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__QSPI2.html" target="_self">RPU_QSPI2</a></td><td class="desc">QSPI2 Protection Register </td></tr>
<tr id="row_15_0_51_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__AUDIO.html" target="_self">RPU_AUDIO</a></td><td class="desc">Audio Subsystem Protection Register </td></tr>
<tr id="row_15_0_52_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__TRNG.html" target="_self">RPU_TRNG</a></td><td class="desc">TRNG Protection Register </td></tr>
<tr id="row_15_0_53_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__BTLE.html" target="_self">RPU_BTLE</a></td><td class="desc">BTLE Registers Protection Register </td></tr>
<tr id="row_15_0_54_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__USBHS.html" target="_self">RPU_USBHS</a></td><td class="desc">USBHS Protection Register </td></tr>
<tr id="row_15_0_55_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SDIO.html" target="_self">RPU_SDIO</a></td><td class="desc">SDIO Protection Register </td></tr>
<tr id="row_15_0_56_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SPIXIPMFIFO.html" target="_self">RPU_SPIXIPMFIFO</a></td><td class="desc">SPI XIP Master FIFO Protection Register </td></tr>
<tr id="row_15_0_57_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__QSPI0.html" target="_self">RPU_QSPI0</a></td><td class="desc">QSPI0 Protection Register </td></tr>
<tr id="row_15_0_58_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SRAM0.html" target="_self">RPU_SRAM0</a></td><td class="desc">SRAM0 Protection Register </td></tr>
<tr id="row_15_0_59_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SRAM1.html" target="_self">RPU_SRAM1</a></td><td class="desc">SRAM1 Protection Register </td></tr>
<tr id="row_15_0_60_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SRAM2.html" target="_self">RPU_SRAM2</a></td><td class="desc">SRAM2 Protection Register </td></tr>
<tr id="row_15_0_61_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SRAM3.html" target="_self">RPU_SRAM3</a></td><td class="desc">SRAM3 Protection Register </td></tr>
<tr id="row_15_0_62_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SRAM4.html" target="_self">RPU_SRAM4</a></td><td class="desc">SRAM4 Protection Register </td></tr>
<tr id="row_15_0_63_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SRAM5.html" target="_self">RPU_SRAM5</a></td><td class="desc">SRAM5 Protection Register </td></tr>
<tr id="row_15_0_64_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RPU__SRAM6.html" target="_self">RPU_SRAM6</a></td><td class="desc">SRAM6 Protection Register </td></tr>
<tr id="row_16_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_16_" class="arrow" onclick="toggleFolder('16_')">&#9660;</span><a class="el" href="group__rtc.html" target="_self">RTC</a></td><td class="desc"></td></tr>
<tr id="row_16_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_16_0_" class="arrow" onclick="toggleFolder('16_0_')">&#9658;</span><a class="el" href="group__rtc__registers.html" target="_self">RTC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the RTC Peripheral Module </td></tr>
<tr id="row_16_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">RTC Peripheral Register Offsets from the RTC Base Peripheral Address </td></tr>
<tr id="row_16_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__SSEC.html" target="_self">RTC_SSEC</a></td><td class="desc">RTC Sub-second Counter </td></tr>
<tr id="row_16_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__RAS.html" target="_self">RTC_RAS</a></td><td class="desc">Time-of-day Alarm </td></tr>
<tr id="row_16_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__RSSA.html" target="_self">RTC_RSSA</a></td><td class="desc">RTC sub-second alarm </td></tr>
<tr id="row_16_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__CTRL.html" target="_self">RTC_CTRL</a></td><td class="desc">RTC Control Register </td></tr>
<tr id="row_16_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__TRIM.html" target="_self">RTC_TRIM</a></td><td class="desc">RTC Trim Register </td></tr>
<tr id="row_16_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__OSCCTRL.html" target="_self">RTC_OSCCTRL</a></td><td class="desc">RTC Oscillator Control Register </td></tr>
<tr id="row_17_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_17_" class="arrow" onclick="toggleFolder('17_')">&#9660;</span><a class="el" href="group__sdhc.html" target="_self">Secure Digital High Capacity (SDHC)</a></td><td class="desc"></td></tr>
<tr id="row_17_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_17_0_" class="arrow" onclick="toggleFolder('17_0_')">&#9658;</span><a class="el" href="group__sdhc__registers.html" target="_self">SDHC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SDHC Peripheral Module </td></tr>
<tr id="row_17_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">SDHC Peripheral Register Offsets from the SDHC Base Peripheral Address </td></tr>
<tr id="row_17_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__SDMA.html" target="_self">SDHC_SDMA</a></td><td class="desc">SDMA System Address / Argument 2 </td></tr>
<tr id="row_17_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__BLK__SIZE.html" target="_self">SDHC_BLK_SIZE</a></td><td class="desc">Block Size </td></tr>
<tr id="row_17_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__BLK__CNT.html" target="_self">SDHC_BLK_CNT</a></td><td class="desc">Block Count </td></tr>
<tr id="row_17_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__ARG__1.html" target="_self">SDHC_ARG_1</a></td><td class="desc">Argument 1 </td></tr>
<tr id="row_17_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__TRANS.html" target="_self">SDHC_TRANS</a></td><td class="desc">Transfer Mode </td></tr>
<tr id="row_17_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__CMD.html" target="_self">SDHC_CMD</a></td><td class="desc">Command </td></tr>
<tr id="row_17_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__RESP.html" target="_self">SDHC_RESP</a></td><td class="desc">Response 0 Register 0-15 </td></tr>
<tr id="row_17_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__BUFFER.html" target="_self">SDHC_BUFFER</a></td><td class="desc">Buffer Data Port </td></tr>
<tr id="row_17_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__PRESENT.html" target="_self">SDHC_PRESENT</a></td><td class="desc">Present State </td></tr>
<tr id="row_17_0_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__HOST__CN__1.html" target="_self">SDHC_HOST_CN_1</a></td><td class="desc">Host Control 1 </td></tr>
<tr id="row_17_0_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__PWR.html" target="_self">SDHC_PWR</a></td><td class="desc">Power Control </td></tr>
<tr id="row_17_0_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__BLK__GAP.html" target="_self">SDHC_BLK_GAP</a></td><td class="desc">Block Gap Control </td></tr>
<tr id="row_17_0_13_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__WAKEUP.html" target="_self">SDHC_WAKEUP</a></td><td class="desc">Wakeup Control </td></tr>
<tr id="row_17_0_14_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__CLK__CN.html" target="_self">SDHC_CLK_CN</a></td><td class="desc">Clock Control </td></tr>
<tr id="row_17_0_15_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__TO.html" target="_self">SDHC_TO</a></td><td class="desc">Timeout Control </td></tr>
<tr id="row_17_0_16_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__SW__RESET.html" target="_self">SDHC_SW_RESET</a></td><td class="desc">Software Reset </td></tr>
<tr id="row_17_0_17_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__INT__STAT.html" target="_self">SDHC_INT_STAT</a></td><td class="desc">Normal Interrupt Status </td></tr>
<tr id="row_17_0_18_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__ER__INT__STAT.html" target="_self">SDHC_ER_INT_STAT</a></td><td class="desc">Error Interrupt Status </td></tr>
<tr id="row_17_0_19_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__INT__EN.html" target="_self">SDHC_INT_EN</a></td><td class="desc">Normal Interrupt Status Enable </td></tr>
<tr id="row_17_0_20_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__ER__INT__EN.html" target="_self">SDHC_ER_INT_EN</a></td><td class="desc">Error Interrupt Status Enable </td></tr>
<tr id="row_17_0_21_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__INT__SIGNAL.html" target="_self">SDHC_INT_SIGNAL</a></td><td class="desc">Normal Interrupt Signal Enable </td></tr>
<tr id="row_17_0_22_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__ER__INT__SIGNAL.html" target="_self">SDHC_ER_INT_SIGNAL</a></td><td class="desc">Error Interrupt Signal Enable </td></tr>
<tr id="row_17_0_23_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__AUTO__CMD__ER.html" target="_self">SDHC_AUTO_CMD_ER</a></td><td class="desc">Auto CMD Error Status </td></tr>
<tr id="row_17_0_24_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__HOST__CN__2.html" target="_self">SDHC_HOST_CN_2</a></td><td class="desc">Host Control 2 </td></tr>
<tr id="row_17_0_25_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__CFG__0.html" target="_self">SDHC_CFG_0</a></td><td class="desc">Capabilities 0-31 </td></tr>
<tr id="row_17_0_26_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__CFG__1.html" target="_self">SDHC_CFG_1</a></td><td class="desc">Capabilities 32-63 </td></tr>
<tr id="row_17_0_27_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__MAX__CURR__CFG.html" target="_self">SDHC_MAX_CURR_CFG</a></td><td class="desc">Maximum Current Capabilities </td></tr>
<tr id="row_17_0_28_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__FORCE__CMD.html" target="_self">SDHC_FORCE_CMD</a></td><td class="desc">Force Event for Auto CMD Error Status </td></tr>
<tr id="row_17_0_29_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__FORCE__EVENT__INT__STAT.html" target="_self">SDHC_FORCE_EVENT_INT_STAT</a></td><td class="desc">Force Event for Error Interrupt Status </td></tr>
<tr id="row_17_0_30_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__ADMA__ER.html" target="_self">SDHC_ADMA_ER</a></td><td class="desc">ADMA Error Status </td></tr>
<tr id="row_17_0_31_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__ADMA__ADDR__0.html" target="_self">SDHC_ADMA_ADDR_0</a></td><td class="desc">ADMA System Address 0-31 </td></tr>
<tr id="row_17_0_32_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__ADMA__ADDR__1.html" target="_self">SDHC_ADMA_ADDR_1</a></td><td class="desc">ADMA System Address 32-63 </td></tr>
<tr id="row_17_0_33_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__PRESET__0.html" target="_self">SDHC_PRESET_0</a></td><td class="desc">Preset Value for Initialization </td></tr>
<tr id="row_17_0_34_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__PRESET__1.html" target="_self">SDHC_PRESET_1</a></td><td class="desc">Preset Value for Default Speed </td></tr>
<tr id="row_17_0_35_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__PRESET__2.html" target="_self">SDHC_PRESET_2</a></td><td class="desc">Preset Value for High Speed </td></tr>
<tr id="row_17_0_36_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__PRESET__3.html" target="_self">SDHC_PRESET_3</a></td><td class="desc">Preset Value for SDR12 </td></tr>
<tr id="row_17_0_37_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__PRESET__4.html" target="_self">SDHC_PRESET_4</a></td><td class="desc">Preset Value for SDR25 </td></tr>
<tr id="row_17_0_38_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__PRESET__5.html" target="_self">SDHC_PRESET_5</a></td><td class="desc">Preset Value for SDR50 </td></tr>
<tr id="row_17_0_39_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__PRESET__6.html" target="_self">SDHC_PRESET_6</a></td><td class="desc">Preset Value for SDR104 </td></tr>
<tr id="row_17_0_40_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__PRESET__7.html" target="_self">SDHC_PRESET_7</a></td><td class="desc">Preset Value for DDR50 </td></tr>
<tr id="row_17_0_41_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__SLOT__INT.html" target="_self">SDHC_SLOT_INT</a></td><td class="desc">Slot Interrupt Status </td></tr>
<tr id="row_17_0_42_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SDHC__HOST__CN__VER.html" target="_self">SDHC_HOST_CN_VER</a></td><td class="desc">Host Controller Version </td></tr>
<tr id="row_17_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__sdhc__async.html" target="_self">Sdhc_async</a></td><td class="desc">Callback function type used in asynchronous SDHC communications requests </td></tr>
<tr id="row_18_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_18_" class="arrow" onclick="toggleFolder('18_')">&#9660;</span><a class="el" href="group__sema.html" target="_self">Semaphore (SEMA)</a></td><td class="desc"></td></tr>
<tr id="row_18_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_18_0_" class="arrow" onclick="toggleFolder('18_0_')">&#9658;</span><a class="el" href="group__sema__registers.html" target="_self">SEMA_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SEMA Peripheral Module </td></tr>
<tr id="row_18_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SEMA__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">SEMA Peripheral Register Offsets from the SEMA Base Peripheral Address </td></tr>
<tr id="row_18_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SEMA__SEMAPHORES.html" target="_self">SEMA_SEMAPHORES</a></td><td class="desc">Read to test and set, returns prior value </td></tr>
<tr id="row_18_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SEMA__STATUS.html" target="_self">SEMA_STATUS</a></td><td class="desc">Semaphore status bits </td></tr>
<tr id="row_19_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_19_" class="arrow" onclick="toggleFolder('19_')">&#9660;</span><a class="el" href="group__spi.html" target="_self">SPI</a></td><td class="desc"></td></tr>
<tr id="row_19_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_19_0_" class="arrow" onclick="toggleFolder('19_0_')">&#9658;</span><a class="el" href="group__spi17y.html" target="_self">SPI17Y</a></td><td class="desc"></td></tr>
<tr id="row_19_0_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_19_0_0_" class="arrow" onclick="toggleFolder('19_0_0_')">&#9658;</span><a class="el" href="group__spi17y__registers.html" target="_self">SPI17Y_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SPI17Y Peripheral Module </td></tr>
<tr id="row_19_0_0_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPI17Y Peripheral Register Offsets from the SPI17Y Base Peripheral Address </td></tr>
<tr id="row_19_0_0_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__DATA32.html" target="_self">SPI17Y_DATA32</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_19_0_0_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__DATA16.html" target="_self">SPI17Y_DATA16</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_19_0_0_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__DATA8.html" target="_self">SPI17Y_DATA8</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_19_0_0_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__CTRL0.html" target="_self">SPI17Y_CTRL0</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_19_0_0_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__CTRL1.html" target="_self">SPI17Y_CTRL1</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_19_0_0_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__CTRL2.html" target="_self">SPI17Y_CTRL2</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_19_0_0_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__SS__TIME.html" target="_self">SPI17Y_SS_TIME</a></td><td class="desc">Register for controlling SPI peripheral/Slave Select Timing </td></tr>
<tr id="row_19_0_0_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__CLK__CFG.html" target="_self">SPI17Y_CLK_CFG</a></td><td class="desc">Register for controlling SPI clock rate </td></tr>
<tr id="row_19_0_0_9_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__DMA.html" target="_self">SPI17Y_DMA</a></td><td class="desc">Register for controlling DMA </td></tr>
<tr id="row_19_0_0_10_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__INT__FL.html" target="_self">SPI17Y_INT_FL</a></td><td class="desc">Register for reading and clearing interrupt flags </td></tr>
<tr id="row_19_0_0_11_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__INT__EN.html" target="_self">SPI17Y_INT_EN</a></td><td class="desc">Register for enabling interrupts </td></tr>
<tr id="row_19_0_0_12_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__WAKE__FL.html" target="_self">SPI17Y_WAKE_FL</a></td><td class="desc">Register for wake up flags </td></tr>
<tr id="row_19_0_0_13_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__WAKE__EN.html" target="_self">SPI17Y_WAKE_EN</a></td><td class="desc">Register for wake up enable </td></tr>
<tr id="row_19_0_0_14_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__STAT.html" target="_self">SPI17Y_STAT</a></td><td class="desc">SPI Status register </td></tr>
<tr id="row_19_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__async.html" target="_self">Spi_async</a></td><td class="desc">Callback function type used in asynchronous SPI Master communication requests </td></tr>
<tr id="row_20_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_20_" class="arrow" onclick="toggleFolder('20_')">&#9660;</span><a class="el" href="group__spixf.html" target="_self">SPI External Flash (SPIXF)</a></td><td class="desc"></td></tr>
<tr id="row_20_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_20_0_" class="arrow" onclick="toggleFolder('20_0_')">&#9658;</span><a class="el" href="group__spixf__registers.html" target="_self">SPIXF_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SPIXF Peripheral Module </td></tr>
<tr id="row_20_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXF__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPIXF Peripheral Register Offsets from the SPIXF Base Peripheral Address </td></tr>
<tr id="row_20_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXF__CFG.html" target="_self">SPIXF_CFG</a></td><td class="desc">SPIX Configuration Register </td></tr>
<tr id="row_20_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXF__FETCH__CTRL.html" target="_self">SPIXF_FETCH_CTRL</a></td><td class="desc">SPIX Fetch Control Register </td></tr>
<tr id="row_20_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXF__MODE__CTRL.html" target="_self">SPIXF_MODE_CTRL</a></td><td class="desc">SPIX Mode Control Register </td></tr>
<tr id="row_20_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXF__MODE__DATA.html" target="_self">SPIXF_MODE_DATA</a></td><td class="desc">SPIX Mode Data Register </td></tr>
<tr id="row_20_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXF__SCLK__FB__CTRL.html" target="_self">SPIXF_SCLK_FB_CTRL</a></td><td class="desc">SPIX Feedback Control Register </td></tr>
<tr id="row_20_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXF__IO__CTRL.html" target="_self">SPIXF_IO_CTRL</a></td><td class="desc">SPIX IO Control Register </td></tr>
<tr id="row_20_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXF__MEMSECCN.html" target="_self">SPIXF_MEMSECCN</a></td><td class="desc">SPIX Memory Security Control Register </td></tr>
<tr id="row_21_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_21_" class="arrow" onclick="toggleFolder('21_')">&#9660;</span><a class="el" href="group__spixfc.html" target="_self">SPI External Flash Controller (SPIXFC)</a></td><td class="desc"></td></tr>
<tr id="row_21_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_21_0_" class="arrow" onclick="toggleFolder('21_0_')">&#9658;</span><a class="el" href="group__spixfc__registers.html" target="_self">SPIXFC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SPIXFC Peripheral Module </td></tr>
<tr id="row_21_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXFC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPIXFC Peripheral Register Offsets from the SPIXFC Base Peripheral Address </td></tr>
<tr id="row_21_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXFC__CONFIG.html" target="_self">SPIXFC_CONFIG</a></td><td class="desc">Configuration Register </td></tr>
<tr id="row_21_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXFC__SS__POL.html" target="_self">SPIXFC_SS_POL</a></td><td class="desc">SPIX Controller Slave Select Polarity Register </td></tr>
<tr id="row_21_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXFC__GEN__CTRL.html" target="_self">SPIXFC_GEN_CTRL</a></td><td class="desc">SPIX Controller General Controller Register </td></tr>
<tr id="row_21_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXFC__FIFO__CTRL.html" target="_self">SPIXFC_FIFO_CTRL</a></td><td class="desc">SPIX Controller FIFO Control and Status Register </td></tr>
<tr id="row_21_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXFC__SPCTRL.html" target="_self">SPIXFC_SPCTRL</a></td><td class="desc">SPIX Controller Special Control Register </td></tr>
<tr id="row_21_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXFC__INTFL.html" target="_self">SPIXFC_INTFL</a></td><td class="desc">SPIX Controller Interrupt Status Register </td></tr>
<tr id="row_21_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXFC__INTEN.html" target="_self">SPIXFC_INTEN</a></td><td class="desc">SPIX Controller Interrupt Enable Register </td></tr>
<tr id="row_22_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_22_" class="arrow" onclick="toggleFolder('22_')">&#9660;</span><a class="el" href="group__spixr.html" target="_self">SPI External Ram (SPIXR)</a></td><td class="desc"></td></tr>
<tr id="row_22_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_22_0_" class="arrow" onclick="toggleFolder('22_0_')">&#9658;</span><a class="el" href="group__spixr__registers.html" target="_self">SPIXR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SPIXR Peripheral Module </td></tr>
<tr id="row_22_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPIXR Peripheral Register Offsets from the SPIXR Base Peripheral Address </td></tr>
<tr id="row_22_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__DATA32.html" target="_self">SPIXR_DATA32</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_22_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__DATA16.html" target="_self">SPIXR_DATA16</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_22_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__DATA8.html" target="_self">SPIXR_DATA8</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_22_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__CTRL1.html" target="_self">SPIXR_CTRL1</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_22_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__CTRL2.html" target="_self">SPIXR_CTRL2</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_22_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__CTRL3.html" target="_self">SPIXR_CTRL3</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_22_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__CTRL4.html" target="_self">SPIXR_CTRL4</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_22_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__BRG__CTRL.html" target="_self">SPIXR_BRG_CTRL</a></td><td class="desc">Register for controlling SPI clock rate </td></tr>
<tr id="row_22_0_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__I2S__CTRL.html" target="_self">SPIXR_I2S_CTRL</a></td><td class="desc">Register for controlling I2C mode </td></tr>
<tr id="row_22_0_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__DMA.html" target="_self">SPIXR_DMA</a></td><td class="desc">Register for controlling DMA </td></tr>
<tr id="row_22_0_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__IRQ.html" target="_self">SPIXR_IRQ</a></td><td class="desc">Register for reading and clearing interrupt flags </td></tr>
<tr id="row_22_0_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__IRQE.html" target="_self">SPIXR_IRQE</a></td><td class="desc">Register for enabling interrupts </td></tr>
<tr id="row_22_0_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__WAKE.html" target="_self">SPIXR_WAKE</a></td><td class="desc">Register for wake up flags </td></tr>
<tr id="row_22_0_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__WAKEE.html" target="_self">SPIXR_WAKEE</a></td><td class="desc">Register for wake up enable </td></tr>
<tr id="row_22_0_15_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__STAT.html" target="_self">SPIXR_STAT</a></td><td class="desc">SPI Status register </td></tr>
<tr id="row_22_0_16_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIXR__XMEM__CTRL.html" target="_self">SPIXR_XMEM_CTRL</a></td><td class="desc">Register to control external memory </td></tr>
<tr id="row_23_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_23_" class="arrow" onclick="toggleFolder('23_')">&#9660;</span><a class="el" href="group__tmr.html" target="_self">Timer (TMR)</a></td><td class="desc"></td></tr>
<tr id="row_23_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_23_0_" class="arrow" onclick="toggleFolder('23_0_')">&#9658;</span><a class="el" href="group__tmr__registers.html" target="_self">TMR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the TMR Peripheral Module </td></tr>
<tr id="row_23_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">TMR Peripheral Register Offsets from the TMR Base Peripheral Address </td></tr>
<tr id="row_23_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__INTR.html" target="_self">TMR_INTR</a></td><td class="desc">Clear Interrupt </td></tr>
<tr id="row_23_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__CN.html" target="_self">TMR_CN</a></td><td class="desc">Timer Control Register </td></tr>
<tr id="row_23_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__NOLCMP.html" target="_self">TMR_NOLCMP</a></td><td class="desc">Timer Non-Overlapping Compare Register </td></tr>
<tr id="row_23_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__tmr__utils.html" target="_self">Timer Utility Functions</a></td><td class="desc"></td></tr>
<tr id="row_24_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_24_" class="arrow" onclick="toggleFolder('24_')">&#9660;</span><a class="el" href="group__trng__registers.html" target="_self">TRNG_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the TRNG Peripheral Module </td></tr>
<tr id="row_24_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__TRNG__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">TRNG Peripheral Register Offsets from the TRNG Base Peripheral Address </td></tr>
<tr id="row_24_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__TRNG__CN.html" target="_self">TRNG_CN</a></td><td class="desc">TRNG Control Register </td></tr>
<tr id="row_24_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__TRNG__ST.html" target="_self">TRNG_ST</a></td><td class="desc">Data </td></tr>
<tr id="row_24_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__TRNG__DATA.html" target="_self">TRNG_DATA</a></td><td class="desc">Data </td></tr>
<tr id="row_25_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_25_" class="arrow" onclick="toggleFolder('25_')">&#9660;</span><a class="el" href="group__uart.html" target="_self">UART</a></td><td class="desc"></td></tr>
<tr id="row_25_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_25_0_" class="arrow" onclick="toggleFolder('25_0_')">&#9658;</span><a class="el" href="group__uart__registers.html" target="_self">UART_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the UART Peripheral Module </td></tr>
<tr id="row_25_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">UART Peripheral Register Offsets from the UART Base Peripheral Address </td></tr>
<tr id="row_25_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__CTRL.html" target="_self">UART_CTRL</a></td><td class="desc">Control Register </td></tr>
<tr id="row_25_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__THRESH__CTRL.html" target="_self">UART_THRESH_CTRL</a></td><td class="desc">Threshold Control register </td></tr>
<tr id="row_25_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__STATUS.html" target="_self">UART_STATUS</a></td><td class="desc">Status Register </td></tr>
<tr id="row_25_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__INT__EN.html" target="_self">UART_INT_EN</a></td><td class="desc">Interrupt Enable Register </td></tr>
<tr id="row_25_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__INT__FL.html" target="_self">UART_INT_FL</a></td><td class="desc">Interrupt Status Flags </td></tr>
<tr id="row_25_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__BAUD0.html" target="_self">UART_BAUD0</a></td><td class="desc">Baud rate register </td></tr>
<tr id="row_25_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__BAUD1.html" target="_self">UART_BAUD1</a></td><td class="desc">Baud rate register </td></tr>
<tr id="row_25_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__FIFO.html" target="_self">UART_FIFO</a></td><td class="desc">FIFO Data buffer </td></tr>
<tr id="row_25_0_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__DMA.html" target="_self">UART_DMA</a></td><td class="desc">DMA Configuration </td></tr>
<tr id="row_25_0_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__TX__FIFO.html" target="_self">UART_TX_FIFO</a></td><td class="desc">Transmit FIFO Status register </td></tr>
<tr id="row_26_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_26_" class="arrow" onclick="toggleFolder('26_')">&#9660;</span><a class="el" href="group__wdt.html" target="_self">Watchdog Timer (WDT)</a></td><td class="desc"></td></tr>
<tr id="row_26_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_26_0_" class="arrow" onclick="toggleFolder('26_0_')">&#9658;</span><a class="el" href="group__wdt__registers.html" target="_self">WDT_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the WDT Peripheral Module </td></tr>
<tr id="row_26_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">WDT Peripheral Register Offsets from the WDT Base Peripheral Address </td></tr>
<tr id="row_26_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__CTRL.html" target="_self">WDT_CTRL</a></td><td class="desc">Watchdog Timer Control Register </td></tr>
<tr id="row_26_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__RST.html" target="_self">WDT_RST</a></td><td class="desc">Watchdog Timer Reset Register </td></tr>
<tr id="row_27_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__MXC__Error__Codes.html" target="_self">Error Codes</a></td><td class="desc">A list of common error codes used by the API </td></tr>
<tr id="row_28_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__mxc__lock__utilities.html" target="_self">Exclusive Access Locks</a></td><td class="desc">Lock functions to obtain and release a variable for exclusive access </td></tr>
<tr id="row_29_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__MXC__delay.html" target="_self">Delay Utility Functions</a></td><td class="desc">Asynchronous delay routines based on the SysTick Timer </td></tr>
<tr id="row_30_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__mxc__assertions.html" target="_self">Assertion Checks for Debugging</a></td><td class="desc">Assertion checks for debugging </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
