#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Mar  8 18:16:31 2024
# Process ID: 23068
# Current directory: C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16432 C:\Users\USER\Desktop\IC_Compete_Sync\108_IC_Contest_Preround\Verilog\SME\SME.xpr
# Log file: C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/vivado.log
# Journal file: C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME\vivado.jou
# Running On: LAPTOP-2P71OMBV, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1501.133 ; gain = 315.973
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim/Btestdata.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/testfixture_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/testfixture_behav.wcfg
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
       cycle 26, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1570.102 ; gain = 33.242
run all
       cycle 33, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle 40, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 4e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 5c, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 6a, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 78, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle 87, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 94, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle a3, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle ad, expect(1,14) , get([1;31m0,00[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle be, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle cc, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle d8, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle f8, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 106, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 116, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 120, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "^.."
       cycle 12c, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 138, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 144, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 152, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 160, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 16e, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 17c, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 198, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 1a6, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 1b4, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 1c3, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 1d1, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 1e0, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 1ed, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 1fe, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 20c, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 23c, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 24b, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 25b, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle 268, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle 278, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle 289, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle 29b, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 2c6, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 2d7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle 2e7, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle 2f8, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 309, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle 319, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle 32a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle 33b, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle 34b, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle 359, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle 368, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =873 , Score =31       --
----------------------------------
$finish called at time : 17460 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim/Btestdata.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
       cycle 26, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.102 ; gain = 0.000
run all
       cycle 33, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle 40, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 4e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 5c, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 6a, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 78, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle 87, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 94, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle a3, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle ad, expect(1,14) , get([1;31m0,00[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle be, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle cc, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle d8, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle f8, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 106, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 116, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 120, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "^.."
       cycle 12c, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 138, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 144, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 152, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 160, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 16e, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 17c, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 198, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 1a6, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 1b4, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 1c3, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 1d1, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 1e0, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 1ed, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 1fe, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 20c, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 23c, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 24b, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 25b, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle 268, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle 278, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle 289, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle 29b, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 2c6, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 2d7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle 2e7, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle 2f8, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 309, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle 319, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle 32a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle 33b, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle 34b, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle 359, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle 368, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =873 , Score =31       --
----------------------------------
$finish called at time : 17460 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.102 ; gain = 0.000
run all
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
$finish called at time : 20000010 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 70
run all
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
WARNING: File/Multi-channel descriptor (-20000) passed to $fclose is not valid. Please compile the design with -debug for source location information.
$finish called at time : 20000030 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 70
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.102 ; gain = 0.000
run all
       cycle 62, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle 78, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 97, expect(1,03) , get(1,03) >> Pass
  -- Pattern 4  "pqrst"
       cycle e1, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 12b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 14b, expect(1,02) , get(1,02) >> Pass
  -- Pattern 7  "^lmno"
       cycle 17a, expect(1,08) , get(1,08) >> Pass
  -- Pattern 8  "rstuv$"
       cycle 1c5, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 20e, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 259, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 29f, expect(1,14) , get([1;31m0,00[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 2ec, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 336, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 36f, expect(1,0e) , get(1,0e) >> Pass
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 3c8, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 3f4, expect(1,04) , get(1,[1;31m05[0m) >> Wrong index
  -- Pattern 3  "^2.2.4$"
       cycle 428, expect(1,06) , get(1,[1;31m07[0m) >> Wrong index
  -- Pattern 4  "."
       cycle 432, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "^.."
       cycle 441, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "^.$"
       cycle 489, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 4d7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 518, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 559, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 59d, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 5d5, expect(1,00) , get(1,[1;31m01[0m) >> Wrong index
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 60c, expect(1,05) , get(1,[1;31m06[0m) >> Wrong index
  -- Pattern 2  "ees.$"
       cycle 64a, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 68e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 6d0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 70b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 74d, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 769, expect(1,01) , get(1,[1;31m02[0m) >> Wrong index
  -- Pattern 8  "*see$"
       cycle 7b0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 7f1, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 887, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 8de, expect(1,11) , get(1,[1;31m12[0m) >> Wrong index
  -- Pattern 3  "b*tter$"
       cycle 957, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle 9ac, expect(1,01) , get(1,[1;31m02[0m) >> Wrong index
  -- Pattern 5  "ut*tted"
       cycle a28, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle a99, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle b1d, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle b9f, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle c01, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle c71, expect(1,0f) , get(1,[1;31m10[0m) >> Wrong index
  -- Pattern 4  ".ree  fr"
       cycle cfd, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle d62, expect(1,0a) , get(1,[1;31m0b[0m) >> Wrong index
  -- Pattern 6  "re. thr"
       cycle d96, expect(1,05) , get(1,[1;31m06[0m) >> Wrong index
  -- Pattern 7  "ee*ee fr"
       cycle dfb, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle e51, expect(1,0c) , get(1,[1;31m0d[0m) >> Wrong index
  -- Pattern 9  "re*ee.$"
       cycle eb8, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle ecf, expect(0,00) , get([1;31m1[0m,00) >> Fail
  -- Pattern b  "^....$"
       cycle f20, expect(1,0f) , get(1,[1;31m10[0m) >> Wrong index
----------------------------------
-- Simulation finish            --
-- cycle =3873 , Score =60       --
----------------------------------
$finish called at time : 77460 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1570.102 ; gain = 0.000
run all
       cycle 62, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle ab, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle f4, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 13e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 188, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 1d2, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 1fe, expect(1,08) , get(1,[1;31m07[0m) >> Wrong index
  -- Pattern 8  "rstuv$"
       cycle 249, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 292, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 2dd, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 2e4, expect(1,14) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern c  "lmnoprst"
       cycle 331, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 37b, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 3c3, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 416, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 457, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 488, expect(1,06) , get(1,06) >> Pass
  -- Pattern 4  "."
       cycle 48f, expect(1,00) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern 5  "^.."
       cycle 4bf, expect(1,00) , get(1,[1;31m06[0m) >> Wrong index
  -- Pattern 6  "^.$"
       cycle 4ef, expect(0,00) , get([1;31m1[0m,06) >> Fail
  -- Pattern 7  "2.$"
       cycle 513, expect(0,00) , get([1;31m1[0m,06) >> Fail
  -- Pattern 8  "2x4=7"
       cycle 554, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 595, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 5d6, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 617, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 660, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 695, expect(1,0b) , get(1,[1;31m05[0m) >> Wrong index
  -- Pattern 3  "e..se"
       cycle 6d0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 70f, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 74a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 78c, expect(1,0a) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern 7  "he.s"
       cycle 7c6, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 80a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 839, expect(0,00) , get([1;31m1[0m,04) >> Fail
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 8c9, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 938, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 9a8, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle a15, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle a85, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle af6, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle b6e, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle be7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle c46, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle cad, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle d15, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle d80, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle dde, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle e43, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle e96, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 9  "re*ee.$"
       cycle ed6, expect(0,00) , get([1;31m1[0m,05) >> Fail
  -- Pattern a  "^...$"
       cycle f32, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle f8f, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =3984 , Score =36       --
----------------------------------
$finish called at time : 79680 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_SME/test}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
       cycle 62, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle ab, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle f4, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 13e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 188, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 1d2, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 1fe, expect(1,08) , get(1,[1;31m07[0m) >> Wrong index
  -- Pattern 8  "rstuv$"
       cycle 249, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 292, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 2dd, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 2e4, expect(1,14) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern c  "lmnoprst"
       cycle 331, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 37b, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 3c3, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 416, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 457, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 488, expect(1,06) , get(1,06) >> Pass
  -- Pattern 4  "."
       cycle 48f, expect(1,00) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern 5  "^.."
       cycle 4bf, expect(1,00) , get(1,[1;31m06[0m) >> Wrong index
  -- Pattern 6  "^.$"
       cycle 4ef, expect(0,00) , get([1;31m1[0m,06) >> Fail
  -- Pattern 7  "2.$"
       cycle 513, expect(0,00) , get([1;31m1[0m,06) >> Fail
  -- Pattern 8  "2x4=7"
       cycle 554, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 595, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 5d6, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 617, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 660, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 695, expect(1,0b) , get(1,[1;31m05[0m) >> Wrong index
  -- Pattern 3  "e..se"
       cycle 6d0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 70f, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 74a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 78c, expect(1,0a) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern 7  "he.s"
       cycle 7c6, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 80a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 839, expect(0,00) , get([1;31m1[0m,04) >> Fail
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 8c9, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 938, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 9a8, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle a15, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle a85, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle af6, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle b6e, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle be7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle c46, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle cad, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle d15, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle d80, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle dde, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle e43, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle e96, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 9  "re*ee.$"
       cycle ed6, expect(0,00) , get([1;31m1[0m,05) >> Fail
  -- Pattern a  "^...$"
       cycle f32, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle f8f, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =3984 , Score =36       --
----------------------------------
$finish called at time : 79680 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1594.941 ; gain = 0.000
run all
       cycle 62, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle 78, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 97, expect(1,03) , get(1,03) >> Pass
  -- Pattern 4  "pqrst"
       cycle e1, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 12b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 14b, expect(1,02) , get(1,02) >> Pass
  -- Pattern 7  "^lmno"
       cycle 17a, expect(1,08) , get(1,08) >> Pass
  -- Pattern 8  "rstuv$"
       cycle 1c5, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 20e, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 259, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 29f, expect(1,14) , get([1;31m0,00[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 2ec, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 336, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 36f, expect(1,0e) , get(1,0e) >> Pass
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 3c8, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 3f4, expect(1,04) , get(1,[1;31m05[0m) >> Wrong index
  -- Pattern 3  "^2.2.4$"
       cycle 428, expect(1,06) , get(1,[1;31m07[0m) >> Wrong index
  -- Pattern 4  "."
       cycle 432, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "^.."
       cycle 441, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "^.$"
       cycle 489, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 4d7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 518, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 559, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 59d, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 5d5, expect(1,00) , get(1,[1;31m01[0m) >> Wrong index
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 60c, expect(1,05) , get(1,[1;31m06[0m) >> Wrong index
  -- Pattern 2  "ees.$"
       cycle 64a, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 68e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 6d0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 70b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 74d, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 769, expect(1,01) , get(1,[1;31m02[0m) >> Wrong index
  -- Pattern 8  "*see$"
       cycle 7b0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 7f1, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 887, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 8de, expect(1,11) , get(1,[1;31m12[0m) >> Wrong index
  -- Pattern 3  "b*tter$"
       cycle 957, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle 9ac, expect(1,01) , get(1,[1;31m02[0m) >> Wrong index
  -- Pattern 5  "ut*tted"
       cycle a28, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle a99, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle b1d, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle b9f, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle c01, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle c71, expect(1,0f) , get(1,[1;31m10[0m) >> Wrong index
  -- Pattern 4  ".ree  fr"
       cycle cfd, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle d62, expect(1,0a) , get(1,[1;31m0b[0m) >> Wrong index
  -- Pattern 6  "re. thr"
       cycle d96, expect(1,05) , get(1,[1;31m06[0m) >> Wrong index
  -- Pattern 7  "ee*ee fr"
       cycle dfb, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle e51, expect(1,0c) , get(1,[1;31m0d[0m) >> Wrong index
  -- Pattern 9  "re*ee.$"
       cycle eb8, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle ecf, expect(0,00) , get([1;31m1[0m,00) >> Fail
  -- Pattern b  "^....$"
       cycle f20, expect(1,0f) , get(1,[1;31m10[0m) >> Wrong index
----------------------------------
-- Simulation finish            --
-- cycle =3873 , Score =60       --
----------------------------------
$finish called at time : 77460 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.547 ; gain = 631.605
run all
       cycle 65, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle 7b, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 9a, expect(1,03) , get(1,03) >> Pass
  -- Pattern 4  "pqrst"
       cycle e7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 134, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 154, expect(1,02) , get(1,02) >> Pass
  -- Pattern 7  "^lmno"
       cycle 183, expect(1,08) , get(1,08) >> Pass
  -- Pattern 8  "rstuv$"
       cycle 1d1, expect(1,10) , get(1,10) >> Pass
  -- Pattern 9  "^rmn"
       cycle 21d, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 26b, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 2b1, expect(1,14) , get(1,14) >> Pass
  -- Pattern c  "lmnoprst"
       cycle 301, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 34e, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 387, expect(1,0e) , get(1,0e) >> Pass
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 3e3, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 40c, expect(1,04) , get(1,04) >> Pass
  -- Pattern 3  "^2.2.4$"
       cycle 440, expect(1,06) , get(1,06) >> Pass
  -- Pattern 4  "."
       cycle 44a, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "^.."
       cycle 459, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "^.$"
       cycle 4a1, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 4ef, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 530, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 571, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 5b5, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 5ea, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 61e, expect(1,05) , get(1,05) >> Pass
  -- Pattern 2  "ees.$"
       cycle 65c, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "e..se"
       cycle 6a0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 6e2, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 71d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 759, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 7  "he.s"
       cycle 772, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "*see$"
       cycle 7b9, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 7fa, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 890, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 8e4, expect(1,11) , get(1,11) >> Pass
  -- Pattern 3  "b*tter$"
       cycle 95a, expect(1,11) , get(1,11) >> Pass
  -- Pattern 4  "ut*r"
       cycle 9ac, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "ut*tted"
       cycle a28, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle a99, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle b1d, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle b9f, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle c01, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle c6b, expect(1,0f) , get(1,0f) >> Pass
  -- Pattern 4  ".ree  fr"
       cycle cf7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle d56, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 6  "re. thr"
       cycle d87, expect(1,05) , get(1,05) >> Pass
  -- Pattern 7  "ee*ee fr"
       cycle dec, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle e3f, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 9  "re*ee.$"
       cycle ea6, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle f0e, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle f5c, expect(1,0f) , get(1,0f) >> Pass
----------------------------------
-- Simulation finish, ALL PASS  --
-- cycle =3933 , Score =100       --
----------------------------------
$finish called at time : 78660 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.547 ; gain = 0.000
run all
       cycle 62, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle 78, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 97, expect(1,03) , get(1,03) >> Pass
  -- Pattern 4  "pqrst"
       cycle e1, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 12b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 14b, expect(1,02) , get(1,02) >> Pass
  -- Pattern 7  "^lmno"
       cycle 17a, expect(1,08) , get(1,08) >> Pass
  -- Pattern 8  "rstuv$"
       cycle 1c5, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 20e, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 259, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 29f, expect(1,14) , get([1;31m0,00[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 2ec, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 336, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 36f, expect(1,0e) , get(1,0e) >> Pass
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 3c8, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 3f4, expect(1,04) , get(1,[1;31m05[0m) >> Wrong index
  -- Pattern 3  "^2.2.4$"
       cycle 428, expect(1,06) , get(1,[1;31m07[0m) >> Wrong index
  -- Pattern 4  "."
       cycle 432, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "^.."
       cycle 441, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "^.$"
       cycle 489, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 4d7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 518, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 559, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 59d, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 5d5, expect(1,00) , get(1,[1;31m01[0m) >> Wrong index
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 60c, expect(1,05) , get(1,[1;31m06[0m) >> Wrong index
  -- Pattern 2  "ees.$"
       cycle 64a, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 68e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 6d0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 70b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 74d, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 769, expect(1,01) , get(1,[1;31m02[0m) >> Wrong index
  -- Pattern 8  "*see$"
       cycle 7b0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 7f1, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 887, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 8de, expect(1,11) , get(1,[1;31m12[0m) >> Wrong index
  -- Pattern 3  "b*tter$"
       cycle 957, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle 9ac, expect(1,01) , get(1,[1;31m02[0m) >> Wrong index
  -- Pattern 5  "ut*tted"
       cycle a28, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle a99, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle b1d, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle b9f, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle c01, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle c71, expect(1,0f) , get(1,[1;31m10[0m) >> Wrong index
  -- Pattern 4  ".ree  fr"
       cycle cfd, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle d62, expect(1,0a) , get(1,[1;31m0b[0m) >> Wrong index
  -- Pattern 6  "re. thr"
       cycle d96, expect(1,05) , get(1,[1;31m06[0m) >> Wrong index
  -- Pattern 7  "ee*ee fr"
       cycle dfb, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle e51, expect(1,0c) , get(1,[1;31m0d[0m) >> Wrong index
  -- Pattern 9  "re*ee.$"
       cycle eb8, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle ecf, expect(0,00) , get([1;31m1[0m,00) >> Fail
  -- Pattern b  "^....$"
       cycle f20, expect(1,0f) , get(1,[1;31m10[0m) >> Wrong index
----------------------------------
-- Simulation finish            --
-- cycle =3873 , Score =60       --
----------------------------------
$finish called at time : 77460 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.547 ; gain = 0.000
run all
       cycle 62, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle 6f, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle 7c, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 8a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 98, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle a6, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle b4, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle c3, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle d0, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle df, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle e9, expect(1,14) , get([1;31m0,00[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle fa, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 108, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 114, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 16d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 17b, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 18b, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 195, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "^.."
       cycle 1a1, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 1ad, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 1b9, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 1c7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 1d5, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 1e3, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 1f1, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 228, expect(1,05) , get(1,[1;31m06[0m) >> Wrong index
  -- Pattern 2  "ees.$"
       cycle 236, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 244, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 253, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 261, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 270, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 27d, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 28e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 29c, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 332, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 341, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 351, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle 35e, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle 36e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle 37f, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle 391, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 413, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 424, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle 434, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle 445, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 456, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle 466, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle 477, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle 488, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle 498, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle 4a6, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle 4b5, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =1206 , Score =32       --
----------------------------------
$finish called at time : 24120 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.547 ; gain = 0.000
run all
       cycle 62, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle 6f, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle 7c, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 8a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 98, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle a6, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle b4, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle c3, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle d0, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle df, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle e6, expect(1,14) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern c  "lmnoprst"
       cycle f7, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 105, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 111, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 14f, expect(0,00) , get([1;31m1[0m,07) >> Fail
  -- Pattern 2  "2.2.2"
       cycle 15d, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 16d, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 174, expect(1,00) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern 5  "^.."
       cycle 180, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 18c, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 198, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 1a6, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 1b4, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 1c2, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 1d0, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 1ec, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 1fa, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 208, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 217, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 225, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 237, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 244, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 252, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 260, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 290, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 29f, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 2af, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle 2bc, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle 2cc, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle 2dd, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle 2ec, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 31a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 32b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle 33b, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle 34c, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 35d, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle 36d, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle 37e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle 38f, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle 39f, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle 3ad, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle 3bc, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =957 , Score =29       --
----------------------------------
$finish called at time : 19140 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.547 ; gain = 0.000
run all
       cycle 62, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle 6f, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle 7c, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 8a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 98, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle a6, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle b4, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle c3, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle d0, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle df, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle e6, expect(1,14) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern c  "lmnoprst"
       cycle f7, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 105, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 111, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 14f, expect(0,00) , get([1;31m1[0m,07) >> Fail
  -- Pattern 2  "2.2.2"
       cycle 15d, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 16d, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 174, expect(1,00) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern 5  "^.."
       cycle 180, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 18c, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 198, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 1a6, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 1b4, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 1c2, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 1d0, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 1ec, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 1fa, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 208, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 217, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 225, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 237, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 244, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 252, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 260, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 2f6, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 305, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 315, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle 322, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle 332, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle 343, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle 352, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 380, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 391, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle 3a1, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle 3b2, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 3c3, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle 3d3, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle 3e4, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle 3f5, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle 405, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle 413, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle 422, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =1059 , Score =29       --
----------------------------------
$finish called at time : 21180 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.547 ; gain = 0.000
run all
       cycle 62, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle 6f, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle 7c, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 8a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 98, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle a6, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle b4, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle c3, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle d0, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle df, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle e6, expect(1,14) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern c  "lmnoprst"
       cycle f7, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 105, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 111, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 131, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 13f, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 14f, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 156, expect(1,00) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern 5  "^.."
       cycle 162, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 16e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 17a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 188, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 196, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 1a4, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 1b2, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 1ce, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 1dc, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 1ea, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 1f9, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 207, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 219, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 226, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 234, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 242, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 272, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 281, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 291, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle 29e, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle 2ae, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle 2bf, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle 2ce, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 2fc, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 30d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle 31d, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle 32e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 33f, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle 34f, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle 360, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle 371, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle 381, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle 38f, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle 39e, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =927 , Score =30       --
----------------------------------
$finish called at time : 18540 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2241.461 ; gain = 0.000
run all
       cycle 62, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle ab, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle f4, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 13e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 188, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 1d2, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 1fe, expect(1,08) , get(1,[1;31m07[0m) >> Wrong index
  -- Pattern 8  "rstuv$"
       cycle 249, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 292, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 2dd, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 2e4, expect(1,14) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern c  "lmnoprst"
       cycle 331, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 37b, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 3c3, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 41f, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 469, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 4b5, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 4bc, expect(1,00) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern 5  "^.."
       cycle 4f2, expect(1,00) , get(1,[1;31m07[0m) >> Wrong index
  -- Pattern 6  "^.$"
       cycle 528, expect(0,00) , get([1;31m1[0m,07) >> Fail
  -- Pattern 7  "2.$"
       cycle 570, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 5ba, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 604, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 64e, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 698, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 6e7, expect(1,05) , get(1,[1;31m11[0m) >> Wrong index
  -- Pattern 2  "ees.$"
       cycle 76d, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 7b7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 802, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 84c, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 89a, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 8e3, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 930, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 97a, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 9e6, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle a31, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle a7d, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle ac6, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle b12, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle b5f, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle bb0, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle c1d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle c6a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle cb6, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle d03, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle d53, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle d9f, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle dec, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle e39, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle e85, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle ecf, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle f1a, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =3867 , Score =32       --
----------------------------------
$finish called at time : 77340 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.852 ; gain = 0.000
run all
       cycle 65, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle b1, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle fd, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 14a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 197, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 1e4, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 210, expect(1,08) , get(1,[1;31m07[0m) >> Wrong index
  -- Pattern 8  "rstuv$"
       cycle 25e, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 2aa, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 2f8, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 2ff, expect(1,14) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern c  "lmnoprst"
       cycle 34f, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 39c, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 3e7, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 446, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 493, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 4e2, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 4e9, expect(1,00) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern 5  "^.."
       cycle 51f, expect(1,00) , get(1,[1;31m07[0m) >> Wrong index
  -- Pattern 6  "^.$"
       cycle 555, expect(0,00) , get([1;31m1[0m,07) >> Fail
  -- Pattern 7  "2.$"
       cycle 5a0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 5ed, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 63a, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 687, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 6d4, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 723, expect(1,05) , get(1,[1;31m11[0m) >> Wrong index
  -- Pattern 2  "ees.$"
       cycle 7af, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 7fc, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 84a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 897, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 8e8, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 934, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 984, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 9d1, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle a40, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle a8e, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle add, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle b29, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle b78, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle bc8, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle c1c, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle c8c, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle cdc, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle d2b, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle d7b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle dce, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle e1d, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle e6d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle ebd, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle f0c, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle f59, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle fa7, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =4008 , Score =32       --
----------------------------------
$finish called at time : 80160 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
current_wave_config {testfixture_behav.wcfg}
testfixture_behav.wcfg
add_wave {{/testfixture/u_SME/test}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2661.852 ; gain = 0.000
run all
       cycle 65, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle b1, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle fd, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 14a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 197, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 1e4, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 210, expect(1,08) , get(1,[1;31m07[0m) >> Wrong index
  -- Pattern 8  "rstuv$"
       cycle 25e, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 2aa, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 2f8, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 2ff, expect(1,14) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern c  "lmnoprst"
       cycle 34f, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 39c, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 3e7, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 446, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 493, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 4e2, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 4e9, expect(1,00) , get(1,[1;31m1f[0m) >> Wrong index
  -- Pattern 5  "^.."
       cycle 51f, expect(1,00) , get(1,[1;31m07[0m) >> Wrong index
  -- Pattern 6  "^.$"
       cycle 555, expect(0,00) , get([1;31m1[0m,07) >> Fail
  -- Pattern 7  "2.$"
       cycle 5a0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 5ed, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 63a, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 687, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 6d4, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 723, expect(1,05) , get(1,[1;31m11[0m) >> Wrong index
  -- Pattern 2  "ees.$"
       cycle 7af, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 7fc, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 84a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 897, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 8e8, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 934, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 984, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 9d1, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle a40, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle a8e, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle add, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle b29, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle b78, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle bc8, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle c1c, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle c8c, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle cdc, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle d2b, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle d7b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle dce, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle e1d, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle e6d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle ebd, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle f0c, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle f59, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle fa7, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =4008 , Score =32       --
----------------------------------
$finish called at time : 80160 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2661.852 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.852 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2661.852 ; gain = 0.000
run all
       cycle 65, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle b1, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle fd, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 108, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 155, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 1a2, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 1ef, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle 23a, expect(1,10) , get(1,10) >> Pass
  -- Pattern 9  "^rmn"
       cycle 286, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 2d4, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 2db, expect(1,14) , get([1;31m0,1f[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 32b, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 378, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 384, expect(1,0e) , get([1;31m0,1f[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 3e3, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 430, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 47f, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 4c8, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "^.."
       cycle 513, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 55e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 5a9, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 5b4, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 601, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 64e, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 69b, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 6e3, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 730, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 77d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 7cb, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 818, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 866, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 8b2, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 8ff, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 94c, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 994, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 9e2, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle a37, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle a89, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle a96, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle ae6, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle b34, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle b7c, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle bcc, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle c1b, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle c6b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle cbb, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle d3d, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle dc0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle e10, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle e5f, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle e6d, expect(0,00) , get(0,1f) >> Pass
  -- Pattern b  "^....$"
       cycle ebb, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =3772 , Score =31       --
----------------------------------
$finish called at time : 75440 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
       cycle 65, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle b1, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle fd, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 108, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 155, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 1a2, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 1ef, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle 23a, expect(1,10) , get(1,10) >> Pass
  -- Pattern 9  "^rmn"
       cycle 286, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 2d4, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 2db, expect(1,14) , get([1;31m0,1f[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 32b, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 378, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 384, expect(1,0e) , get([1;31m0,1f[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 3e3, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 430, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 47f, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 4c8, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "^.."
       cycle 513, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 55e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 5a9, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 5b4, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 601, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 64e, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 69b, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 6e3, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 730, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 77d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 7cb, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 818, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 866, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 8b2, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 8ff, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 94c, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 994, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 9e2, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle a37, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle a89, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle a96, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle ae6, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle b34, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle b7c, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle bcc, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle c1b, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle c6b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle cbb, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle d3d, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle dc0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle e10, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle e5f, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle e6d, expect(0,00) , get(0,1f) >> Pass
  -- Pattern b  "^....$"
       cycle ebb, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =3772 , Score =31       --
----------------------------------
$finish called at time : 75440 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
       cycle 23, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 2  "abcd"
       cycle 2d, expect(1,00) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 3  "dijk"
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2665.430 ; gain = 0.000
run all
       cycle 37, expect(1,03) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 42, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 4d, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 6  "c...k"
       cycle 58, expect(1,02) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 66, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle 72, expect(1,10) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 7f, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 8b, expect(0,00) , get(0,1f) >> Pass
  -- Pattern b  "v"
       cycle 92, expect(1,14) , get([1;31m0,1f[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle a0, expect(0,00) , get(0,1f) >> Pass
  -- Pattern d  "^ijk$"
       cycle ae, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle ba, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle e0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle eb, expect(1,04) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 101, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 108, expect(1,00) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 5  "^.."
       cycle 11a, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 129, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 132, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 13d, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 148, expect(0,00) , get(0,1f) >> Pass
  -- Pattern a  "1.2=2"
       cycle 153, expect(0,00) , get(0,1f) >> Pass
  -- Pattern b  "2*2=4"
       cycle 15e, expect(1,00) , get([1;31m0,1f[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 177, expect(1,05) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 182, expect(1,0b) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 18d, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 199, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 5  "^ees*"
       cycle 1a7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 1b3, expect(1,0a) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 1bd, expect(1,01) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 204, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 20f, expect(0,00) , get(0,1f) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 23c, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 2  "b*tter"
       cycle 248, expect(1,11) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 255, expect(1,11) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle 25f, expect(1,01) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle 26c, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle 27d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle 301, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 329, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 33a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle 347, expect(1,0f) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle 355, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 363, expect(1,0a) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle 370, expect(1,05) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle 37e, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle 38c, expect(1,0c) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle 399, expect(0,00) , get(0,1f) >> Pass
  -- Pattern a  "^...$"
       cycle 3b0, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle 3cb, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =972 , Score =28       --
----------------------------------
$finish called at time : 19440 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
       cycle 23, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 2  "abcd"
       cycle 2d, expect(1,00) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 3  "dijk"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2665.430 ; gain = 0.000
run all
       cycle 37, expect(1,03) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 42, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 4d, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 6  "c...k"
       cycle 58, expect(1,02) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 66, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle 72, expect(1,10) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 7f, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 8b, expect(0,00) , get(0,1f) >> Pass
  -- Pattern b  "v"
       cycle 92, expect(1,14) , get([1;31m0,1f[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle a0, expect(0,00) , get(0,1f) >> Pass
  -- Pattern d  "^ijk$"
       cycle ae, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle ba, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle e0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle eb, expect(1,04) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 101, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 108, expect(1,00) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 5  "^.."
       cycle 11a, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 129, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 132, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 13d, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 148, expect(0,00) , get(0,1f) >> Pass
  -- Pattern a  "1.2=2"
       cycle 153, expect(0,00) , get(0,1f) >> Pass
  -- Pattern b  "2*2=4"
       cycle 15e, expect(1,00) , get([1;31m0,1f[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 177, expect(1,05) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 182, expect(1,0b) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 18d, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 199, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 5  "^ees*"
       cycle 1a7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 1b3, expect(1,0a) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 1bd, expect(1,01) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 204, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 20f, expect(0,00) , get(0,1f) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 23c, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 2  "b*tter"
       cycle 248, expect(1,11) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 255, expect(1,11) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle 25f, expect(1,01) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle 26c, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle 27d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle 301, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 329, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 33a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle 347, expect(1,0f) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle 355, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 363, expect(1,0a) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle 370, expect(1,05) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle 37e, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle 38c, expect(1,0c) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle 399, expect(0,00) , get(0,1f) >> Pass
  -- Pattern a  "^...$"
       cycle 3b0, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle 3cb, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =972 , Score =28       --
----------------------------------
$finish called at time : 19440 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
       cycle 23, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 2  "abcd"
       cycle 2d, expect(1,00) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 3  "dijk"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2666.410 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
       cycle 23, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 2  "abcd"
       cycle 2d, expect(1,00) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 3  "dijk"
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.410 ; gain = 0.000
run all
       cycle 37, expect(1,03) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 42, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 4d, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 6  "c...k"
       cycle 58, expect(1,02) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 66, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle 72, expect(1,10) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 7f, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 8b, expect(0,00) , get(0,1f) >> Pass
  -- Pattern b  "v"
       cycle 92, expect(1,14) , get([1;31m0,1f[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle a0, expect(0,00) , get(0,1f) >> Pass
  -- Pattern d  "^ijk$"
       cycle ae, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle ba, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle e0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle eb, expect(1,04) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 101, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 108, expect(1,00) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 5  "^.."
       cycle 11a, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 129, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 132, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 13d, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 148, expect(0,00) , get(0,1f) >> Pass
  -- Pattern a  "1.2=2"
       cycle 153, expect(0,00) , get(0,1f) >> Pass
  -- Pattern b  "2*2=4"
       cycle 15e, expect(1,00) , get([1;31m0,1f[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 177, expect(1,05) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 182, expect(1,0b) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 18d, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 199, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 5  "^ees*"
       cycle 1a7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 1b3, expect(1,0a) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 1bd, expect(1,01) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 204, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 20f, expect(0,00) , get(0,1f) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 23c, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 2  "b*tter"
       cycle 248, expect(1,11) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 255, expect(1,11) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle 25f, expect(1,01) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle 26c, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle 27d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle 301, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 329, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 33a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle 347, expect(1,0f) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle 355, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 363, expect(1,0a) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle 370, expect(1,05) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle 37e, expect(0,00) , get(0,1f) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle 38c, expect(1,0c) , get([1;31m0,1f[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle 399, expect(0,00) , get(0,1f) >> Pass
  -- Pattern a  "^...$"
       cycle 3b0, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle 3cb, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =972 , Score =28       --
----------------------------------
$finish called at time : 19440 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.410 ; gain = 0.000
run all
       cycle 65, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle ac, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle f3, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 13a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 181, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 1c8, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 20f, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle 256, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 29d, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 2e4, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 32b, expect(1,14) , get([1;31m0,00[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 372, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 3b9, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 400, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 43b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 476, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 4b1, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 4ec, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "^.."
       cycle 527, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 562, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 59d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 5d8, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 613, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 64e, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 689, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 6be, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 6f3, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 728, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 75d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 792, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 7c7, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 7fc, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 831, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 866, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 8ce, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 936, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 99e, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle a06, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle a6e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle ad6, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle b3e, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle b94, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle bea, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle c40, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle c96, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle cec, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle d42, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle d98, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle dee, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle e44, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle e9a, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle ef0, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =3825 , Score =28       --
----------------------------------
$finish called at time : 76500 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
       cycle 65, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle ac, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle f3, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 13a, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 181, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 1c8, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle 20f, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle 256, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle 29d, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 2e4, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 32b, expect(1,14) , get([1;31m0,00[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 372, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 3b9, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 400, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 43b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 476, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 4b1, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 4ec, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "^.."
       cycle 527, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 562, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 59d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 5d8, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 613, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 64e, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 689, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 6be, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 6f3, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 728, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 75d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 792, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 7c7, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 7fc, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 831, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 866, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 8ce, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 936, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 99e, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle a06, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle a6e, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle ad6, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle b3e, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle b94, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle bea, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle c40, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle c96, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle cec, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle d42, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle d98, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle dee, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle e44, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle e9a, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle ef0, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =3825 , Score =28       --
----------------------------------
$finish called at time : 76500 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.410 ; gain = 0.000
run all
       cycle 65, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle 7b, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 9a, expect(1,03) , get(1,03) >> Pass
  -- Pattern 4  "pqrst"
       cycle e7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 134, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 154, expect(1,02) , get(1,02) >> Pass
  -- Pattern 7  "^lmno"
       cycle 183, expect(1,08) , get(1,08) >> Pass
  -- Pattern 8  "rstuv$"
       cycle 1d1, expect(1,10) , get(1,10) >> Pass
  -- Pattern 9  "^rmn"
       cycle 21d, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 26b, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 2b1, expect(1,14) , get(1,14) >> Pass
  -- Pattern c  "lmnoprst"
       cycle 301, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 34e, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 387, expect(1,0e) , get(1,0e) >> Pass
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 3e3, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 40c, expect(1,04) , get(1,04) >> Pass
  -- Pattern 3  "^2.2.4$"
       cycle 440, expect(1,06) , get(1,06) >> Pass
  -- Pattern 4  "."
       cycle 44a, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "^.."
       cycle 459, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "^.$"
       cycle 4a1, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 4ef, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 530, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 571, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 5b5, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 5ea, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 61e, expect(1,05) , get(1,05) >> Pass
  -- Pattern 2  "ees.$"
       cycle 65c, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "e..se"
       cycle 6a0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 6e2, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 71d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 759, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 7  "he.s"
       cycle 772, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "*see$"
       cycle 7b9, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 7fa, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 890, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 8e4, expect(1,11) , get(1,11) >> Pass
  -- Pattern 3  "b*tter$"
       cycle 95a, expect(1,11) , get(1,11) >> Pass
  -- Pattern 4  "ut*r"
       cycle 9ac, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "ut*tted"
       cycle a28, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle a99, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle b1d, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle b9f, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle c01, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle c6b, expect(1,0f) , get(1,0f) >> Pass
  -- Pattern 4  ".ree  fr"
       cycle cf7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle d56, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 6  "re. thr"
       cycle d87, expect(1,05) , get(1,05) >> Pass
  -- Pattern 7  "ee*ee fr"
       cycle dec, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle e3f, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 9  "re*ee.$"
       cycle ea6, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle f0e, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle f5c, expect(1,0f) , get(1,0f) >> Pass
----------------------------------
-- Simulation finish, ALL PASS  --
-- cycle =3933 , Score =100       --
----------------------------------
$finish called at time : 78660 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.410 ; gain = 0.000
run all
       cycle 65, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle 7b, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 9a, expect(1,03) , get(1,03) >> Pass
  -- Pattern 4  "pqrst"
       cycle e7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 134, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 154, expect(1,02) , get(1,02) >> Pass
  -- Pattern 7  "^lmno"
       cycle 183, expect(1,08) , get(1,08) >> Pass
  -- Pattern 8  "rstuv$"
       cycle 1d1, expect(1,10) , get(1,10) >> Pass
  -- Pattern 9  "^rmn"
       cycle 21d, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 26b, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 2b1, expect(1,14) , get(1,14) >> Pass
  -- Pattern c  "lmnoprst"
       cycle 301, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 34e, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 387, expect(1,0e) , get(1,0e) >> Pass
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 3e3, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 40c, expect(1,04) , get(1,04) >> Pass
  -- Pattern 3  "^2.2.4$"
       cycle 440, expect(1,06) , get(1,06) >> Pass
  -- Pattern 4  "."
       cycle 44a, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "^.."
       cycle 459, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "^.$"
       cycle 4a1, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 4ef, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 530, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 571, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 5b5, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 5ea, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 61e, expect(1,05) , get(1,05) >> Pass
  -- Pattern 2  "ees.$"
       cycle 65c, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "e..se"
       cycle 6a0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 6e2, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 71d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 759, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 7  "he.s"
       cycle 772, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "*see$"
       cycle 7b9, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 7fa, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 890, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 8e4, expect(1,11) , get(1,11) >> Pass
  -- Pattern 3  "b*tter$"
       cycle 95a, expect(1,11) , get(1,11) >> Pass
  -- Pattern 4  "ut*r"
       cycle 9ac, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "ut*tted"
       cycle a28, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle a99, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle b1d, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle b9f, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle c01, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle c6b, expect(1,0f) , get(1,0f) >> Pass
  -- Pattern 4  ".ree  fr"
       cycle cf7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle d56, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 6  "re. thr"
       cycle d87, expect(1,05) , get(1,05) >> Pass
  -- Pattern 7  "ee*ee fr"
       cycle dec, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle e3f, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 9  "re*ee.$"
       cycle ea6, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle f0e, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle f5c, expect(1,0f) , get(1,0f) >> Pass
----------------------------------
-- Simulation finish, ALL PASS  --
-- cycle =3933 , Score =100       --
----------------------------------
$finish called at time : 78660 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO ¤wÃö³¬¡C
ECHO ¤wÃö³¬¡C
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sources_1/imports/2020_grad_cell/SME.v" Line 1. Module SME doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_term_sv
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.410 ; gain = 0.000
run all
       cycle 65, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle 7b, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 9a, expect(1,03) , get(1,03) >> Pass
  -- Pattern 4  "pqrst"
       cycle e7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 134, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 154, expect(1,02) , get(1,02) >> Pass
  -- Pattern 7  "^lmno"
       cycle 183, expect(1,08) , get(1,08) >> Pass
  -- Pattern 8  "rstuv$"
       cycle 1d1, expect(1,10) , get(1,10) >> Pass
  -- Pattern 9  "^rmn"
       cycle 21d, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle 26b, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle 2b1, expect(1,14) , get(1,14) >> Pass
  -- Pattern c  "lmnoprst"
       cycle 301, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 34e, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 387, expect(1,0e) , get(1,0e) >> Pass
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 3e3, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 40c, expect(1,04) , get(1,04) >> Pass
  -- Pattern 3  "^2.2.4$"
       cycle 440, expect(1,06) , get(1,06) >> Pass
  -- Pattern 4  "."
       cycle 44a, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "^.."
       cycle 459, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "^.$"
       cycle 4a1, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 4ef, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 530, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 571, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 5b5, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 5ea, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 61e, expect(1,05) , get(1,05) >> Pass
  -- Pattern 2  "ees.$"
       cycle 65c, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "e..se"
       cycle 6a0, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 6e2, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 71d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 759, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 7  "he.s"
       cycle 772, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "*see$"
       cycle 7b9, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 7fa, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 890, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 8e4, expect(1,11) , get(1,11) >> Pass
  -- Pattern 3  "b*tter$"
       cycle 95a, expect(1,11) , get(1,11) >> Pass
  -- Pattern 4  "ut*r"
       cycle 9ac, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "ut*tted"
       cycle a28, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle a99, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle b1d, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle b9f, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle c01, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle c6b, expect(1,0f) , get(1,0f) >> Pass
  -- Pattern 4  ".ree  fr"
       cycle cf7, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle d56, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 6  "re. thr"
       cycle d87, expect(1,05) , get(1,05) >> Pass
  -- Pattern 7  "ee*ee fr"
       cycle dec, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle e3f, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 9  "re*ee.$"
       cycle ea6, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle f0e, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle f5c, expect(1,0f) , get(1,0f) >> Pass
----------------------------------
-- Simulation finish, ALL PASS  --
-- cycle =3933 , Score =100       --
----------------------------------
$finish called at time : 78660 ns : File "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" Line 201
save_wave_config {C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/testfixture_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  8 20:18:44 2024...
