// Auto-generated by OpenLane
module comp32(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input[31:0] a,
  input[31:0] b,
  input clk,
  output z
);
endmodule
