Release 13.4 Drc O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Sat Jul 14 23:29:00 2012

drc -z test_board_jtag.ncd test_board_jtag.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp u0/u0, consult the device
   Data Sheet.
DRC detected 0 errors and 0 warnings.
