{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669846202967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669846202971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 17:10:02 2022 " "Processing started: Wed Nov 30 17:10:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669846202971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846202971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lhnRISC621_v -c lhnRISC621_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off lhnRISC621_v -c lhnRISC621_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846202971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669846203366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669846203366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhnrisc621_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhnrisc621_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhnRISC621_v " "Found entity 1: lhnRISC621_v" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846208866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846208866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhnrisc621_v_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lhnrisc621_v_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhnRISC621_v_tb " "Found entity 1: lhnRISC621_v_tb" {  } { { "lhnRISC621_v_tb.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846208868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846208868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_ir2assembly_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_ir2assembly_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_ir2assembly_v " "Found entity 1: lhn_ir2assembly_v" {  } { { "lhn_ir2assembly_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_ir2assembly_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846208870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846208870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_mm " "Found entity 1: lhn_mm" {  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_mm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846208871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846208871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_pll_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_pll_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_v " "Found entity 1: lhn_pll_v" {  } { { "lhn_pll_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_pll_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846208873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846208873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_pll_3_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_pll_3_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_3_v " "Found entity 1: lhn_pll_3_v" {  } { { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_pll_3_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846208875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846208875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cache_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cache_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_cache_v " "Found entity 1: lhn_cache_v" {  } { { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846208877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846208877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cam_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cam_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_CAM_v " "Found entity 1: lhn_CAM_v" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846208878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846208878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_3to8_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_3to8_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_3to8_dec " "Found entity 1: lhn_3to8_dec" {  } { { "lhn_3to8_dec.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_3to8_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846208880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846208880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cache_2w_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cache_2w_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_cache_2w_v " "Found entity 1: lhn_cache_2w_v" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846208882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846208882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lhnRISC621_v " "Elaborating entity \"lhnRISC621_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669846208976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 lhnRISC621_v.v(387) " "Verilog HDL assignment warning at lhnRISC621_v.v(387): truncated value with size 14 to match size of target (12)" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669846208988 "|lhnRISC621_v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_cache_2w_v lhn_cache_2w_v:my_cache " "Elaborating entity \"lhn_cache_2w_v\" for hierarchy \"lhn_cache_2w_v:my_cache\"" {  } { { "lhnRISC621_v.v" "my_cache" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846208989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_pll_3_v lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll " "Elaborating entity \"lhn_pll_3_v\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\"" {  } { { "lhn_cache_2w_v.v" "my_pll" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846208991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\"" {  } { { "lhn_pll_3_v.v" "altpll_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_pll_3_v.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\"" {  } { { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_pll_3_v.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component " "Instantiated megafunction \"lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 1667 " "Parameter \"clk1_phase_shift\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 3333 " "Parameter \"clk2_phase_shift\" = \"3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lhn_pll_3_v " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lhn_pll_3_v\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209026 ""}  } { { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_pll_3_v.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846209026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lhn_pll_3_v_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/lhn_pll_3_v_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_3_v_altpll " "Found entity 1: lhn_pll_3_v_altpll" {  } { { "db/lhn_pll_3_v_altpll.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/lhn_pll_3_v_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846209065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_pll_3_v_altpll lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated " "Elaborating entity \"lhn_pll_3_v_altpll\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_CAM_v lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0 " "Elaborating entity \"lhn_CAM_v\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\"" {  } { { "lhn_cache_2w_v.v" "my_cam0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209069 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209070 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209071 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_mm lhn_cache_2w_v:my_cache\|lhn_mm:my_ram " "Elaborating entity \"lhn_mm\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\"" {  } { { "lhn_cache_2w_v.v" "my_ram" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "altsyncram_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab11.mif " "Parameter \"init_file\" = \"lab11.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209117 ""}  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846209117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3i1 " "Found entity 1: altsyncram_m3i1" {  } { { "db/altsyncram_m3i1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/altsyncram_m3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846209155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m3i1 lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_m3i1:auto_generated " "Elaborating entity \"altsyncram_m3i1\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_m3i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_cache_v lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache " "Elaborating entity \"lhn_cache_v\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\"" {  } { { "lhn_cache_2w_v.v" "my_cache" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\"" {  } { { "lhn_cache_v.v" "altsyncram_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_v.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\"" {  } { { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_v.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component " "Instantiated megafunction \"lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846209178 ""}  } { { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_v.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846209178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h6g1 " "Found entity 1: altsyncram_h6g1" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/altsyncram_h6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846209213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846209213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h6g1 lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated " "Elaborating entity \"altsyncram_h6g1\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_3to8_dec lhn_cache_2w_v:my_cache\|lhn_3to8_dec:my_dec " "Elaborating entity \"lhn_3to8_dec\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_3to8_dec:my_dec\"" {  } { { "lhn_cache_2w_v.v" "my_dec" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_ir2assembly_v lhn_ir2assembly_v:IWdecode " "Elaborating entity \"lhn_ir2assembly_v\" for hierarchy \"lhn_ir2assembly_v:IWdecode\"" {  } { { "lhnRISC621_v.v" "IWdecode" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846209217 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhn_cache_2w_v:my_cache\|cache_clk " "Found clock multiplexer lhn_cache_2w_v:my_cache\|cache_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669846209372 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|cache_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhn_cache_2w_v:my_cache\|mem_clk " "Found clock multiplexer lhn_cache_2w_v:my_cache\|mem_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669846209372 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|mem_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1669846209372 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[0\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[0\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[1\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[1\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[2\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[2\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[3\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[3\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[4\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[4\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[5\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[5\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[6\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[6\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[7\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[7\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[8\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[8\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[9\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[9\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[10\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[10\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[11\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[11\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[12\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[12\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[13\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[13\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846209431 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669846209431 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add3\"" {  } { { "lhnRISC621_v.v" "Add3" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 178 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846215157 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "lhnRISC621_v.v" "Mult0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 215 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846215157 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "lhnRISC621_v.v" "Div0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 229 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846215157 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "lhnRISC621_v.v" "Mod0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846215157 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add5\"" {  } { { "lhnRISC621_v.v" "Add5" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 193 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846215157 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add4\"" {  } { { "lhnRISC621_v.v" "Add4" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 187 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846215157 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669846215157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 178 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846215200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add3 " "Instantiated megafunction \"lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215200 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 178 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846215200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846215235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846215235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 215 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846215267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215267 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 215 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846215267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846215302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846215302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 229 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846215332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215332 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 229 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846215332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846215365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846215365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846215377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846215377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846215397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846215397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846215408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215408 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846215408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846215443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846215443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add5 " "Elaborated megafunction instantiation \"lpm_add_sub:Add5\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846215452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add5 " "Instantiated megafunction \"lpm_add_sub:Add5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846215453 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846215453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cui " "Found entity 1: add_sub_cui" {  } { { "db/add_sub_cui.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/add_sub_cui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846215486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846215486 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669846215915 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[7\] GND " "Pin \"ICis\[7\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[15\] GND " "Pin \"ICis\[15\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[23\] GND " "Pin \"ICis\[23\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[31\] GND " "Pin \"ICis\[31\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[39\] GND " "Pin \"ICis\[39\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[47\] GND " "Pin \"ICis\[47\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[55\] GND " "Pin \"ICis\[55\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[63\] GND " "Pin \"ICis\[63\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[71\] GND " "Pin \"ICis\[71\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[71]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[79\] GND " "Pin \"ICis\[79\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[79]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[85\] GND " "Pin \"ICis\[85\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[85]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[87\] GND " "Pin \"ICis\[87\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[87]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[93\] GND " "Pin \"ICis\[93\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[93]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[95\] GND " "Pin \"ICis\[95\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846219975 "|lhnRISC621_v|ICis[95]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669846219975 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669846220059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669846222920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846222920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4283 " "Implemented 4283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669846223081 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669846223081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4141 " "Implemented 4141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669846223081 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669846223081 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1669846223081 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1669846223081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669846223081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669846223102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 17:10:23 2022 " "Processing ended: Wed Nov 30 17:10:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669846223102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669846223102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669846223102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846223102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669846224103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669846224106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 17:10:23 2022 " "Processing started: Wed Nov 30 17:10:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669846224106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669846224106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lhnRISC621_v -c lhnRISC621_v " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lhnRISC621_v -c lhnRISC621_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669846224106 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669846224209 ""}
{ "Info" "0" "" "Project  = lhnRISC621_v" {  } {  } 0 0 "Project  = lhnRISC621_v" 0 0 "Fitter" 0 0 1669846224209 ""}
{ "Info" "0" "" "Revision = lhnRISC621_v" {  } {  } 0 0 "Revision = lhnRISC621_v" 0 0 "Fitter" 0 0 1669846224209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669846224274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669846224274 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lhnRISC621_v EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"lhnRISC621_v\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669846224292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669846224321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669846224321 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/lhn_pll_3_v_altpll.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/lhn_pll_3_v_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1669846224352 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 30 1667 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 30 degrees (1667 ps) for lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/lhn_pll_3_v_altpll.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/lhn_pll_3_v_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1669846224352 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 60 3333 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 60 degrees (3333 ps) for lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/lhn_pll_3_v_altpll.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/lhn_pll_3_v_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1669846224352 ""}  } { { "db/lhn_pll_3_v_altpll.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/lhn_pll_3_v_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1669846224352 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669846224427 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669846224433 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669846224665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669846224665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669846224665 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669846224665 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 6674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669846224672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 6676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669846224672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 6678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669846224672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 6680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669846224672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 6682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669846224672 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669846224672 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669846224674 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1669846224772 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "96 111 " "No exact pin location assignment(s) for 96 pins of 111 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669846225006 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "128 " "The Timing Analyzer is analyzing 128 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1669846225371 ""}
{ "Info" "ISTA_SDC_FOUND" "lhn_CPU_emu.sdc " "Reading SDC File: 'lhn_CPU_emu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1669846225373 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669846225378 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 30.00 -duty_cycle 50.00 -name \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 30.00 -duty_cycle 50.00 -name \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669846225378 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 60.00 -duty_cycle 50.00 -name \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 60.00 -duty_cycle 50.00 -name \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669846225378 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1669846225378 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1669846225378 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669846225384 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1669846225384 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669846225384 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1669846225384 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669846225384 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1669846225384 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_pin " "Node: Clock_pin was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lhn_ir2assembly_v:IWdecode\|ICis\[8\] Clock_pin " "Register lhn_ir2assembly_v:IWdecode\|ICis\[8\] is being clocked by Clock_pin" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669846225384 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1669846225384 "|lhnRISC621_v|Clock_pin"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAeff\[3\] " "Node: MAeff\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[0\]\[1\] MAeff\[3\] " "Latch lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[0\]\[1\] is being clocked by MAeff\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669846225384 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1669846225384 "|lhnRISC621_v|MAeff[3]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1669846225393 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669846225394 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669846225394 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669846225394 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1669846225394 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "Clock_pin " "Virtual clock Clock_pin is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1669846225394 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1669846225394 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669846225394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669846225394 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    Clock_pin " "  20.000    Clock_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669846225394 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1669846225394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_pin~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node Clock_pin~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225531 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 6659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "db/lhn_pll_3_v_altpll.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/lhn_pll_3_v_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "db/lhn_pll_3_v_altpll.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/lhn_pll_3_v_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "db/lhn_pll_3_v_altpll.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/lhn_pll_3_v_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|cache_clk  " "Automatically promoted node lhn_cache_2w_v:my_cache\|cache_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|mem_clk  " "Automatically promoted node lhn_cache_2w_v:my_cache\|mem_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[0\]\[7\]~0  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[0\]\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 4037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[1\]\[7\]~1  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[1\]\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 4039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[2\]\[7\]~2  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[2\]\[7\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 4041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[3\]\[3\]~3  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[3\]\[3\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 4043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[4\]\[0\]~4  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[4\]\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 4045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[5\]\[0\]~5  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[5\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 4047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[6\]\[0\]~6  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[6\]\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 4049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[7\]\[0\]~7  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[7\]\[0\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 4051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[0\]\[7\]~0  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[0\]\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 3893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[1\]\[7\]~1  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[1\]\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 4017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[2\]\[7\]~2  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[2\]\[7\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 4019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[3\]\[3\]~3  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[3\]\[3\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 4021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[4\]\[0\]~4  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[4\]\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225532 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 4023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[5\]\[0\]~5  " "Automatically promoted node lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[5\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669846225533 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 0 { 0 ""} 0 4025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669846225533 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669846225845 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669846225847 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669846225847 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669846225849 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669846225852 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669846225856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669846225906 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 Embedded multiplier block " "Packed 14 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1669846225908 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "14 " "Created 14 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1669846225908 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669846225908 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "96 unused 2.5V 0 96 0 " "Number of I/O pins in group: 96 (unused VREF, 2.5V VCCIO, 0 input, 96 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1669846225921 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1669846225921 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1669846225921 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 8 6 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669846225921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 2 14 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669846225921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669846225921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669846225921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669846225921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669846225921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 19 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669846225921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669846225921 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1669846225921 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1669846225921 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669846226063 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669846226068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669846226585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669846226853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669846226887 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669846227746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669846227746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669846228208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669846229172 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669846229172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669846229367 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1669846229367 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669846229367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669846229369 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669846229490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669846229506 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669846229793 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669846229794 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669846230178 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669846230700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/output_files/lhnRISC621_v.fit.smsg " "Generated suppressed messages file E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/output_files/lhnRISC621_v.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669846231109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6157 " "Peak virtual memory: 6157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669846231585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 17:10:31 2022 " "Processing ended: Wed Nov 30 17:10:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669846231585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669846231585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669846231585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669846231585 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669846232431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669846232434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 17:10:32 2022 " "Processing started: Wed Nov 30 17:10:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669846232434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669846232434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lhnRISC621_v -c lhnRISC621_v " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lhnRISC621_v -c lhnRISC621_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669846232434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669846232683 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1669846233147 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669846233166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669846233278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 17:10:33 2022 " "Processing ended: Wed Nov 30 17:10:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669846233278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669846233278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669846233278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669846233278 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669846233856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669846234246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669846234250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 17:10:34 2022 " "Processing started: Wed Nov 30 17:10:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669846234250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669846234250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lhnRISC621_v -c lhnRISC621_v " "Command: quartus_sta lhnRISC621_v -c lhnRISC621_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669846234250 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669846234353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669846234629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669846234629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669846234660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669846234660 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "128 " "The Timing Analyzer is analyzing 128 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1669846234841 ""}
{ "Info" "ISTA_SDC_FOUND" "lhn_CPU_emu.sdc " "Reading SDC File: 'lhn_CPU_emu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1669846234895 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669846234901 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 30.00 -duty_cycle 50.00 -name \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 30.00 -duty_cycle 50.00 -name \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669846234901 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 60.00 -duty_cycle 50.00 -name \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 60.00 -duty_cycle 50.00 -name \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669846234901 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669846234901 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1669846234901 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669846234908 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1669846234908 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669846234908 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1669846234908 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669846234908 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1669846234908 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_pin " "Node: Clock_pin was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lhn_ir2assembly_v:IWdecode\|ICis\[8\] Clock_pin " "Register lhn_ir2assembly_v:IWdecode\|ICis\[8\] is being clocked by Clock_pin" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669846234908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1669846234908 "|lhnRISC621_v|Clock_pin"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAeff\[3\] " "Node: MAeff\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[1\]\[6\] MAeff\[3\] " "Latch lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[1\]\[6\] is being clocked by MAeff\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669846234908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1669846234908 "|lhnRISC621_v|MAeff[3]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669846234913 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669846234914 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669846234914 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669846234914 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669846234914 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "Clock_pin " "Virtual clock Clock_pin is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1669846234914 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669846234914 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669846234920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846234921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846234928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846234929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846234931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846234933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846234935 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669846234948 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669846234967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669846235361 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669846235471 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1669846235471 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669846235472 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1669846235472 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669846235472 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1669846235472 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_pin " "Node: Clock_pin was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lhn_ir2assembly_v:IWdecode\|ICis\[8\] Clock_pin " "Register lhn_ir2assembly_v:IWdecode\|ICis\[8\] is being clocked by Clock_pin" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669846235472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1669846235472 "|lhnRISC621_v|Clock_pin"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAeff\[3\] " "Node: MAeff\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[1\]\[6\] MAeff\[3\] " "Latch lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[1\]\[6\] is being clocked by MAeff\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669846235472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1669846235472 "|lhnRISC621_v|MAeff[3]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669846235472 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669846235473 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669846235473 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669846235473 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669846235473 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "Clock_pin " "Virtual clock Clock_pin is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1669846235473 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846235474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846235480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846235481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846235484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846235485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846235505 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669846235518 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669846235613 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1669846235613 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669846235613 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1669846235613 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669846235613 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1669846235613 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_pin " "Node: Clock_pin was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lhn_ir2assembly_v:IWdecode\|ICis\[8\] Clock_pin " "Register lhn_ir2assembly_v:IWdecode\|ICis\[8\] is being clocked by Clock_pin" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669846235613 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1669846235613 "|lhnRISC621_v|Clock_pin"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAeff\[3\] " "Node: MAeff\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[1\]\[6\] MAeff\[3\] " "Latch lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[1\]\[6\] is being clocked by MAeff\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669846235613 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1669846235613 "|lhnRISC621_v|MAeff[3]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669846235613 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669846235614 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669846235614 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_cache\|my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669846235614 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669846235614 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "Clock_pin " "Virtual clock Clock_pin is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1669846235614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846235616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846235621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846235622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846235625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669846235626 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669846235920 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669846235921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 41 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669846235971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 17:10:35 2022 " "Processing ended: Wed Nov 30 17:10:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669846235971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669846235971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669846235971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669846235971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1669846236851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669846236854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 17:10:36 2022 " "Processing started: Wed Nov 30 17:10:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669846236854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669846236854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lhnRISC621_v -c lhnRISC621_v " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lhnRISC621_v -c lhnRISC621_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669846236854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1669846237322 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lhnRISC621_v_6_1200mv_85c_slow.vo E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/ simulation " "Generated file lhnRISC621_v_6_1200mv_85c_slow.vo in folder \"E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669846237807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lhnRISC621_v_6_1200mv_0c_slow.vo E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/ simulation " "Generated file lhnRISC621_v_6_1200mv_0c_slow.vo in folder \"E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669846238127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lhnRISC621_v_min_1200mv_0c_fast.vo E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/ simulation " "Generated file lhnRISC621_v_min_1200mv_0c_fast.vo in folder \"E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669846238451 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lhnRISC621_v.vo E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/ simulation " "Generated file lhnRISC621_v.vo in folder \"E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669846238773 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lhnRISC621_v_6_1200mv_85c_v_slow.sdo E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/ simulation " "Generated file lhnRISC621_v_6_1200mv_85c_v_slow.sdo in folder \"E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669846239006 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lhnRISC621_v_6_1200mv_0c_v_slow.sdo E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/ simulation " "Generated file lhnRISC621_v_6_1200mv_0c_v_slow.sdo in folder \"E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669846239241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lhnRISC621_v_min_1200mv_0c_v_fast.sdo E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/ simulation " "Generated file lhnRISC621_v_min_1200mv_0c_v_fast.sdo in folder \"E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669846239494 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lhnRISC621_v_v.sdo E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/ simulation " "Generated file lhnRISC621_v_v.sdo in folder \"E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669846239735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669846239792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 17:10:39 2022 " "Processing ended: Wed Nov 30 17:10:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669846239792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669846239792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669846239792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669846239792 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 105 s " "Quartus Prime Full Compilation was successful. 0 errors, 105 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669846240379 ""}
