|detector_verilog
clk => pstate~1.DATAIN
rst => pstate~3.DATAIN
j => nstate.E.DATAB
j => Selector1.IN2
j => Selector3.IN1
j => nstate.F.DATAB
j => Selector0.IN1
j => Selector2.IN1
w << w.DB_MAX_OUTPUT_PORT_TYPE


