#include "openiboot.h"
#include "mmu.h"
#include "hardware/arm.h"
#include "hardware/a4.h"
#include "arm/arm.h"
#include "commands.h"
#include "util.h"

uint32_t* CurrentPageTable;

static void initialize_pagetable();

int mmu_setup() {
	CurrentPageTable = (uint32_t*) PageTable;

	// Initialize the page table

	initialize_pagetable();

	// Implement the page table

	// Disable checking TLB permissions for domain 0, which is the only domain we're using so anyone can access
	// anywhere in memory, since we trust ourselves.
	WriteDomainAccessControlRegister(ARM11_DomainAccessControl_D0_ALL);
						
	WriteTranslationTableBaseRegister0(CurrentPageTable);
	InvalidateUnifiedTLBUnlockedEntries();
	mmu_enable();
	InvalidateUnifiedTLBUnlockedEntries();

	return 0;
}

void mmu_enable() {
	WriteControlRegisterConfigData(ReadControlRegisterConfigData() | 0x1);
}

void mmu_disable() {
	WriteControlRegisterConfigData(ReadControlRegisterConfigData() & ~0x4);
	WriteControlRegisterConfigData(ReadControlRegisterConfigData() & ~0x1);
}

void initialize_pagetable() {
	// Initialize the page table with a default identity mapping
	mmu_map_section_range(MemoryStart, MemoryEnd, MemoryStart, FALSE, FALSE);

	mmu_map_section_range(AMC0, AMC0End, AMC0, TRUE, TRUE);

	// Make memory cachable and bufferable
	mmu_map_section_range(RAMStart, RAMEnd, RAMStart, TRUE, TRUE);

	// unknown
	mmu_map_section_range(AMC0Higher, AMC0HigherEnd, AMC0, FALSE, FALSE);

	// Remap upper half of memory to the lower half...
	mmu_map_section_range(MemoryHigher, MemoryEnd, RAMStart, FALSE, FALSE);
}

void mmu_map_section(uint32_t section, uint32_t target, Boolean cacheable, Boolean bufferable) {
	uint32_t* sectionEntry = &CurrentPageTable[section >> 20];

	*sectionEntry =
		(target & MMU_SECTION_MASK)
		| (cacheable ? MMU_CACHEABLE : 0x0)
		| (bufferable ? MMU_BUFFERABLE : 0x0)
		| MMU_AP_BOTHWRITE		// set AP to 11 (APX is always 0, so this means R/W for everyone)
		| MMU_EXECUTENEVER
		| MMU_SECTION;			// this is a section

	//bufferPrintf("map section (%x): %x -> %x, %d %d (%x)\r\n", sectionEntry, section, target, cacheable, bufferable, *sectionEntry);

	CleanDataCacheLineMVA(sectionEntry);
	InvalidateUnifiedTLBUnlockedEntries();
}

void mmu_map_section_range(uint32_t rangeStart, uint32_t rangeEnd, uint32_t target, Boolean cacheable, Boolean bufferable) {
	uint32_t currentSection;
	uint32_t curTargetSection = target;
	Boolean started = FALSE;

	for(currentSection = rangeStart; currentSection < rangeEnd; currentSection += MMU_SECTION_SIZE) {
		if(started && currentSection == 0) {
			// We need this check because if rangeEnd is 0xFFFFFFFF, currentSection
			// will always be < rangeEnd, since we overflow the uint32.
			break;
		}
		started = TRUE;
		mmu_map_section(currentSection, curTargetSection, cacheable, bufferable);
		curTargetSection += MMU_SECTION_SIZE;
	}
}

uint32_t get_physical_address(uint32_t address) {
	uint32_t pageData = CurrentPageTable[address >> 20];
	uint32_t pbase = pageData & MMU_SECTION_MASK;
	return (address &~ MMU_SECTION_MASK) | pbase;
}

static error_t cmd_mmu_dump(int argc, char **argv)
{
	int i;
	uint32_t lastValid=0, last=0;
	uint32_t *base;
	asm("MRC	p15, 0,	%0, c2, c0": "=r"(base) :: "cc");

	bufferPrintf("MMU pagetable:\r\n");

	for(i = 0; i < (0xffffffff >> 20); i++)
	{
		uint32_t from = i << 20;

		if((base[i] & MMU_SECTION) == 0)
		{
			bufferPrintf("\t0x%08x\t\tUNMAPPED\r\n", from);

			lastValid = 0;
		}
		else
		{
			uint32_t to = base[i] & MMU_SECTION_MASK;
			if(lastValid && last + MMU_SECTION_SIZE == to)
			{
				last = to;
				continue;
			}

			bufferPrintf("\t0x%08x\t\t0x%08x\r\n", from, to);

			lastValid = 1;
			last = to;
		}
	}

	return 0;
}
COMMAND("mmu_dump", "Dump current MMU mappings.", cmd_mmu_dump);
