[11:48:25.175] <TB2>     INFO: *** Welcome to pxar ***
[11:48:25.175] <TB2>     INFO: *** Today: 2016/08/11
[11:48:25.182] <TB2>     INFO: *** Version: b2a7-dirty
[11:48:25.182] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C15.dat
[11:48:25.182] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:48:25.182] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//defaultMaskFile.dat
[11:48:25.182] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters_C15.dat
[11:48:25.259] <TB2>     INFO:         clk: 4
[11:48:25.259] <TB2>     INFO:         ctr: 4
[11:48:25.259] <TB2>     INFO:         sda: 19
[11:48:25.259] <TB2>     INFO:         tin: 9
[11:48:25.259] <TB2>     INFO:         level: 15
[11:48:25.259] <TB2>     INFO:         triggerdelay: 0
[11:48:25.259] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[11:48:25.259] <TB2>     INFO: Log level: DEBUG
[11:48:25.265] <TB2>     INFO: Found DTB DTB_WWXLHF
[11:48:25.272] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[11:48:25.275] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[11:48:25.278] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[11:48:26.829] <TB2>     INFO: DUT info: 
[11:48:26.829] <TB2>     INFO: The DUT currently contains the following objects:
[11:48:26.829] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:48:26.829] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[11:48:26.829] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[11:48:26.829] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:48:26.829] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.829] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.830] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:48:26.830] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:48:26.831] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:48:26.832] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:48:26.834] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31322112
[11:48:26.834] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1a158d0
[11:48:26.834] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x17ea770
[11:48:26.834] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fc125d94010
[11:48:26.834] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fc12bfff510
[11:48:26.834] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31387648 fPxarMemory = 0x7fc125d94010
[11:48:26.835] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 360.9mA
[11:48:26.836] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[11:48:26.836] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.8 C
[11:48:26.836] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:48:27.237] <TB2>     INFO: enter 'restricted' command line mode
[11:48:27.237] <TB2>     INFO: enter test to run
[11:48:27.237] <TB2>     INFO:   test: FPIXTest no parameter change
[11:48:27.237] <TB2>     INFO:   running: fpixtest
[11:48:27.237] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:48:27.240] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:48:27.240] <TB2>     INFO: ######################################################################
[11:48:27.240] <TB2>     INFO: PixTestFPIXTest::doTest()
[11:48:27.240] <TB2>     INFO: ######################################################################
[11:48:27.243] <TB2>     INFO: ######################################################################
[11:48:27.243] <TB2>     INFO: PixTestPretest::doTest()
[11:48:27.243] <TB2>     INFO: ######################################################################
[11:48:27.246] <TB2>     INFO:    ----------------------------------------------------------------------
[11:48:27.246] <TB2>     INFO:    PixTestPretest::programROC() 
[11:48:27.246] <TB2>     INFO:    ----------------------------------------------------------------------
[11:48:45.263] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:48:45.263] <TB2>     INFO: IA differences per ROC:  16.1 17.7 17.7 15.3 18.5 20.9 18.5 18.5 19.3 17.7 17.7 18.5 16.9 16.9 16.9 16.9
[11:48:45.329] <TB2>     INFO:    ----------------------------------------------------------------------
[11:48:45.329] <TB2>     INFO:    PixTestPretest::checkIdig() 
[11:48:45.329] <TB2>     INFO:    ----------------------------------------------------------------------
[11:48:46.582] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[11:48:47.084] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[11:48:47.586] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[11:48:48.087] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[11:48:48.589] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[11:48:49.091] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[11:48:49.593] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[11:48:50.094] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[11:48:50.596] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[11:48:51.098] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[11:48:51.599] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[11:48:52.101] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[11:48:52.603] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[11:48:53.105] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[11:48:53.607] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[11:48:54.108] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[11:48:54.362] <TB2>     INFO: Idig [mA/ROC]: 2.4 1.6 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 
[11:48:54.362] <TB2>     INFO: Test took 9036 ms.
[11:48:54.362] <TB2>     INFO: PixTestPretest::checkIdig() done.
[11:48:54.393] <TB2>     INFO:    ----------------------------------------------------------------------
[11:48:54.393] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:48:54.393] <TB2>     INFO:    ----------------------------------------------------------------------
[11:48:54.495] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 66.2812 mA
[11:48:54.597] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.3187 mA
[11:48:54.698] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  94 Ia 24.5188 mA
[11:48:54.799] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  92 Ia 23.7188 mA
[11:48:54.899] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  94 Ia 24.5188 mA
[11:48:54.000] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  92 Ia 23.7188 mA
[11:48:55.101] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  94 Ia 24.5188 mA
[11:48:55.201] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  92 Ia 23.7188 mA
[11:48:55.302] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  94 Ia 23.7188 mA
[11:48:55.403] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  96 Ia 24.5188 mA
[11:48:55.504] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  94 Ia 24.5188 mA
[11:48:55.604] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  92 Ia 23.7188 mA
[11:48:55.704] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  94 Ia 24.5188 mA
[11:48:55.806] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.9188 mA
[11:48:55.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  85 Ia 25.3187 mA
[11:48:56.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  78 Ia 22.9188 mA
[11:48:56.109] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  85 Ia 25.3187 mA
[11:48:56.210] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  78 Ia 22.9188 mA
[11:48:56.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 24.5188 mA
[11:48:56.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  83 Ia 24.5188 mA
[11:48:56.512] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  81 Ia 23.7188 mA
[11:48:56.613] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  83 Ia 24.5188 mA
[11:48:56.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  81 Ia 23.7188 mA
[11:48:56.814] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  83 Ia 24.5188 mA
[11:48:56.915] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  81 Ia 24.5188 mA
[11:48:57.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.1188 mA
[11:48:57.117] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  89 Ia 25.3187 mA
[11:48:57.218] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  82 Ia 23.7188 mA
[11:48:57.320] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  84 Ia 23.7188 mA
[11:48:57.421] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  86 Ia 24.5188 mA
[11:48:57.522] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  84 Ia 23.7188 mA
[11:48:57.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  86 Ia 24.5188 mA
[11:48:57.723] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  84 Ia 23.7188 mA
[11:48:57.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  86 Ia 24.5188 mA
[11:48:57.924] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  84 Ia 24.5188 mA
[11:48:58.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  82 Ia 23.7188 mA
[11:48:58.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  84 Ia 24.5188 mA
[11:48:58.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 19.7188 mA
[11:48:58.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana 104 Ia 24.5188 mA
[11:48:58.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana 102 Ia 24.5188 mA
[11:48:58.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana 100 Ia 23.7188 mA
[11:48:58.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana 102 Ia 24.5188 mA
[11:48:58.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana 100 Ia 23.7188 mA
[11:48:58.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana 102 Ia 24.5188 mA
[11:48:58.935] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana 100 Ia 24.5188 mA
[11:48:59.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  98 Ia 23.7188 mA
[11:48:59.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana 100 Ia 23.7188 mA
[11:48:59.237] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana 102 Ia 24.5188 mA
[11:48:59.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana 100 Ia 23.7188 mA
[11:48:59.439] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.9188 mA
[11:48:59.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  85 Ia 25.3187 mA
[11:48:59.640] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  78 Ia 22.9188 mA
[11:48:59.741] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  85 Ia 24.5188 mA
[11:48:59.842] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  83 Ia 24.5188 mA
[11:48:59.943] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  81 Ia 23.7188 mA
[11:49:00.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  83 Ia 24.5188 mA
[11:49:00.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  81 Ia 24.5188 mA
[11:49:00.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  79 Ia 22.9188 mA
[11:49:00.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  86 Ia 25.3187 mA
[11:49:00.446] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  79 Ia 22.9188 mA
[11:49:00.547] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  86 Ia 25.3187 mA
[11:49:00.649] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 25.3187 mA
[11:49:00.750] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  71 Ia 23.7188 mA
[11:49:00.851] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  73 Ia 24.5188 mA
[11:49:00.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  71 Ia 23.7188 mA
[11:49:01.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  73 Ia 23.7188 mA
[11:49:01.152] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  75 Ia 24.5188 mA
[11:49:01.253] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  73 Ia 23.7188 mA
[11:49:01.354] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  75 Ia 24.5188 mA
[11:49:01.454] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  73 Ia 23.7188 mA
[11:49:01.555] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  75 Ia 24.5188 mA
[11:49:01.656] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  73 Ia 23.7188 mA
[11:49:01.756] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  75 Ia 24.5188 mA
[11:49:01.858] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.9188 mA
[11:49:01.958] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  85 Ia 25.3187 mA
[11:49:02.059] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  78 Ia 22.9188 mA
[11:49:02.160] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  85 Ia 25.3187 mA
[11:49:02.261] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  78 Ia 22.9188 mA
[11:49:02.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  85 Ia 25.3187 mA
[11:49:02.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  78 Ia 22.9188 mA
[11:49:02.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  85 Ia 25.3187 mA
[11:49:02.664] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  78 Ia 22.9188 mA
[11:49:02.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  85 Ia 25.3187 mA
[11:49:02.865] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  78 Ia 22.9188 mA
[11:49:02.966] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  85 Ia 25.3187 mA
[11:49:03.067] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[11:49:03.168] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  85 Ia 25.3187 mA
[11:49:03.269] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  78 Ia 23.7188 mA
[11:49:03.370] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  80 Ia 24.5188 mA
[11:49:03.473] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  78 Ia 22.9188 mA
[11:49:03.574] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  85 Ia 25.3187 mA
[11:49:03.675] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  78 Ia 22.9188 mA
[11:49:03.775] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  85 Ia 25.3187 mA
[11:49:03.877] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  78 Ia 22.9188 mA
[11:49:03.977] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  85 Ia 25.3187 mA
[11:49:04.078] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  78 Ia 22.9188 mA
[11:49:04.178] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  85 Ia 25.3187 mA
[11:49:04.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.5188 mA
[11:49:04.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  76 Ia 23.7188 mA
[11:49:04.481] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  78 Ia 24.5188 mA
[11:49:04.582] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  76 Ia 23.7188 mA
[11:49:04.683] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  78 Ia 24.5188 mA
[11:49:04.784] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  76 Ia 23.7188 mA
[11:49:04.884] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  78 Ia 24.5188 mA
[11:49:04.985] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  76 Ia 23.7188 mA
[11:49:05.086] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  78 Ia 24.5188 mA
[11:49:05.186] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  76 Ia 23.7188 mA
[11:49:05.287] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  78 Ia 24.5188 mA
[11:49:05.388] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  76 Ia 24.5188 mA
[11:49:05.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.1188 mA
[11:49:05.590] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  89 Ia 24.5188 mA
[11:49:05.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  87 Ia 24.5188 mA
[11:49:05.791] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  85 Ia 23.7188 mA
[11:49:05.892] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  87 Ia 24.5188 mA
[11:49:05.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  85 Ia 23.7188 mA
[11:49:06.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  87 Ia 24.5188 mA
[11:49:06.193] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  85 Ia 23.7188 mA
[11:49:06.294] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  87 Ia 24.5188 mA
[11:49:06.395] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  85 Ia 23.7188 mA
[11:49:06.495] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  87 Ia 23.7188 mA
[11:49:06.596] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  89 Ia 24.5188 mA
[11:49:06.698] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.1188 mA
[11:49:06.798] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 25.3187 mA
[11:49:06.899] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  82 Ia 22.9188 mA
[11:49:06.000] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  89 Ia 24.5188 mA
[11:49:07.100] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  87 Ia 24.5188 mA
[11:49:07.200] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 23.7188 mA
[11:49:07.301] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  87 Ia 24.5188 mA
[11:49:07.402] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  85 Ia 23.7188 mA
[11:49:07.503] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  87 Ia 24.5188 mA
[11:49:07.604] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  85 Ia 23.7188 mA
[11:49:07.704] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  87 Ia 24.5188 mA
[11:49:07.805] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  85 Ia 24.5188 mA
[11:49:07.906] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.9188 mA
[11:49:08.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  85 Ia 25.3187 mA
[11:49:08.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  78 Ia 22.9188 mA
[11:49:08.207] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  85 Ia 25.3187 mA
[11:49:08.308] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  78 Ia 22.9188 mA
[11:49:08.409] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  85 Ia 25.3187 mA
[11:49:08.510] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  78 Ia 22.9188 mA
[11:49:08.610] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  85 Ia 25.3187 mA
[11:49:08.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  78 Ia 22.9188 mA
[11:49:08.811] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  85 Ia 25.3187 mA
[11:49:08.912] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  78 Ia 22.9188 mA
[11:49:09.013] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  85 Ia 25.3187 mA
[11:49:09.114] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 21.3187 mA
[11:49:09.215] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  94 Ia 24.5188 mA
[11:49:09.316] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  92 Ia 24.5188 mA
[11:49:09.416] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  90 Ia 24.5188 mA
[11:49:09.517] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  88 Ia 22.9188 mA
[11:49:09.617] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  95 Ia 25.3187 mA
[11:49:09.718] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  88 Ia 22.9188 mA
[11:49:09.818] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  95 Ia 24.5188 mA
[11:49:09.919] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  93 Ia 24.5188 mA
[11:49:10.019] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  91 Ia 23.7188 mA
[11:49:10.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  93 Ia 24.5188 mA
[11:49:10.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  91 Ia 24.5188 mA
[11:49:10.323] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 21.3187 mA
[11:49:10.423] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  94 Ia 25.3187 mA
[11:49:10.524] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  87 Ia 23.7188 mA
[11:49:10.624] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  89 Ia 24.5188 mA
[11:49:10.725] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  87 Ia 24.5188 mA
[11:49:10.826] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  85 Ia 23.7188 mA
[11:49:10.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  87 Ia 23.7188 mA
[11:49:11.027] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  89 Ia 24.5188 mA
[11:49:11.129] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  87 Ia 23.7188 mA
[11:49:11.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  89 Ia 24.5188 mA
[11:49:11.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  87 Ia 24.5188 mA
[11:49:11.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  85 Ia 23.7188 mA
[11:49:11.533] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 21.3187 mA
[11:49:11.633] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  94 Ia 24.5188 mA
[11:49:11.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  92 Ia 23.7188 mA
[11:49:11.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  94 Ia 24.5188 mA
[11:49:11.935] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  92 Ia 23.7188 mA
[11:49:12.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  94 Ia 24.5188 mA
[11:49:12.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  92 Ia 24.5188 mA
[11:49:12.237] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  90 Ia 23.7188 mA
[11:49:12.340] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  92 Ia 24.5188 mA
[11:49:12.441] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  90 Ia 23.7188 mA
[11:49:12.541] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  92 Ia 23.7188 mA
[11:49:12.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  94 Ia 24.5188 mA
[11:49:12.744] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 21.3187 mA
[11:49:12.845] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  94 Ia 25.3187 mA
[11:49:12.946] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  87 Ia 23.7188 mA
[11:49:13.047] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  89 Ia 23.7188 mA
[11:49:13.147] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  91 Ia 24.5188 mA
[11:49:13.248] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  89 Ia 23.7188 mA
[11:49:13.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  91 Ia 24.5188 mA
[11:49:13.449] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  89 Ia 23.7188 mA
[11:49:13.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  91 Ia 24.5188 mA
[11:49:13.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  89 Ia 23.7188 mA
[11:49:13.751] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  91 Ia 24.5188 mA
[11:49:13.851] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  89 Ia 23.7188 mA
[11:49:13.877] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  94
[11:49:13.877] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  81
[11:49:13.878] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  84
[11:49:13.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana 100
[11:49:13.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  86
[11:49:13.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  75
[11:49:13.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  85
[11:49:13.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  85
[11:49:13.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  76
[11:49:13.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  89
[11:49:13.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  85
[11:49:13.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  85
[11:49:13.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  91
[11:49:13.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  85
[11:49:13.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  94
[11:49:13.882] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  89
[11:49:15.708] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 397.1 mA = 24.8188 mA/ROC
[11:49:15.708] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  20.9  20.9  20.9  20.9  20.1  20.1  20.1  20.9  20.1  19.3  20.1  20.1
[11:49:15.750] <TB2>     INFO:    ----------------------------------------------------------------------
[11:49:15.750] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[11:49:15.750] <TB2>     INFO:    ----------------------------------------------------------------------
[11:49:15.886] <TB2>     INFO: Expecting 231680 events.
[11:49:24.053] <TB2>     INFO: 231680 events read in total (7450ms).
[11:49:24.204] <TB2>     INFO: Test took 8452ms.
[11:49:24.408] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 83 and Delta(CalDel) = 61
[11:49:24.415] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 62
[11:49:24.419] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 63
[11:49:24.422] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 56
[11:49:24.426] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 112 and Delta(CalDel) = 61
[11:49:24.431] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 59
[11:49:24.434] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 109 and Delta(CalDel) = 62
[11:49:24.438] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 110 and Delta(CalDel) = 61
[11:49:24.441] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 66
[11:49:24.445] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 100 and Delta(CalDel) = 61
[11:49:24.450] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 98 and Delta(CalDel) = 60
[11:49:24.453] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 108 and Delta(CalDel) = 60
[11:49:24.457] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 110 and Delta(CalDel) = 57
[11:49:24.465] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 104 and Delta(CalDel) = 66
[11:49:24.468] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 63
[11:49:24.472] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 62
[11:49:24.518] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:49:24.551] <TB2>     INFO:    ----------------------------------------------------------------------
[11:49:24.551] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:49:24.551] <TB2>     INFO:    ----------------------------------------------------------------------
[11:49:24.687] <TB2>     INFO: Expecting 231680 events.
[11:49:32.937] <TB2>     INFO: 231680 events read in total (7535ms).
[11:49:32.943] <TB2>     INFO: Test took 8388ms.
[11:49:32.971] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[11:49:33.275] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[11:49:33.279] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[11:49:33.283] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[11:49:33.286] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[11:49:33.293] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 28.5
[11:49:33.297] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 30
[11:49:33.300] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 29
[11:49:33.304] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 165 +/- 34
[11:49:33.310] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[11:49:33.314] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[11:49:33.317] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[11:49:33.321] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 28.5
[11:49:33.327] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 33.5
[11:49:33.330] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 31
[11:49:33.333] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[11:49:33.370] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:49:33.370] <TB2>     INFO: CalDel:      143   131   131   113   131   118   136   117   165   130   125   127   116   161   121   137
[11:49:33.370] <TB2>     INFO: VthrComp:     51    51    53    51    51    52    57    52    51    51    51    51    51    51    52    51
[11:49:33.375] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C0.dat
[11:49:33.375] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C1.dat
[11:49:33.375] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C2.dat
[11:49:33.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C3.dat
[11:49:33.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C4.dat
[11:49:33.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C5.dat
[11:49:33.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C6.dat
[11:49:33.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C7.dat
[11:49:33.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C8.dat
[11:49:33.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C9.dat
[11:49:33.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C10.dat
[11:49:33.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C11.dat
[11:49:33.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C12.dat
[11:49:33.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C13.dat
[11:49:33.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C14.dat
[11:49:33.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters_C15.dat
[11:49:33.377] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:49:33.377] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:49:33.378] <TB2>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[11:49:33.378] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:49:33.464] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[11:49:33.464] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[11:49:33.464] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[11:49:33.464] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[11:49:33.468] <TB2>     INFO: ######################################################################
[11:49:33.468] <TB2>     INFO: PixTestTiming::doTest()
[11:49:33.468] <TB2>     INFO: ######################################################################
[11:49:33.468] <TB2>     INFO:    ----------------------------------------------------------------------
[11:49:33.468] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[11:49:33.468] <TB2>     INFO:    ----------------------------------------------------------------------
[11:49:33.468] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:49:35.364] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:49:37.637] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:49:39.910] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:49:42.183] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:49:44.456] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:49:46.729] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:49:48.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:49:51.276] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:49:53.548] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:49:55.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:49:58.098] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:50:00.371] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:50:02.644] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:50:04.916] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:50:07.190] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:50:09.463] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:50:10.984] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:50:12.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:50:14.022] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:50:15.541] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:50:17.060] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:50:18.579] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:50:20.099] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:50:21.618] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:50:23.139] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:50:24.660] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:50:26.182] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:50:27.703] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:50:29.225] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:50:30.747] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:50:32.270] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:50:33.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:50:35.312] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:50:36.831] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:50:38.361] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:50:39.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:50:41.401] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:50:42.920] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:50:44.440] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:50:45.960] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:50:48.233] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:50:50.506] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:50:52.779] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:50:55.052] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:50:57.326] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:50:59.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:51:01.872] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:51:04.149] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:51:06.422] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:51:08.695] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:51:10.967] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:51:13.240] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:51:15.513] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:51:17.787] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:51:20.060] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:51:22.333] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:51:24.606] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:51:26.878] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:51:29.153] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:51:31.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:51:33.699] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:51:35.972] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:51:38.246] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:51:40.519] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:51:42.792] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:51:45.065] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:51:47.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:51:49.614] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:51:51.887] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:51:54.160] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:51:56.433] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:51:58.708] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:52:00.981] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:52:03.254] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:52:05.527] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:52:07.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:52:10.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:52:12.345] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:52:14.621] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:52:16.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:52:18.413] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:52:20.686] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:52:22.960] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:52:25.232] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:52:27.505] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:52:29.778] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:52:32.051] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:52:34.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:52:35.845] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:52:39.247] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:52:42.647] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:52:46.054] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:52:49.455] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:52:52.856] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:52:56.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:52:59.658] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:53:01.179] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:53:02.700] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:53:04.221] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:53:05.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:53:07.262] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:53:08.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:53:10.304] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:53:11.824] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:53:14.099] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:53:15.618] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:53:17.138] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:53:19.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:53:20.930] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:53:23.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:53:25.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:53:27.748] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:53:30.021] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:53:32.293] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:53:34.572] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:53:36.846] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:53:39.120] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:53:41.393] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:53:43.666] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:53:45.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:53:48.215] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:53:50.488] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:53:52.762] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:53:55.035] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:53:57.308] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:53:59.581] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:54:01.854] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:54:04.511] <TB2>     INFO: TBM Phase Settings: 236
[11:54:04.511] <TB2>     INFO: 400MHz Phase: 3
[11:54:04.512] <TB2>     INFO: 160MHz Phase: 7
[11:54:04.512] <TB2>     INFO: Functional Phase Area: 4
[11:54:04.514] <TB2>     INFO: Test took 271046 ms.
[11:54:04.514] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[11:54:04.515] <TB2>     INFO:    ----------------------------------------------------------------------
[11:54:04.515] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[11:54:04.515] <TB2>     INFO:    ----------------------------------------------------------------------
[11:54:04.515] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[11:54:06.783] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[11:54:10.183] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[11:54:13.582] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[11:54:16.982] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[11:54:20.382] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[11:54:23.781] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[11:54:27.180] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[11:54:29.077] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[11:54:30.596] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[11:54:32.116] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[11:54:33.635] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[11:54:35.155] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[11:54:36.675] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[11:54:38.194] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[11:54:39.713] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[11:54:41.234] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[11:54:42.754] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[11:54:45.027] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[11:54:47.300] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[11:54:49.573] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[11:54:51.846] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[11:54:54.119] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[11:54:56.392] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[11:54:57.913] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[11:54:59.432] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[11:55:01.706] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[11:55:03.979] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[11:55:06.253] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[11:55:08.528] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[11:55:10.801] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[11:55:13.075] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[11:55:14.596] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[11:55:16.115] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[11:55:18.388] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[11:55:20.661] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[11:55:22.934] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[11:55:25.206] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[11:55:27.479] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[11:55:29.752] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[11:55:31.273] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[11:55:32.793] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[11:55:35.065] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[11:55:37.342] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[11:55:39.615] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[11:55:41.888] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[11:55:44.161] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[11:55:46.434] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[11:55:47.954] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[11:55:49.473] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[11:55:51.747] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[11:55:54.019] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[11:55:56.293] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[11:55:58.566] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[11:56:00.839] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[11:56:03.113] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[11:56:04.633] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[11:56:06.152] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[11:56:07.672] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[11:56:09.191] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[11:56:10.719] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[11:56:12.238] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[11:56:13.758] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[11:56:15.278] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[11:56:17.181] <TB2>     INFO: ROC Delay Settings: 228
[11:56:17.181] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[11:56:17.181] <TB2>     INFO: ROC Port 0 Delay: 4
[11:56:17.181] <TB2>     INFO: ROC Port 1 Delay: 4
[11:56:17.181] <TB2>     INFO: Functional ROC Area: 5
[11:56:17.186] <TB2>     INFO: Test took 132672 ms.
[11:56:17.186] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[11:56:17.186] <TB2>     INFO:    ----------------------------------------------------------------------
[11:56:17.186] <TB2>     INFO:    PixTestTiming::TimingTest()
[11:56:17.186] <TB2>     INFO:    ----------------------------------------------------------------------
[11:56:18.329] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 402b 402b 4028 4028 4029 4028 402b 402a e062 c000 a101 8040 4028 4029 4028 4028 4028 4029 4028 4029 e062 c000 
[11:56:18.329] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4028 4028 4028 4028 4028 4029 4028 4028 e022 c000 a102 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 
[11:56:18.329] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4028 4028 4028 4029 4028 4028 4029 4029 e022 c000 a103 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 
[11:56:18.329] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[11:56:32.648] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:56:32.648] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[11:56:46.927] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:56:46.927] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[11:57:01.072] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:57:01.072] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[11:57:15.223] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:57:15.223] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[11:57:29.298] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:57:29.298] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[11:57:43.395] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:57:43.395] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[11:57:57.532] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:57:57.532] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[11:58:11.695] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:58:11.695] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[11:58:25.793] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:58:25.793] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[11:58:39.920] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:58:40.305] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:58:40.318] <TB2>     INFO: Decoding statistics:
[11:58:40.318] <TB2>     INFO:   General information:
[11:58:40.318] <TB2>     INFO: 	 16bit words read:         240000000
[11:58:40.318] <TB2>     INFO: 	 valid events total:       20000000
[11:58:40.318] <TB2>     INFO: 	 empty events:             20000000
[11:58:40.318] <TB2>     INFO: 	 valid events with pixels: 0
[11:58:40.318] <TB2>     INFO: 	 valid pixel hits:         0
[11:58:40.318] <TB2>     INFO:   Event errors: 	           0
[11:58:40.318] <TB2>     INFO: 	 start marker:             0
[11:58:40.318] <TB2>     INFO: 	 stop marker:              0
[11:58:40.318] <TB2>     INFO: 	 overflow:                 0
[11:58:40.318] <TB2>     INFO: 	 invalid 5bit words:       0
[11:58:40.318] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[11:58:40.318] <TB2>     INFO:   TBM errors: 		           0
[11:58:40.318] <TB2>     INFO: 	 flawed TBM headers:       0
[11:58:40.318] <TB2>     INFO: 	 flawed TBM trailers:      0
[11:58:40.318] <TB2>     INFO: 	 event ID mismatches:      0
[11:58:40.318] <TB2>     INFO:   ROC errors: 		           0
[11:58:40.318] <TB2>     INFO: 	 missing ROC header(s):    0
[11:58:40.318] <TB2>     INFO: 	 misplaced readback start: 0
[11:58:40.318] <TB2>     INFO:   Pixel decoding errors:	   0
[11:58:40.318] <TB2>     INFO: 	 pixel data incomplete:    0
[11:58:40.318] <TB2>     INFO: 	 pixel address:            0
[11:58:40.318] <TB2>     INFO: 	 pulse height fill bit:    0
[11:58:40.318] <TB2>     INFO: 	 buffer corruption:        0
[11:58:40.318] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:40.318] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[11:58:40.318] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:40.318] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:40.318] <TB2>     INFO:    Read back bit status: 1
[11:58:40.318] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:40.318] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:40.318] <TB2>     INFO:    Timings are good!
[11:58:40.318] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:40.318] <TB2>     INFO: Test took 143132 ms.
[11:58:40.318] <TB2>     INFO: PixTestTiming::TimingTest() done.
[11:58:40.318] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:58:40.319] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:58:40.319] <TB2>     INFO: PixTestTiming::doTest took 546855 ms.
[11:58:40.319] <TB2>     INFO: PixTestTiming::doTest() done
[11:58:40.319] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[11:58:40.319] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[11:58:40.319] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[11:58:40.319] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[11:58:40.319] <TB2>     INFO: Write out ROCDelayScan3_V0
[11:58:40.320] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[11:58:40.320] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[11:58:40.671] <TB2>     INFO: ######################################################################
[11:58:40.671] <TB2>     INFO: PixTestAlive::doTest()
[11:58:40.671] <TB2>     INFO: ######################################################################
[11:58:40.674] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:40.674] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:58:40.674] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:40.676] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:58:41.027] <TB2>     INFO: Expecting 41600 events.
[11:58:45.147] <TB2>     INFO: 41600 events read in total (3405ms).
[11:58:45.147] <TB2>     INFO: Test took 4471ms.
[11:58:45.155] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:58:45.155] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66263
[11:58:45.155] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:58:45.532] <TB2>     INFO: PixTestAlive::aliveTest() done
[11:58:45.532] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0   14  129  128   25    0    0    0    0    0    1
[11:58:45.532] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0   38  130  130   36    0    0    0    0    0    1
[11:58:45.535] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:45.535] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:58:45.535] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:45.536] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:58:45.879] <TB2>     INFO: Expecting 41600 events.
[11:58:48.848] <TB2>     INFO: 41600 events read in total (2254ms).
[11:58:48.849] <TB2>     INFO: Test took 3313ms.
[11:58:48.849] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:58:48.849] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[11:58:48.849] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[11:58:48.849] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[11:58:49.257] <TB2>     INFO: PixTestAlive::maskTest() done
[11:58:49.257] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:58:49.260] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:49.260] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:58:49.260] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:49.261] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:58:49.605] <TB2>     INFO: Expecting 41600 events.
[11:58:53.699] <TB2>     INFO: 41600 events read in total (3380ms).
[11:58:53.700] <TB2>     INFO: Test took 4439ms.
[11:58:53.708] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:58:53.708] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66266
[11:58:53.708] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[11:58:54.080] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[11:58:54.080] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:58:54.080] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[11:58:54.080] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[11:58:54.088] <TB2>     INFO: ######################################################################
[11:58:54.088] <TB2>     INFO: PixTestTrim::doTest()
[11:58:54.088] <TB2>     INFO: ######################################################################
[11:58:54.094] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:54.094] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[11:58:54.094] <TB2>     INFO:    ----------------------------------------------------------------------
[11:58:54.172] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[11:58:54.172] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:58:54.185] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:58:54.185] <TB2>     INFO:     run 1 of 1
[11:58:54.185] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:58:54.530] <TB2>     INFO: Expecting 5025280 events.
[11:59:40.759] <TB2>     INFO: 1444384 events read in total (45514ms).
[12:00:25.755] <TB2>     INFO: 2869696 events read in total (90510ms).
[12:01:10.859] <TB2>     INFO: 4297720 events read in total (135614ms).
[12:01:33.784] <TB2>     INFO: 5025280 events read in total (158539ms).
[12:01:33.827] <TB2>     INFO: Test took 159643ms.
[12:01:33.885] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:01:33.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:01:35.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:01:36.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:01:38.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:01:39.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:01:40.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:01:42.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:01:43.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:01:44.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:01:46.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:01:47.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:01:48.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:01:50.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:01:51.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:01:53.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:01:54.386] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:01:55.722] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296624128
[12:01:55.726] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.6788 minThrLimit = 85.6507 minThrNLimit = 104.344 -> result = 85.6788 -> 85
[12:01:55.726] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.724 minThrLimit = 105.673 minThrNLimit = 127.06 -> result = 105.724 -> 105
[12:01:55.727] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.112 minThrLimit = 106.993 minThrNLimit = 129.165 -> result = 107.112 -> 107
[12:01:55.727] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.548 minThrLimit = 102.307 minThrNLimit = 123.777 -> result = 102.548 -> 102
[12:01:55.728] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.585 minThrLimit = 103.56 minThrNLimit = 126.971 -> result = 103.585 -> 103
[12:01:55.728] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.522 minThrLimit = 105.424 minThrNLimit = 127.131 -> result = 105.522 -> 105
[12:01:55.728] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.13 minThrLimit = 109.083 minThrNLimit = 129.656 -> result = 109.13 -> 109
[12:01:55.729] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.183 minThrLimit = 109.134 minThrNLimit = 132.989 -> result = 109.183 -> 109
[12:01:55.729] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9012 minThrLimit = 94.8964 minThrNLimit = 113.898 -> result = 94.9012 -> 94
[12:01:55.730] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.966 minThrLimit = 101.857 minThrNLimit = 126.527 -> result = 101.966 -> 101
[12:01:55.730] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.861 minThrLimit = 93.7708 minThrNLimit = 116.364 -> result = 93.861 -> 93
[12:01:55.730] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 110.97 minThrLimit = 110.923 minThrNLimit = 142.58 -> result = 110.97 -> 110
[12:01:55.731] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.178 minThrLimit = 102.093 minThrNLimit = 128.055 -> result = 102.178 -> 102
[12:01:55.731] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.012 minThrLimit = 93.9773 minThrNLimit = 115.4 -> result = 94.012 -> 94
[12:01:55.732] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.585 minThrLimit = 102.575 minThrNLimit = 120.323 -> result = 102.585 -> 102
[12:01:55.732] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8347 minThrLimit = 89.8197 minThrNLimit = 107.7 -> result = 89.8347 -> 89
[12:01:55.732] <TB2>     INFO: ROC 0 VthrComp = 85
[12:01:55.732] <TB2>     INFO: ROC 1 VthrComp = 105
[12:01:55.732] <TB2>     INFO: ROC 2 VthrComp = 107
[12:01:55.732] <TB2>     INFO: ROC 3 VthrComp = 102
[12:01:55.733] <TB2>     INFO: ROC 4 VthrComp = 103
[12:01:55.733] <TB2>     INFO: ROC 5 VthrComp = 105
[12:01:55.733] <TB2>     INFO: ROC 6 VthrComp = 109
[12:01:55.733] <TB2>     INFO: ROC 7 VthrComp = 109
[12:01:55.733] <TB2>     INFO: ROC 8 VthrComp = 94
[12:01:55.733] <TB2>     INFO: ROC 9 VthrComp = 101
[12:01:55.736] <TB2>     INFO: ROC 10 VthrComp = 93
[12:01:55.736] <TB2>     INFO: ROC 11 VthrComp = 110
[12:01:55.736] <TB2>     INFO: ROC 12 VthrComp = 102
[12:01:55.737] <TB2>     INFO: ROC 13 VthrComp = 94
[12:01:55.737] <TB2>     INFO: ROC 14 VthrComp = 102
[12:01:55.737] <TB2>     INFO: ROC 15 VthrComp = 89
[12:01:55.737] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:01:55.737] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:01:55.750] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:01:55.750] <TB2>     INFO:     run 1 of 1
[12:01:55.751] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:01:56.094] <TB2>     INFO: Expecting 5025280 events.
[12:02:30.799] <TB2>     INFO: 898376 events read in total (33990ms).
[12:03:06.356] <TB2>     INFO: 1794504 events read in total (69547ms).
[12:03:41.870] <TB2>     INFO: 2688768 events read in total (105061ms).
[12:04:17.227] <TB2>     INFO: 3572832 events read in total (140418ms).
[12:04:52.544] <TB2>     INFO: 4452080 events read in total (175735ms).
[12:05:15.751] <TB2>     INFO: 5025280 events read in total (198942ms).
[12:05:15.820] <TB2>     INFO: Test took 200069ms.
[12:05:15.992] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:05:16.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:05:17.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:05:19.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:05:21.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:05:22.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:05:24.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:05:26.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:05:27.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:05:29.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:05:31.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:05:33.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:05:34.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:05:36.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:05:38.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:05:39.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:05:41.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:05:43.087] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246890496
[12:05:43.091] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.4977 for pixel 6/0 mean/min/max = 46.9406/32.3419/61.5394
[12:05:43.091] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.9968 for pixel 22/79 mean/min/max = 47.2962/34.4966/60.0959
[12:05:43.092] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 64.6325 for pixel 0/8 mean/min/max = 49.0318/33.3437/64.7199
[12:05:43.092] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.4856 for pixel 10/1 mean/min/max = 45.8757/32.1714/59.5799
[12:05:43.092] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.643 for pixel 0/55 mean/min/max = 46.0602/32.3826/59.7377
[12:05:43.093] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 66.7663 for pixel 32/1 mean/min/max = 49.9323/32.7785/67.0861
[12:05:43.093] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 69.7861 for pixel 27/2 mean/min/max = 50.1926/29.8594/70.5257
[12:05:43.093] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 80.3904 for pixel 51/61 mean/min/max = 49.9008/18.6267/81.1749
[12:05:43.094] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 86.289 for pixel 14/1 mean/min/max = 52.4834/18.3613/86.6055
[12:05:43.094] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 71.8775 for pixel 34/1 mean/min/max = 49.2948/25.8316/72.7579
[12:05:43.094] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 65.1676 for pixel 3/1 mean/min/max = 47.9293/30.6863/65.1723
[12:05:43.095] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.9094 for pixel 5/35 mean/min/max = 47.6333/34.3147/60.9519
[12:05:43.095] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.795 for pixel 40/12 mean/min/max = 44.5099/32.165/56.8547
[12:05:43.095] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.3204 for pixel 12/79 mean/min/max = 45.6056/32.7033/58.5078
[12:05:43.096] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.2119 for pixel 25/3 mean/min/max = 46.5052/32.7879/60.2225
[12:05:43.096] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.9962 for pixel 10/0 mean/min/max = 47.1623/34.2417/60.0829
[12:05:43.096] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:05:43.228] <TB2>     INFO: Expecting 411648 events.
[12:05:50.809] <TB2>     INFO: 411648 events read in total (6865ms).
[12:05:50.816] <TB2>     INFO: Expecting 411648 events.
[12:05:58.282] <TB2>     INFO: 411648 events read in total (6802ms).
[12:05:58.291] <TB2>     INFO: Expecting 411648 events.
[12:06:05.780] <TB2>     INFO: 411648 events read in total (6821ms).
[12:06:05.791] <TB2>     INFO: Expecting 411648 events.
[12:06:13.281] <TB2>     INFO: 411648 events read in total (6824ms).
[12:06:13.294] <TB2>     INFO: Expecting 411648 events.
[12:06:20.872] <TB2>     INFO: 411648 events read in total (6921ms).
[12:06:20.887] <TB2>     INFO: Expecting 411648 events.
[12:06:28.530] <TB2>     INFO: 411648 events read in total (6981ms).
[12:06:28.548] <TB2>     INFO: Expecting 411648 events.
[12:06:36.181] <TB2>     INFO: 411648 events read in total (6982ms).
[12:06:36.202] <TB2>     INFO: Expecting 411648 events.
[12:06:43.673] <TB2>     INFO: 411648 events read in total (6821ms).
[12:06:43.693] <TB2>     INFO: Expecting 411648 events.
[12:06:51.282] <TB2>     INFO: 411648 events read in total (6929ms).
[12:06:51.306] <TB2>     INFO: Expecting 411648 events.
[12:06:58.932] <TB2>     INFO: 411648 events read in total (6973ms).
[12:06:58.958] <TB2>     INFO: Expecting 411648 events.
[12:07:06.575] <TB2>     INFO: 411648 events read in total (6975ms).
[12:07:06.604] <TB2>     INFO: Expecting 411648 events.
[12:07:14.274] <TB2>     INFO: 411648 events read in total (7023ms).
[12:07:14.305] <TB2>     INFO: Expecting 411648 events.
[12:07:21.001] <TB2>     INFO: 411648 events read in total (7057ms).
[12:07:22.036] <TB2>     INFO: Expecting 411648 events.
[12:07:29.619] <TB2>     INFO: 411648 events read in total (6954ms).
[12:07:29.657] <TB2>     INFO: Expecting 411648 events.
[12:07:37.245] <TB2>     INFO: 411648 events read in total (6947ms).
[12:07:37.283] <TB2>     INFO: Expecting 411648 events.
[12:07:44.951] <TB2>     INFO: 411648 events read in total (7029ms).
[12:07:44.993] <TB2>     INFO: Test took 121897ms.
[12:07:45.486] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2977 < 35 for itrim = 122; old thr = 34.1038 ... break
[12:07:45.514] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2412 < 35 for itrim = 107; old thr = 34.6493 ... break
[12:07:45.536] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0381 < 35 for itrim = 117; old thr = 33.9829 ... break
[12:07:45.567] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7627 < 35 for itrim = 109; old thr = 33.9662 ... break
[12:07:45.593] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.031 < 35 for itrim = 97; old thr = 34.6687 ... break
[12:07:45.624] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3701 < 35 for itrim = 130; old thr = 34.5122 ... break
[12:07:45.655] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0152 < 35 for itrim = 135; old thr = 34.894 ... break
[12:07:45.656] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 37.5408 < 35 for itrim = 91; old thr = 99 ... break
[12:07:45.666] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1897 < 35 for itrim = 138; old thr = 34.1488 ... break
[12:07:45.688] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1607 < 35 for itrim = 132; old thr = 34.6096 ... break
[12:07:45.711] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.491 < 35 for itrim+1 = 103; old thr = 34.6149 ... break
[12:07:45.752] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1394 < 35 for itrim = 122; old thr = 34.6076 ... break
[12:07:45.792] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1436 < 35 for itrim = 105; old thr = 34.4093 ... break
[12:07:45.815] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6739 < 35 for itrim+1 = 97; old thr = 34.6868 ... break
[12:07:45.838] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0064 < 35 for itrim = 99; old thr = 33.6609 ... break
[12:07:45.872] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0806 < 35 for itrim = 114; old thr = 34.4028 ... break
[12:07:45.948] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:07:45.958] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:07:45.958] <TB2>     INFO:     run 1 of 1
[12:07:45.958] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:07:46.301] <TB2>     INFO: Expecting 5025280 events.
[12:08:22.350] <TB2>     INFO: 875016 events read in total (35334ms).
[12:08:57.487] <TB2>     INFO: 1746536 events read in total (70471ms).
[12:09:32.733] <TB2>     INFO: 2617456 events read in total (105717ms).
[12:10:07.799] <TB2>     INFO: 3478848 events read in total (140783ms).
[12:10:42.791] <TB2>     INFO: 4336032 events read in total (175776ms).
[12:11:11.043] <TB2>     INFO: 5025280 events read in total (204027ms).
[12:11:11.118] <TB2>     INFO: Test took 205160ms.
[12:11:11.291] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:11:11.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:11:13.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:11:14.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:11:16.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:11:17.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:11:19.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:11:21.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:11:22.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:11:24.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:11:26.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:11:28.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:11:29.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:11:31.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:11:32.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:11:34.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:11:36.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:11:37.662] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 417341440
[12:11:37.664] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 2.500000 .. 255.000000
[12:11:37.739] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 255 (-1/-1) hits flags = 528 (plus default)
[12:11:37.749] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:11:37.749] <TB2>     INFO:     run 1 of 1
[12:11:37.749] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:11:38.092] <TB2>     INFO: Expecting 8453120 events.
[12:12:11.684] <TB2>     INFO: 824168 events read in total (32869ms).
[12:12:45.689] <TB2>     INFO: 1648656 events read in total (66874ms).
[12:13:19.586] <TB2>     INFO: 2472664 events read in total (100771ms).
[12:13:54.021] <TB2>     INFO: 3297224 events read in total (135206ms).
[12:14:28.357] <TB2>     INFO: 4122272 events read in total (169542ms).
[12:15:02.191] <TB2>     INFO: 4947344 events read in total (203376ms).
[12:15:36.445] <TB2>     INFO: 5771464 events read in total (237630ms).
[12:16:09.918] <TB2>     INFO: 6594512 events read in total (271103ms).
[12:16:44.037] <TB2>     INFO: 7416536 events read in total (305222ms).
[12:17:17.376] <TB2>     INFO: 8238592 events read in total (338561ms).
[12:17:26.606] <TB2>     INFO: 8453120 events read in total (347791ms).
[12:17:26.717] <TB2>     INFO: Test took 348968ms.
[12:17:27.033] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:17:27.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:17:29.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:17:31.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:17:33.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:17:35.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:17:37.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:17:39.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:17:41.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:17:43.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:17:45.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:17:47.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:17:49.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:17:51.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:17:53.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:17:55.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:17:57.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:17:59.187] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 330354688
[12:17:59.268] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.015386 .. 113.689902
[12:17:59.342] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 123 (-1/-1) hits flags = 528 (plus default)
[12:17:59.352] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:17:59.352] <TB2>     INFO:     run 1 of 1
[12:17:59.352] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:17:59.695] <TB2>     INFO: Expecting 3893760 events.
[12:18:36.400] <TB2>     INFO: 885624 events read in total (35988ms).
[12:19:12.053] <TB2>     INFO: 1771728 events read in total (71641ms).
[12:19:47.577] <TB2>     INFO: 2657728 events read in total (107165ms).
[12:20:23.299] <TB2>     INFO: 3542640 events read in total (142887ms).
[12:20:37.765] <TB2>     INFO: 3893760 events read in total (157354ms).
[12:20:37.817] <TB2>     INFO: Test took 158466ms.
[12:20:37.948] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:20:38.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:20:39.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:20:41.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:20:42.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:20:44.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:20:45.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:20:47.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:20:48.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:20:49.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:20:51.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:20:52.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:20:54.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:20:55.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:20:57.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:20:58.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:21:00.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:21:01.728] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248074240
[12:21:01.809] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.979277 .. 103.726986
[12:21:01.883] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 113 (-1/-1) hits flags = 528 (plus default)
[12:21:01.893] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:21:01.893] <TB2>     INFO:     run 1 of 1
[12:21:01.894] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:21:02.236] <TB2>     INFO: Expecting 3461120 events.
[12:21:37.522] <TB2>     INFO: 887352 events read in total (34571ms).
[12:22:13.137] <TB2>     INFO: 1774352 events read in total (70186ms).
[12:22:48.001] <TB2>     INFO: 2661208 events read in total (106050ms).
[12:23:21.476] <TB2>     INFO: 3461120 events read in total (138525ms).
[12:23:21.537] <TB2>     INFO: Test took 139643ms.
[12:23:21.663] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:23:21.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:23:23.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:23:24.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:23:26.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:23:27.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:23:28.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:23:30.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:23:31.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:23:33.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:23:34.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:23:35.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:23:37.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:23:38.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:23:40.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:23:41.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:23:43.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:23:44.449] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287461376
[12:23:44.531] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.356457 .. 103.645554
[12:23:44.606] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 113 (-1/-1) hits flags = 528 (plus default)
[12:23:44.616] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:23:44.616] <TB2>     INFO:     run 1 of 1
[12:23:44.616] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:23:44.960] <TB2>     INFO: Expecting 3394560 events.
[12:24:19.803] <TB2>     INFO: 878760 events read in total (34128ms).
[12:24:55.650] <TB2>     INFO: 1757424 events read in total (69976ms).
[12:25:31.414] <TB2>     INFO: 2636480 events read in total (105739ms).
[12:26:02.243] <TB2>     INFO: 3394560 events read in total (136568ms).
[12:26:02.305] <TB2>     INFO: Test took 137689ms.
[12:26:02.432] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:02.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:26:04.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:26:05.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:26:06.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:26:08.259] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:26:09.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:26:11.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:26:12.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:26:13.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:26:15.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:26:16.673] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:26:18.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:26:19.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:26:20.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:26:22.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:26:23.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:26:25.193] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296398848
[12:26:25.275] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:26:25.275] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:26:25.286] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:26:25.286] <TB2>     INFO:     run 1 of 1
[12:26:25.286] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:26:25.629] <TB2>     INFO: Expecting 1364480 events.
[12:27:05.517] <TB2>     INFO: 1077936 events read in total (39173ms).
[12:27:15.838] <TB2>     INFO: 1364480 events read in total (49495ms).
[12:27:15.861] <TB2>     INFO: Test took 50575ms.
[12:27:15.900] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:15.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:27:16.947] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:27:17.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:27:18.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:27:19.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:27:20.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:27:21.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:27:22.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:27:23.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:27:24.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:27:25.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:27:26.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:27:27.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:27:28.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:27:29.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:27:30.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:27:31.270] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362598400
[12:27:31.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C0.dat
[12:27:31.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C1.dat
[12:27:31.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C2.dat
[12:27:31.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C3.dat
[12:27:31.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C4.dat
[12:27:31.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C5.dat
[12:27:31.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C6.dat
[12:27:31.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C7.dat
[12:27:31.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C8.dat
[12:27:31.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C9.dat
[12:27:31.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C10.dat
[12:27:31.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C11.dat
[12:27:31.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C12.dat
[12:27:31.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C13.dat
[12:27:31.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C14.dat
[12:27:31.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C15.dat
[12:27:31.304] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C0.dat
[12:27:31.311] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C1.dat
[12:27:31.319] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C2.dat
[12:27:31.326] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C3.dat
[12:27:31.333] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C4.dat
[12:27:31.340] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C5.dat
[12:27:31.347] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C6.dat
[12:27:31.354] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C7.dat
[12:27:31.361] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C8.dat
[12:27:31.368] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C9.dat
[12:27:31.375] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C10.dat
[12:27:31.382] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C11.dat
[12:27:31.389] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C12.dat
[12:27:31.396] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C13.dat
[12:27:31.403] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C14.dat
[12:27:31.410] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//trimParameters35_C15.dat
[12:27:31.417] <TB2>     INFO: PixTestTrim::trimTest() done
[12:27:31.417] <TB2>     INFO: vtrim:     122 107 117 109  97 130 135  91 138 132 103 122 105  97  99 114 
[12:27:31.417] <TB2>     INFO: vthrcomp:   85 105 107 102 103 105 109 109  94 101  93 110 102  94 102  89 
[12:27:31.417] <TB2>     INFO: vcal mean:  34.90  34.96  34.99  34.89  34.94  35.06  34.99  34.77  34.72  35.02  35.02  34.93  34.92  34.91  34.94  34.92 
[12:27:31.417] <TB2>     INFO: vcal RMS:    0.89   0.86   0.90   0.91   0.88   1.08   1.42   3.99   3.57   1.28   1.04   0.88   0.85   1.00   1.06   1.00 
[12:27:31.417] <TB2>     INFO: bits mean:   9.50   8.80   8.59   9.63   9.00   8.54   9.10   6.64   9.01   9.09   8.66   8.94   9.65   9.75   9.73   9.17 
[12:27:31.417] <TB2>     INFO: bits RMS:    2.59   2.54   2.64   2.62   2.83   2.46   2.32   3.10   2.54   2.64   2.76   2.40   2.72   2.49   2.45   2.44 
[12:27:31.431] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:31.431] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:27:31.431] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:31.434] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:27:31.434] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:27:31.444] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:27:31.444] <TB2>     INFO:     run 1 of 1
[12:27:31.444] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:27:31.789] <TB2>     INFO: Expecting 4160000 events.
[12:28:20.164] <TB2>     INFO: 1220635 events read in total (47660ms).
[12:29:07.216] <TB2>     INFO: 2417305 events read in total (94712ms).
[12:29:53.864] <TB2>     INFO: 3595890 events read in total (141360ms).
[12:30:15.342] <TB2>     INFO: 4160000 events read in total (162838ms).
[12:30:15.393] <TB2>     INFO: Test took 163949ms.
[12:30:15.494] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:30:15.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:30:17.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:30:19.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:30:21.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:30:23.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:30:25.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:30:26.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:30:28.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:30:30.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:30:32.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:30:34.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:30:36.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:30:38.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:30:40.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:30:41.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:30:43.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:30:45.720] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 363692032
[12:30:45.721] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:30:45.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:30:45.794] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 214 (-1/-1) hits flags = 528 (plus default)
[12:30:45.805] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:30:45.805] <TB2>     INFO:     run 1 of 1
[12:30:45.805] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:30:46.149] <TB2>     INFO: Expecting 4472000 events.
[12:31:32.691] <TB2>     INFO: 1126515 events read in total (45827ms).
[12:32:18.104] <TB2>     INFO: 2236355 events read in total (91240ms).
[12:33:01.799] <TB2>     INFO: 3332870 events read in total (134935ms).
[12:33:46.595] <TB2>     INFO: 4426800 events read in total (179731ms).
[12:33:48.804] <TB2>     INFO: 4472000 events read in total (181940ms).
[12:33:48.870] <TB2>     INFO: Test took 183065ms.
[12:33:49.013] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:33:49.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:33:51.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:33:53.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:33:55.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:33:57.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:33:59.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:34:01.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:34:03.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:34:05.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:34:07.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:34:09.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:34:11.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:34:13.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:34:15.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:34:17.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:34:19.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:34:21.054] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352505856
[12:34:21.055] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:34:21.128] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:34:21.128] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 222 (-1/-1) hits flags = 528 (plus default)
[12:34:21.138] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:34:21.139] <TB2>     INFO:     run 1 of 1
[12:34:21.139] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:34:21.482] <TB2>     INFO: Expecting 4638400 events.
[12:35:07.404] <TB2>     INFO: 1108330 events read in total (45207ms).
[12:35:52.193] <TB2>     INFO: 2201520 events read in total (89997ms).
[12:36:36.683] <TB2>     INFO: 3281345 events read in total (134486ms).
[12:37:21.224] <TB2>     INFO: 4357610 events read in total (179027ms).
[12:37:33.134] <TB2>     INFO: 4638400 events read in total (190938ms).
[12:37:33.199] <TB2>     INFO: Test took 192061ms.
[12:37:33.356] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:37:33.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:37:35.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:37:37.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:37:39.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:37:41.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:37:43.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:37:45.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:37:47.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:37:49.873] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:37:51.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:37:54.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:37:56.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:37:58.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:38:00.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:38:02.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:38:04.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:38:06.352] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358092800
[12:38:06.353] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:38:06.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:38:06.426] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 230 (-1/-1) hits flags = 528 (plus default)
[12:38:06.436] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:38:06.436] <TB2>     INFO:     run 1 of 1
[12:38:06.436] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:38:06.779] <TB2>     INFO: Expecting 4804800 events.
[12:38:52.324] <TB2>     INFO: 1090805 events read in total (44830ms).
[12:39:36.815] <TB2>     INFO: 2167720 events read in total (89321ms).
[12:40:20.954] <TB2>     INFO: 3233790 events read in total (133460ms).
[12:41:05.064] <TB2>     INFO: 4294070 events read in total (177570ms).
[12:41:26.533] <TB2>     INFO: 4804800 events read in total (199039ms).
[12:41:26.602] <TB2>     INFO: Test took 200167ms.
[12:41:26.763] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:41:27.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:41:29.113] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:41:31.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:41:33.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:41:35.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:41:37.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:41:39.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:41:41.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:41:43.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:41:45.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:41:48.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:41:50.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:41:52.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:41:54.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:41:56.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:41:58.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:42:00.464] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 448364544
[12:42:00.465] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:42:00.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:42:00.541] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 240 (-1/-1) hits flags = 528 (plus default)
[12:42:00.552] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:42:00.552] <TB2>     INFO:     run 1 of 1
[12:42:00.552] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:42:00.896] <TB2>     INFO: Expecting 5012800 events.
[12:42:45.903] <TB2>     INFO: 1073075 events read in total (44288ms).
[12:43:29.832] <TB2>     INFO: 2131180 events read in total (88217ms).
[12:44:13.676] <TB2>     INFO: 3180720 events read in total (132061ms).
[12:44:57.303] <TB2>     INFO: 4224460 events read in total (175688ms).
[12:45:30.292] <TB2>     INFO: 5012800 events read in total (208677ms).
[12:45:30.359] <TB2>     INFO: Test took 209808ms.
[12:45:30.537] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:45:30.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:45:32.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:45:35.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:45:37.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:45:39.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:45:41.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:45:43.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:45:45.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:45:47.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:45:50.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:45:52.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:45:54.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:45:56.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:45:58.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:46:00.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:46:02.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:46:04.867] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352505856
[12:46:04.868] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.53997, thr difference RMS: 1.51577
[12:46:04.868] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 11.34, thr difference RMS: 1.34206
[12:46:04.868] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.8076, thr difference RMS: 1.44214
[12:46:04.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.6955, thr difference RMS: 1.24735
[12:46:04.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.6929, thr difference RMS: 1.26385
[12:46:04.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.2223, thr difference RMS: 1.7149
[12:46:04.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.2716, thr difference RMS: 2.13663
[12:46:04.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.1134, thr difference RMS: 2.59945
[12:46:04.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.81841, thr difference RMS: 2.49177
[12:46:04.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.3189, thr difference RMS: 1.94025
[12:46:04.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.73552, thr difference RMS: 1.84975
[12:46:04.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.4187, thr difference RMS: 1.33425
[12:46:04.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.8185, thr difference RMS: 1.69191
[12:46:04.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.83522, thr difference RMS: 1.61146
[12:46:04.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 11.6193, thr difference RMS: 1.29921
[12:46:04.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.08817, thr difference RMS: 1.49872
[12:46:04.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.41316, thr difference RMS: 1.50655
[12:46:04.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 11.3686, thr difference RMS: 1.33355
[12:46:04.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.7465, thr difference RMS: 1.44
[12:46:04.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.5584, thr difference RMS: 1.2305
[12:46:04.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.6962, thr difference RMS: 1.24115
[12:46:04.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.1409, thr difference RMS: 1.72501
[12:46:04.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.2223, thr difference RMS: 2.12191
[12:46:04.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.089, thr difference RMS: 2.59654
[12:46:04.873] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.74423, thr difference RMS: 2.49145
[12:46:04.873] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.3006, thr difference RMS: 1.92483
[12:46:04.873] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.72905, thr difference RMS: 1.81675
[12:46:04.873] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.5053, thr difference RMS: 1.30802
[12:46:04.873] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.82219, thr difference RMS: 1.68838
[12:46:04.873] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.78846, thr difference RMS: 1.58577
[12:46:04.874] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 11.6569, thr difference RMS: 1.26308
[12:46:04.874] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.0037, thr difference RMS: 1.48104
[12:46:04.874] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.40399, thr difference RMS: 1.53172
[12:46:04.874] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 11.4624, thr difference RMS: 1.34291
[12:46:04.874] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.8304, thr difference RMS: 1.45235
[12:46:04.875] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.5041, thr difference RMS: 1.23338
[12:46:04.875] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.8342, thr difference RMS: 1.25192
[12:46:04.875] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.1376, thr difference RMS: 1.68786
[12:46:04.875] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.2297, thr difference RMS: 2.12583
[12:46:04.875] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.3307, thr difference RMS: 2.61321
[12:46:04.876] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.82129, thr difference RMS: 2.49321
[12:46:04.876] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.4654, thr difference RMS: 1.8904
[12:46:04.876] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.88633, thr difference RMS: 1.86969
[12:46:04.876] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.6498, thr difference RMS: 1.32195
[12:46:04.876] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.93295, thr difference RMS: 1.71409
[12:46:04.877] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.90487, thr difference RMS: 1.60868
[12:46:04.877] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 11.9614, thr difference RMS: 1.22638
[12:46:04.877] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.08805, thr difference RMS: 1.49851
[12:46:04.877] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.50353, thr difference RMS: 1.48187
[12:46:04.877] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 11.5955, thr difference RMS: 1.3186
[12:46:04.877] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.9765, thr difference RMS: 1.41084
[12:46:04.878] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.5438, thr difference RMS: 1.24247
[12:46:04.878] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.9409, thr difference RMS: 1.227
[12:46:04.878] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.2944, thr difference RMS: 1.69729
[12:46:04.878] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.3197, thr difference RMS: 2.05205
[12:46:04.878] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.3861, thr difference RMS: 2.6022
[12:46:04.879] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.79315, thr difference RMS: 2.49553
[12:46:04.879] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.5617, thr difference RMS: 1.85102
[12:46:04.879] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.92918, thr difference RMS: 1.85625
[12:46:04.879] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.7495, thr difference RMS: 1.30845
[12:46:04.879] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.93016, thr difference RMS: 1.70805
[12:46:04.880] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.0378, thr difference RMS: 1.59973
[12:46:04.880] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 12.155, thr difference RMS: 1.21896
[12:46:04.880] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.04365, thr difference RMS: 1.49171
[12:46:04.986] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[12:46:04.988] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2830 seconds
[12:46:04.988] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:46:05.700] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:46:05.701] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:46:05.705] <TB2>     INFO: ######################################################################
[12:46:05.705] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[12:46:05.705] <TB2>     INFO: ######################################################################
[12:46:05.705] <TB2>     INFO:    ----------------------------------------------------------------------
[12:46:05.705] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:46:05.705] <TB2>     INFO:    ----------------------------------------------------------------------
[12:46:05.705] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:46:05.717] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:46:05.717] <TB2>     INFO:     run 1 of 1
[12:46:05.717] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:46:06.059] <TB2>     INFO: Expecting 59072000 events.
[12:46:35.144] <TB2>     INFO: 1074400 events read in total (28370ms).
[12:47:03.678] <TB2>     INFO: 2144000 events read in total (56904ms).
[12:47:32.233] <TB2>     INFO: 3217800 events read in total (85459ms).
[12:48:00.707] <TB2>     INFO: 4286600 events read in total (113933ms).
[12:48:29.198] <TB2>     INFO: 5359000 events read in total (142424ms).
[12:48:57.637] <TB2>     INFO: 6430000 events read in total (170863ms).
[12:49:26.134] <TB2>     INFO: 7503600 events read in total (199360ms).
[12:49:54.654] <TB2>     INFO: 8574200 events read in total (227880ms).
[12:50:23.096] <TB2>     INFO: 9646600 events read in total (256322ms).
[12:50:51.681] <TB2>     INFO: 10717800 events read in total (284907ms).
[12:51:20.316] <TB2>     INFO: 11789800 events read in total (313542ms).
[12:51:48.887] <TB2>     INFO: 12861200 events read in total (342113ms).
[12:52:17.505] <TB2>     INFO: 13931000 events read in total (370731ms).
[12:52:46.206] <TB2>     INFO: 15004000 events read in total (399432ms).
[12:53:14.893] <TB2>     INFO: 16074400 events read in total (428119ms).
[12:53:43.552] <TB2>     INFO: 17149200 events read in total (456778ms).
[12:54:12.228] <TB2>     INFO: 18221200 events read in total (485454ms).
[12:54:40.897] <TB2>     INFO: 19293400 events read in total (514123ms).
[12:55:09.524] <TB2>     INFO: 20363000 events read in total (542750ms).
[12:55:38.228] <TB2>     INFO: 21437200 events read in total (571454ms).
[12:56:06.860] <TB2>     INFO: 22509000 events read in total (600086ms).
[12:56:35.471] <TB2>     INFO: 23582400 events read in total (628697ms).
[12:57:04.101] <TB2>     INFO: 24652800 events read in total (657327ms).
[12:57:32.839] <TB2>     INFO: 25726200 events read in total (686065ms).
[12:58:01.531] <TB2>     INFO: 26798200 events read in total (714757ms).
[12:58:30.208] <TB2>     INFO: 27870800 events read in total (743434ms).
[12:58:58.842] <TB2>     INFO: 28942400 events read in total (772068ms).
[12:59:27.050] <TB2>     INFO: 30014600 events read in total (800277ms).
[12:59:54.862] <TB2>     INFO: 31085600 events read in total (828088ms).
[13:00:23.763] <TB2>     INFO: 32158600 events read in total (856989ms).
[13:00:52.660] <TB2>     INFO: 33228200 events read in total (885886ms).
[13:01:21.592] <TB2>     INFO: 34302000 events read in total (914818ms).
[13:01:50.429] <TB2>     INFO: 35371400 events read in total (943655ms).
[13:02:19.252] <TB2>     INFO: 36445800 events read in total (972478ms).
[13:02:48.140] <TB2>     INFO: 37516800 events read in total (1001367ms).
[13:03:17.040] <TB2>     INFO: 38589800 events read in total (1030266ms).
[13:03:45.879] <TB2>     INFO: 39659000 events read in total (1059105ms).
[13:04:14.906] <TB2>     INFO: 40732200 events read in total (1088132ms).
[13:04:43.680] <TB2>     INFO: 41802400 events read in total (1116906ms).
[13:05:12.508] <TB2>     INFO: 42875800 events read in total (1145734ms).
[13:05:41.304] <TB2>     INFO: 43946400 events read in total (1174530ms).
[13:06:10.138] <TB2>     INFO: 45017800 events read in total (1203364ms).
[13:06:38.921] <TB2>     INFO: 46089800 events read in total (1232147ms).
[13:07:07.700] <TB2>     INFO: 47161200 events read in total (1260926ms).
[13:07:36.483] <TB2>     INFO: 48233200 events read in total (1289709ms).
[13:08:05.318] <TB2>     INFO: 49301600 events read in total (1318544ms).
[13:08:34.127] <TB2>     INFO: 50372200 events read in total (1347353ms).
[13:09:02.868] <TB2>     INFO: 51443000 events read in total (1376094ms).
[13:09:31.690] <TB2>     INFO: 52513400 events read in total (1404916ms).
[13:10:00.417] <TB2>     INFO: 53586400 events read in total (1433643ms).
[13:10:29.085] <TB2>     INFO: 54655000 events read in total (1462311ms).
[13:10:58.046] <TB2>     INFO: 55727200 events read in total (1491272ms).
[13:11:27.102] <TB2>     INFO: 56796600 events read in total (1520328ms).
[13:11:55.919] <TB2>     INFO: 57867800 events read in total (1549145ms).
[13:12:24.530] <TB2>     INFO: 58939800 events read in total (1577757ms).
[13:12:28.436] <TB2>     INFO: 59072000 events read in total (1581662ms).
[13:12:28.457] <TB2>     INFO: Test took 1582740ms.
[13:12:28.517] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:28.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:12:28.647] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:29.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:12:29.820] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:31.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:12:31.004] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:32.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:12:32.185] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:33.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:12:33.356] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:34.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:12:34.535] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:35.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:12:35.726] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:36.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:12:36.968] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:38.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:12:38.243] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:39.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:12:39.549] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:40.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:12:40.794] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:41.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:12:41.984] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:43.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:12:43.154] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:44.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:12:44.332] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:45.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:12:45.494] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:46.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:12:46.661] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:12:47.835] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 508473344
[13:12:47.867] <TB2>     INFO: PixTestScurves::scurves() done 
[13:12:47.867] <TB2>     INFO: Vcal mean:  35.14  35.16  35.11  35.14  35.07  35.22  35.40  35.67  35.27  35.40  35.26  35.10  35.13  35.10  35.19  35.09 
[13:12:47.867] <TB2>     INFO: Vcal RMS:    0.79   0.74   0.87   0.78   0.73   0.92   1.15   3.80   3.56   1.24   0.97   0.75   0.73   0.89   0.78   0.90 
[13:12:47.867] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:12:47.943] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:12:47.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:12:47.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:12:47.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:12:47.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:12:47.943] <TB2>     INFO: ######################################################################
[13:12:47.943] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:12:47.943] <TB2>     INFO: ######################################################################
[13:12:47.946] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:12:48.290] <TB2>     INFO: Expecting 41600 events.
[13:12:52.370] <TB2>     INFO: 41600 events read in total (3365ms).
[13:12:52.370] <TB2>     INFO: Test took 4424ms.
[13:12:52.378] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:52.378] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66516
[13:12:52.378] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:12:52.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 43, 32] has eff 3/10
[13:12:52.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 43, 32]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 18, 0] has eff 9/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 18, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 25, 0] has eff 9/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 25, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 37, 0] has eff 9/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 37, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 38, 0] has eff 9/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 38, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 41, 0] has eff 9/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 41, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 49, 45] has eff 0/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 49, 45]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 49, 48] has eff 0/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 49, 48]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 38, 0] has eff 8/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 38, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 42, 0] has eff 0/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 42, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 43, 0] has eff 3/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 43, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 44, 0] has eff 0/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 44, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 45, 0] has eff 0/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 45, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 46, 0] has eff 1/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 46, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 47, 0] has eff 0/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 47, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 48, 0] has eff 0/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 48, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 49, 0] has eff 0/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 49, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 50, 0] has eff 0/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 50, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 0] has eff 0/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 0]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 46, 1] has eff 9/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 46, 1]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 6] has eff 9/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 6]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 58] has eff 9/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 58]
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 62] has eff 9/10
[13:12:52.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 62]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 79] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 79]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 1, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 1, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 2, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 2, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 3, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 3, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 4, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 4, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 5, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 5, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 6, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 6, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 7, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 7, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 8, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 8, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 9, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 9, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 10, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 10, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 11, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 11, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 12, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 12, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 13, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 13, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 14, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 14, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 15, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 15, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 16, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 16, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 17, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 17, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 18, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 18, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 19, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 19, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 20, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 20, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 21, 0] has eff 8/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 21, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 22, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 22, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 23, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 23, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 24, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 24, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 25, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 25, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 27, 0] has eff 3/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 27, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 29, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 29, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 32, 0] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 32, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 36, 0] has eff 9/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 36, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 43, 0] has eff 4/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 43, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 44, 0] has eff 6/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 44, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 46, 0] has eff 9/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 46, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 49, 0] has eff 8/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 49, 0]
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 1] has eff 0/10
[13:12:52.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 1]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 5, 1] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 5, 1]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 3] has eff 6/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 3]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 5] has eff 8/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 5]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 7] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 7]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 10] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 10]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 12] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 12]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 13] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 13]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 14] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 14]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 16] has eff 7/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 16]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 21] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 21]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 23] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 23]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 24] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 24]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 26] has eff 6/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 26]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 27] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 27]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 17, 27] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 17, 27]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 31] has eff 6/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 31]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 32] has eff 8/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 32]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 15, 36] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 15, 36]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 38] has eff 8/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 38]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 40] has eff 8/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 40]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 42] has eff 7/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 42]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 45] has eff 7/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 45]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 3, 45] has eff 0/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 3, 45]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 46] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 46]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 47] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 47]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 3, 47] has eff 4/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 3, 47]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 49] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 49]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 50] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 50]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 52] has eff 8/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 52]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 55] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 55]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 58] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 58]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 59] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 59]
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 60] has eff 9/10
[13:12:52.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 60]
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 12, 60] has eff 9/10
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 12, 60]
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 61] has eff 9/10
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 61]
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 62] has eff 9/10
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 62]
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 65] has eff 7/10
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 65]
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 74] has eff 9/10
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 74]
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 75] has eff 9/10
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 75]
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 6, 78] has eff 9/10
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 6, 78]
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 12, 78] has eff 9/10
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 12, 78]
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 79] has eff 0/10
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 79]
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 9, 0] has eff 9/10
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 9, 0]
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 10, 0] has eff 9/10
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 10, 0]
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 25, 0] has eff 8/10
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 25, 0]
[13:12:52.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 5, 32] has eff 0/10
[13:12:52.387] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 5, 32]
[13:12:52.387] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 39, 78] has eff 0/10
[13:12:52.387] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 39, 78]
[13:12:52.387] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 32, 42] has eff 0/10
[13:12:52.387] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 32, 42]
[13:12:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 107
[13:12:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:12:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:12:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:12:52.725] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:12:53.072] <TB2>     INFO: Expecting 41600 events.
[13:12:57.219] <TB2>     INFO: 41600 events read in total (3432ms).
[13:12:57.219] <TB2>     INFO: Test took 4494ms.
[13:12:57.227] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:57.227] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66548
[13:12:57.227] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:12:57.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.388
[13:12:57.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 174
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.987
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 191
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.282
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 176
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.421
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 180
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.995
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.771
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.239
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 172
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.866
[13:12:57.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 174
[13:12:57.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.266
[13:12:57.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 169
[13:12:57.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.63
[13:12:57.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [38 ,5] phvalue 192
[13:12:57.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.122
[13:12:57.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[13:12:57.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.218
[13:12:57.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[13:12:57.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.471
[13:12:57.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[13:12:57.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.032
[13:12:57.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,7] phvalue 171
[13:12:57.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.562
[13:12:57.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 170
[13:12:57.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.197
[13:12:57.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[13:12:57.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:12:57.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:12:57.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:12:57.319] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:12:57.664] <TB2>     INFO: Expecting 41600 events.
[13:13:01.793] <TB2>     INFO: 41600 events read in total (3414ms).
[13:13:01.794] <TB2>     INFO: Test took 4475ms.
[13:13:01.802] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:01.802] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66474
[13:13:01.802] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:13:01.805] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:13:01.806] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 61minph_roc = 2
[13:13:01.806] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1939
[13:13:01.806] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 69
[13:13:01.806] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.0338
[13:13:01.806] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 91
[13:13:01.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9262
[13:13:01.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 63
[13:13:01.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4584
[13:13:01.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 66
[13:13:01.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.2766
[13:13:01.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 79
[13:13:01.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.3163
[13:13:01.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 66
[13:13:01.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.5458
[13:13:01.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 64
[13:13:01.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3913
[13:13:01.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 70
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.6208
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 73
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.792
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 88
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.4122
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,12] phvalue 78
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0415
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 65
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9182
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 77
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.6851
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.3619
[13:13:01.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[13:13:01.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.1795
[13:13:01.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 86
[13:13:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 0 0
[13:13:02.215] <TB2>     INFO: Expecting 2560 events.
[13:13:03.175] <TB2>     INFO: 2560 events read in total (245ms).
[13:13:03.175] <TB2>     INFO: Test took 1365ms.
[13:13:03.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:03.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 1 1
[13:13:03.683] <TB2>     INFO: Expecting 2560 events.
[13:13:04.641] <TB2>     INFO: 2560 events read in total (243ms).
[13:13:04.642] <TB2>     INFO: Test took 1467ms.
[13:13:04.642] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:04.642] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 2 2
[13:13:05.150] <TB2>     INFO: Expecting 2560 events.
[13:13:06.107] <TB2>     INFO: 2560 events read in total (242ms).
[13:13:06.107] <TB2>     INFO: Test took 1465ms.
[13:13:06.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:06.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 3 3
[13:13:06.614] <TB2>     INFO: Expecting 2560 events.
[13:13:07.572] <TB2>     INFO: 2560 events read in total (243ms).
[13:13:07.573] <TB2>     INFO: Test took 1465ms.
[13:13:07.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:07.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 4 4
[13:13:08.080] <TB2>     INFO: Expecting 2560 events.
[13:13:09.039] <TB2>     INFO: 2560 events read in total (244ms).
[13:13:09.039] <TB2>     INFO: Test took 1466ms.
[13:13:09.039] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:09.040] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 5 5
[13:13:09.547] <TB2>     INFO: Expecting 2560 events.
[13:13:10.506] <TB2>     INFO: 2560 events read in total (244ms).
[13:13:10.506] <TB2>     INFO: Test took 1466ms.
[13:13:10.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:10.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 6 6
[13:13:11.014] <TB2>     INFO: Expecting 2560 events.
[13:13:11.973] <TB2>     INFO: 2560 events read in total (244ms).
[13:13:11.973] <TB2>     INFO: Test took 1466ms.
[13:13:11.974] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:11.974] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 7 7
[13:13:12.482] <TB2>     INFO: Expecting 2560 events.
[13:13:13.440] <TB2>     INFO: 2560 events read in total (243ms).
[13:13:13.441] <TB2>     INFO: Test took 1467ms.
[13:13:13.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:13.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[13:13:13.948] <TB2>     INFO: Expecting 2560 events.
[13:13:14.906] <TB2>     INFO: 2560 events read in total (243ms).
[13:13:14.906] <TB2>     INFO: Test took 1465ms.
[13:13:14.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:14.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 9 9
[13:13:15.413] <TB2>     INFO: Expecting 2560 events.
[13:13:16.370] <TB2>     INFO: 2560 events read in total (242ms).
[13:13:16.370] <TB2>     INFO: Test took 1464ms.
[13:13:16.371] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:16.371] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 12, 10 10
[13:13:16.878] <TB2>     INFO: Expecting 2560 events.
[13:13:17.836] <TB2>     INFO: 2560 events read in total (243ms).
[13:13:17.836] <TB2>     INFO: Test took 1465ms.
[13:13:17.837] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:17.837] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 11 11
[13:13:18.344] <TB2>     INFO: Expecting 2560 events.
[13:13:19.303] <TB2>     INFO: 2560 events read in total (244ms).
[13:13:19.303] <TB2>     INFO: Test took 1466ms.
[13:13:19.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:19.304] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 12 12
[13:13:19.811] <TB2>     INFO: Expecting 2560 events.
[13:13:20.769] <TB2>     INFO: 2560 events read in total (243ms).
[13:13:20.769] <TB2>     INFO: Test took 1465ms.
[13:13:20.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:20.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[13:13:21.277] <TB2>     INFO: Expecting 2560 events.
[13:13:22.236] <TB2>     INFO: 2560 events read in total (245ms).
[13:13:22.237] <TB2>     INFO: Test took 1467ms.
[13:13:22.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:22.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[13:13:22.745] <TB2>     INFO: Expecting 2560 events.
[13:13:23.703] <TB2>     INFO: 2560 events read in total (243ms).
[13:13:23.704] <TB2>     INFO: Test took 1466ms.
[13:13:23.704] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:23.704] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 15 15
[13:13:24.211] <TB2>     INFO: Expecting 2560 events.
[13:13:25.170] <TB2>     INFO: 2560 events read in total (244ms).
[13:13:25.171] <TB2>     INFO: Test took 1467ms.
[13:13:25.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:13:25.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC0
[13:13:25.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC1
[13:13:25.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[13:13:25.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[13:13:25.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[13:13:25.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC5
[13:13:25.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC6
[13:13:25.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 27 on ROC7
[13:13:25.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 27 on ROC8
[13:13:25.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 27 on ROC9
[13:13:25.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[13:13:25.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[13:13:25.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[13:13:25.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[13:13:25.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[13:13:25.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[13:13:25.176] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:13:25.680] <TB2>     INFO: Expecting 655360 events.
[13:13:37.549] <TB2>     INFO: 655360 events read in total (11154ms).
[13:13:37.560] <TB2>     INFO: Expecting 655360 events.
[13:13:49.225] <TB2>     INFO: 655360 events read in total (11102ms).
[13:13:49.240] <TB2>     INFO: Expecting 655360 events.
[13:14:00.558] <TB2>     INFO: 655360 events read in total (10760ms).
[13:14:00.577] <TB2>     INFO: Expecting 655360 events.
[13:14:11.910] <TB2>     INFO: 655360 events read in total (10775ms).
[13:14:11.933] <TB2>     INFO: Expecting 655360 events.
[13:14:23.277] <TB2>     INFO: 655360 events read in total (10790ms).
[13:14:23.304] <TB2>     INFO: Expecting 655360 events.
[13:14:34.704] <TB2>     INFO: 655360 events read in total (10852ms).
[13:14:34.735] <TB2>     INFO: Expecting 655360 events.
[13:14:46.482] <TB2>     INFO: 655360 events read in total (11204ms).
[13:14:46.517] <TB2>     INFO: Expecting 655360 events.
[13:14:58.253] <TB2>     INFO: 655360 events read in total (11197ms).
[13:14:58.293] <TB2>     INFO: Expecting 655360 events.
[13:15:09.968] <TB2>     INFO: 655360 events read in total (11140ms).
[13:15:10.012] <TB2>     INFO: Expecting 655360 events.
[13:15:21.703] <TB2>     INFO: 655360 events read in total (11162ms).
[13:15:21.751] <TB2>     INFO: Expecting 655360 events.
[13:15:33.506] <TB2>     INFO: 655360 events read in total (11227ms).
[13:15:33.559] <TB2>     INFO: Expecting 655360 events.
[13:15:45.313] <TB2>     INFO: 655360 events read in total (11228ms).
[13:15:45.370] <TB2>     INFO: Expecting 655360 events.
[13:15:57.056] <TB2>     INFO: 655360 events read in total (11160ms).
[13:15:57.118] <TB2>     INFO: Expecting 655360 events.
[13:16:08.832] <TB2>     INFO: 655360 events read in total (11188ms).
[13:16:08.896] <TB2>     INFO: Expecting 655360 events.
[13:16:20.673] <TB2>     INFO: 655360 events read in total (11250ms).
[13:16:20.743] <TB2>     INFO: Expecting 655360 events.
[13:16:32.458] <TB2>     INFO: 655360 events read in total (11188ms).
[13:16:32.531] <TB2>     INFO: Test took 187355ms.
[13:16:32.625] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:16:32.931] <TB2>     INFO: Expecting 655360 events.
[13:16:44.419] <TB2>     INFO: 655360 events read in total (10773ms).
[13:16:44.429] <TB2>     INFO: Expecting 655360 events.
[13:16:55.738] <TB2>     INFO: 655360 events read in total (10743ms).
[13:16:55.753] <TB2>     INFO: Expecting 655360 events.
[13:17:07.096] <TB2>     INFO: 655360 events read in total (10782ms).
[13:17:07.115] <TB2>     INFO: Expecting 655360 events.
[13:17:18.466] <TB2>     INFO: 655360 events read in total (10792ms).
[13:17:18.489] <TB2>     INFO: Expecting 655360 events.
[13:17:29.846] <TB2>     INFO: 655360 events read in total (10799ms).
[13:17:29.873] <TB2>     INFO: Expecting 655360 events.
[13:17:41.205] <TB2>     INFO: 655360 events read in total (10780ms).
[13:17:41.236] <TB2>     INFO: Expecting 655360 events.
[13:17:52.530] <TB2>     INFO: 655360 events read in total (10744ms).
[13:17:52.566] <TB2>     INFO: Expecting 655360 events.
[13:18:03.686] <TB2>     INFO: 655360 events read in total (10570ms).
[13:18:03.725] <TB2>     INFO: Expecting 655360 events.
[13:18:14.933] <TB2>     INFO: 655360 events read in total (10639ms).
[13:18:14.977] <TB2>     INFO: Expecting 655360 events.
[13:18:26.191] <TB2>     INFO: 655360 events read in total (10656ms).
[13:18:26.239] <TB2>     INFO: Expecting 655360 events.
[13:18:37.568] <TB2>     INFO: 655360 events read in total (10776ms).
[13:18:37.620] <TB2>     INFO: Expecting 655360 events.
[13:18:48.983] <TB2>     INFO: 655360 events read in total (10831ms).
[13:18:49.039] <TB2>     INFO: Expecting 655360 events.
[13:19:00.395] <TB2>     INFO: 655360 events read in total (10829ms).
[13:19:00.455] <TB2>     INFO: Expecting 655360 events.
[13:19:11.817] <TB2>     INFO: 655360 events read in total (10835ms).
[13:19:11.881] <TB2>     INFO: Expecting 655360 events.
[13:19:23.223] <TB2>     INFO: 655360 events read in total (10815ms).
[13:19:23.292] <TB2>     INFO: Expecting 655360 events.
[13:19:34.647] <TB2>     INFO: 655360 events read in total (10828ms).
[13:19:34.721] <TB2>     INFO: Test took 182096ms.
[13:19:34.891] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.892] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:19:34.892] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.892] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:19:34.892] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:19:34.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:19:34.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:19:34.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:19:34.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:19:34.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.895] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:19:34.895] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.895] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:19:34.895] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.895] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:19:34.895] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.896] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:19:34.896] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.896] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:19:34.896] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:19:34.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:19:34.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:19:34.898] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:19:34.898] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:19:34.898] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:34.905] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:34.912] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:34.919] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:34.926] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:34.933] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:34.939] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:19:34.946] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:19:34.953] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[13:19:34.960] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:34.967] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:34.974] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:34.981] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:34.987] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:34.994] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:34.001] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:35.008] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:35.015] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:19:35.022] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:35.028] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:19:35.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:19:35.064] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C0.dat
[13:19:35.064] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C1.dat
[13:19:35.064] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C2.dat
[13:19:35.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C3.dat
[13:19:35.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C4.dat
[13:19:35.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C5.dat
[13:19:35.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C6.dat
[13:19:35.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C7.dat
[13:19:35.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C8.dat
[13:19:35.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C9.dat
[13:19:35.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C10.dat
[13:19:35.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C11.dat
[13:19:35.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C12.dat
[13:19:35.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C13.dat
[13:19:35.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C14.dat
[13:19:35.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//dacParameters35_C15.dat
[13:19:35.411] <TB2>     INFO: Expecting 41600 events.
[13:19:39.220] <TB2>     INFO: 41600 events read in total (3094ms).
[13:19:39.220] <TB2>     INFO: Test took 4152ms.
[13:19:39.864] <TB2>     INFO: Expecting 41600 events.
[13:19:43.618] <TB2>     INFO: 41600 events read in total (3039ms).
[13:19:43.618] <TB2>     INFO: Test took 4091ms.
[13:19:44.268] <TB2>     INFO: Expecting 41600 events.
[13:19:48.070] <TB2>     INFO: 41600 events read in total (3087ms).
[13:19:48.071] <TB2>     INFO: Test took 4143ms.
[13:19:48.378] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:19:48.509] <TB2>     INFO: Expecting 2560 events.
[13:19:49.467] <TB2>     INFO: 2560 events read in total (243ms).
[13:19:49.467] <TB2>     INFO: Test took 1090ms.
[13:19:49.469] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:19:49.976] <TB2>     INFO: Expecting 2560 events.
[13:19:50.933] <TB2>     INFO: 2560 events read in total (242ms).
[13:19:50.933] <TB2>     INFO: Test took 1464ms.
[13:19:50.935] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:19:51.442] <TB2>     INFO: Expecting 2560 events.
[13:19:52.400] <TB2>     INFO: 2560 events read in total (243ms).
[13:19:52.400] <TB2>     INFO: Test took 1465ms.
[13:19:52.402] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:19:52.909] <TB2>     INFO: Expecting 2560 events.
[13:19:53.867] <TB2>     INFO: 2560 events read in total (243ms).
[13:19:53.867] <TB2>     INFO: Test took 1465ms.
[13:19:53.869] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:19:54.376] <TB2>     INFO: Expecting 2560 events.
[13:19:55.333] <TB2>     INFO: 2560 events read in total (242ms).
[13:19:55.334] <TB2>     INFO: Test took 1465ms.
[13:19:55.335] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:19:55.843] <TB2>     INFO: Expecting 2560 events.
[13:19:56.800] <TB2>     INFO: 2560 events read in total (242ms).
[13:19:56.800] <TB2>     INFO: Test took 1465ms.
[13:19:56.802] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:19:57.309] <TB2>     INFO: Expecting 2560 events.
[13:19:58.266] <TB2>     INFO: 2560 events read in total (242ms).
[13:19:58.267] <TB2>     INFO: Test took 1465ms.
[13:19:58.269] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:19:58.776] <TB2>     INFO: Expecting 2560 events.
[13:19:59.733] <TB2>     INFO: 2560 events read in total (242ms).
[13:19:59.733] <TB2>     INFO: Test took 1464ms.
[13:19:59.735] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:00.242] <TB2>     INFO: Expecting 2560 events.
[13:20:01.199] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:01.199] <TB2>     INFO: Test took 1464ms.
[13:20:01.201] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:01.708] <TB2>     INFO: Expecting 2560 events.
[13:20:02.666] <TB2>     INFO: 2560 events read in total (243ms).
[13:20:02.666] <TB2>     INFO: Test took 1465ms.
[13:20:02.669] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:03.175] <TB2>     INFO: Expecting 2560 events.
[13:20:04.132] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:04.132] <TB2>     INFO: Test took 1463ms.
[13:20:04.134] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:04.642] <TB2>     INFO: Expecting 2560 events.
[13:20:05.599] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:05.600] <TB2>     INFO: Test took 1466ms.
[13:20:05.602] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:06.108] <TB2>     INFO: Expecting 2560 events.
[13:20:07.066] <TB2>     INFO: 2560 events read in total (243ms).
[13:20:07.066] <TB2>     INFO: Test took 1465ms.
[13:20:07.068] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:07.575] <TB2>     INFO: Expecting 2560 events.
[13:20:08.532] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:08.533] <TB2>     INFO: Test took 1465ms.
[13:20:08.534] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:09.042] <TB2>     INFO: Expecting 2560 events.
[13:20:09.999] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:09.999] <TB2>     INFO: Test took 1465ms.
[13:20:09.001] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:10.508] <TB2>     INFO: Expecting 2560 events.
[13:20:11.467] <TB2>     INFO: 2560 events read in total (244ms).
[13:20:11.467] <TB2>     INFO: Test took 1466ms.
[13:20:11.469] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:11.976] <TB2>     INFO: Expecting 2560 events.
[13:20:12.934] <TB2>     INFO: 2560 events read in total (243ms).
[13:20:12.934] <TB2>     INFO: Test took 1465ms.
[13:20:12.936] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:13.443] <TB2>     INFO: Expecting 2560 events.
[13:20:14.401] <TB2>     INFO: 2560 events read in total (243ms).
[13:20:14.401] <TB2>     INFO: Test took 1465ms.
[13:20:14.403] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:14.910] <TB2>     INFO: Expecting 2560 events.
[13:20:15.867] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:15.868] <TB2>     INFO: Test took 1465ms.
[13:20:15.870] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:16.377] <TB2>     INFO: Expecting 2560 events.
[13:20:17.334] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:17.335] <TB2>     INFO: Test took 1465ms.
[13:20:17.337] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:17.844] <TB2>     INFO: Expecting 2560 events.
[13:20:18.801] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:18.802] <TB2>     INFO: Test took 1465ms.
[13:20:18.804] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:19.311] <TB2>     INFO: Expecting 2560 events.
[13:20:20.268] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:20.270] <TB2>     INFO: Test took 1466ms.
[13:20:20.272] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:20.778] <TB2>     INFO: Expecting 2560 events.
[13:20:21.735] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:21.736] <TB2>     INFO: Test took 1464ms.
[13:20:21.738] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:22.245] <TB2>     INFO: Expecting 2560 events.
[13:20:23.202] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:23.202] <TB2>     INFO: Test took 1464ms.
[13:20:23.204] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:23.712] <TB2>     INFO: Expecting 2560 events.
[13:20:24.669] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:24.669] <TB2>     INFO: Test took 1465ms.
[13:20:24.671] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:25.178] <TB2>     INFO: Expecting 2560 events.
[13:20:26.136] <TB2>     INFO: 2560 events read in total (243ms).
[13:20:26.136] <TB2>     INFO: Test took 1465ms.
[13:20:26.138] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:26.645] <TB2>     INFO: Expecting 2560 events.
[13:20:27.603] <TB2>     INFO: 2560 events read in total (243ms).
[13:20:27.603] <TB2>     INFO: Test took 1465ms.
[13:20:27.605] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:28.112] <TB2>     INFO: Expecting 2560 events.
[13:20:29.069] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:29.069] <TB2>     INFO: Test took 1464ms.
[13:20:29.071] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:29.578] <TB2>     INFO: Expecting 2560 events.
[13:20:30.536] <TB2>     INFO: 2560 events read in total (243ms).
[13:20:30.536] <TB2>     INFO: Test took 1465ms.
[13:20:30.538] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:31.045] <TB2>     INFO: Expecting 2560 events.
[13:20:31.003] <TB2>     INFO: 2560 events read in total (243ms).
[13:20:31.003] <TB2>     INFO: Test took 1465ms.
[13:20:32.005] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:32.512] <TB2>     INFO: Expecting 2560 events.
[13:20:33.470] <TB2>     INFO: 2560 events read in total (243ms).
[13:20:33.470] <TB2>     INFO: Test took 1465ms.
[13:20:33.472] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:20:33.979] <TB2>     INFO: Expecting 2560 events.
[13:20:34.936] <TB2>     INFO: 2560 events read in total (242ms).
[13:20:34.937] <TB2>     INFO: Test took 1465ms.
[13:20:35.952] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 468 seconds
[13:20:35.952] <TB2>     INFO: PH scale (per ROC):    75  69  70  76  69  66  63  69  56  77  76  74  75  75  68  71
[13:20:35.952] <TB2>     INFO: PH offset (per ROC):  180 167 187 181 175 189 192 186 187 165 174 182 175 189 191 170
[13:20:36.120] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:20:36.123] <TB2>     INFO: ######################################################################
[13:20:36.123] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:20:36.123] <TB2>     INFO: ######################################################################
[13:20:36.123] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:20:36.134] <TB2>     INFO: scanning low vcal = 10
[13:20:36.472] <TB2>     INFO: Expecting 41600 events.
[13:20:40.176] <TB2>     INFO: 41600 events read in total (2989ms).
[13:20:40.176] <TB2>     INFO: Test took 4042ms.
[13:20:40.178] <TB2>     INFO: scanning low vcal = 20
[13:20:40.685] <TB2>     INFO: Expecting 41600 events.
[13:20:44.391] <TB2>     INFO: 41600 events read in total (2991ms).
[13:20:44.391] <TB2>     INFO: Test took 4213ms.
[13:20:44.392] <TB2>     INFO: scanning low vcal = 30
[13:20:44.899] <TB2>     INFO: Expecting 41600 events.
[13:20:48.640] <TB2>     INFO: 41600 events read in total (3025ms).
[13:20:48.640] <TB2>     INFO: Test took 4248ms.
[13:20:48.642] <TB2>     INFO: scanning low vcal = 40
[13:20:49.138] <TB2>     INFO: Expecting 41600 events.
[13:20:53.327] <TB2>     INFO: 41600 events read in total (3474ms).
[13:20:53.328] <TB2>     INFO: Test took 4685ms.
[13:20:53.331] <TB2>     INFO: scanning low vcal = 50
[13:20:53.752] <TB2>     INFO: Expecting 41600 events.
[13:20:57.981] <TB2>     INFO: 41600 events read in total (3514ms).
[13:20:57.982] <TB2>     INFO: Test took 4651ms.
[13:20:57.986] <TB2>     INFO: scanning low vcal = 60
[13:20:58.407] <TB2>     INFO: Expecting 41600 events.
[13:21:02.634] <TB2>     INFO: 41600 events read in total (3512ms).
[13:21:02.635] <TB2>     INFO: Test took 4649ms.
[13:21:02.638] <TB2>     INFO: scanning low vcal = 70
[13:21:03.060] <TB2>     INFO: Expecting 41600 events.
[13:21:07.285] <TB2>     INFO: 41600 events read in total (3510ms).
[13:21:07.285] <TB2>     INFO: Test took 4647ms.
[13:21:07.288] <TB2>     INFO: scanning low vcal = 80
[13:21:07.711] <TB2>     INFO: Expecting 41600 events.
[13:21:11.944] <TB2>     INFO: 41600 events read in total (3517ms).
[13:21:11.944] <TB2>     INFO: Test took 4655ms.
[13:21:11.947] <TB2>     INFO: scanning low vcal = 90
[13:21:12.370] <TB2>     INFO: Expecting 41600 events.
[13:21:16.598] <TB2>     INFO: 41600 events read in total (3513ms).
[13:21:16.599] <TB2>     INFO: Test took 4652ms.
[13:21:16.603] <TB2>     INFO: scanning low vcal = 100
[13:21:17.025] <TB2>     INFO: Expecting 41600 events.
[13:21:21.387] <TB2>     INFO: 41600 events read in total (3647ms).
[13:21:21.387] <TB2>     INFO: Test took 4784ms.
[13:21:21.390] <TB2>     INFO: scanning low vcal = 110
[13:21:21.812] <TB2>     INFO: Expecting 41600 events.
[13:21:26.041] <TB2>     INFO: 41600 events read in total (3514ms).
[13:21:26.042] <TB2>     INFO: Test took 4652ms.
[13:21:26.045] <TB2>     INFO: scanning low vcal = 120
[13:21:26.467] <TB2>     INFO: Expecting 41600 events.
[13:21:30.692] <TB2>     INFO: 41600 events read in total (3510ms).
[13:21:30.693] <TB2>     INFO: Test took 4648ms.
[13:21:30.696] <TB2>     INFO: scanning low vcal = 130
[13:21:31.119] <TB2>     INFO: Expecting 41600 events.
[13:21:35.346] <TB2>     INFO: 41600 events read in total (3512ms).
[13:21:35.346] <TB2>     INFO: Test took 4650ms.
[13:21:35.349] <TB2>     INFO: scanning low vcal = 140
[13:21:35.772] <TB2>     INFO: Expecting 41600 events.
[13:21:39.004] <TB2>     INFO: 41600 events read in total (3517ms).
[13:21:39.004] <TB2>     INFO: Test took 4655ms.
[13:21:40.007] <TB2>     INFO: scanning low vcal = 150
[13:21:40.429] <TB2>     INFO: Expecting 41600 events.
[13:21:44.655] <TB2>     INFO: 41600 events read in total (3511ms).
[13:21:44.656] <TB2>     INFO: Test took 4649ms.
[13:21:44.659] <TB2>     INFO: scanning low vcal = 160
[13:21:45.081] <TB2>     INFO: Expecting 41600 events.
[13:21:49.308] <TB2>     INFO: 41600 events read in total (3512ms).
[13:21:49.309] <TB2>     INFO: Test took 4650ms.
[13:21:49.312] <TB2>     INFO: scanning low vcal = 170
[13:21:49.734] <TB2>     INFO: Expecting 41600 events.
[13:21:53.964] <TB2>     INFO: 41600 events read in total (3515ms).
[13:21:53.965] <TB2>     INFO: Test took 4653ms.
[13:21:53.969] <TB2>     INFO: scanning low vcal = 180
[13:21:54.389] <TB2>     INFO: Expecting 41600 events.
[13:21:58.617] <TB2>     INFO: 41600 events read in total (3514ms).
[13:21:58.618] <TB2>     INFO: Test took 4649ms.
[13:21:58.621] <TB2>     INFO: scanning low vcal = 190
[13:21:59.043] <TB2>     INFO: Expecting 41600 events.
[13:22:03.271] <TB2>     INFO: 41600 events read in total (3513ms).
[13:22:03.271] <TB2>     INFO: Test took 4650ms.
[13:22:03.274] <TB2>     INFO: scanning low vcal = 200
[13:22:03.696] <TB2>     INFO: Expecting 41600 events.
[13:22:07.928] <TB2>     INFO: 41600 events read in total (3517ms).
[13:22:07.929] <TB2>     INFO: Test took 4655ms.
[13:22:07.932] <TB2>     INFO: scanning low vcal = 210
[13:22:08.354] <TB2>     INFO: Expecting 41600 events.
[13:22:12.582] <TB2>     INFO: 41600 events read in total (3513ms).
[13:22:12.583] <TB2>     INFO: Test took 4651ms.
[13:22:12.586] <TB2>     INFO: scanning low vcal = 220
[13:22:13.008] <TB2>     INFO: Expecting 41600 events.
[13:22:17.238] <TB2>     INFO: 41600 events read in total (3515ms).
[13:22:17.239] <TB2>     INFO: Test took 4653ms.
[13:22:17.242] <TB2>     INFO: scanning low vcal = 230
[13:22:17.664] <TB2>     INFO: Expecting 41600 events.
[13:22:21.890] <TB2>     INFO: 41600 events read in total (3511ms).
[13:22:21.891] <TB2>     INFO: Test took 4649ms.
[13:22:21.894] <TB2>     INFO: scanning low vcal = 240
[13:22:22.317] <TB2>     INFO: Expecting 41600 events.
[13:22:26.545] <TB2>     INFO: 41600 events read in total (3513ms).
[13:22:26.546] <TB2>     INFO: Test took 4652ms.
[13:22:26.549] <TB2>     INFO: scanning low vcal = 250
[13:22:26.972] <TB2>     INFO: Expecting 41600 events.
[13:22:31.199] <TB2>     INFO: 41600 events read in total (3512ms).
[13:22:31.199] <TB2>     INFO: Test took 4650ms.
[13:22:31.204] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:22:31.626] <TB2>     INFO: Expecting 41600 events.
[13:22:35.853] <TB2>     INFO: 41600 events read in total (3512ms).
[13:22:35.854] <TB2>     INFO: Test took 4650ms.
[13:22:35.857] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:22:36.280] <TB2>     INFO: Expecting 41600 events.
[13:22:40.509] <TB2>     INFO: 41600 events read in total (3514ms).
[13:22:40.510] <TB2>     INFO: Test took 4653ms.
[13:22:40.513] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:22:40.934] <TB2>     INFO: Expecting 41600 events.
[13:22:45.161] <TB2>     INFO: 41600 events read in total (3512ms).
[13:22:45.162] <TB2>     INFO: Test took 4649ms.
[13:22:45.165] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:22:45.588] <TB2>     INFO: Expecting 41600 events.
[13:22:49.818] <TB2>     INFO: 41600 events read in total (3515ms).
[13:22:49.819] <TB2>     INFO: Test took 4654ms.
[13:22:49.822] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:22:50.245] <TB2>     INFO: Expecting 41600 events.
[13:22:54.474] <TB2>     INFO: 41600 events read in total (3514ms).
[13:22:54.474] <TB2>     INFO: Test took 4652ms.
[13:22:54.002] <TB2>     INFO: PixTestGainPedestal::measure() done 
[13:22:55.005] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:22:55.005] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:22:55.005] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:22:55.005] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:22:55.006] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:22:55.006] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:22:55.006] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:22:55.006] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:22:55.006] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:22:55.006] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:22:55.007] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:22:55.007] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:22:55.007] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:22:55.007] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:22:55.007] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:22:55.007] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:23:32.588] <TB2>     INFO: PixTestGainPedestal::fit() done
[13:23:32.588] <TB2>     INFO: non-linearity mean:  0.958 0.960 0.959 0.962 0.954 0.962 0.960 0.963 0.959 0.966 0.964 0.954 0.954 0.963 0.962 0.959
[13:23:32.588] <TB2>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.006 0.006 0.006 0.007 0.009 0.011 0.007 0.005 0.008 0.006 0.005 0.007 0.007
[13:23:32.588] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:23:32.610] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:23:32.632] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:23:32.654] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:23:32.676] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:23:32.698] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:23:32.720] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:23:32.742] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:23:32.764] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:23:32.786] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:23:32.808] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:23:32.830] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:23:32.852] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:23:32.874] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:23:32.896] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:23:32.918] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-07_FPIXTest-17C-Nebraska-160811-1146_2016-08-11_11h46m_1470933999//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:23:32.940] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 176 seconds
[13:23:32.940] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:23:32.947] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:23:32.947] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:23:32.950] <TB2>     INFO: ######################################################################
[13:23:32.950] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:23:32.950] <TB2>     INFO: ######################################################################
[13:23:32.952] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:23:32.962] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:23:32.962] <TB2>     INFO:     run 1 of 1
[13:23:32.962] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:23:33.300] <TB2>     INFO: Expecting 3120000 events.
[13:24:21.666] <TB2>     INFO: 1283075 events read in total (47651ms).
[13:25:09.412] <TB2>     INFO: 2564095 events read in total (95398ms).
[13:25:30.367] <TB2>     INFO: 3120000 events read in total (116353ms).
[13:25:30.421] <TB2>     INFO: Test took 117460ms.
[13:25:30.504] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:30.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:25:32.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:25:33.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:25:34.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:25:36.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:25:37.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:25:39.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:25:40.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:25:42.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:25:43.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:25:45.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:25:46.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:25:48.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:25:49.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:25:51.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:25:52.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:25:53.877] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 425107456
[13:25:53.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:25:53.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.4111, RMS = 1.94877
[13:25:53.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[13:25:53.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:25:53.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.1802, RMS = 1.87482
[13:25:53.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[13:25:53.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:25:53.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3024, RMS = 2.13843
[13:25:53.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[13:25:53.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:25:53.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.6659, RMS = 2.06359
[13:25:53.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[13:25:53.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:25:53.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.7184, RMS = 2.15086
[13:25:53.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[13:25:53.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:25:53.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.459, RMS = 2.23324
[13:25:53.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[13:25:53.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:25:53.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9602, RMS = 1.53413
[13:25:53.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[13:25:53.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:25:53.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8117, RMS = 1.35233
[13:25:53.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[13:25:53.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:25:53.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6447, RMS = 1.87959
[13:25:53.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[13:25:53.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:25:53.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2678, RMS = 1.69092
[13:25:53.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[13:25:53.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:25:53.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.0768, RMS = 1.72663
[13:25:53.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[13:25:53.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:25:53.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2692, RMS = 2.00262
[13:25:53.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[13:25:53.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:25:53.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.9434, RMS = 2.36791
[13:25:53.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[13:25:53.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:25:53.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.6695, RMS = 2.41446
[13:25:53.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[13:25:53.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:25:53.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.5437, RMS = 1.98052
[13:25:53.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[13:25:53.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:25:53.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.346, RMS = 2.33131
[13:25:53.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 104
[13:25:53.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:25:53.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3402, RMS = 1.70777
[13:25:53.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:25:53.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:25:53.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.501, RMS = 2.09154
[13:25:53.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:25:53.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:25:53.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.735, RMS = 1.75422
[13:25:53.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[13:25:53.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:25:53.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7404, RMS = 1.70489
[13:25:53.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[13:25:53.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:25:53.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2941, RMS = 1.54091
[13:25:53.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:25:53.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:25:53.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4903, RMS = 1.93666
[13:25:53.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:25:53.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:25:53.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.4365, RMS = 1.57679
[13:25:53.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[13:25:53.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:25:53.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.3665, RMS = 1.9716
[13:25:53.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[13:25:53.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:25:53.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.2928, RMS = 2.04024
[13:25:53.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[13:25:53.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:25:53.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9605, RMS = 1.71056
[13:25:53.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[13:25:53.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:25:53.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0511, RMS = 1.09644
[13:25:53.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:25:53.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:25:53.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3907, RMS = 1.17769
[13:25:53.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:25:53.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:25:53.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1348, RMS = 1.96884
[13:25:53.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[13:25:53.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:25:53.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7743, RMS = 1.8883
[13:25:53.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[13:25:53.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:25:53.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7185, RMS = 1.39049
[13:25:53.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:25:53.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:25:53.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.2315, RMS = 2.12256
[13:25:53.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:25:53.930] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[13:25:53.930] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    5    3  113   88   35    7    0    0    0    0    0
[13:25:53.930] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:25:54.024] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:25:54.024] <TB2>     INFO: enter test to run
[13:25:54.024] <TB2>     INFO:   test:  no parameter change
[13:25:54.025] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 400.3mA
[13:25:54.026] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[13:25:54.026] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[13:25:54.026] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:25:54.421] <TB2>    QUIET: Connection to board 141 closed.
[13:25:54.423] <TB2>     INFO: pXar: this is the end, my friend
[13:25:54.423] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
