

================================================================
== Vivado HLS Report for 'warp_stream_accel'
================================================================
* Date:           Fri Jul 31 10:42:35 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        warpPerpective
* Solution:       FullHD_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.913|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |  123|  2162200|  119|  2162196| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+-----+---------+-----+---------+----------+
        |                   |                |    Latency    |    Interval   | Pipeline |
        |      Instance     |     Module     | min |   max   | min |   max   |   Type   |
        +-------------------+----------------+-----+---------+-----+---------+----------+
        |warpTransform_U0   |warpTransform   |  120|  2162197|  119|  2162196| dataflow |
        |AXIvideo2xfMat_U0  |AXIvideo2xfMat  |    3|  2079003|    3|  2079003|   none   |
        |xfMat2AXIvideo_U0  |xfMat2AXIvideo  |    1|  2077921|    1|  2077921|   none   |
        |Block_proc_U0      |Block_proc      |    0|        0|    0|        0|   none   |
        +-------------------+----------------+-----+---------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     46|
|FIFO             |        0|      -|      50|    232|
|Instance         |      116|     55|   13162|  22897|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|       9|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      116|     55|   13221|  23229|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       41|     25|      12|     43|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+-------+-------+
    |      Instance     |     Module     | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------+----------------+---------+-------+-------+-------+
    |AXIvideo2xfMat_U0  |AXIvideo2xfMat  |        0|      0|    151|    464|
    |Block_proc_U0      |Block_proc      |        0|      0|      2|     47|
    |warpTransform_U0   |warpTransform   |      116|     55|  12883|  22010|
    |xfMat2AXIvideo_U0  |xfMat2AXIvideo  |        0|      0|    126|    376|
    +-------------------+----------------+---------+-------+-------+-------+
    |Total              |                |      116|     55|  13162|  22897|
    +-------------------+----------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+---+----+------+-----+---------+
    |         Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +----------------------+---------+---+----+------+-----+---------+
    |imgInput1_cols_c5_U   |        0|  5|  24|     2|   12|       24|
    |imgInput1_cols_c_U    |        0|  5|  24|     2|   12|       24|
    |imgInput1_data_V_U    |        0|  5|  20|     1|    8|        8|
    |imgInput1_rows_c4_U   |        0|  5|  24|     2|   12|       24|
    |imgInput1_rows_c_U    |        0|  5|  24|     2|   12|       24|
    |imgOutput1_cols_c7_U  |        0|  5|  24|     2|   12|       24|
    |imgOutput1_cols_c_U   |        0|  5|  24|     3|   12|       36|
    |imgOutput1_data_V_U   |        0|  5|  20|     1|    8|        8|
    |imgOutput1_rows_c6_U  |        0|  5|  24|     2|   12|       24|
    |imgOutput1_rows_c_U   |        0|  5|  24|     3|   12|       36|
    +----------------------+---------+---+----+------+-----+---------+
    |Total                 |        0| 50| 232|    20|  112|      232|
    +----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2xfMat_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Block_proc_U0_ap_ready_count        |     +    |      0|  0|  10|           2|           1|
    |warpTransform_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |AXIvideo2xfMat_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Block_proc_U0_ap_start              |    and   |      0|  0|   2|           1|           1|
    |ap_idle                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                       |    and   |      0|  0|   2|           1|           1|
    |warpTransform_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIvideo2xfMat_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_warpTransform_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  46|          14|          11|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |AXIvideo2xfMat_U0_ap_ready_count        |   9|          2|    2|          4|
    |Block_proc_U0_ap_ready_count            |   9|          2|    2|          4|
    |ap_sync_reg_AXIvideo2xfMat_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Block_proc_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_warpTransform_U0_ap_ready   |   9|          2|    1|          2|
    |warpTransform_U0_ap_ready_count         |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  54|         12|    9|         18|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |AXIvideo2xfMat_U0_ap_ready_count        |  2|   0|    2|          0|
    |Block_proc_U0_ap_ready_count            |  2|   0|    2|          0|
    |ap_sync_reg_AXIvideo2xfMat_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_warpTransform_U0_ap_ready   |  1|   0|    1|          0|
    |warpTransform_U0_ap_ready_count         |  2|   0|    2|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  9|   0|    9|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------+-----+-----+------------+-------------------+--------------+
|p_src_TDATA   |  in |    8|    axis    |   p_src_V_data_V  |    pointer   |
|p_src_TKEEP   |  in |    1|    axis    |   p_src_V_keep_V  |    pointer   |
|p_src_TSTRB   |  in |    1|    axis    |   p_src_V_strb_V  |    pointer   |
|p_src_TUSER   |  in |    1|    axis    |   p_src_V_user_V  |    pointer   |
|p_src_TLAST   |  in |    1|    axis    |   p_src_V_last_V  |    pointer   |
|p_src_TID     |  in |    1|    axis    |    p_src_V_id_V   |    pointer   |
|p_src_TDEST   |  in |    1|    axis    |   p_src_V_dest_V  |    pointer   |
|p_src_TVALID  |  in |    1|    axis    |   p_src_V_dest_V  |    pointer   |
|p_src_TREADY  | out |    1|    axis    |   p_src_V_dest_V  |    pointer   |
|p_dst_TDATA   | out |    8|    axis    |   p_dst_V_data_V  |    pointer   |
|p_dst_TKEEP   | out |    1|    axis    |   p_dst_V_keep_V  |    pointer   |
|p_dst_TSTRB   | out |    1|    axis    |   p_dst_V_strb_V  |    pointer   |
|p_dst_TUSER   | out |    1|    axis    |   p_dst_V_user_V  |    pointer   |
|p_dst_TLAST   | out |    1|    axis    |   p_dst_V_last_V  |    pointer   |
|p_dst_TID     | out |    1|    axis    |    p_dst_V_id_V   |    pointer   |
|p_dst_TDEST   | out |    1|    axis    |   p_dst_V_dest_V  |    pointer   |
|p_dst_TVALID  | out |    1|    axis    |   p_dst_V_dest_V  |    pointer   |
|p_dst_TREADY  |  in |    1|    axis    |   p_dst_V_dest_V  |    pointer   |
|R_address0    | out |    4|  ap_memory |         R         |     array    |
|R_ce0         | out |    1|  ap_memory |         R         |     array    |
|R_d0          | out |   32|  ap_memory |         R         |     array    |
|R_q0          |  in |   32|  ap_memory |         R         |     array    |
|R_we0         | out |    1|  ap_memory |         R         |     array    |
|R_address1    | out |    4|  ap_memory |         R         |     array    |
|R_ce1         | out |    1|  ap_memory |         R         |     array    |
|R_d1          | out |   32|  ap_memory |         R         |     array    |
|R_q1          |  in |   32|  ap_memory |         R         |     array    |
|R_we1         | out |    1|  ap_memory |         R         |     array    |
|ap_clk        |  in |    1| ap_ctrl_hs | warp_stream_accel | return value |
|ap_rst_n      |  in |    1| ap_ctrl_hs | warp_stream_accel | return value |
|ap_start      |  in |    1| ap_ctrl_hs | warp_stream_accel | return value |
|ap_done       | out |    1| ap_ctrl_hs | warp_stream_accel | return value |
|ap_ready      | out |    1| ap_ctrl_hs | warp_stream_accel | return value |
|ap_idle       | out |    1| ap_ctrl_hs | warp_stream_accel | return value |
+--------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%imgOutput1_cols_c7 = alloca i12, align 2"   --->   Operation 9 'alloca' 'imgOutput1_cols_c7' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%imgOutput1_rows_c6 = alloca i12, align 2"   --->   Operation 10 'alloca' 'imgOutput1_rows_c6' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%imgInput1_cols_c5 = alloca i12, align 2"   --->   Operation 11 'alloca' 'imgInput1_cols_c5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%imgInput1_rows_c4 = alloca i12, align 2"   --->   Operation 12 'alloca' 'imgInput1_rows_c4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%imgOutput1_cols_c = alloca i12, align 2"   --->   Operation 13 'alloca' 'imgOutput1_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%imgOutput1_rows_c = alloca i12, align 2"   --->   Operation 14 'alloca' 'imgOutput1_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%imgInput1_cols_c = alloca i12, align 2"   --->   Operation 15 'alloca' 'imgInput1_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%imgInput1_rows_c = alloca i12, align 2"   --->   Operation 16 'alloca' 'imgInput1_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%imgInput1_data_V = alloca i8, align 1" [warpPerpective/warpPerspective_accel.cpp:9]   --->   Operation 17 'alloca' 'imgInput1_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%imgOutput1_data_V = alloca i8, align 1" [warpPerpective/warpPerspective_accel.cpp:10]   --->   Operation 18 'alloca' 'imgOutput1_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i12* %imgInput1_rows_c, i12* %imgInput1_cols_c, i12* %imgOutput1_rows_c, i12* %imgOutput1_cols_c)"   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2xfMat(i8* %p_src_V_data_V, i1* %p_src_V_keep_V, i1* %p_src_V_strb_V, i1* %p_src_V_user_V, i1* %p_src_V_last_V, i1* %p_src_V_id_V, i1* %p_src_V_dest_V, i12* %imgInput1_rows_c, i12* %imgInput1_cols_c, i8* %imgInput1_data_V, i12* %imgInput1_rows_c4, i12* %imgInput1_cols_c5)" [warpPerpective/warpPerspective_accel.cpp:19]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2xfMat(i8* %p_src_V_data_V, i1* %p_src_V_keep_V, i1* %p_src_V_strb_V, i1* %p_src_V_user_V, i1* %p_src_V_last_V, i1* %p_src_V_id_V, i1* %p_src_V_dest_V, i12* %imgInput1_rows_c, i12* %imgInput1_cols_c, i8* %imgInput1_data_V, i12* %imgInput1_rows_c4, i12* %imgInput1_cols_c5)" [warpPerpective/warpPerspective_accel.cpp:19]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [2/2] (0.00ns)   --->   "call fastcc void @warpTransform(i12* %imgInput1_rows_c4, i12* %imgInput1_cols_c5, i8* %imgInput1_data_V, i12* %imgOutput1_rows_c, i12* %imgOutput1_cols_c, i8* %imgOutput1_data_V, [9 x float]* %R, i12* %imgOutput1_rows_c6, i12* %imgOutput1_cols_c7)" [warpPerpective/warpPerspective_accel.cpp:21]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @warpTransform(i12* %imgInput1_rows_c4, i12* %imgInput1_cols_c5, i8* %imgInput1_data_V, i12* %imgOutput1_rows_c, i12* %imgOutput1_cols_c, i8* %imgOutput1_data_V, [9 x float]* %R, i12* %imgOutput1_rows_c6, i12* %imgOutput1_cols_c7)" [warpPerpective/warpPerspective_accel.cpp:21]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @xfMat2AXIvideo(i12* %imgOutput1_rows_c6, i12* %imgOutput1_cols_c7, i8* %imgOutput1_data_V, i8* %p_dst_V_data_V, i1* %p_dst_V_keep_V, i1* %p_dst_V_strb_V, i1* %p_dst_V_user_V, i1* %p_dst_V_last_V, i1* %p_dst_V_id_V, i1* %p_dst_V_dest_V)" [warpPerpective/warpPerspective_accel.cpp:23]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @xfMat2AXIvideo(i12* %imgOutput1_rows_c6, i12* %imgOutput1_cols_c7, i8* %imgOutput1_data_V, i8* %p_dst_V_data_V, i1* %p_dst_V_keep_V, i1* %p_dst_V_strb_V, i1* %p_dst_V_user_V, i1* %p_dst_V_last_V, i1* %p_dst_V_id_V, i1* %p_dst_V_dest_V)" [warpPerpective/warpPerspective_accel.cpp:23]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [warpPerpective/warpPerspective_accel.cpp:17]   --->   Operation 26 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_src_V_data_V), !map !171"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_src_V_keep_V), !map !177"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_src_V_strb_V), !map !181"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_src_V_user_V), !map !185"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_src_V_last_V), !map !189"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_src_V_id_V), !map !193"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_src_V_dest_V), !map !197"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_dst_V_data_V), !map !201"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_dst_V_keep_V), !map !205"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_dst_V_strb_V), !map !209"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_dst_V_user_V), !map !213"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_dst_V_last_V), !map !217"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_dst_V_id_V), !map !221"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_dst_V_dest_V), !map !225"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x float]* %R), !map !229"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @warp_stream_accel_st) nounwind"   --->   Operation 42 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @imgInput1_OC_data_OC, i32 1, [1 x i8]* @p_str396, [1 x i8]* @p_str396, i32 1, i32 2073600, i8* %imgInput1_data_V, i8* %imgInput1_data_V)"   --->   Operation 43 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgInput1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str397, i32 0, i32 0, [1 x i8]* @p_str398, [1 x i8]* @p_str399, [1 x i8]* @p_str400, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str401, [1 x i8]* @p_str402)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @imgOutput1_OC_data_O, i32 1, [1 x i8]* @p_str389, [1 x i8]* @p_str389, i32 1, i32 2073600, i8* %imgOutput1_data_V, i8* %imgOutput1_data_V)"   --->   Operation 45 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgOutput1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str390, i32 0, i32 0, [1 x i8]* @p_str391, [1 x i8]* @p_str392, [1 x i8]* @p_str393, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str394, [1 x i8]* @p_str395)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_V_data_V, i1* %p_src_V_keep_V, i1* %p_src_V_strb_V, i1* %p_src_V_user_V, i1* %p_src_V_last_V, i1* %p_src_V_id_V, i1* %p_src_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [warpPerpective/warpPerspective_accel.cpp:4]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_V_data_V, i1* %p_dst_V_keep_V, i1* %p_dst_V_strb_V, i1* %p_dst_V_user_V, i1* %p_dst_V_last_V, i1* %p_dst_V_id_V, i1* %p_dst_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [warpPerpective/warpPerspective_accel.cpp:5]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @imgInput1_OC_rows_c_s, i32 1, [1 x i8]* @p_str232, [1 x i8]* @p_str232, i32 2, i32 0, i12* %imgInput1_rows_c, i12* %imgInput1_rows_c)"   --->   Operation 49 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgInput1_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str233, i32 0, i32 0, [1 x i8]* @p_str234, [1 x i8]* @p_str235, [1 x i8]* @p_str236, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str237, [1 x i8]* @p_str238)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @imgInput1_OC_cols_c_s, i32 1, [1 x i8]* @p_str239, [1 x i8]* @p_str239, i32 2, i32 0, i12* %imgInput1_cols_c, i12* %imgInput1_cols_c)"   --->   Operation 51 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgInput1_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str240, i32 0, i32 0, [1 x i8]* @p_str241, [1 x i8]* @p_str242, [1 x i8]* @p_str243, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str244, [1 x i8]* @p_str245)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @imgOutput1_OC_rows_c_1, i32 1, [1 x i8]* @p_str246, [1 x i8]* @p_str246, i32 3, i32 0, i12* %imgOutput1_rows_c, i12* %imgOutput1_rows_c)"   --->   Operation 53 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgOutput1_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str247, i32 0, i32 0, [1 x i8]* @p_str248, [1 x i8]* @p_str249, [1 x i8]* @p_str250, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str252)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @imgOutput1_OC_cols_c_1, i32 1, [1 x i8]* @p_str253, [1 x i8]* @p_str253, i32 3, i32 0, i12* %imgOutput1_cols_c, i12* %imgOutput1_cols_c)"   --->   Operation 55 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgOutput1_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str254, i32 0, i32 0, [1 x i8]* @p_str255, [1 x i8]* @p_str256, [1 x i8]* @p_str257, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str258, [1 x i8]* @p_str259)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @imgInput1_OC_rows_c4, i32 1, [1 x i8]* @p_str281, [1 x i8]* @p_str281, i32 2, i32 0, i12* %imgInput1_rows_c4, i12* %imgInput1_rows_c4)"   --->   Operation 57 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgInput1_rows_c4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str282, i32 0, i32 0, [1 x i8]* @p_str283, [1 x i8]* @p_str284, [1 x i8]* @p_str285, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str286, [1 x i8]* @p_str287)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @imgInput1_OC_cols_c5, i32 1, [1 x i8]* @p_str288, [1 x i8]* @p_str288, i32 2, i32 0, i12* %imgInput1_cols_c5, i12* %imgInput1_cols_c5)"   --->   Operation 59 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgInput1_cols_c5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str289, i32 0, i32 0, [1 x i8]* @p_str290, [1 x i8]* @p_str291, [1 x i8]* @p_str292, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str293, [1 x i8]* @p_str294)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @imgOutput1_OC_rows_c, i32 1, [1 x i8]* @p_str360, [1 x i8]* @p_str360, i32 2, i32 0, i12* %imgOutput1_rows_c6, i12* %imgOutput1_rows_c6)"   --->   Operation 61 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgOutput1_rows_c6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str361, i32 0, i32 0, [1 x i8]* @p_str362, [1 x i8]* @p_str363, [1 x i8]* @p_str364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str365, [1 x i8]* @p_str366)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @imgOutput1_OC_cols_c, i32 1, [1 x i8]* @p_str367, [1 x i8]* @p_str367, i32 2, i32 0, i12* %imgOutput1_cols_c7, i12* %imgOutput1_cols_c7)"   --->   Operation 63 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgOutput1_cols_c7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str368, i32 0, i32 0, [1 x i8]* @p_str369, [1 x i8]* @p_str370, [1 x i8]* @p_str371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str372, [1 x i8]* @p_str373)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [warpPerpective/warpPerspective_accel.cpp:27]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_src_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_src_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_src_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_src_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_src_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_src_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_dst_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_dst_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_dst_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_dst_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_dst_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_dst_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_dst_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mask_table3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ one_half_table4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
imgOutput1_cols_c7 (alloca              ) [ 001111111]
imgOutput1_rows_c6 (alloca              ) [ 001111111]
imgInput1_cols_c5  (alloca              ) [ 001111111]
imgInput1_rows_c4  (alloca              ) [ 001111111]
imgOutput1_cols_c  (alloca              ) [ 011111111]
imgOutput1_rows_c  (alloca              ) [ 011111111]
imgInput1_cols_c   (alloca              ) [ 011111111]
imgInput1_rows_c   (alloca              ) [ 011111111]
imgInput1_data_V   (alloca              ) [ 001111111]
imgOutput1_data_V  (alloca              ) [ 001111111]
StgValue_19        (call                ) [ 000000000]
StgValue_21        (call                ) [ 000000000]
StgValue_23        (call                ) [ 000000000]
StgValue_25        (call                ) [ 000000000]
StgValue_26        (specdataflowpipeline) [ 000000000]
StgValue_27        (specbitsmap         ) [ 000000000]
StgValue_28        (specbitsmap         ) [ 000000000]
StgValue_29        (specbitsmap         ) [ 000000000]
StgValue_30        (specbitsmap         ) [ 000000000]
StgValue_31        (specbitsmap         ) [ 000000000]
StgValue_32        (specbitsmap         ) [ 000000000]
StgValue_33        (specbitsmap         ) [ 000000000]
StgValue_34        (specbitsmap         ) [ 000000000]
StgValue_35        (specbitsmap         ) [ 000000000]
StgValue_36        (specbitsmap         ) [ 000000000]
StgValue_37        (specbitsmap         ) [ 000000000]
StgValue_38        (specbitsmap         ) [ 000000000]
StgValue_39        (specbitsmap         ) [ 000000000]
StgValue_40        (specbitsmap         ) [ 000000000]
StgValue_41        (specbitsmap         ) [ 000000000]
StgValue_42        (spectopmodule       ) [ 000000000]
empty              (specchannel         ) [ 000000000]
StgValue_44        (specinterface       ) [ 000000000]
empty_24           (specchannel         ) [ 000000000]
StgValue_46        (specinterface       ) [ 000000000]
StgValue_47        (specinterface       ) [ 000000000]
StgValue_48        (specinterface       ) [ 000000000]
empty_25           (specchannel         ) [ 000000000]
StgValue_50        (specinterface       ) [ 000000000]
empty_26           (specchannel         ) [ 000000000]
StgValue_52        (specinterface       ) [ 000000000]
empty_27           (specchannel         ) [ 000000000]
StgValue_54        (specinterface       ) [ 000000000]
empty_28           (specchannel         ) [ 000000000]
StgValue_56        (specinterface       ) [ 000000000]
empty_29           (specchannel         ) [ 000000000]
StgValue_58        (specinterface       ) [ 000000000]
empty_30           (specchannel         ) [ 000000000]
StgValue_60        (specinterface       ) [ 000000000]
empty_31           (specchannel         ) [ 000000000]
StgValue_62        (specinterface       ) [ 000000000]
empty_32           (specchannel         ) [ 000000000]
StgValue_64        (specinterface       ) [ 000000000]
StgValue_65        (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_src_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_src_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_dst_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_dst_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_dst_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_dst_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_dst_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_dst_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="R">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mask_table3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="one_half_table4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mask_table1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2xfMat"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="warpTransform"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfMat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="warp_stream_accel_st"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_OC_data_OC"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str396"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str397"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str398"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str399"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str400"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str401"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str402"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput1_OC_data_O"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str389"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str390"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str391"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str392"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str393"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str394"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str395"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_OC_rows_c_s"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str233"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str234"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_OC_cols_c_s"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str241"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str242"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str243"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str244"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str245"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput1_OC_rows_c_1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str247"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str248"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str250"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str251"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str252"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput1_OC_cols_c_1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str253"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str254"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str255"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str256"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str257"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str258"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str259"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_OC_rows_c4"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str287"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_OC_cols_c5"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str289"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str290"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str292"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str293"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str294"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput1_OC_rows_c"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str360"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str361"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str362"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str363"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str364"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str365"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str366"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput1_OC_cols_c"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str367"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str368"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str369"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str370"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str371"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str372"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str373"/></StgValue>
</bind>
</comp>

<comp id="240" class="1004" name="imgOutput1_cols_c7_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput1_cols_c7/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="imgOutput1_rows_c6_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput1_rows_c6/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="imgInput1_cols_c5_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput1_cols_c5/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="imgInput1_rows_c4_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput1_rows_c4/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="imgOutput1_cols_c_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput1_cols_c/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="imgOutput1_rows_c_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput1_rows_c/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="imgInput1_cols_c_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput1_cols_c/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="imgInput1_rows_c_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput1_rows_c/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="imgInput1_data_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput1_data_V/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="imgOutput1_data_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput1_data_V/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_warpTransform_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="12" slack="3"/>
<pin id="283" dir="0" index="2" bw="12" slack="3"/>
<pin id="284" dir="0" index="3" bw="8" slack="3"/>
<pin id="285" dir="0" index="4" bw="12" slack="3"/>
<pin id="286" dir="0" index="5" bw="12" slack="3"/>
<pin id="287" dir="0" index="6" bw="8" slack="3"/>
<pin id="288" dir="0" index="7" bw="32" slack="0"/>
<pin id="289" dir="0" index="8" bw="12" slack="3"/>
<pin id="290" dir="0" index="9" bw="12" slack="3"/>
<pin id="291" dir="0" index="10" bw="52" slack="0"/>
<pin id="292" dir="0" index="11" bw="53" slack="0"/>
<pin id="293" dir="0" index="12" bw="52" slack="0"/>
<pin id="294" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_AXIvideo2xfMat_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="0" index="3" bw="1" slack="0"/>
<pin id="305" dir="0" index="4" bw="1" slack="0"/>
<pin id="306" dir="0" index="5" bw="1" slack="0"/>
<pin id="307" dir="0" index="6" bw="1" slack="0"/>
<pin id="308" dir="0" index="7" bw="1" slack="0"/>
<pin id="309" dir="0" index="8" bw="12" slack="1"/>
<pin id="310" dir="0" index="9" bw="12" slack="1"/>
<pin id="311" dir="0" index="10" bw="8" slack="1"/>
<pin id="312" dir="0" index="11" bw="12" slack="1"/>
<pin id="313" dir="0" index="12" bw="12" slack="1"/>
<pin id="314" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_xfMat2AXIvideo_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="12" slack="5"/>
<pin id="326" dir="0" index="2" bw="12" slack="5"/>
<pin id="327" dir="0" index="3" bw="8" slack="5"/>
<pin id="328" dir="0" index="4" bw="8" slack="0"/>
<pin id="329" dir="0" index="5" bw="1" slack="0"/>
<pin id="330" dir="0" index="6" bw="1" slack="0"/>
<pin id="331" dir="0" index="7" bw="1" slack="0"/>
<pin id="332" dir="0" index="8" bw="1" slack="0"/>
<pin id="333" dir="0" index="9" bw="1" slack="0"/>
<pin id="334" dir="0" index="10" bw="1" slack="0"/>
<pin id="335" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_24/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="StgValue_19_Block_proc_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="12" slack="0"/>
<pin id="347" dir="0" index="2" bw="12" slack="0"/>
<pin id="348" dir="0" index="3" bw="12" slack="0"/>
<pin id="349" dir="0" index="4" bw="12" slack="0"/>
<pin id="350" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="imgOutput1_cols_c7_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="3"/>
<pin id="354" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="imgOutput1_cols_c7 "/>
</bind>
</comp>

<comp id="358" class="1005" name="imgOutput1_rows_c6_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="3"/>
<pin id="360" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="imgOutput1_rows_c6 "/>
</bind>
</comp>

<comp id="364" class="1005" name="imgInput1_cols_c5_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="1"/>
<pin id="366" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="imgInput1_cols_c5 "/>
</bind>
</comp>

<comp id="370" class="1005" name="imgInput1_rows_c4_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="1"/>
<pin id="372" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="imgInput1_rows_c4 "/>
</bind>
</comp>

<comp id="376" class="1005" name="imgOutput1_cols_c_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="imgOutput1_cols_c "/>
</bind>
</comp>

<comp id="382" class="1005" name="imgOutput1_rows_c_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="imgOutput1_rows_c "/>
</bind>
</comp>

<comp id="388" class="1005" name="imgInput1_cols_c_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="imgInput1_cols_c "/>
</bind>
</comp>

<comp id="394" class="1005" name="imgInput1_rows_c_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="0"/>
<pin id="396" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="imgInput1_rows_c "/>
</bind>
</comp>

<comp id="400" class="1005" name="imgInput1_data_V_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="1"/>
<pin id="402" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="imgInput1_data_V "/>
</bind>
</comp>

<comp id="406" class="1005" name="imgOutput1_data_V_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="3"/>
<pin id="408" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="imgOutput1_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="243"><net_src comp="36" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="280" pin=7"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="280" pin=10"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="280" pin=11"/></net>

<net id="299"><net_src comp="34" pin="0"/><net_sink comp="280" pin=12"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="316"><net_src comp="0" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="317"><net_src comp="2" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="318"><net_src comp="4" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="319"><net_src comp="6" pin="0"/><net_sink comp="300" pin=4"/></net>

<net id="320"><net_src comp="8" pin="0"/><net_sink comp="300" pin=5"/></net>

<net id="321"><net_src comp="10" pin="0"/><net_sink comp="300" pin=6"/></net>

<net id="322"><net_src comp="12" pin="0"/><net_sink comp="300" pin=7"/></net>

<net id="336"><net_src comp="44" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="337"><net_src comp="14" pin="0"/><net_sink comp="323" pin=4"/></net>

<net id="338"><net_src comp="16" pin="0"/><net_sink comp="323" pin=5"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="323" pin=6"/></net>

<net id="340"><net_src comp="20" pin="0"/><net_sink comp="323" pin=7"/></net>

<net id="341"><net_src comp="22" pin="0"/><net_sink comp="323" pin=8"/></net>

<net id="342"><net_src comp="24" pin="0"/><net_sink comp="323" pin=9"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="323" pin=10"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="240" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="280" pin=9"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="361"><net_src comp="244" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="280" pin=8"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="367"><net_src comp="248" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="300" pin=12"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="373"><net_src comp="252" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="300" pin=11"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="379"><net_src comp="256" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="280" pin=5"/></net>

<net id="385"><net_src comp="260" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="344" pin=3"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="391"><net_src comp="264" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="300" pin=9"/></net>

<net id="397"><net_src comp="268" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="300" pin=8"/></net>

<net id="403"><net_src comp="272" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="300" pin=10"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="280" pin=3"/></net>

<net id="409"><net_src comp="276" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="280" pin=6"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="323" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_V_data_V | {6 7 }
	Port: p_dst_V_keep_V | {6 7 }
	Port: p_dst_V_strb_V | {6 7 }
	Port: p_dst_V_user_V | {6 7 }
	Port: p_dst_V_last_V | {6 7 }
	Port: p_dst_V_id_V | {6 7 }
	Port: p_dst_V_dest_V | {6 7 }
 - Input state : 
	Port: warp_stream_accel : p_src_V_data_V | {2 3 }
	Port: warp_stream_accel : p_src_V_keep_V | {2 3 }
	Port: warp_stream_accel : p_src_V_strb_V | {2 3 }
	Port: warp_stream_accel : p_src_V_user_V | {2 3 }
	Port: warp_stream_accel : p_src_V_last_V | {2 3 }
	Port: warp_stream_accel : p_src_V_id_V | {2 3 }
	Port: warp_stream_accel : p_src_V_dest_V | {2 3 }
	Port: warp_stream_accel : R | {4 5 }
	Port: warp_stream_accel : mask_table3 | {4 5 }
	Port: warp_stream_accel : one_half_table4 | {4 5 }
	Port: warp_stream_accel : mask_table1 | {4 5 }
  - Chain level:
	State 1
		StgValue_19 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |    grp_warpTransform_fu_280   |   100   |    55   | 217.953 |  11762  |  19317  |
|   call   |   grp_AXIvideo2xfMat_fu_300   |    0    |    0    |  1.769  |   128   |    63   |
|          |   grp_xfMat2AXIvideo_fu_323   |    0    |    0    |  3.538  |    94   |    95   |
|          | StgValue_19_Block_proc_fu_344 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |   100   |    55   |  223.26 |  11984  |  19475  |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|  mask_table1  |    2   |    0   |    0   |
|  mask_table3  |    2   |    0   |    0   |
|one_half_table4|    2   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    6   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| imgInput1_cols_c5_reg_364|   12   |
| imgInput1_cols_c_reg_388 |   12   |
| imgInput1_data_V_reg_400 |    8   |
| imgInput1_rows_c4_reg_370|   12   |
| imgInput1_rows_c_reg_394 |   12   |
|imgOutput1_cols_c7_reg_352|   12   |
| imgOutput1_cols_c_reg_376|   12   |
| imgOutput1_data_V_reg_406|    8   |
|imgOutput1_rows_c6_reg_358|   12   |
| imgOutput1_rows_c_reg_382|   12   |
+--------------------------+--------+
|           Total          |   112  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   100  |   55   |   223  |  11984 |  19475 |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   112  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   106  |   55   |   223  |  12096 |  19475 |
+-----------+--------+--------+--------+--------+--------+
