#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Feb  3 09:40:53 2020
# Process ID: 20752
# Current directory: D:/FPGA/ejercicios/EF22/CRONO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8256 D:\FPGA\ejercicios\EF22\CRONO\CRONO.xpr
# Log file: D:/FPGA/ejercicios/EF22/CRONO/vivado.log
# Journal file: D:/FPGA/ejercicios/EF22/CRONO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/ejercicios/EF22/CRONO/CRONO.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Manuel/xilinx-workspace/EF22/CRONO' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 865.883 ; gain = 111.273
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 976.949 ; gain = 79.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:52]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [D:/FPGA/ejercicios/EF22/CRONO/.Xil/Vivado-20752-SEV-L011080/realtime/clk_wiz_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'CD4RE' [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CD4RE' (1#1) [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
INFO: [Synth 8-638] synthesizing module 'edge_detect' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:40]
	Parameter N bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_0' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:45]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'tick1' to cell 'LUT2' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:51]
INFO: [Synth 8-113] binding component instance 'XST_GND' to cell 'GND' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:60]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'Mshreg_sync_1' to cell 'SRL16' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:64]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_1' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'edge_detect' (2#1) [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:40]
INFO: [Synth 8-638] synthesizing module 'DEBOUNCE' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:42]
INFO: [Synth 8-113] binding component instance 'XST_GND' to cell 'GND' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:82]
INFO: [Synth 8-113] binding component instance 'XST_VCC' to cell 'VCC' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:86]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_0' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:90]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_1' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:96]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_2' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:102]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_3' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:108]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_4' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_5' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:120]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_6' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:126]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_7' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_8' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:138]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_9' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:144]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_10' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_11' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:156]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_12' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:162]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_13' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:168]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_14' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:174]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_15' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:180]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_16' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:186]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_17' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:192]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_18' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:198]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_0_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:204]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_1_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:211]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_1_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:218]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_2_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:224]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_2_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:231]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_3_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:237]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_3_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:244]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_4_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:250]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_4_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:257]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_5_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:263]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_5_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:270]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_6_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:276]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_6_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:283]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_7_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:289]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_7_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:296]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_8_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:302]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_8_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:309]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_9_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:315]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_9_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:322]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_10_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:328]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_10_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:335]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_11_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:341]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_11_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:348]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_12_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:354]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_12_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:361]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_13_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:367]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_13_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:374]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_14_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:380]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_14_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:387]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_15_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:393]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_15_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:400]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_16_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:406]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_16_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:413]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_17_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:419]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_17_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:426]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_18_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:432]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:438]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:448]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd2' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:458]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_0_Q' to cell 'LUT3' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:468]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_0_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:478]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_1_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:485]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_1_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:496]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_2_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:503]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_2_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:514]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_3_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:521]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_3_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:532]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_4_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:539]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_4_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:550]
	Parameter INIT bound to: 16'b1101100011001100 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:557]
	Parameter INIT bound to: 16'b1011100011110000 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd2_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:568]
	Parameter INIT bound to: 8'b11100111 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In_SW0' to cell 'LUT3' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:579]
	Parameter INIT bound to: 16'b0011001100011011 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:589]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_1_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:600]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_2_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:608]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_3_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:616]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_4_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:624]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_5_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:632]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_6_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:640]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_7_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:648]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_8_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:656]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_9_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:664]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_10_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:672]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_11_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:680]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_12_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:688]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_13_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:696]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_14_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:704]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_15_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:712]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_16_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:720]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_17_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:728]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_18_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:736]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_lut_0_INV_0' to cell 'INV' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:744]
	Parameter INIT bound to: 8'b11101000 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1_In_SW0' to cell 'LUT3_D' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:749]
	Parameter INIT bound to: 4'b1001 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In_SW1' to cell 'LUT2_L' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:760]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'DEBOUNCE' (3#1) [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:42]
INFO: [Synth 8-638] synthesizing module 'DISPLAY' [D:/FPGA/ejercicios/EF22/SRC/DISPLAY_bb.vhd:66]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 4'b0111 
	Parameter INIT bound to: 4'b1101 
	Parameter INIT bound to: 4'b1101 
	Parameter INIT bound to: 4'b1110 
	Parameter INIT bound to: 16'b0100010001011100 
	Parameter INIT bound to: 16'b1000000011000010 
	Parameter INIT bound to: 16'b0000100101000001 
	Parameter INIT bound to: 16'b0110000000110010 
	Parameter INIT bound to: 16'b1110010001001000 
	Parameter INIT bound to: 16'b1010000100011000 
	Parameter INIT bound to: 16'b0010100000010010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'DISPLAY' (4#1) [D:/FPGA/ejercicios/EF22/SRC/DISPLAY_bb.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element r_next_reg was removed.  [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'TOP' (5#1) [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:52]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[15]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[14]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[13]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[12]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[11]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[10]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[9]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[8]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[7]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[6]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[5]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[4]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[3]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[2]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[1]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[4]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[3]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1022.758 ; gain = 125.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1022.758 ; gain = 125.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1022.758 ; gain = 125.355
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'MMCM0'
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'MMCM0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
Finished Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 18 instances
  FD => FDRE: 53 instances
  FDR => FDRE: 6 instances
  INV => LUT1: 3 instances
  LUT2_L => LUT2: 2 instances
  LUT3_D => LUT3: 2 instances
  MUXF5 => LUT3: 5 instances
  SRL16 => SRL16E: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1379.461 ; gain = 482.059
124 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1379.461 ; gain = 488.723
close_design
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Feb  3 09:57:13 2020] Launched synth_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/synth_1/runme.log
[Mon Feb  3 09:57:13 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1386.625 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.625 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:52]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [D:/FPGA/ejercicios/EF22/CRONO/.Xil/Vivado-20752-SEV-L011080/realtime/clk_wiz_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'CD4RE' [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CD4RE' (1#1) [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
INFO: [Synth 8-638] synthesizing module 'edge_detect' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:40]
	Parameter N bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_0' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:45]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'tick1' to cell 'LUT2' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:51]
INFO: [Synth 8-113] binding component instance 'XST_GND' to cell 'GND' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:60]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'Mshreg_sync_1' to cell 'SRL16' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:64]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_1' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'edge_detect' (2#1) [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:40]
INFO: [Synth 8-638] synthesizing module 'DEBOUNCE' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:42]
INFO: [Synth 8-113] binding component instance 'XST_GND' to cell 'GND' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:82]
INFO: [Synth 8-113] binding component instance 'XST_VCC' to cell 'VCC' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:86]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_0' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:90]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_1' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:96]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_2' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:102]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_3' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:108]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_4' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_5' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:120]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_6' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:126]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_7' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_8' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:138]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_9' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:144]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_10' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_11' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:156]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_12' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:162]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_13' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:168]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_14' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:174]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_15' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:180]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_16' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:186]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_17' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:192]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_18' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:198]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_0_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:204]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_1_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:211]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_1_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:218]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_2_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:224]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_2_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:231]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_3_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:237]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_3_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:244]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_4_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:250]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_4_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:257]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_5_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:263]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_5_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:270]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_6_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:276]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_6_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:283]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_7_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:289]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_7_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:296]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_8_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:302]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_8_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:309]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_9_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:315]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_9_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:322]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_10_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:328]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_10_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:335]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_11_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:341]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_11_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:348]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_12_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:354]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_12_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:361]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_13_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:367]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_13_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:374]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_14_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:380]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_14_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:387]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_15_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:393]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_15_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:400]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_16_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:406]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_16_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:413]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_17_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:419]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_17_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:426]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_18_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:432]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:438]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:448]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd2' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:458]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_0_Q' to cell 'LUT3' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:468]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_0_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:478]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_1_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:485]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_1_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:496]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_2_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:503]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_2_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:514]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_3_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:521]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_3_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:532]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_4_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:539]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_4_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:550]
	Parameter INIT bound to: 16'b1101100011001100 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:557]
	Parameter INIT bound to: 16'b1011100011110000 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd2_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:568]
	Parameter INIT bound to: 8'b11100111 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In_SW0' to cell 'LUT3' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:579]
	Parameter INIT bound to: 16'b0011001100011011 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:589]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_1_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:600]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_2_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:608]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_3_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:616]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_4_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:624]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_5_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:632]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_6_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:640]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_7_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:648]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_8_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:656]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_9_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:664]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_10_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:672]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_11_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:680]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_12_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:688]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_13_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:696]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_14_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:704]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_15_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:712]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_16_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:720]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_17_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:728]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_18_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:736]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_lut_0_INV_0' to cell 'INV' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:744]
	Parameter INIT bound to: 8'b11101000 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1_In_SW0' to cell 'LUT3_D' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:749]
	Parameter INIT bound to: 4'b1001 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In_SW1' to cell 'LUT2_L' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:760]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'DEBOUNCE' (3#1) [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:42]
INFO: [Synth 8-638] synthesizing module 'DISPLAY' [D:/FPGA/ejercicios/EF22/SRC/DISPLAY_bb.vhd:66]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 4'b0111 
	Parameter INIT bound to: 4'b1101 
	Parameter INIT bound to: 4'b1101 
	Parameter INIT bound to: 4'b1110 
	Parameter INIT bound to: 16'b0100010001011100 
	Parameter INIT bound to: 16'b1000000011000010 
	Parameter INIT bound to: 16'b0000100101000001 
	Parameter INIT bound to: 16'b0110000000110010 
	Parameter INIT bound to: 16'b1110010001001000 
	Parameter INIT bound to: 16'b1010000100011000 
	Parameter INIT bound to: 16'b0010100000010010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'DISPLAY' (4#1) [D:/FPGA/ejercicios/EF22/SRC/DISPLAY_bb.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element r_next_reg was removed.  [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'TOP' (5#1) [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:52]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[15]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[14]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[13]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[12]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[11]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[10]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[9]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[8]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[7]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[6]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[5]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[4]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[3]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[2]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[1]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[4]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[3]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1386.625 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1386.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1386.625 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'MMCM0'
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'MMCM0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
Finished Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 18 instances
  FD => FDRE: 53 instances
  FDR => FDRE: 6 instances
  INV => LUT1: 3 instances
  LUT2_L => LUT2: 2 instances
  LUT3_D => LUT3: 2 instances
  MUXF5 => LUT3: 5 instances
  SRL16 => SRL16E: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1425.918 ; gain = 39.293
123 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1425.918 ; gain = 39.293
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1425.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CD4RE' [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CD4RE' (1#1) [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1446.781 ; gain = 20.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1446.781 ; gain = 20.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1446.781 ; gain = 20.863
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:130]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1459.031 ; gain = 33.113
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1459.031 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:49]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [D:/FPGA/ejercicios/EF22/CRONO/.Xil/Vivado-20752-SEV-L011080/realtime/clk_wiz_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'CD4RE' [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CD4RE' (1#1) [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
INFO: [Synth 8-638] synthesizing module 'edge_detect' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:40]
	Parameter N bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_0' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:45]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'tick1' to cell 'LUT2' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:51]
INFO: [Synth 8-113] binding component instance 'XST_GND' to cell 'GND' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:60]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'Mshreg_sync_1' to cell 'SRL16' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:64]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_1' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'edge_detect' (2#1) [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:40]
INFO: [Synth 8-638] synthesizing module 'DEBOUNCE' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:42]
INFO: [Synth 8-113] binding component instance 'XST_GND' to cell 'GND' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:82]
INFO: [Synth 8-113] binding component instance 'XST_VCC' to cell 'VCC' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:86]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_0' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:90]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_1' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:96]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_2' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:102]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_3' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:108]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_4' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_5' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:120]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_6' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:126]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_7' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_8' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:138]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_9' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:144]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_10' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_11' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:156]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_12' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:162]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_13' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:168]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_14' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:174]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_15' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:180]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_16' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:186]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_17' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:192]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_18' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:198]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_0_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:204]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_1_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:211]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_1_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:218]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_2_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:224]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_2_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:231]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_3_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:237]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_3_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:244]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_4_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:250]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_4_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:257]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_5_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:263]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_5_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:270]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_6_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:276]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_6_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:283]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_7_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:289]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_7_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:296]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_8_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:302]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_8_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:309]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_9_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:315]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_9_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:322]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_10_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:328]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_10_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:335]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_11_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:341]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_11_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:348]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_12_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:354]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_12_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:361]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_13_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:367]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_13_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:374]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_14_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:380]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_14_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:387]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_15_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:393]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_15_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:400]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_16_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:406]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_16_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:413]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_17_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:419]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_17_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:426]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_18_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:432]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:438]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:448]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd2' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:458]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_0_Q' to cell 'LUT3' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:468]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_0_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:478]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_1_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:485]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_1_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:496]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_2_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:503]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_2_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:514]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_3_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:521]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_3_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:532]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_4_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:539]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_4_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:550]
	Parameter INIT bound to: 16'b1101100011001100 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:557]
	Parameter INIT bound to: 16'b1011100011110000 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd2_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:568]
	Parameter INIT bound to: 8'b11100111 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In_SW0' to cell 'LUT3' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:579]
	Parameter INIT bound to: 16'b0011001100011011 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:589]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_1_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:600]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_2_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:608]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_3_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:616]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_4_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:624]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_5_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:632]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_6_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:640]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_7_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:648]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_8_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:656]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_9_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:664]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_10_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:672]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_11_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:680]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_12_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:688]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_13_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:696]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_14_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:704]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_15_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:712]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_16_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:720]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_17_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:728]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_18_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:736]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_lut_0_INV_0' to cell 'INV' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:744]
	Parameter INIT bound to: 8'b11101000 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1_In_SW0' to cell 'LUT3_D' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:749]
	Parameter INIT bound to: 4'b1001 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In_SW1' to cell 'LUT2_L' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:760]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'DEBOUNCE' (3#1) [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:42]
INFO: [Synth 8-638] synthesizing module 'DISPLAY' [D:/FPGA/ejercicios/EF22/SRC/DISPLAY_bb.vhd:66]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 4'b0111 
	Parameter INIT bound to: 4'b1101 
	Parameter INIT bound to: 4'b1101 
	Parameter INIT bound to: 4'b1110 
	Parameter INIT bound to: 16'b0100010001011100 
	Parameter INIT bound to: 16'b1000000011000010 
	Parameter INIT bound to: 16'b0000100101000001 
	Parameter INIT bound to: 16'b0110000000110010 
	Parameter INIT bound to: 16'b1110010001001000 
	Parameter INIT bound to: 16'b1010000100011000 
	Parameter INIT bound to: 16'b0010100000010010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'DISPLAY' (4#1) [D:/FPGA/ejercicios/EF22/SRC/DISPLAY_bb.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element r_next_reg was removed.  [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'TOP' (5#1) [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:49]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[15]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[14]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[13]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[12]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[11]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[10]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[9]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[8]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[7]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[6]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[5]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[4]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[3]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[2]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[1]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[4]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[3]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1459.031 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1459.031 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1459.031 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'MMCM0'
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'MMCM0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:79]
Finished Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1500.348 ; gain = 41.316
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1500.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:49]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [D:/FPGA/ejercicios/EF22/CRONO/.Xil/Vivado-20752-SEV-L011080/realtime/clk_wiz_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'CD4RE' [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CD4RE' (1#1) [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
INFO: [Synth 8-638] synthesizing module 'edge_detect' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:40]
	Parameter N bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_0' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:45]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'tick1' to cell 'LUT2' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:51]
INFO: [Synth 8-113] binding component instance 'XST_GND' to cell 'GND' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:60]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'Mshreg_sync_1' to cell 'SRL16' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:64]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_1' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'edge_detect' (2#1) [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:40]
INFO: [Synth 8-638] synthesizing module 'DEBOUNCE' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:42]
INFO: [Synth 8-113] binding component instance 'XST_GND' to cell 'GND' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:82]
INFO: [Synth 8-113] binding component instance 'XST_VCC' to cell 'VCC' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:86]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_0' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:90]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_1' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:96]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_2' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:102]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_3' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:108]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_4' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_5' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:120]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_6' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:126]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_7' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_8' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:138]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_9' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:144]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_10' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_11' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:156]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_12' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:162]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_13' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:168]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_14' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:174]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_15' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:180]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_16' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:186]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_17' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:192]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_18' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:198]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_0_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:204]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_1_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:211]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_1_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:218]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_2_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:224]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_2_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:231]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_3_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:237]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_3_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:244]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_4_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:250]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_4_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:257]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_5_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:263]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_5_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:270]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_6_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:276]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_6_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:283]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_7_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:289]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_7_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:296]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_8_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:302]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_8_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:309]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_9_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:315]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_9_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:322]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_10_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:328]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_10_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:335]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_11_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:341]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_11_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:348]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_12_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:354]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_12_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:361]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_13_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:367]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_13_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:374]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_14_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:380]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_14_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:387]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_15_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:393]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_15_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:400]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_16_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:406]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_16_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:413]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_17_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:419]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_17_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:426]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_18_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:432]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:438]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:448]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd2' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:458]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_0_Q' to cell 'LUT3' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:468]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_0_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:478]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_1_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:485]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_1_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:496]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_2_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:503]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_2_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:514]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_3_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:521]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_3_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:532]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_4_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:539]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_4_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:550]
	Parameter INIT bound to: 16'b1101100011001100 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:557]
	Parameter INIT bound to: 16'b1011100011110000 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd2_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:568]
	Parameter INIT bound to: 8'b11100111 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In_SW0' to cell 'LUT3' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:579]
	Parameter INIT bound to: 16'b0011001100011011 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:589]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_1_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:600]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_2_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:608]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_3_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:616]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_4_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:624]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_5_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:632]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_6_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:640]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_7_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:648]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_8_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:656]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_9_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:664]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_10_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:672]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_11_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:680]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_12_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:688]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_13_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:696]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_14_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:704]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_15_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:712]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_16_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:720]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_17_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:728]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_18_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:736]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_lut_0_INV_0' to cell 'INV' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:744]
	Parameter INIT bound to: 8'b11101000 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1_In_SW0' to cell 'LUT3_D' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:749]
	Parameter INIT bound to: 4'b1001 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In_SW1' to cell 'LUT2_L' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:760]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'DEBOUNCE' (3#1) [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:42]
INFO: [Synth 8-638] synthesizing module 'DISPLAY' [D:/FPGA/ejercicios/EF22/SRC/DISPLAY_bb.vhd:66]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 4'b0111 
	Parameter INIT bound to: 4'b1101 
	Parameter INIT bound to: 4'b1101 
	Parameter INIT bound to: 4'b1110 
	Parameter INIT bound to: 16'b0100010001011100 
	Parameter INIT bound to: 16'b1000000011000010 
	Parameter INIT bound to: 16'b0000100101000001 
	Parameter INIT bound to: 16'b0110000000110010 
	Parameter INIT bound to: 16'b1110010001001000 
	Parameter INIT bound to: 16'b1010000100011000 
	Parameter INIT bound to: 16'b0010100000010010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'DISPLAY' (4#1) [D:/FPGA/ejercicios/EF22/SRC/DISPLAY_bb.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element r_next_reg was removed.  [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'TOP' (5#1) [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:49]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[15]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[14]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[13]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[12]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[11]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[10]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[9]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[8]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[7]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[6]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[5]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[4]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[3]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[2]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[1]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[4]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[3]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1500.348 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1500.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1500.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'MMCM0'
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'MMCM0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:79]
Finished Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1511.449 ; gain = 11.102
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1511.449 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:49]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [D:/FPGA/ejercicios/EF22/CRONO/.Xil/Vivado-20752-SEV-L011080/realtime/clk_wiz_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'CD4RE' [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CD4RE' (1#1) [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
INFO: [Synth 8-638] synthesizing module 'edge_detect' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:40]
	Parameter N bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_0' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:45]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'tick1' to cell 'LUT2' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:51]
INFO: [Synth 8-113] binding component instance 'XST_GND' to cell 'GND' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:60]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'Mshreg_sync_1' to cell 'SRL16' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:64]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_1' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'edge_detect' (2#1) [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:40]
INFO: [Synth 8-638] synthesizing module 'DEBOUNCE' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:42]
INFO: [Synth 8-113] binding component instance 'XST_GND' to cell 'GND' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:82]
INFO: [Synth 8-113] binding component instance 'XST_VCC' to cell 'VCC' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:86]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_0' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:90]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_1' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:96]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_2' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:102]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_3' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:108]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_4' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_5' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:120]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_6' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:126]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_7' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_8' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:138]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_9' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:144]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_10' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_11' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:156]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_12' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:162]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_13' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:168]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_14' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:174]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_15' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:180]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_16' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:186]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_17' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:192]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_18' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:198]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_0_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:204]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_1_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:211]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_1_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:218]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_2_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:224]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_2_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:231]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_3_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:237]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_3_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:244]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_4_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:250]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_4_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:257]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_5_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:263]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_5_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:270]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_6_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:276]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_6_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:283]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_7_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:289]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_7_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:296]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_8_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:302]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_8_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:309]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_9_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:315]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_9_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:322]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_10_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:328]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_10_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:335]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_11_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:341]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_11_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:348]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_12_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:354]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_12_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:361]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_13_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:367]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_13_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:374]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_14_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:380]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_14_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:387]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_15_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:393]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_15_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:400]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_16_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:406]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_16_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:413]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_17_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:419]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_17_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:426]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_18_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:432]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:438]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:448]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd2' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:458]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_0_Q' to cell 'LUT3' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:468]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_0_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:478]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_1_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:485]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_1_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:496]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_2_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:503]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_2_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:514]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_3_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:521]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_3_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:532]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_4_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:539]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_4_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:550]
	Parameter INIT bound to: 16'b1101100011001100 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:557]
	Parameter INIT bound to: 16'b1011100011110000 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd2_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:568]
	Parameter INIT bound to: 8'b11100111 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In_SW0' to cell 'LUT3' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:579]
	Parameter INIT bound to: 16'b0011001100011011 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:589]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_1_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:600]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_2_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:608]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_3_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:616]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_4_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:624]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_5_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:632]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_6_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:640]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_7_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:648]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_8_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:656]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_9_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:664]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_10_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:672]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_11_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:680]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_12_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:688]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_13_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:696]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_14_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:704]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_15_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:712]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_16_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:720]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_17_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:728]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_18_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:736]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_lut_0_INV_0' to cell 'INV' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:744]
	Parameter INIT bound to: 8'b11101000 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1_In_SW0' to cell 'LUT3_D' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:749]
	Parameter INIT bound to: 4'b1001 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In_SW1' to cell 'LUT2_L' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:760]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'DEBOUNCE' (3#1) [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:42]
INFO: [Synth 8-638] synthesizing module 'DISPLAY' [D:/FPGA/ejercicios/EF22/SRC/DISPLAY_bb.vhd:66]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 4'b0111 
	Parameter INIT bound to: 4'b1101 
	Parameter INIT bound to: 4'b1101 
	Parameter INIT bound to: 4'b1110 
	Parameter INIT bound to: 16'b0100010001011100 
	Parameter INIT bound to: 16'b1000000011000010 
	Parameter INIT bound to: 16'b0000100101000001 
	Parameter INIT bound to: 16'b0110000000110010 
	Parameter INIT bound to: 16'b1110010001001000 
	Parameter INIT bound to: 16'b1010000100011000 
	Parameter INIT bound to: 16'b0010100000010010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'DISPLAY' (4#1) [D:/FPGA/ejercicios/EF22/SRC/DISPLAY_bb.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'TOP' (5#1) [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:49]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[15]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[14]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[13]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[12]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[11]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[10]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[9]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[8]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[7]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[6]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[5]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[4]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[3]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[2]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[1]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[4]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[3]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1511.449 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1511.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1511.449 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'MMCM0'
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'MMCM0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:79]
Finished Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1511.449 ; gain = 0.000
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1511.449 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Feb  3 10:14:29 2020] Launched synth_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/synth_1/runme.log
[Mon Feb  3 10:14:29 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1511.449 ; gain = 0.000
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1511.449 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Feb  3 10:49:06 2020] Launched synth_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/synth_1/runme.log
[Mon Feb  3 10:49:06 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1511.449 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1511.449 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:49]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [D:/FPGA/ejercicios/EF22/CRONO/.Xil/Vivado-20752-SEV-L011080/realtime/clk_wiz_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'CD4RE' [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CD4RE' (1#1) [D:/FPGA/ejercicios/EF22/SRC/CD4RE.vhd:44]
INFO: [Synth 8-638] synthesizing module 'edge_detect' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:40]
	Parameter N bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_0' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:45]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'tick1' to cell 'LUT2' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:51]
INFO: [Synth 8-113] binding component instance 'XST_GND' to cell 'GND' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:60]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'Mshreg_sync_1' to cell 'SRL16' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:64]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_1' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'edge_detect' (2#1) [D:/FPGA/ejercicios/EF22/SRC/EDGE_bb.vhd:40]
INFO: [Synth 8-638] synthesizing module 'DEBOUNCE' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:42]
INFO: [Synth 8-113] binding component instance 'XST_GND' to cell 'GND' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:82]
INFO: [Synth 8-113] binding component instance 'XST_VCC' to cell 'VCC' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:86]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_0' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:90]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_1' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:96]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_2' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:102]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_3' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:108]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_4' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_5' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:120]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_6' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:126]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_7' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_8' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:138]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_9' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:144]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_10' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_11' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:156]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_12' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:162]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_13' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:168]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_14' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:174]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_15' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:180]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_16' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:186]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_17' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:192]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'q_reg_18' to cell 'FD' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:198]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_0_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:204]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_1_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:211]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_1_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:218]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_2_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:224]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_2_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:231]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_3_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:237]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_3_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:244]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_4_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:250]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_4_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:257]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_5_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:263]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_5_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:270]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_6_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:276]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_6_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:283]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_7_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:289]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_7_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:296]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_8_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:302]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_8_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:309]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_9_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:315]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_9_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:322]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_10_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:328]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_10_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:335]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_11_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:341]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_11_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:348]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_12_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:354]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_12_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:361]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_13_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:367]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_13_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:374]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_14_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:380]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_14_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:387]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_15_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:393]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_15_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:400]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_16_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:406]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_16_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:413]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_17_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:419]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_17_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:426]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_18_Q' to cell 'XORCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:432]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:438]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:448]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd2' to cell 'FDR' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:458]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_0_Q' to cell 'LUT3' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:468]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_0_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:478]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_1_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:485]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_1_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:496]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_2_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:503]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_2_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:514]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_3_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:521]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_3_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:532]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_lut_4_Q' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:539]
INFO: [Synth 8-113] binding component instance 'm_tick_cmp_eq0000_wg_cy_4_Q' to cell 'MUXCY' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:550]
	Parameter INIT bound to: 16'b1101100011001100 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:557]
	Parameter INIT bound to: 16'b1011100011110000 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd2_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:568]
	Parameter INIT bound to: 8'b11100111 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In_SW0' to cell 'LUT3' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:579]
	Parameter INIT bound to: 16'b0011001100011011 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In' to cell 'LUT4' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:589]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_1_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:600]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_2_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:608]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_3_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:616]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_4_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:624]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_5_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:632]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_6_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:640]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_7_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:648]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_8_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:656]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_9_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:664]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_10_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:672]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_11_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:680]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_12_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:688]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_13_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:696]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_14_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:704]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_15_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:712]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_16_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:720]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_cy_17_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:728]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_xor_18_rt' to cell 'LUT1' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:736]
INFO: [Synth 8-113] binding component instance 'Mcount_q_reg_lut_0_INV_0' to cell 'INV' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:744]
	Parameter INIT bound to: 8'b11101000 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd1_In_SW0' to cell 'LUT3_D' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:749]
	Parameter INIT bound to: 4'b1001 
INFO: [Synth 8-113] binding component instance 'state_reg_FSM_FFd3_In_SW1' to cell 'LUT2_L' [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:760]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'DEBOUNCE' (3#1) [D:/FPGA/ejercicios/EF22/SRC/DEBOUNCE_bb.vhd:42]
INFO: [Synth 8-638] synthesizing module 'DISPLAY' [D:/FPGA/ejercicios/EF22/SRC/DISPLAY_bb.vhd:66]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 4'b0111 
	Parameter INIT bound to: 4'b1101 
	Parameter INIT bound to: 4'b1101 
	Parameter INIT bound to: 4'b1110 
	Parameter INIT bound to: 16'b0100010001011100 
	Parameter INIT bound to: 16'b1000000011000010 
	Parameter INIT bound to: 16'b0000100101000001 
	Parameter INIT bound to: 16'b0110000000110010 
	Parameter INIT bound to: 16'b1110010001001000 
	Parameter INIT bound to: 16'b1010000100011000 
	Parameter INIT bound to: 16'b0010100000010010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'DISPLAY' (4#1) [D:/FPGA/ejercicios/EF22/SRC/DISPLAY_bb.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'TOP' (5#1) [D:/FPGA/ejercicios/EF22/SRC/TOP.vhd:49]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[15]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[14]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[13]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[12]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[11]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[10]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[9]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[8]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[7]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[6]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[5]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[4]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[3]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[2]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[1]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[4]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[3]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1511.449 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1511.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1511.449 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'MMCM0'
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'MMCM0/inst'
Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'MMCM0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/ejercicios/EF22/CRONO/CRONO.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc:79]
Finished Parsing XDC File [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGA/ejercicios/EF22/SRC/Basys3_GPIO.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1539.633 ; gain = 28.184
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1539.633 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89A85A
set_property PROGRAM.FILE {D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A89A85A
close_hw
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2084.324 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Feb  3 11:09:31 2020] Launched synth_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/synth_1/runme.log
[Mon Feb  3 11:09:31 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2091.262 ; gain = 6.938
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2091.262 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Feb  3 11:11:00 2020] Launched synth_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/synth_1/runme.log
[Mon Feb  3 11:11:00 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2091.262 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89A85A
set_property PROGRAM.FILE {D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A89A85A
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2115.691 ; gain = 0.191
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Feb  3 11:20:25 2020] Launched synth_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/synth_1/runme.log
[Mon Feb  3 11:20:25 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2119.730 ; gain = 4.039
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183A89A85A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89A85A
set_property PROGRAM.FILE {D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A89A85A
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2150.320 ; gain = 0.066
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Feb  3 11:59:45 2020] Launched synth_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/synth_1/runme.log
[Mon Feb  3 11:59:46 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2155.230 ; gain = 4.910
open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2777.727 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2777.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2843.449 ; gain = 688.180
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89A85A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/ejercicios/EF22/CRONO/CRONO.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_hw: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2861.555 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 13:52:51 2020...
