// Seed: 990936518
module module_0 (
    output logic id_0,
    output reg   id_1
);
  type_6(
      1'b0, id_0, 1 + 1
  );
  logic id_3;
  always @(id_2)
    if (1)
      if (1)
        if (1'b0) id_1 <= 1;
        else id_2 <= ~id_2;
endmodule
