Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Apr 25 10:32:47 2024
| Host         : WFXA4BB6DBB3E15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Power_Monitor_control_sets_placed.rpt
| Design       : Power_Monitor
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             640 |          160 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------+--------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 | Enable Signal |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+---------------+--------------------------------+------------------+----------------+--------------+
|  RO[0]/nolabel_line64/nolabel_line78/out_BUFG |               | RO[0]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  RO[9]/nolabel_line64/nolabel_line78/out_BUFG |               | RO[9]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                |               | RO[0]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                |               | RO[9]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                |               | RO[4]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                |               | RO[3]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                |               | RO[2]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                |               | RO[1]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                |               | RO[8]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                |               | RO[7]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                |               | RO[6]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                |               | RO[5]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  RO[4]/nolabel_line64/nolabel_line78/out_BUFG |               | RO[4]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  RO[3]/nolabel_line64/nolabel_line78/out_BUFG |               | RO[3]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  RO[2]/nolabel_line64/nolabel_line78/out_BUFG |               | RO[2]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  RO[1]/nolabel_line64/nolabel_line78/out_BUFG |               | RO[1]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  RO[8]/nolabel_line64/nolabel_line78/out_BUFG |               | RO[8]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  RO[7]/nolabel_line64/nolabel_line78/out_BUFG |               | RO[7]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  RO[6]/nolabel_line64/nolabel_line78/out_BUFG |               | RO[6]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
|  RO[5]/nolabel_line64/nolabel_line78/out_BUFG |               | RO[5]/nolabel_line65/reset_out |                8 |             32 |         4.00 |
+-----------------------------------------------+---------------+--------------------------------+------------------+----------------+--------------+


