// Seed: 2563479119
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    output wor id_3,
    output supply0 id_4,
    input wire id_5,
    input wor id_6,
    output supply0 id_7,
    input wire id_8,
    input supply0 id_9,
    input tri1 id_10,
    output wand id_11,
    input supply1 id_12,
    input tri1 id_13,
    output wor id_14,
    input supply1 id_15,
    output supply0 id_16,
    input tri0 id_17,
    output supply1 id_18,
    input tri id_19
);
  assign id_7 = id_9;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    input supply0 id_3
);
  module_0(
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_1,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0
  );
endmodule
