library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity S_counter is
	port (	reset_s, s_count: in std_logic;
				data_start, s_data: out std_logic 	
			);
end entity UART_Receiver;
