<div class="table-wrap"><style>[data-colorid=s8fnfzcaij]{color:#0052cc} html[data-color-mode=dark] [data-colorid=s8fnfzcaij]{color:#3385ff}[data-colorid=sarbeg4wf7]{color:#0052cc} html[data-color-mode=dark] [data-colorid=sarbeg4wf7]{color:#3385ff}</style><table class="relative-table wrapped confluenceTable" style="width: 46.8185%;"><colgroup><col style="width: 17.479%;" /><col style="width: 82.521%;" /></colgroup><tbody><tr><th class="confluenceTh">Date</th><th class="confluenceTh">Review Meeting</th></tr><tr><td class="confluenceTd">01-20</td><td class="confluenceTd"><ol><li>Need to add ratio testing ... This will be part of SILVER.</li><li>Need specific testcases for fifo overflow... underflow....</li></ol></td></tr></tbody></table></div><h2 id="NativeLayerSramFiFoAdaptertestplan-Symphonyrelease1:">Symphony release 1:</h2><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 65.7502%;"><colgroup><col style="width: 3.4689%;" /><col style="width: 49.7608%;" /><col style="width: 46.7703%;" /></colgroup><tbody><tr><th class="confluenceTh"><br /></th><th class="confluenceTh">Reference</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd"><strong><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Common+Transaction+Layer+Microarchitecture+Specification" rel="nofollow">Common Transaction Layer Microarchitecture</a></strong></td><td class="confluenceTd">CTL Micro-architecture specification</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd"><p><strong><span data-colorid="s8fnfzcaij">S<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169198/OBSOLETE-DELETE+HW-SYM+sym_fifo_adapter" data-linked-resource-id="16169198" data-linked-resource-version="23" data-linked-resource-type="page">ym_fifo_adapte</a>r block</span></strong></p><ul><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/sym_fifo_mem_1p" rel="nofollow" style="letter-spacing: 0.0px;">sym_fifo_mem_</a>1p&nbsp;</li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/sym_fifo_mem_2p" rel="nofollow">sym_fifo_mem</a>_2p</li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/rdy_vld_pipe" rel="nofollow">rdy_vld_pipe</a></li></ul></td><td class="confluenceTd">Other Modules used by&nbsp;this adapter:<br /><strong>-</strong> Sym_fifo_mem<strong>_1p</strong><br /><strong>-</strong> Sym_fifo_mem<strong>_2p</strong><br /><strong>-</strong> rdy_vld_pipe</td></tr><tr><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><strong><span data-colorid="sarbeg4wf7"><a class="external-link" href="https://confluence.arteris.com/display/ENGR/2.3+-+Packetization" rel="nofollow">Packetization</a></span></strong></td><td colspan="1" class="confluenceTd"><p>Definition of &quot;serial&quot;, &quot;parallel&quot; or &quot;fixed&quot; packet style.</p><p>Only&nbsp;&quot;<strong>serial</strong>&quot; and&nbsp; &quot;<strong>parallel</strong>&quot; will be supported in <strong>R1</strong>.</p></td></tr></tbody></table></div><h3 id="NativeLayerSramFiFoAdaptertestplan-HWConfig:">HW Config:</h3><ul><li>A switch will be required whenever a sram_sym_fifo adapter is used by more than one initiator/target.&nbsp;</li></ul><h3 id="NativeLayerSramFiFoAdaptertestplan-Testbench:">Testbench:</h3><ol><li>The following checks will be performed on every test defined below..</li><li>Scoreboard/Assertion/TACHL will check for the following::</li></ol><ul><li>(<strong>1a</strong>) -&nbsp; Make sure SRAM_sym_fifo_adapter is used by the RTL,&nbsp; NOT the REGISTER type.&nbsp; &nbsp;</li></ul><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (Implement through tb_wrapper.tachl (instance array format) &ndash;&nbsp; <strong>DV</strong>)</p><ul><li>(<strong>2a</strong>) -&nbsp; Make sure SRAM_sym_fifo(s) is/are empty, at the end of simulation.&nbsp;</li></ul><p><br /></p><ul><li>(<strong>3a</strong>) -&nbsp; Make sure that&nbsp; FIFO depth is not violated.&nbsp;</li></ul><p style="margin-left: 30.0px;">&nbsp; &nbsp;(This check will be made through Assertions&nbsp;<strong>&ndash; RTL</strong>)</p><h3 id="NativeLayerSramFiFoAdaptertestplan-Thingstoknow:">Things to know:</h3><ol><li>The sym_fifo_adapter resides in the network_layer. It is possible to have such adapter in both: Request and Response paths.&nbsp;</li><li>The configuration listed in the table below will include all three packet styles randomized:&nbsp; &quot;<strong>serial</strong>&quot; or &quot;<strong>parallel</strong>&quot; .</li><li><strong>sram_sym_fifo_adaptor&nbsp;</strong>&rarr;&nbsp; <span class="legacy-color-text-red1"><strong>SSFA</strong></span></li></ol><p class="auto-cursor-target"><strong><span class="legacy-color-text-red2"><span class="legacy-color-text-pink3">Answers&nbsp; for</span>&nbsp; <span class="legacy-color-text-blue1">(1a)</span> <span class="legacy-color-text-pink3">and</span> <span class="legacy-color-text-blue1">(2a)::</span></span></strong></p><ul><li class="auto-cursor-target">How to make sure the RTL is using <strong>SRAM_fifo</strong>&nbsp; instead of&nbsp;&nbsp;<span class="legacy-color-text-default"><strong>REGISTER_fifo</strong> </span>?&nbsp; &nbsp;</li></ul><p><span class="legacy-color-text-default"><strong>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Answer</strong></span>: (Need to be implemented through <strong>JSON</strong> file)</p><ul><li class="auto-cursor-target">How to determine that the SRAM_fifo&nbsp; is empty?</li></ul><p><strong>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Answer</strong>::&nbsp; Use the following signals: <strong>in_valid</strong> and <strong>out_valid</strong>&nbsp; signals from sym_fifo_mem_1p module&nbsp;&mdash; not just the <strong>empty</strong> signal</p><p><br /></p><p>Some questions from <strong>Junie</strong>:</p><ul><li>What is the reset value of the SRAM after reset?</li></ul><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<strong><span class="legacy-color-text-default">Answer</span>:</strong>&nbsp;The SRAM doesn&rsquo;t get reset. The FIFO uses pointers, so the contents of unused entries don&rsquo;t matter.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Entries won&rsquo;t be read until they are written.</p><ul><li>Do we do BIST for the SRAM?</li></ul><p style="margin-left: 30.0px;">&nbsp; &nbsp;<strong><span class="legacy-color-text-default">Answer</span>:&nbsp;</strong> No, BIST is a customer supplied function.</p><ul><li>If the clock is gated, what happen to the SRAM module?</li></ul><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <strong>&nbsp;<span class="legacy-color-text-default">Answer</span>:</strong>&nbsp;&nbsp;Its clock gets turned off.</p><ul><li>About clock, we are targeting 2-GHZ, but not sure the SRAM can use it&hellip;</li></ul><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<strong><span class="legacy-color-text-default">Answer</span>:</strong>&nbsp;We&rsquo;re adding the ability to step down the frequency of the SRAM by Customer. The customer will then be able</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;to choose&nbsp;the frequency of the SRAM in the FIFO based on the what speeds they have available.&nbsp;</p><ul><li><span class="legacy-color-text-orange2">There are no interrupts generated by the Sram Fifos for <span class="legacy-color-text-default"><strong>R1&nbsp;</strong></span>&ndash; that implies no interrupt testing are required for this release.</span></li></ul><p><span class="legacy-color-text-orange2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Please refer to <strong><span class="legacy-color-text-default">SYM</span></strong></span>-<strong>5782</strong>.</p><h3 class="auto-cursor-target" id="NativeLayerSramFiFoAdaptertestplan-Notes::"><span>Notes::</span></h3><ul><li>Notes:: The following will be randomized for every combination defined below:</li></ul><ol><li>The packet style &quot;serial&quot; or &quot;parallel&quot; .</li><li>The Initiator and Target Bus Size.</li><li>The Initiator and Target Address Size.&nbsp;&nbsp;</li></ol><ul><li>Regardless of the error types reported by the CTL/ during simulation, the SRAM_sym_fifo are expected to be empty at the end of simulation.&nbsp;</li></ul><p><br /></p><h3 id="NativeLayerSramFiFoAdaptertestplan-TABLE0..SramFIFOadapterconfiguration::(refertoas::base0.tcl)">TABLE 0 ..&nbsp;<strong>Sram FIFO adapter configuration::&nbsp;&nbsp;</strong><strong style="letter-spacing: -0.006em;">(refer to as::<span class="legacy-color-text-red2"> base0.tcl</span>)</strong></h3><ul><li><span>Each initiator has a its unique FIFO on the <strong>Req</strong> path of the network.</span></li><li><span>Each target has its unique Sram FIFO on it <strong>Resp</strong> path of the network.</span></li></ul><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 89.071%;"><colgroup><col style="width: 3.16577%;" /><col style="width: 22.3523%;" /><col style="width: 4.31696%;" /><col style="width: 4.31696%;" /><col style="width: 4.31696%;" /><col style="width: 4.31696%;" /><col style="width: 4.79662%;" /><col style="width: 4.79662%;" /><col style="width: 4.79662%;" /><col style="width: 4.79662%;" /><col style="width: 9.01765%;" /><col style="width: 18.419%;" /><col style="width: 4.70069%;" /><col style="width: 5.27629%;" /></colgroup><tbody><tr><th colspan="1" class="confluenceTh">No</th><th class="confluenceTh">configuration&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</th><th class="confluenceTh">Init0&nbsp;</th><th class="confluenceTh">Init1&nbsp;</th><th class="confluenceTh">Init2&nbsp;</th><th class="confluenceTh">Init3&nbsp;</th><th class="confluenceTh">Targ0&nbsp;</th><th class="confluenceTh">Targ1&nbsp;</th><th class="confluenceTh">Targ2&nbsp;</th><th class="confluenceTh">Targ3&nbsp;</th><th class="confluenceTh"><p>Configuration&nbsp;</p><p>Complete</p></th><th style="text-align: left;" class="confluenceTh">Test Name&nbsp;&nbsp;</th><th colspan="1" class="confluenceTh">&nbsp;Pass&nbsp;&nbsp;</th><th colspan="1" style="text-align: left;" class="confluenceTh">JIRA</th></tr><tr><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd">4x4_AXI_AXI_b0_30Apr21_28098032_SramFifo</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd"><p><strong>Yes</strong></p></td><td class="confluenceTd"><p>axi4_single_beat_wr_base<br />axi4_single_beat_wr_narrow<br />axi4_single_beat_wr_mod<br />axi4_single_beat_wr_mod_no_delay</p><p>axi4_multi_beat_incr_wr<br />axi4_multi_beat_incr_wr_coll<br />axi4_multi_beat_incr_wr_mod<br />axi4_multi_beat_incr_wr_non_mod<br />axi4_multi_beat_fixed_wr</p></td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">2</td><td class="confluenceTd">4x4_APB_APB_b0_30Apr21_19630558_SramFifo</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd"><p><strong>No</strong></p></td><td class="confluenceTd">apb_read_only<br />apb_write_only<br />apb_all_in_one_test<br />apb_write_onlycfg__no_delay<br />apb_all_in_one_test_addr_aligned</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">3</td><td class="confluenceTd">4x4_MIX_MIX_b0_30Apr21_56438225_SramFifo</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd"><p><strong>Yes</strong></p></td><td class="confluenceTd">axi4_single_beat_rd_base<br />axi4_single_beat_rd_narrow<br />axi4_multi_beat_wrap_wr_rd<br />axi4_multi_beat_fixed_wr_rd</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h3 id="NativeLayerSramFiFoAdaptertestplan-TABLEI..SramFIFOadapterconfiguration::(refertoas::base0p1.tcl)"><strong>TABLE I .. Sram FIFO adapter configuration::&nbsp; (refer to as:: <span class="legacy-color-text-red2">base0p1.tcl</span>)</strong></h3><ul><li><span>There are only <strong>2</strong> FIFOs on the <strong>Req</strong> path sharing by all <strong>4</strong> initiators</span></li><li><span>Each target has its unique Sram FIFO on it <strong>Resp</strong> path of the network.</span></li></ul><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 90.8142%;"><colgroup><col style="width: 3.14417%;" /><col style="width: 19.7086%;" /><col style="width: 4.29448%;" /><col style="width: 4.29448%;" /><col style="width: 4.29448%;" /><col style="width: 4.29448%;" /><col style="width: 5.06135%;" /><col style="width: 5.06135%;" /><col style="width: 5.06135%;" /><col style="width: 5.06135%;" /><col style="width: 8.66564%;" /><col style="width: 21.089%;" /><col style="width: 5.3681%;" /><col style="width: 4.60123%;" /></colgroup><tbody><tr><th colspan="1" class="confluenceTh">No</th><th class="confluenceTh">configuration</th><th class="confluenceTh">Init0</th><th class="confluenceTh">Init1</th><th class="confluenceTh">Init2</th><th class="confluenceTh">Init3</th><th class="confluenceTh">Targ0</th><th class="confluenceTh">Targ1</th><th class="confluenceTh">Targ2</th><th class="confluenceTh">Targ3</th><th class="confluenceTh"><p>Configuration</p><p>Complete</p></th><th style="text-align: left;" class="confluenceTh">Test Name&nbsp;&nbsp;</th><th colspan="1" class="confluenceTh">&nbsp;Pass&nbsp;&nbsp;</th><th colspan="1" class="confluenceTh">JIRA</th></tr><tr><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd">maestro_4x4_axi_sram_fifo_adapter_1</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd"><p><strong>Yes</strong></p></td><td class="confluenceTd">axi4_multi_beat_wr_rd_mod<br />axi4_multi_beat_wr_rd_narrow<br />axi4_multi_beat_wrap_wr_rd<br />axi4_multi_beat_fixed_wr_rd<br />axi4_multi_beat_wr_rd_unalign</td><td colspan="1" class="confluenceTd"><p>&nbsp; Yes</p><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">2</td><td class="confluenceTd">maestro_4x4_apb_sram_fifo_adapter_1</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd"><p><strong>No</strong></p></td><td class="confluenceTd"><p>apb_read_only<br />apb_write_only<br />apb_all_in_one_test<br />apb_write_onlycfg__no_delay<br />apb_all_in_one_test_addr_aligned</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">3</td><td class="confluenceTd">maestro_4x4_nl_sram_fifo_adapter_1</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd"><p><strong>No</strong></p></td><td class="confluenceTd">axi4_multi_beat_wr_rd_mod<br />axi4_multi_beat_wr_rd_narrow<br />axi4_multi_beat_wrap_wr_rd<br />axi4_multi_beat_fixed_wr_rd<br />axi4_multi_beat_wr_rd_unalign</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h3 id="NativeLayerSramFiFoAdaptertestplan-TABLEII..SramFIFOadapterconfiguration::(refertoas::base0p2.tcl)"><strong>TABLE II .. Sram FIFO adapter configuration::&nbsp;&nbsp;</strong><strong style="letter-spacing: -0.006em;">(refer to as:: <span class="legacy-color-text-red2">base0p2.tcl</span>)</strong></h3><h3 id="NativeLayerSramFiFoAdaptertestplan-"><strong>&nbsp;</strong></h3><ul><li><span>Each initiator has a its unique FIFO on the <strong>Req</strong> path of the network.</span></li><li><span>There are only <strong>2</strong> FIFOs on the <strong>Rsp</strong>&nbsp;path sharing by all <strong>4</strong>&nbsp;targets.</span></li></ul><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 41.0px;" /><col style="width: 257.0px;" /><col style="width: 52.0px;" /><col style="width: 52.0px;" /><col style="width: 52.0px;" /><col style="width: 52.0px;" /><col style="width: 58.0px;" /><col style="width: 58.0px;" /><col style="width: 58.0px;" /><col style="width: 58.0px;" /><col style="width: 113.0px;" /><col style="width: 225.0px;" /><col style="width: 50.0px;" /><col style="width: 51.0px;" /></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh">configuration</th><th class="confluenceTh">Init0</th><th class="confluenceTh">Init1</th><th class="confluenceTh">Init2</th><th class="confluenceTh">Init3</th><th class="confluenceTh">Targ0</th><th class="confluenceTh">Targ1</th><th class="confluenceTh">Targ2</th><th class="confluenceTh">Targ3</th><th class="confluenceTh"><p>Configuration</p><p>Complete</p></th><th class="confluenceTh">Test Name</th><th class="confluenceTh">Pass</th><th class="confluenceTh">JIRA</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">maestro_4x4_axi_sram_fifo_adapter_2</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd"><strong>No</strong></td><td class="confluenceTd"><p>axi4_multi_beat_wrap_wr<br />axi4_single_beat_wr_narrow<br />axi4_multi_beat_fixed_wr<br />axi4_multi_beat_incr_wr</p><p>axi4_multi_beat_incr_wr_rd<br />axi4_multi_beat_fixed_wr_rd</p></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">maestro_4x4_apb_sram_fifo_adapter_2</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd"><p><strong>No</strong></p></td><td class="confluenceTd">apb_read_only<br />apb_write_only<br />apb_all_in_one_test<br />apb_write_onlycfg__no_delay<br />apb_all_in_one_test_addr_aligned</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">maestro_4x4_nl_sram_fifo_adapter_2</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd"><p><strong>No</strong></p></td><td class="confluenceTd">axi4_multi_beat_wr_rd_narrow<br />axi4_multi_beat_wrap_wr_rd<br />axi4_multi_beat_fixed_wr_rd<br />axi4_multi_beat_wr_rd_unalign</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h3 id="NativeLayerSramFiFoAdaptertestplan-TABLEIII..SramFIFOadapterconfiguration::(canbeusedtoverifyfifooverflow)"><strong>TABLE III .. Sram FIFO adapter configuration::&nbsp;&nbsp;</strong><strong><span class="legacy-color-text-red2">(can be used to verify fifo overflow)</span></strong></h3><ul><li><span>There is only <strong>1 </strong>FIFO on the <strong>Req</strong> path sharing by all <strong>4</strong> initiators</span></li><li><span>There is only <strong>1 </strong>FIFO on the <strong>Rsp</strong>&nbsp;path sharing by all <strong>4</strong>&nbsp; targets</span></li></ul><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 41.0px;" /><col style="width: 257.0px;" /><col style="width: 52.0px;" /><col style="width: 52.0px;" /><col style="width: 52.0px;" /><col style="width: 52.0px;" /><col style="width: 58.0px;" /><col style="width: 58.0px;" /><col style="width: 58.0px;" /><col style="width: 58.0px;" /><col style="width: 113.0px;" /><col style="width: 60.0px;" /><col style="width: 50.0px;" /><col style="width: 51.0px;" /></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh">configuration</th><th class="confluenceTh">Init0</th><th class="confluenceTh">Init1</th><th class="confluenceTh">Init2</th><th class="confluenceTh">Init3</th><th class="confluenceTh">Targ0</th><th class="confluenceTh">Targ1</th><th class="confluenceTh">Targ2</th><th class="confluenceTh">Targ3</th><th class="confluenceTh"><p>Configuration</p><p>Complete</p></th><th class="confluenceTh">Test Name</th><th class="confluenceTh">Pass</th><th class="confluenceTh">JIRA</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">maestro_4x4_axi_sram_fifo_adapter_3</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd"><strong>No</strong></td><td class="confluenceTd"><p>axi4_multi_beat_wrap_wr<br />axi4_single_beat_wr_narrow<br />axi4_multi_beat_fixed_wr<br />axi4_multi_beat_incr_wr</p><p>axi4_multi_beat_incr_wr_rd<br />axi4_multi_beat_fixed_wr_rd</p></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">maestro_4x4_apb_sram_fifo_adapter_3</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd"><p><strong>No</strong></p></td><td class="confluenceTd">apb_read_only<br />apb_write_only<br />apb_all_in_one_test<br />apb_write_onlycfg__no_delay<br />apb_all_in_one_test_addr_aligned</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">maestro_4x4_nl_sram_fifo_adapter_3</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd"><p><strong>No</strong></p></td><td class="confluenceTd">axi4_multi_beat_wr_rd_narrow<br />axi4_multi_beat_wrap_wr_rd<br />axi4_multi_beat_fixed_wr_rd<br />axi4_multi_beat_wr_rd_unalign</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h3 id="NativeLayerSramFiFoAdaptertestplan-TABLEIV..SramFIFOadapterconfiguration::(4initiatorsand2targets)"><strong>TABLE IV .. Sram FIFO adapter configuration::<span class="legacy-color-text-red2">&nbsp;( 4 <span class="legacy-color-text-default">initiators</span> <span class="legacy-color-text-default">and </span>2 <span class="legacy-color-text-default">targets</span>)</span></strong></h3><ul><li><span>On the <strong>Req</strong> path, <strong>1</strong> FIFO is shared by <strong>2&nbsp;</strong>initiators and the other two initiators have <strong>no</strong> FIFOs on their paths</span></li><li><span>On the <strong>Rsp</strong> path, <strong>1</strong> FIFO is shared by the&nbsp;<strong>2</strong> targets .</span></li></ul><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 41.0px;" /><col style="width: 257.0px;" /><col style="width: 52.0px;" /><col style="width: 52.0px;" /><col style="width: 52.0px;" /><col style="width: 52.0px;" /><col style="width: 58.0px;" /><col style="width: 58.0px;" /><col style="width: 58.0px;" /><col style="width: 58.0px;" /><col style="width: 113.0px;" /><col style="width: 60.0px;" /><col style="width: 50.0px;" /><col style="width: 51.0px;" /></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh">configuration</th><th class="confluenceTh">Init0</th><th class="confluenceTh">Init1</th><th class="confluenceTh">Init2</th><th class="confluenceTh">Init3</th><th class="confluenceTh">Targ0</th><th class="confluenceTh">Targ1</th><th class="confluenceTh">Targ2</th><th class="confluenceTh">Targ3</th><th class="confluenceTh"><p>Configuration</p><p>Complete</p></th><th class="confluenceTh">Test Name</th><th class="confluenceTh">Pass</th><th class="confluenceTh">JIRA</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">maestro_4x4_axi_sram_fifo_adapter_4</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd">AXI</td><td class="confluenceTd"><strong>No</strong></td><td class="confluenceTd"><p>axi4_multi_beat_wrap_wr<br />axi4_single_beat_wr_narrow<br />axi4_multi_beat_fixed_wr<br />axi4_multi_beat_incr_wr</p><p>axi4_multi_beat_incr_wr_rd<br />axi4_multi_beat_fixed_wr_rd</p></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">maestro_4x4_apb_sram_fifo_adapter_4</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd">APB</td><td class="confluenceTd"><p><strong>No</strong></p></td><td class="confluenceTd">apb_read_only<br />apb_write_only<br />apb_all_in_one_test<br />apb_write_onlycfg__no_delay<br />apb_all_in_one_test_addr_aligned</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">maestro_4x4_nl_sram_fifo_adapter_4</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd"><p><strong>No</strong></p></td><td class="confluenceTd">axi4_multi_beat_wr_rd_narrow<br />axi4_multi_beat_wrap_wr_rd<br />axi4_multi_beat_fixed_wr_rd<br />axi4_multi_beat_wr_rd_unalign</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="NativeLayerSramFiFoAdaptertestplan-ErrortestforFIFOoverflow,underflowordrained::"><strong>Error test for&nbsp; FIFO overflow, underflow or drained::</strong></h3><h3 id="NativeLayerSramFiFoAdaptertestplan-TABLEV..SramFIFOadapterconfiguration::"><strong>TABLE V .. Sram FIFO adapter configuration::&nbsp;<span class="legacy-color-text-red2">&nbsp;</span></strong></h3><ul><li><span>Generate large packets </span></li><li><span>The configuration of the sram_fifo_adapter will be randomized for both paths (<strong>Request</strong> and <strong>Response</strong>)</span></li></ul><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh">configuration</th><th class="confluenceTh">initiators</th><th class="confluenceTh">target</th><th class="confluenceTh">packet size</th><th class="confluenceTh"><p>configuration</p><p>complete</p></th><th class="confluenceTh">Test Name</th><th class="confluenceTh">Pass</th><th class="confluenceTh">JIRA</th><th class="confluenceTh"><br /></th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">maestro_4x4_nl_sram_fifo_adapter_error</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd">Maximum Size</td><td class="confluenceTd"><strong>No</strong></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="NativeLayerSramFiFoAdaptertestplan-TABLEVI..SramFIFOadapterRATIOconfiguration::(notyetarchitected)"><strong>TABLE VI .. Sram FIFO adapter&nbsp; RATIO configuration::&nbsp;<span class="legacy-color-text-red2">&nbsp;(not yet architected)</span></strong></h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh">configuration</th><th class="confluenceTh">initiators</th><th class="confluenceTh">target</th><th class="confluenceTh">packet size</th><th class="confluenceTh"><p>configuration</p><p>complete</p></th><th class="confluenceTh">Test Name</th><th class="confluenceTh">Pass</th><th class="confluenceTh">JIRA</th><th class="confluenceTh"><br /></th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">maestro_4x4_nl_sram_fifo_adapter_ratio</td><td class="confluenceTd">MIX</td><td class="confluenceTd">MIX</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><strong>No</strong></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr></tbody></table></div>