// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1420\sampleModel1420_4_sub\Mysubsystem_50.v
// Created: 2024-06-10 02:41:00
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_50
// Source Path: sampleModel1420_4_sub/Subsystem/Mysubsystem_50
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_50
          (In1,
           cfblk154);


  input   [7:0] In1;  // uint8
  output  [7:0] cfblk154;  // uint8




  assign cfblk154 = In1;

endmodule  // Mysubsystem_50

