{"vcs1":{"timestamp_begin":1729936925.997525613, "rt":1.90, "ut":0.35, "st":0.29}}
{"vcselab":{"timestamp_begin":1729936927.998889134, "rt":1.02, "ut":0.23, "st":0.23}}
{"link":{"timestamp_begin":1729936929.110508300, "rt":0.48, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729936925.214723608}
{"VCS_COMP_START_TIME": 1729936925.214723608}
{"VCS_COMP_END_TIME": 1729936931.163796001}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329920}}
{"stitch_vcselab": {"peak_mem": 215172}}
