strict digraph "" {
	node [label="\N"];
	"1140:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e12ff1050>",
		clk_sens=True,
		fillcolor=gold,
		label="1140:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TX_IFG_DELAY', 'reset_int', 'store_pause_frame', 'apply_pause_delay', 'read_ifg_int']"];
	"1141:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff1190>",
		fillcolor=turquoise,
		label="1141:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1140:AL" -> "1141:BL"	 [cond="[]",
		lineno=None];
	"1142:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ff1210>",
		fillcolor=springgreen,
		label="1142:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1142:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff1650>",
		fillcolor=turquoise,
		label="1142:BL
DELAY_ACK <= 16'h0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff1690>]",
		style=filled,
		typ=Block];
	"1142:IF" -> "1142:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1142];
	"1145:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ff1250>",
		fillcolor=springgreen,
		label="1145:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1142:IF" -> "1145:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1142];
	"1141:BL" -> "1142:IF"	 [cond="[]",
		lineno=None];
	"1148:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ff12d0>",
		fillcolor=springgreen,
		label="1148:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1148:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff1290>",
		fillcolor=turquoise,
		label="1148:BL
DELAY_ACK <= TX_IFG_DELAY;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff1310>]",
		style=filled,
		typ=Block];
	"1148:IF" -> "1148:BL"	 [cond="['read_ifg_int']",
		label=read_ifg_int,
		lineno=1148];
	"Leaf_1140:AL"	 [def_var="['DELAY_ACK']",
		label="Leaf_1140:AL"];
	"1142:BL" -> "Leaf_1140:AL"	 [cond="[]",
		lineno=None];
	"1145:IF" -> "1148:IF"	 [cond="['apply_pause_delay']",
		label="!(apply_pause_delay)",
		lineno=1145];
	"1145:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff1490>",
		fillcolor=turquoise,
		label="1145:BL
DELAY_ACK <= store_pause_frame;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff14d0>]",
		style=filled,
		typ=Block];
	"1145:IF" -> "1145:BL"	 [cond="['apply_pause_delay']",
		label=apply_pause_delay,
		lineno=1145];
	"1145:BL" -> "Leaf_1140:AL"	 [cond="[]",
		lineno=None];
	"1148:BL" -> "Leaf_1140:AL"	 [cond="[]",
		lineno=None];
}
