m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/timingModel/test/timingModelTestbench
vbusSequencer
Z1 !s110 1701619570
!i10b 1
!s100 `b^ccKJ0_fR`cl6bm4KYK1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I>_1@e_7l4SCN1d;3[6gz53
R0
w1701534317
8C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
!i122 37
L0 7 70
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1701619570.000000
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
nbus@sequencer
vregisterSequencer
R1
!i10b 1
!s100 fnbY=oIfg1HbHX8U]PPSQ1
R2
I[1^N2NR9`SIdIazzFDR3V0
R0
w1701196929
8C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
FC:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
!i122 36
L0 33 135
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s101 -O0
!i113 1
R6
R7
nregister@sequencer
vtimingModel
!s110 1701619571
!i10b 1
!s100 01A@A8akCgHLf?mEF9Y?g0
R2
IWECVeRjhOHJZbchBC5=io3
R0
w1701619540
8C:/Users/Duncan/git/ForthCPU/timingModel/source/timingModel.v
FC:/Users/Duncan/git/ForthCPU/timingModel/source/timingModel.v
!i122 38
L0 5 229
R3
R4
r1
!s85 0
31
!s108 1701619571.000000
!s107 C:\Users\Duncan\git\ForthCPU\timingModel\source\..\..\testSetup.v|C:\Users\Duncan\git\ForthCPU\timingModel\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/timingModel/source/timingModel.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/timingModel/source/timingModel.v|
!s101 -O0
!i113 1
R6
R7
ntiming@model
