vsim -gui work.tb_audctl_reg
# vsim -gui work.tb_audctl_reg 
# Start time: 09:13:46 on Jan 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_audctl_reg(behavioral)
# Loading work.audctl_reg(structural)
add wave -position insertpoint  \
sim:/tb_audctl_reg/clk \
sim:/tb_audctl_reg/wren \
sim:/tb_audctl_reg/d \
sim:/tb_audctl_reg/sel15Khz \
sim:/tb_audctl_reg/disHiFltr2 \
sim:/tb_audctl_reg/disHiFltr1 \
sim:/tb_audctl_reg/ch4Bits16 \
sim:/tb_audctl_reg/ch2Bits16 \
sim:/tb_audctl_reg/enFastClk3 \
sim:/tb_audctl_reg/enFastClk1 \
sim:/tb_audctl_reg/sel9bitPoly \
sim:/tb_audctl_reg/q
restart
run
# Break in Process line__51 at D:/Arcade_Stuff/POKEY/HDL/AUDCTL_reg/tb_AUDCTL_reg.vhd line 80
quit -sim
# End time: 09:39:34 on Jan 21,2023, Elapsed time: 0:25:48
# Errors: 0, Warnings: 0
# reading C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project key_core
