Ali Bakhoda, George L. Yuan, Wilson W. L. Fung, Henry Wong, and Tor M. Aamodt. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2009 (ISPASS 2009). IEEE, Washington, DC, 163--174. DOI:http://dx.doi.org/10.1109/ISPASS.2009.4919648
Michael Bauer, Henry Cook, and Brucek Khailany. 2011. CudaDMA: Optimizing GPU memory bandwidth via warp specialization. In Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC’11). ACM, New York, NY, Article 12, 11 pages. DOI:http://dx.doi.org/10.1145/2063384.2063400
Michael Bauer, Sean Treichler, and Alex Aiken. 2014. Singe: Leveraging warp specialization for high performance on GPUs. In Proceedings of the 19th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP’14). ACM, New York, NY, 119--130. DOI:http://dx.doi.org/10.1145/2555243.2555258
Shuai Che, Michael Boyer, Jiayuan Meng, David Tarjan, Jeremy W. Sheaffer, Sang-Ha Lee, and Kevin Skadron. 2009. Rodinia: A benchmark suite for heterogeneous computing. In Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC) (IISWC’09). IEEE Computer Society, Washington, DC, 44--54. DOI:http://dx.doi.org/10.1109/IISWC.2009.5306797
Samuel H. Fuller and Lynette I. Millett. 2011. Computing performance: Game over or next level? Computer 44, 1 (Jan 2011), 31--38. DOI:http://dx.doi.org/10.1109/MC.2011.15
Mark Gebhart, Daniel R. Johnson, David Tarjan, Stephen W. Keckler, William J. Dally, Erik Lindholm, and Kevin Skadron. 2011. Energy-efficient mechanisms for managing thread context in throughput processors. In Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA’11). ACM, New York, NY, 235--246. DOI:http://dx.doi.org/10.1145/2000064.2000093
Juan Gómez-Luna, José María González-Linares, José Ignacio Benavides, and Nicolás Guil. 2013. An optimized approach to histogram computation on GPU. Machine Vision and Applications. 24, 5 (2013), 899--908. DOI:http://dx.doi.org/10.1007/s00138-012-0443-3
Sunpyo Hong and Hyesoon Kim. 2010. An integrated GPU power and performance model. In Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA’10). ACM, New York, NY, 280--289. DOI:http://dx.doi.org/10.1145/1815961.1815998
Jingwen Leng, Tayler Hetherington, Ahmed ElTantawy, Syed Gilani, Nam Sung Kim, Tor M. Aamodt, and Vijay Janapa Reddi. 2013. GPUWattch: Enabling energy optimizations in GPGPUs. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA’13). ACM, New York, NY, 487--498. DOI:http://dx.doi.org/10.1145/2485922.2485964
E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym. 2008. NVIDIA Tesla: A unified graphics and computing architecture. IEEE Micro 28, 2 (March 2008), 39--55. DOI:http://dx.doi.org/10.1109/MM.2008.31
Jan Lucas, Sohan Lal, Michael Andersch, Mauricio Alvarez-Mesa, and Ben Juurlink. 2013. How a single chip causes massive power bills GPUSimPow: A GPGPU power simulator. In 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 97--106. DOI:http://dx.doi.org/10.1109/ISPASS.2013.6557150
Bingfeng Mei, Serge Vernalde, Diederik Verkest, Hugo Man, and Rudy Lauwereins. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Field Programmable Logic and Application, Peter Cheung and George A. Constantinides (Eds.). Lecture Notes in Computer Science, Vol. 2778. Springer, Berlin, 61--70. DOI:http://dx.doi.org/10.1007/978-3-540-45234-8_7
Naveen Muralimanohar, Rajeev Balasubramonian, and Norm Jouppi. 2007. Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 40). IEEE Computer Society, Washington, DC, 3--14. DOI:http://dx.doi.org/10.1109/MICRO.2007.30
Veynu Narasiman, Michael Shebanow, Chang Joo Lee, Rustam Miftakhutdinov, Onur Mutlu, and Yale N. Patt. 2011. Improving GPU performance via large warps and two-level warp scheduling. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-44). ACM, New York, NY, 308--317. DOI:http://dx.doi.org/10.1145/2155620.2155656
J. R. Nickolls, B. W. Coon, M. Y. Siu, S. F. Oberman, and S. Liu. 2010. Single interconnect providing read and write access to a memory shared by concurrent threads. (16 2010). US Patent 7,680,988.
NVIDIA Corporation. 2009. NVIDIA’s Next Generation CUDA Compute Architecture: Fermi. (2009). http://www.nvidia.com/content/pdf/fermi_white_papers/nvidia_fermi_compute_architecture_whitepaper.pdf.
NVIDIA Corporation. 2012a. CUDA C Programming Guide 5.0. (Oct 2012). http://docs.nvidia.com/cuda/cuda-c-programming-guide/.
NVIDIA Corporation. 2012b. NVIDIA’s Next Generation CUDA Compute Architecture: Kepler GK110. (2012). http://www.nvidia.com/content/pdf/kepler/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf.
NVIDIA Corporation. 2013. NVIDIA Tegra K1: A New Era in Mobile Computing. http://www.nvidia.com/content/pdf/tegra_white_papers/tegra_k1_whitepaper_v1.0.pdf.
A Papakonstantinou, K. Gururaj, J. A. Stratton, Deming Chen, J. Cong, and W.-M. W. Hwu. 2009. FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs. In Proceedings of the IEEE 7th Symposium on Application Specific Processors, 2009. SASP’09. IEEE Computer Society, Washington, DC, 35--42. DOI:http://dx.doi.org/10.1109/SASP.2009.5226333
H. Singh, Ming-Hau Lee, Guangming Lu, F. J. Kurdahi, N. Bagherzadeh, and E. M. Chaves Filho. 2000. MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers. 49, 5 (May 2000), 465--481. DOI:http://dx.doi.org/10.1109/12.859540
John A. Stratton, Christopher Rodrigrues, I.-Jui Sung, Nady Obeid, Liwen Chang, Geng Liu, and Wen-Mei W. Hwu. 2012. Parboil: A Revised Benchmark Suite for Scientific and Commercial throughput Computing. Technical Report IMPACT-12-01. University of Illinois at Urbana-Champaign, Urbana.
Gert-Jan van den Braak and Henk Corporaal. 2013. GPU-CC: A reconfigurable GPU architecture with communicating cores. In Proceedings of the 16th International Workshop on Software and Compilers for Embedded Systems (M-SCOPES’13). ACM, New York, NY, 86--89. DOI:http://dx.doi.org/10.1145/2463596.2486153
Dani Voitsechov and Yoav Etsion. 2014. Single-graph multiple flows: Energy efficient design alternative for GPGPUs. In Proceedings of the 41st Annual International Symposium on Computer Architecture (ISCA’14). ACM, New York, NY, 12.
Yulei Zhang, Xiang Hu, Alina Deutsch, A. Ege Engin, James F. Buckwalter, and Chung-Kuan Cheng. 2011. Prediction and comparison of high-performance on-chip global interconnection. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19, 7 (July 2011), 1154--1166. DOI:http://dx.doi.org/10.1109/TVLSI.2010.2047415
