INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Coding/Verilog/Sistemas Digitales/proyecto_final/proyecto_final.srcs/sources_1/new/neopixel_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neopixel_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Coding/Verilog/Sistemas Digitales/proyecto_final/proyecto_final.srcs/sources_1/new/pixel_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Coding/Verilog/Sistemas Digitales/proyecto_final/proyecto_final.srcs/sources_1/new/refresh_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Coding/Verilog/Sistemas Digitales/proyecto_final/proyecto_final.srcs/sources_1/new/rom_NxM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_NxM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Coding/Verilog/Sistemas Digitales/proyecto_final/proyecto_final.srcs/sources_1/new/signal_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Coding/Verilog/Sistemas Digitales/proyecto_final/proyecto_final.srcs/sources_1/new/strip_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strip_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Coding/Verilog/Sistemas Digitales/proyecto_final/proyecto_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_tb
