Protel Design System Design Rule Check
PCB File : D:\VIAM\ROV\ROV-600\hardware\STM32F1_ROV600\STM32F1_ROV600\Layout.PcbDoc
Date     : 03/05/2021
Time     : 6:55:55 CH

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=40mil) (Preferred=25mil) (All)
Rule Violations :0

Processing Rule : Routing Layers(All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=28mil) (MaxHoleWidth=28mil) (PreferredHoleWidth=28mil) (MinWidth=50mil) (MaxWidth=50mil) (PreferedWidth=50mil) (All)
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=10mil) (Max=10mil) (Prefered=10mil)  and Width Constraints (Min=15mil) (Max=15mil) (Prefered=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (1637.512mil,185.079mil) on Top Overlay And Pad HD7-1(1637.512mil,185.079mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.807mil < 10mil) Between Arc (1678.346mil,1697.913mil) on Top Overlay And Pad U7-1(1678.346mil,1738.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (1837.512mil,185.079mil) on Top Overlay And Pad HD7-2(1837.512mil,185.079mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (2072.512mil,185.039mil) on Top Overlay And Pad HD3-1(2072.512mil,185.039mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (2272.512mil,185.039mil) on Top Overlay And Pad HD3-2(2272.512mil,185.039mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (3342.52mil,2234.252mil) on Top Overlay And Pad HD1-2(3342.52mil,2234.252mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (338.512mil,181.102mil) on Top Overlay And Pad HD4-1(338.512mil,181.102mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (3542.52mil,2234.252mil) on Top Overlay And Pad HD1-1(3542.52mil,2234.252mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (538.512mil,181.102mil) on Top Overlay And Pad HD4-2(538.512mil,181.102mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (771.512mil,185.079mil) on Top Overlay And Pad HD5-1(771.512mil,185.079mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (971.512mil,185.079mil) on Top Overlay And Pad HD5-2(971.512mil,185.079mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.054mil < 10mil) Between Pad C10-1(2000.276mil,1576.772mil) on Top Layer And Text "C10" (2014.419mil,1613.14mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.054mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C10-1(2000.276mil,1576.772mil) on Top Layer And Track (1968.276mil,1542.772mil)(1968.276mil,1609.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C10-1(2000.276mil,1576.772mil) on Top Layer And Track (1968.276mil,1542.772mil)(2121.276mil,1542.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C10-1(2000.276mil,1576.772mil) on Top Layer And Track (1968.276mil,1609.772mil)(2121.276mil,1609.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C10-1(2000.276mil,1576.772mil) on Top Layer And Track (2028.276mil,1551.772mil)(2062.276mil,1551.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C10-1(2000.276mil,1576.772mil) on Top Layer And Track (2028.276mil,1601.772mil)(2062.276mil,1601.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C10-2(2090.276mil,1576.772mil) on Top Layer And Track (1968.276mil,1542.772mil)(2121.276mil,1542.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C10-2(2090.276mil,1576.772mil) on Top Layer And Track (1968.276mil,1609.772mil)(2121.276mil,1609.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C10-2(2090.276mil,1576.772mil) on Top Layer And Track (2028.276mil,1551.772mil)(2062.276mil,1551.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C10-2(2090.276mil,1576.772mil) on Top Layer And Track (2028.276mil,1601.772mil)(2062.276mil,1601.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C10-2(2090.276mil,1576.772mil) on Top Layer And Track (2121.276mil,1542.772mil)(2121.276mil,1609.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-1(2307.795mil,1751.968mil) on Top Layer And Track (2186.795mil,1718.968mil)(2339.795mil,1718.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-1(2307.795mil,1751.968mil) on Top Layer And Track (2186.795mil,1785.968mil)(2339.795mil,1785.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-1(2307.795mil,1751.968mil) on Top Layer And Track (2245.795mil,1726.968mil)(2279.795mil,1726.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C1-1(2307.795mil,1751.968mil) on Top Layer And Track (2245.795mil,1776.968mil)(2279.795mil,1776.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C1-1(2307.795mil,1751.968mil) on Top Layer And Track (2339.795mil,1718.968mil)(2339.795mil,1785.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C11-1(1452.047mil,1574.806mil) on Top Layer And Track (1420.047mil,1540.806mil)(1420.047mil,1607.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C11-1(1452.047mil,1574.806mil) on Top Layer And Track (1420.047mil,1540.806mil)(1573.047mil,1540.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-1(1452.047mil,1574.806mil) on Top Layer And Track (1420.047mil,1607.806mil)(1573.047mil,1607.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C11-1(1452.047mil,1574.806mil) on Top Layer And Track (1480.047mil,1549.806mil)(1514.047mil,1549.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C11-1(1452.047mil,1574.806mil) on Top Layer And Track (1480.047mil,1599.806mil)(1514.047mil,1599.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C11-2(1542.047mil,1574.806mil) on Top Layer And Track (1420.047mil,1540.806mil)(1573.047mil,1540.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-2(1542.047mil,1574.806mil) on Top Layer And Track (1420.047mil,1607.806mil)(1573.047mil,1607.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C11-2(1542.047mil,1574.806mil) on Top Layer And Track (1480.047mil,1549.806mil)(1514.047mil,1549.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C11-2(1542.047mil,1574.806mil) on Top Layer And Track (1480.047mil,1599.806mil)(1514.047mil,1599.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C11-2(1542.047mil,1574.806mil) on Top Layer And Track (1573.047mil,1540.806mil)(1573.047mil,1607.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1-2(2217.795mil,1751.968mil) on Top Layer And Track (2186.795mil,1718.968mil)(2186.795mil,1785.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-2(2217.795mil,1751.968mil) on Top Layer And Track (2186.795mil,1718.968mil)(2339.795mil,1718.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-2(2217.795mil,1751.968mil) on Top Layer And Track (2186.795mil,1785.968mil)(2339.795mil,1785.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(2217.795mil,1751.968mil) on Top Layer And Track (2245.795mil,1726.968mil)(2279.795mil,1726.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(2217.795mil,1751.968mil) on Top Layer And Track (2245.795mil,1776.968mil)(2279.795mil,1776.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-1(799.961mil,1519.685mil) on Top Layer And Track (678.961mil,1486.685mil)(831.961mil,1486.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-1(799.961mil,1519.685mil) on Top Layer And Track (678.961mil,1553.685mil)(831.961mil,1553.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-1(799.961mil,1519.685mil) on Top Layer And Track (737.961mil,1494.685mil)(771.961mil,1494.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C12-1(799.961mil,1519.685mil) on Top Layer And Track (737.961mil,1544.685mil)(771.961mil,1544.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C12-1(799.961mil,1519.685mil) on Top Layer And Track (831.961mil,1486.685mil)(831.961mil,1553.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C12-2(709.961mil,1519.685mil) on Top Layer And Track (678.961mil,1486.685mil)(678.961mil,1553.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-2(709.961mil,1519.685mil) on Top Layer And Track (678.961mil,1486.685mil)(831.961mil,1486.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-2(709.961mil,1519.685mil) on Top Layer And Track (678.961mil,1553.685mil)(831.961mil,1553.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-2(709.961mil,1519.685mil) on Top Layer And Track (737.961mil,1494.685mil)(771.961mil,1494.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-2(709.961mil,1519.685mil) on Top Layer And Track (737.961mil,1544.685mil)(771.961mil,1544.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C13-1(545.591mil,1520.669mil) on Top Layer And Track (513.591mil,1486.669mil)(513.591mil,1553.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C13-1(545.591mil,1520.669mil) on Top Layer And Track (513.591mil,1486.669mil)(666.591mil,1486.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-1(545.591mil,1520.669mil) on Top Layer And Track (513.591mil,1553.669mil)(666.591mil,1553.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C13-1(545.591mil,1520.669mil) on Top Layer And Track (573.591mil,1495.669mil)(607.591mil,1495.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C13-1(545.591mil,1520.669mil) on Top Layer And Track (573.591mil,1545.669mil)(607.591mil,1545.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C13-2(635.591mil,1520.669mil) on Top Layer And Track (513.591mil,1486.669mil)(666.591mil,1486.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-2(635.591mil,1520.669mil) on Top Layer And Track (513.591mil,1553.669mil)(666.591mil,1553.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C13-2(635.591mil,1520.669mil) on Top Layer And Track (573.591mil,1495.669mil)(607.591mil,1495.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C13-2(635.591mil,1520.669mil) on Top Layer And Track (573.591mil,1545.669mil)(607.591mil,1545.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C13-2(635.591mil,1520.669mil) on Top Layer And Track (666.591mil,1486.669mil)(666.591mil,1553.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C16-1(2496.063mil,1469.567mil) on Top Layer And Track (2458.063mil,1305.567mil)(2458.063mil,1503.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad C16-1(2496.063mil,1469.567mil) on Top Layer And Track (2458.063mil,1503.567mil)(2535.063mil,1503.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C16-1(2496.063mil,1469.567mil) on Top Layer And Track (2466.063mil,1373.567mil)(2466.063mil,1435.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.717mil < 10mil) Between Pad C16-1(2496.063mil,1469.567mil) on Top Layer And Track (2526.063mil,1373.567mil)(2526.063mil,1435.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C16-1(2496.063mil,1469.567mil) on Top Layer And Track (2535.063mil,1305.567mil)(2535.063mil,1503.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C16-2(2496.063mil,1339.567mil) on Top Layer And Track (2458.063mil,1305.567mil)(2458.063mil,1503.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad C16-2(2496.063mil,1339.567mil) on Top Layer And Track (2458.063mil,1305.567mil)(2535.063mil,1305.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C16-2(2496.063mil,1339.567mil) on Top Layer And Track (2466.063mil,1373.567mil)(2466.063mil,1435.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C16-2(2496.063mil,1339.567mil) on Top Layer And Track (2526.063mil,1373.567mil)(2526.063mil,1435.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C16-2(2496.063mil,1339.567mil) on Top Layer And Track (2535.063mil,1305.567mil)(2535.063mil,1503.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C17-1(1843.504mil,1472.638mil) on Top Layer And Track (1805.504mil,1308.638mil)(1805.504mil,1506.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad C17-1(1843.504mil,1472.638mil) on Top Layer And Track (1805.504mil,1506.638mil)(1882.504mil,1506.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C17-1(1843.504mil,1472.638mil) on Top Layer And Track (1813.504mil,1376.638mil)(1813.504mil,1438.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.717mil < 10mil) Between Pad C17-1(1843.504mil,1472.638mil) on Top Layer And Track (1873.504mil,1376.638mil)(1873.504mil,1438.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C17-1(1843.504mil,1472.638mil) on Top Layer And Track (1882.504mil,1308.638mil)(1882.504mil,1506.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C17-2(1843.504mil,1342.638mil) on Top Layer And Track (1805.504mil,1308.638mil)(1805.504mil,1506.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad C17-2(1843.504mil,1342.638mil) on Top Layer And Track (1805.504mil,1308.638mil)(1882.504mil,1308.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C17-2(1843.504mil,1342.638mil) on Top Layer And Track (1813.504mil,1376.638mil)(1813.504mil,1438.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad C17-2(1843.504mil,1342.638mil) on Top Layer And Track (1873.504mil,1376.638mil)(1873.504mil,1438.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C17-2(1843.504mil,1342.638mil) on Top Layer And Track (1882.504mil,1308.638mil)(1882.504mil,1506.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C20-1(2056.811mil,492.126mil) on Top Layer And Track (1935.811mil,459.126mil)(2088.811mil,459.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C20-1(2056.811mil,492.126mil) on Top Layer And Track (1935.811mil,526.126mil)(2088.811mil,526.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C20-1(2056.811mil,492.126mil) on Top Layer And Track (1994.811mil,467.126mil)(2028.811mil,467.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C20-1(2056.811mil,492.126mil) on Top Layer And Track (1994.811mil,517.126mil)(2028.811mil,517.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C20-1(2056.811mil,492.126mil) on Top Layer And Track (2088.811mil,459.126mil)(2088.811mil,526.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C20-2(1966.811mil,492.126mil) on Top Layer And Track (1935.811mil,459.126mil)(1935.811mil,526.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C20-2(1966.811mil,492.126mil) on Top Layer And Track (1935.811mil,459.126mil)(2088.811mil,459.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C20-2(1966.811mil,492.126mil) on Top Layer And Track (1935.811mil,526.126mil)(2088.811mil,526.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C20-2(1966.811mil,492.126mil) on Top Layer And Track (1994.811mil,467.126mil)(2028.811mil,467.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C20-2(1966.811mil,492.126mil) on Top Layer And Track (1994.811mil,517.126mil)(2028.811mil,517.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C2-1(2074.107mil,1754.304mil) on Top Layer And Track (1953.107mil,1721.304mil)(2106.107mil,1721.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C2-1(2074.107mil,1754.304mil) on Top Layer And Track (1953.107mil,1788.304mil)(2106.107mil,1788.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C2-1(2074.107mil,1754.304mil) on Top Layer And Track (2012.107mil,1729.304mil)(2046.107mil,1729.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C2-1(2074.107mil,1754.304mil) on Top Layer And Track (2012.107mil,1779.304mil)(2046.107mil,1779.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C2-1(2074.107mil,1754.304mil) on Top Layer And Track (2106.107mil,1721.304mil)(2106.107mil,1788.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C21-1(2054.843mil,589.295mil) on Top Layer And Track (1933.842mil,556.295mil)(2086.843mil,556.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C21-1(2054.843mil,589.295mil) on Top Layer And Track (1992.842mil,564.295mil)(2026.842mil,564.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C21-1(2054.843mil,589.295mil) on Top Layer And Track (1992.842mil,614.295mil)(2026.842mil,614.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C21-1(2054.843mil,589.295mil) on Top Layer And Track (2086.843mil,556.295mil)(2086.843mil,623.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.035mil < 10mil) Between Pad C21-2(1964.842mil,589.295mil) on Top Layer And Text "C20" (1996.811mil,543.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.035mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C21-2(1964.842mil,589.295mil) on Top Layer And Track (1933.842mil,556.295mil)(1933.842mil,623.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C21-2(1964.842mil,589.295mil) on Top Layer And Track (1933.842mil,556.295mil)(2086.843mil,556.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C21-2(1964.842mil,589.295mil) on Top Layer And Track (1933.842mil,623.295mil)(2086.843mil,623.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C21-2(1964.842mil,589.295mil) on Top Layer And Track (1992.842mil,564.295mil)(2026.842mil,564.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C21-2(1964.842mil,589.295mil) on Top Layer And Track (1992.842mil,614.295mil)(2026.842mil,614.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C2-2(1984.107mil,1754.304mil) on Top Layer And Track (1953.107mil,1721.304mil)(1953.107mil,1788.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C2-2(1984.107mil,1754.304mil) on Top Layer And Track (1953.107mil,1721.304mil)(2106.107mil,1721.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C2-2(1984.107mil,1754.304mil) on Top Layer And Track (1953.107mil,1788.304mil)(2106.107mil,1788.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C2-2(1984.107mil,1754.304mil) on Top Layer And Track (2012.107mil,1729.304mil)(2046.107mil,1729.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C2-2(1984.107mil,1754.304mil) on Top Layer And Track (2012.107mil,1779.304mil)(2046.107mil,1779.304mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad C4-1(1543.621mil,1724.544mil) on Top Layer And Text "C4" (1575.621mil,1758.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-1(1543.621mil,1724.544mil) on Top Layer And Track (1422.621mil,1691.544mil)(1575.621mil,1691.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-1(1543.621mil,1724.544mil) on Top Layer And Track (1422.621mil,1758.544mil)(1575.621mil,1758.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-1(1543.621mil,1724.544mil) on Top Layer And Track (1481.621mil,1699.544mil)(1515.621mil,1699.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C4-1(1543.621mil,1724.544mil) on Top Layer And Track (1481.621mil,1749.544mil)(1515.621mil,1749.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C4-1(1543.621mil,1724.544mil) on Top Layer And Track (1575.621mil,1691.544mil)(1575.621mil,1758.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C4-2(1453.621mil,1724.544mil) on Top Layer And Track (1422.621mil,1691.544mil)(1422.621mil,1758.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-2(1453.621mil,1724.544mil) on Top Layer And Track (1422.621mil,1691.544mil)(1575.621mil,1691.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-2(1453.621mil,1724.544mil) on Top Layer And Track (1422.621mil,1758.544mil)(1575.621mil,1758.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-2(1453.621mil,1724.544mil) on Top Layer And Track (1481.621mil,1699.544mil)(1515.621mil,1699.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-2(1453.621mil,1724.544mil) on Top Layer And Track (1481.621mil,1749.544mil)(1515.621mil,1749.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C6-1(325.079mil,1698.819mil) on Top Layer And Track (293.079mil,1664.819mil)(293.079mil,1731.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C6-1(325.079mil,1698.819mil) on Top Layer And Track (293.079mil,1664.819mil)(446.079mil,1664.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-1(325.079mil,1698.819mil) on Top Layer And Track (293.079mil,1731.819mil)(446.079mil,1731.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C6-1(325.079mil,1698.819mil) on Top Layer And Track (353.079mil,1673.819mil)(387.079mil,1673.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C6-1(325.079mil,1698.819mil) on Top Layer And Track (353.079mil,1723.819mil)(387.079mil,1723.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C6-2(415.079mil,1698.819mil) on Top Layer And Track (293.079mil,1664.819mil)(446.079mil,1664.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-2(415.079mil,1698.819mil) on Top Layer And Track (293.079mil,1731.819mil)(446.079mil,1731.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C6-2(415.079mil,1698.819mil) on Top Layer And Track (353.079mil,1673.819mil)(387.079mil,1673.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C6-2(415.079mil,1698.819mil) on Top Layer And Track (353.079mil,1723.819mil)(387.079mil,1723.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C6-2(415.079mil,1698.819mil) on Top Layer And Track (446.079mil,1664.819mil)(446.079mil,1731.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.192mil < 10mil) Between Pad C7-1(886.142mil,1520.669mil) on Top Layer And Text "C12" (844.291mil,1512.288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C7-1(886.142mil,1520.669mil) on Top Layer And Track (854.142mil,1486.669mil)(1007.142mil,1486.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C7-1(886.142mil,1520.669mil) on Top Layer And Track (854.142mil,1486.669mil)(854.142mil,1553.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-1(886.142mil,1520.669mil) on Top Layer And Track (854.142mil,1553.669mil)(1007.142mil,1553.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-1(886.142mil,1520.669mil) on Top Layer And Track (914.142mil,1495.669mil)(948.142mil,1495.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-1(886.142mil,1520.669mil) on Top Layer And Track (914.142mil,1545.669mil)(948.142mil,1545.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C7-2(976.142mil,1520.669mil) on Top Layer And Track (1007.142mil,1486.669mil)(1007.142mil,1553.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C7-2(976.142mil,1520.669mil) on Top Layer And Track (854.142mil,1486.669mil)(1007.142mil,1486.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-2(976.142mil,1520.669mil) on Top Layer And Track (854.142mil,1553.669mil)(1007.142mil,1553.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-2(976.142mil,1520.669mil) on Top Layer And Track (914.142mil,1495.669mil)(948.142mil,1495.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C7-2(976.142mil,1520.669mil) on Top Layer And Track (914.142mil,1545.669mil)(948.142mil,1545.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C8-1(1052.874mil,1982.087mil) on Top Layer And Track (1084.874mil,1949.087mil)(1084.874mil,2016.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-1(1052.874mil,1982.087mil) on Top Layer And Track (931.874mil,1949.087mil)(1084.874mil,1949.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C8-1(1052.874mil,1982.087mil) on Top Layer And Track (931.874mil,2016.087mil)(1084.874mil,2016.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C8-1(1052.874mil,1982.087mil) on Top Layer And Track (990.874mil,1957.087mil)(1024.874mil,1957.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C8-1(1052.874mil,1982.087mil) on Top Layer And Track (990.874mil,2007.087mil)(1024.874mil,2007.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-2(962.874mil,1982.087mil) on Top Layer And Track (931.874mil,1949.087mil)(1084.874mil,1949.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C8-2(962.874mil,1982.087mil) on Top Layer And Track (931.874mil,1949.087mil)(931.874mil,2016.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C8-2(962.874mil,1982.087mil) on Top Layer And Track (931.874mil,2016.087mil)(1084.874mil,2016.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C8-2(962.874mil,1982.087mil) on Top Layer And Track (990.874mil,1957.087mil)(1024.874mil,1957.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C8-2(962.874mil,1982.087mil) on Top Layer And Track (990.874mil,2007.087mil)(1024.874mil,2007.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad CIN-1(3827.756mil,1899.606mil) on Top Layer And Track (3841.535mil,1846.457mil)(3841.535mil,1860.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad CIN-1(3827.756mil,1899.606mil) on Top Layer And Track (3841.535mil,1938.976mil)(3841.535mil,1952.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad CIN-2(3686.024mil,1899.606mil) on Top Layer And Track (3672.244mil,1814.961mil)(3672.244mil,1860.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad CIN-2(3686.024mil,1899.606mil) on Top Layer And Track (3672.244mil,1938.976mil)(3672.244mil,1984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad COUT-1(2616.142mil,1863.189mil) on Top Layer And Track (2562.992mil,1876.968mil)(2576.772mil,1876.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad COUT-1(2616.142mil,1863.189mil) on Top Layer And Track (2655.512mil,1876.968mil)(2669.291mil,1876.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad COUT-2(2616.142mil,1721.457mil) on Top Layer And Track (2531.496mil,1707.677mil)(2576.772mil,1707.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad COUT-2(2616.142mil,1721.457mil) on Top Layer And Track (2655.512mil,1707.677mil)(2700.787mil,1707.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D1-1(2464.807mil,1574.803mil) on Top Layer And Track (2432.819mil,1574.803mil)(2444.63mil,1574.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D1-2(2377.209mil,1574.803mil) on Top Layer And Track (2351.008mil,1564.803mil)(2356.008mil,1564.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.972mil < 10mil) Between Pad D1-2(2377.209mil,1574.803mil) on Top Layer And Track (2351.008mil,1584.803mil)(2356.008mil,1584.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.972mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D1-2(2377.209mil,1574.803mil) on Top Layer And Track (2356.008mil,1548.307mil)(2356.008mil,1564.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D1-2(2377.209mil,1574.803mil) on Top Layer And Track (2356.008mil,1584.803mil)(2356.008mil,1601.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D1-2(2377.209mil,1574.803mil) on Top Layer And Track (2397.386mil,1574.803mil)(2405.26mil,1574.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2-1(1783.957mil,1572.677mil) on Top Layer And Track (1751.968mil,1572.677mil)(1763.78mil,1572.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D2-2(1696.358mil,1572.677mil) on Top Layer And Track (1670.158mil,1562.677mil)(1675.158mil,1562.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.972mil < 10mil) Between Pad D2-2(1696.358mil,1572.677mil) on Top Layer And Track (1670.158mil,1582.677mil)(1675.158mil,1582.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.972mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D2-2(1696.358mil,1572.677mil) on Top Layer And Track (1675.158mil,1546.181mil)(1675.158mil,1562.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D2-2(1696.358mil,1572.677mil) on Top Layer And Track (1675.158mil,1582.677mil)(1675.158mil,1599.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2-2(1696.358mil,1572.677mil) on Top Layer And Track (1716.535mil,1572.677mil)(1724.409mil,1572.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3-1(509.933mil,352.126mil) on Bottom Layer And Track (477.945mil,352.126mil)(489.756mil,352.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D3-2(422.335mil,352.126mil) on Bottom Layer And Track (396.134mil,342.126mil)(401.134mil,342.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.972mil < 10mil) Between Pad D3-2(422.335mil,352.126mil) on Bottom Layer And Track (396.134mil,362.126mil)(401.134mil,362.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.972mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D3-2(422.335mil,352.126mil) on Bottom Layer And Track (401.134mil,325.63mil)(401.134mil,342.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D3-2(422.335mil,352.126mil) on Bottom Layer And Track (401.134mil,362.126mil)(401.134mil,378.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3-2(422.335mil,352.126mil) on Bottom Layer And Track (442.512mil,352.126mil)(450.386mil,352.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4-1(918.831mil,352.126mil) on Bottom Layer And Track (886.843mil,352.126mil)(898.654mil,352.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D4-2(831.233mil,352.126mil) on Bottom Layer And Track (805.032mil,342.126mil)(810.032mil,342.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.972mil < 10mil) Between Pad D4-2(831.233mil,352.126mil) on Bottom Layer And Track (805.032mil,362.126mil)(810.032mil,362.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.972mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D4-2(831.233mil,352.126mil) on Bottom Layer And Track (810.032mil,325.63mil)(810.032mil,342.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D4-2(831.233mil,352.126mil) on Bottom Layer And Track (810.032mil,362.126mil)(810.032mil,378.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4-2(831.233mil,352.126mil) on Bottom Layer And Track (851.41mil,352.126mil)(859.284mil,352.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5-1(1361.351mil,352.126mil) on Bottom Layer And Track (1329.362mil,352.126mil)(1341.174mil,352.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D5-2(1273.752mil,352.126mil) on Bottom Layer And Track (1247.552mil,342.126mil)(1252.552mil,342.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.972mil < 10mil) Between Pad D5-2(1273.752mil,352.126mil) on Bottom Layer And Track (1247.552mil,362.126mil)(1252.552mil,362.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.972mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D5-2(1273.752mil,352.126mil) on Bottom Layer And Track (1252.552mil,325.63mil)(1252.552mil,342.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D5-2(1273.752mil,352.126mil) on Bottom Layer And Track (1252.552mil,362.126mil)(1252.552mil,378.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5-2(1273.752mil,352.126mil) on Bottom Layer And Track (1293.929mil,352.126mil)(1301.803mil,352.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.044mil < 10mil) Between Pad JP8-1(153.543mil,1795.63mil) on Multi-Layer And Track (103.543mil,1745.63mil)(103.543mil,2145.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad JP8-1(153.543mil,1795.63mil) on Multi-Layer And Track (104.543mil,1840.63mil)(203.543mil,1840.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad JP8-1(153.543mil,1795.63mil) on Multi-Layer And Track (203.543mil,1745.63mil)(203.543mil,2145.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.044mil < 10mil) Between Pad JP8-2(153.543mil,1896.63mil) on Multi-Layer And Track (103.543mil,1745.63mil)(103.543mil,2145.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad JP8-2(153.543mil,1896.63mil) on Multi-Layer And Track (203.543mil,1745.63mil)(203.543mil,2145.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.044mil < 10mil) Between Pad JP8-3(153.543mil,1994.63mil) on Multi-Layer And Track (103.543mil,1745.63mil)(103.543mil,2145.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad JP8-3(153.543mil,1994.63mil) on Multi-Layer And Track (203.543mil,1745.63mil)(203.543mil,2145.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.044mil < 10mil) Between Pad JP8-4(153.543mil,2095.63mil) on Multi-Layer And Track (103.543mil,1745.63mil)(103.543mil,2145.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad JP8-4(153.543mil,2095.63mil) on Multi-Layer And Track (203.543mil,1745.63mil)(203.543mil,2145.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-1(2893.701mil,1668.898mil) on Top Layer And Track (2750mil,1643.307mil)(2854.331mil,1643.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-1(2893.701mil,1668.898mil) on Top Layer And Track (2933.071mil,1643.307mil)(3037.402mil,1643.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.487mil < 10mil) Between Pad L1-2(2893.701mil,1905.118mil) on Top Layer And Track (2750mil,1930.709mil)(2854.331mil,1930.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-2(2893.701mil,1905.118mil) on Top Layer And Track (2933.071mil,1930.709mil)(3037.402mil,1930.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(1549.213mil,2004.628mil) on Top Layer And Track (1459.213mil,1969.628mil)(1549.213mil,1969.628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(1549.213mil,2004.628mil) on Top Layer And Track (1459.213mil,2039.628mil)(1549.213mil,2039.628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(1549.213mil,2004.628mil) on Top Layer And Track (1549.213mil,1969.628mil)(1549.213mil,1974.628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(1549.213mil,2004.628mil) on Top Layer And Track (1549.213mil,2034.628mil)(1549.213mil,2039.628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(1459.213mil,2004.628mil) on Top Layer And Track (1459.213mil,1969.628mil)(1459.213mil,1974.628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(1459.213mil,2004.628mil) on Top Layer And Track (1459.213mil,1969.628mil)(1549.213mil,1969.628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(1459.213mil,2004.628mil) on Top Layer And Track (1459.213mil,2034.628mil)(1459.213mil,2039.628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(1459.213mil,2004.628mil) on Top Layer And Track (1459.213mil,2039.628mil)(1549.213mil,2039.628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(319.882mil,1540.354mil) on Top Layer And Track (319.882mil,1505.354mil)(319.882mil,1510.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(319.882mil,1540.354mil) on Top Layer And Track (319.882mil,1505.354mil)(409.882mil,1505.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(319.882mil,1540.354mil) on Top Layer And Track (319.882mil,1570.354mil)(319.882mil,1575.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(319.882mil,1540.354mil) on Top Layer And Track (319.882mil,1575.354mil)(409.882mil,1575.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(409.882mil,1540.354mil) on Top Layer And Track (319.882mil,1505.354mil)(409.882mil,1505.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(409.882mil,1540.354mil) on Top Layer And Track (319.882mil,1575.354mil)(409.882mil,1575.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(409.882mil,1540.354mil) on Top Layer And Track (409.882mil,1505.354mil)(409.882mil,1510.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(409.882mil,1540.354mil) on Top Layer And Track (409.882mil,1570.354mil)(409.882mil,1575.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(973.087mil,815.669mil) on Top Layer And Track (1003.087mil,815.669mil)(1008.087mil,815.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(973.087mil,815.669mil) on Top Layer And Track (1008.087mil,815.669mil)(1008.087mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(973.087mil,815.669mil) on Top Layer And Track (938.087mil,815.669mil)(938.087mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(973.087mil,815.669mil) on Top Layer And Track (938.087mil,815.669mil)(943.087mil,815.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(973.087mil,905.669mil) on Top Layer And Track (1003.087mil,905.669mil)(1008.087mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(973.087mil,905.669mil) on Top Layer And Track (1008.087mil,815.669mil)(1008.087mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(973.087mil,905.669mil) on Top Layer And Track (938.087mil,815.669mil)(938.087mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(973.087mil,905.669mil) on Top Layer And Track (938.087mil,905.669mil)(943.087mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-1(1440.581mil,815.669mil) on Top Layer And Track (1405.581mil,815.669mil)(1405.581mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-1(1440.581mil,815.669mil) on Top Layer And Track (1405.581mil,815.669mil)(1410.581mil,815.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-1(1440.581mil,815.669mil) on Top Layer And Track (1470.581mil,815.669mil)(1475.581mil,815.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-1(1440.581mil,815.669mil) on Top Layer And Track (1475.581mil,815.669mil)(1475.581mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(1440.581mil,905.669mil) on Top Layer And Track (1405.581mil,815.669mil)(1405.581mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(1440.581mil,905.669mil) on Top Layer And Track (1405.581mil,905.669mil)(1410.581mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(1440.581mil,905.669mil) on Top Layer And Track (1470.581mil,905.669mil)(1475.581mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(1440.581mil,905.669mil) on Top Layer And Track (1475.581mil,815.669mil)(1475.581mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED6-1(1908.074mil,815.669mil) on Top Layer And Track (1873.074mil,815.669mil)(1873.074mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED6-1(1908.074mil,815.669mil) on Top Layer And Track (1873.074mil,815.669mil)(1878.074mil,815.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED6-1(1908.074mil,815.669mil) on Top Layer And Track (1938.074mil,815.669mil)(1943.074mil,815.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED6-1(1908.074mil,815.669mil) on Top Layer And Track (1943.074mil,815.669mil)(1943.074mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED6-2(1908.074mil,905.669mil) on Top Layer And Track (1873.074mil,815.669mil)(1873.074mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED6-2(1908.074mil,905.669mil) on Top Layer And Track (1873.074mil,905.669mil)(1878.074mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED6-2(1908.074mil,905.669mil) on Top Layer And Track (1938.074mil,905.669mil)(1943.074mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED6-2(1908.074mil,905.669mil) on Top Layer And Track (1943.074mil,815.669mil)(1943.074mil,905.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED7-1(1979.331mil,1887.795mil) on Top Layer And Track (1979.331mil,1852.795mil)(1979.331mil,1857.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED7-1(1979.331mil,1887.795mil) on Top Layer And Track (1979.331mil,1852.795mil)(2069.331mil,1852.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED7-1(1979.331mil,1887.795mil) on Top Layer And Track (1979.331mil,1917.795mil)(1979.331mil,1922.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED7-1(1979.331mil,1887.795mil) on Top Layer And Track (1979.331mil,1922.795mil)(2069.331mil,1922.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED7-2(2069.331mil,1887.795mil) on Top Layer And Track (1979.331mil,1852.795mil)(2069.331mil,1852.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED7-2(2069.331mil,1887.795mil) on Top Layer And Track (1979.331mil,1922.795mil)(2069.331mil,1922.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED7-2(2069.331mil,1887.795mil) on Top Layer And Track (2069.331mil,1852.795mil)(2069.331mil,1857.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED7-2(2069.331mil,1887.795mil) on Top Layer And Track (2069.331mil,1917.795mil)(2069.331mil,1922.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(3798.228mil,1338.647mil) on Top Layer And Track (3677.228mil,1305.647mil)(3830.228mil,1305.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-1(3798.228mil,1338.647mil) on Top Layer And Track (3677.228mil,1372.647mil)(3830.228mil,1372.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R10-1(3798.228mil,1338.647mil) on Top Layer And Track (3736.228mil,1313.647mil)(3770.228mil,1313.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R10-1(3798.228mil,1338.647mil) on Top Layer And Track (3736.228mil,1363.647mil)(3770.228mil,1363.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R10-1(3798.228mil,1338.647mil) on Top Layer And Track (3830.228mil,1305.647mil)(3830.228mil,1372.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R10-2(3708.228mil,1338.647mil) on Top Layer And Track (3677.228mil,1305.647mil)(3677.228mil,1372.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-2(3708.228mil,1338.647mil) on Top Layer And Track (3677.228mil,1305.647mil)(3830.228mil,1305.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-2(3708.228mil,1338.647mil) on Top Layer And Track (3677.228mil,1372.647mil)(3830.228mil,1372.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R10-2(3708.228mil,1338.647mil) on Top Layer And Track (3736.228mil,1313.647mil)(3770.228mil,1313.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R10-2(3708.228mil,1338.647mil) on Top Layer And Track (3736.228mil,1363.647mil)(3770.228mil,1363.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R1-1(1985.107mil,1995.665mil) on Top Layer And Track (1953.107mil,1961.665mil)(1953.107mil,2028.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(1985.107mil,1995.665mil) on Top Layer And Track (1953.107mil,1961.665mil)(2106.107mil,1961.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(1985.107mil,1995.665mil) on Top Layer And Track (1953.107mil,2028.665mil)(2106.107mil,2028.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R1-1(1985.107mil,1995.665mil) on Top Layer And Track (2013.107mil,1970.665mil)(2047.107mil,1970.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R1-1(1985.107mil,1995.665mil) on Top Layer And Track (2013.107mil,2020.665mil)(2047.107mil,2020.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(2164.37mil,916.417mil) on Top Layer And Track (2131.37mil,884.417mil)(2131.37mil,1037.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R11-1(2164.37mil,916.417mil) on Top Layer And Track (2131.37mil,884.417mil)(2198.37mil,884.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-1(2164.37mil,916.417mil) on Top Layer And Track (2139.37mil,944.417mil)(2139.37mil,978.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-1(2164.37mil,916.417mil) on Top Layer And Track (2189.37mil,944.417mil)(2189.37mil,978.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(2164.37mil,916.417mil) on Top Layer And Track (2198.37mil,884.417mil)(2198.37mil,1037.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R11-2(2164.37mil,1006.417mil) on Top Layer And Track (2131.37mil,1037.417mil)(2198.37mil,1037.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(2164.37mil,1006.417mil) on Top Layer And Track (2131.37mil,884.417mil)(2131.37mil,1037.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-2(2164.37mil,1006.417mil) on Top Layer And Track (2139.37mil,944.417mil)(2139.37mil,978.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R11-2(2164.37mil,1006.417mil) on Top Layer And Track (2189.37mil,944.417mil)(2189.37mil,978.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(2164.37mil,1006.417mil) on Top Layer And Track (2198.37mil,884.417mil)(2198.37mil,1037.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(2075.107mil,1995.665mil) on Top Layer And Track (1953.107mil,1961.665mil)(2106.107mil,1961.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(2075.107mil,1995.665mil) on Top Layer And Track (1953.107mil,2028.665mil)(2106.107mil,2028.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R1-2(2075.107mil,1995.665mil) on Top Layer And Track (2013.107mil,1970.665mil)(2047.107mil,1970.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R1-2(2075.107mil,1995.665mil) on Top Layer And Track (2013.107mil,2020.665mil)(2047.107mil,2020.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R1-2(2075.107mil,1995.665mil) on Top Layer And Track (2106.107mil,1961.665mil)(2106.107mil,2028.665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R12-1(3710.197mil,1249.08mil) on Top Layer And Track (3678.197mil,1215.08mil)(3678.197mil,1282.08mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(3710.197mil,1249.08mil) on Top Layer And Track (3678.197mil,1215.08mil)(3831.197mil,1215.08mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(3710.197mil,1249.08mil) on Top Layer And Track (3678.197mil,1282.08mil)(3831.197mil,1282.08mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R12-1(3710.197mil,1249.08mil) on Top Layer And Track (3738.197mil,1224.08mil)(3772.197mil,1224.08mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R12-1(3710.197mil,1249.08mil) on Top Layer And Track (3738.197mil,1274.08mil)(3772.197mil,1274.08mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(3800.197mil,1249.08mil) on Top Layer And Track (3678.197mil,1215.08mil)(3831.197mil,1215.08mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(3800.197mil,1249.08mil) on Top Layer And Track (3678.197mil,1282.08mil)(3831.197mil,1282.08mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R12-2(3800.197mil,1249.08mil) on Top Layer And Track (3738.197mil,1224.08mil)(3772.197mil,1224.08mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R12-2(3800.197mil,1249.08mil) on Top Layer And Track (3738.197mil,1274.08mil)(3772.197mil,1274.08mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R12-2(3800.197mil,1249.08mil) on Top Layer And Track (3831.197mil,1215.08mil)(3831.197mil,1282.08mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(2260.827mil,914.921mil) on Top Layer And Track (2227.827mil,882.921mil)(2227.827mil,1035.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R13-1(2260.827mil,914.921mil) on Top Layer And Track (2227.827mil,882.921mil)(2294.827mil,882.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R13-1(2260.827mil,914.921mil) on Top Layer And Track (2235.827mil,942.921mil)(2235.827mil,976.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R13-1(2260.827mil,914.921mil) on Top Layer And Track (2285.827mil,942.921mil)(2285.827mil,976.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(2260.827mil,914.921mil) on Top Layer And Track (2294.827mil,882.921mil)(2294.827mil,1035.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R13-2(2260.827mil,1004.921mil) on Top Layer And Track (2227.827mil,1035.921mil)(2294.827mil,1035.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(2260.827mil,1004.921mil) on Top Layer And Track (2227.827mil,882.921mil)(2227.827mil,1035.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R13-2(2260.827mil,1004.921mil) on Top Layer And Track (2235.827mil,942.921mil)(2235.827mil,976.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R13-2(2260.827mil,1004.921mil) on Top Layer And Track (2285.827mil,942.921mil)(2285.827mil,976.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-2(2260.827mil,1004.921mil) on Top Layer And Track (2294.827mil,882.921mil)(2294.827mil,1035.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R15-1(913.234mil,1086.462mil) on Bottom Layer And Track (941.234mil,1061.462mil)(975.234mil,1061.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R15-1(913.234mil,1086.462mil) on Bottom Layer And Track (941.234mil,1111.462mil)(975.234mil,1111.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R15-2(1003.234mil,1086.462mil) on Bottom Layer And Track (1034.234mil,1053.462mil)(1034.234mil,1120.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-2(1003.234mil,1086.462mil) on Bottom Layer And Track (881.234mil,1053.462mil)(1034.234mil,1053.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-2(1003.234mil,1086.462mil) on Bottom Layer And Track (881.234mil,1120.462mil)(1034.234mil,1120.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R15-2(1003.234mil,1086.462mil) on Bottom Layer And Track (941.234mil,1061.462mil)(975.234mil,1061.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R15-2(1003.234mil,1086.462mil) on Bottom Layer And Track (941.234mil,1111.462mil)(975.234mil,1111.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-1(3633.586mil,354.335mil) on Top Layer And Track (3512.586mil,321.335mil)(3665.586mil,321.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-1(3633.586mil,354.335mil) on Top Layer And Track (3512.586mil,388.335mil)(3665.586mil,388.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R16-1(3633.586mil,354.335mil) on Top Layer And Track (3571.586mil,329.335mil)(3605.586mil,329.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R16-1(3633.586mil,354.335mil) on Top Layer And Track (3571.586mil,379.335mil)(3605.586mil,379.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R16-1(3633.586mil,354.335mil) on Top Layer And Track (3665.586mil,321.335mil)(3665.586mil,388.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R16-2(3543.586mil,354.335mil) on Top Layer And Track (3512.586mil,321.335mil)(3512.586mil,388.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-2(3543.586mil,354.335mil) on Top Layer And Track (3512.586mil,321.335mil)(3665.586mil,321.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-2(3543.586mil,354.335mil) on Top Layer And Track (3512.586mil,388.335mil)(3665.586mil,388.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R16-2(3543.586mil,354.335mil) on Top Layer And Track (3571.586mil,329.335mil)(3605.586mil,329.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R16-2(3543.586mil,354.335mil) on Top Layer And Track (3571.586mil,379.335mil)(3605.586mil,379.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-1(2749.567mil,125mil) on Top Layer And Track (2717.567mil,158mil)(2870.567mil,158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R17-1(2749.567mil,125mil) on Top Layer And Track (2717.567mil,91mil)(2717.567mil,158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-1(2749.567mil,125mil) on Top Layer And Track (2717.567mil,91mil)(2870.567mil,91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R17-1(2749.567mil,125mil) on Top Layer And Track (2777.567mil,100mil)(2811.567mil,100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R17-1(2749.567mil,125mil) on Top Layer And Track (2777.567mil,150mil)(2811.567mil,150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-2(2839.567mil,125mil) on Top Layer And Track (2717.567mil,158mil)(2870.567mil,158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-2(2839.567mil,125mil) on Top Layer And Track (2717.567mil,91mil)(2870.567mil,91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R17-2(2839.567mil,125mil) on Top Layer And Track (2777.567mil,100mil)(2811.567mil,100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R17-2(2839.567mil,125mil) on Top Layer And Track (2777.567mil,150mil)(2811.567mil,150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R17-2(2839.567mil,125mil) on Top Layer And Track (2870.567mil,91mil)(2870.567mil,158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R18-1(3544.137mil,245.243mil) on Top Layer And Track (3512.137mil,211.243mil)(3512.137mil,278.243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-1(3544.137mil,245.243mil) on Top Layer And Track (3512.137mil,211.243mil)(3665.137mil,211.243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-1(3544.137mil,245.243mil) on Top Layer And Track (3512.137mil,278.243mil)(3665.137mil,278.243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R18-1(3544.137mil,245.243mil) on Top Layer And Track (3572.137mil,220.243mil)(3606.137mil,220.243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R18-1(3544.137mil,245.243mil) on Top Layer And Track (3572.137mil,270.243mil)(3606.137mil,270.243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-2(3634.137mil,245.243mil) on Top Layer And Track (3512.137mil,211.243mil)(3665.137mil,211.243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-2(3634.137mil,245.243mil) on Top Layer And Track (3512.137mil,278.243mil)(3665.137mil,278.243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R18-2(3634.137mil,245.243mil) on Top Layer And Track (3572.137mil,220.243mil)(3606.137mil,220.243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R18-2(3634.137mil,245.243mil) on Top Layer And Track (3572.137mil,270.243mil)(3606.137mil,270.243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R18-2(3634.137mil,245.243mil) on Top Layer And Track (3665.137mil,211.243mil)(3665.137mil,278.243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mil < 10mil) Between Pad R19-1(2752.953mil,351.594mil) on Top Layer And Text "DZ6" (2685.465mil,313.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R19-1(2752.953mil,351.594mil) on Top Layer And Track (2720.953mil,317.594mil)(2720.953mil,384.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-1(2752.953mil,351.594mil) on Top Layer And Track (2720.953mil,317.594mil)(2873.953mil,317.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-1(2752.953mil,351.594mil) on Top Layer And Track (2720.953mil,384.594mil)(2873.953mil,384.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R19-1(2752.953mil,351.594mil) on Top Layer And Track (2780.953mil,326.594mil)(2814.953mil,326.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R19-1(2752.953mil,351.594mil) on Top Layer And Track (2780.953mil,376.594mil)(2814.953mil,376.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-2(2842.953mil,351.594mil) on Top Layer And Track (2720.953mil,317.594mil)(2873.953mil,317.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-2(2842.953mil,351.594mil) on Top Layer And Track (2720.953mil,384.594mil)(2873.953mil,384.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R19-2(2842.953mil,351.594mil) on Top Layer And Track (2780.953mil,326.594mil)(2814.953mil,326.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R19-2(2842.953mil,351.594mil) on Top Layer And Track (2780.953mil,376.594mil)(2814.953mil,376.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R19-2(2842.953mil,351.594mil) on Top Layer And Track (2873.953mil,317.594mil)(2873.953mil,384.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R1xl-1(2211.794mil,1846.167mil) on Top Layer And Track (2186.795mil,1812.167mil)(2186.795mil,1879.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1xl-1(2211.794mil,1846.167mil) on Top Layer And Track (2186.795mil,1812.167mil)(2326.795mil,1812.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1xl-1(2211.794mil,1846.167mil) on Top Layer And Track (2186.795mil,1879.167mil)(2326.795mil,1879.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1xl-1(2211.794mil,1846.167mil) on Top Layer And Track (2239.794mil,1821.167mil)(2273.794mil,1821.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1xl-1(2211.794mil,1846.167mil) on Top Layer And Track (2239.794mil,1871.167mil)(2273.794mil,1871.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1xl-2(2301.794mil,1846.167mil) on Top Layer And Track (2186.795mil,1812.167mil)(2326.795mil,1812.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1xl-2(2301.794mil,1846.167mil) on Top Layer And Track (2186.795mil,1879.167mil)(2326.795mil,1879.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1xl-2(2301.794mil,1846.167mil) on Top Layer And Track (2239.794mil,1821.167mil)(2273.794mil,1821.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R1xl-2(2301.794mil,1846.167mil) on Top Layer And Track (2239.794mil,1871.167mil)(2273.794mil,1871.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1xl-2(2301.794mil,1846.167mil) on Top Layer And Track (2326.795mil,1812.167mil)(2326.795mil,1879.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R21-1(1375.984mil,722.441mil) on Bottom Layer And Track (1343.984mil,689.441mil)(1343.984mil,756.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(1375.984mil,722.441mil) on Bottom Layer And Track (1343.984mil,689.441mil)(1496.984mil,689.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(1375.984mil,722.441mil) on Bottom Layer And Track (1343.984mil,756.441mil)(1496.984mil,756.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R21-1(1375.984mil,722.441mil) on Bottom Layer And Track (1403.984mil,697.441mil)(1437.984mil,697.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R21-1(1375.984mil,722.441mil) on Bottom Layer And Track (1403.984mil,747.441mil)(1437.984mil,747.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(1465.984mil,722.441mil) on Bottom Layer And Track (1343.984mil,689.441mil)(1496.984mil,689.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(1465.984mil,722.441mil) on Bottom Layer And Track (1343.984mil,756.441mil)(1496.984mil,756.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R21-2(1465.984mil,722.441mil) on Bottom Layer And Track (1403.984mil,697.441mil)(1437.984mil,697.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R21-2(1465.984mil,722.441mil) on Bottom Layer And Track (1403.984mil,747.441mil)(1437.984mil,747.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R21-2(1465.984mil,722.441mil) on Bottom Layer And Track (1496.984mil,689.441mil)(1496.984mil,756.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R22-1(1385.406mil,1086.462mil) on Bottom Layer And Track (1353.406mil,1053.462mil)(1353.406mil,1120.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-1(1385.406mil,1086.462mil) on Bottom Layer And Track (1353.406mil,1053.462mil)(1506.406mil,1053.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-1(1385.406mil,1086.462mil) on Bottom Layer And Track (1353.406mil,1120.462mil)(1506.406mil,1120.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R22-1(1385.406mil,1086.462mil) on Bottom Layer And Track (1413.406mil,1061.462mil)(1447.406mil,1061.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R22-1(1385.406mil,1086.462mil) on Bottom Layer And Track (1413.406mil,1111.462mil)(1447.406mil,1111.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-2(1475.406mil,1086.462mil) on Bottom Layer And Track (1353.406mil,1053.462mil)(1506.406mil,1053.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-2(1475.406mil,1086.462mil) on Bottom Layer And Track (1353.406mil,1120.462mil)(1506.406mil,1120.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R22-2(1475.406mil,1086.462mil) on Bottom Layer And Track (1413.406mil,1061.462mil)(1447.406mil,1061.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R22-2(1475.406mil,1086.462mil) on Bottom Layer And Track (1413.406mil,1111.462mil)(1447.406mil,1111.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R22-2(1475.406mil,1086.462mil) on Bottom Layer And Track (1506.406mil,1053.462mil)(1506.406mil,1120.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R24-1(1850.945mil,716.535mil) on Bottom Layer And Track (1818.945mil,683.535mil)(1818.945mil,750.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R24-1(1850.945mil,716.535mil) on Bottom Layer And Track (1818.945mil,683.535mil)(1971.945mil,683.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-1(1850.945mil,716.535mil) on Bottom Layer And Track (1818.945mil,750.535mil)(1971.945mil,750.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R24-1(1850.945mil,716.535mil) on Bottom Layer And Track (1878.945mil,691.535mil)(1912.945mil,691.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R24-1(1850.945mil,716.535mil) on Bottom Layer And Track (1878.945mil,741.535mil)(1912.945mil,741.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R24-2(1940.945mil,716.535mil) on Bottom Layer And Track (1818.945mil,683.535mil)(1971.945mil,683.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-2(1940.945mil,716.535mil) on Bottom Layer And Track (1818.945mil,750.535mil)(1971.945mil,750.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R24-2(1940.945mil,716.535mil) on Bottom Layer And Track (1878.945mil,691.535mil)(1912.945mil,691.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R24-2(1940.945mil,716.535mil) on Bottom Layer And Track (1878.945mil,741.535mil)(1912.945mil,741.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R24-2(1940.945mil,716.535mil) on Bottom Layer And Track (1971.945mil,683.535mil)(1971.945mil,750.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R25-1(1857.578mil,1086.462mil) on Bottom Layer And Track (1825.578mil,1053.462mil)(1825.578mil,1120.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R25-1(1857.578mil,1086.462mil) on Bottom Layer And Track (1825.578mil,1053.462mil)(1978.578mil,1053.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-1(1857.578mil,1086.462mil) on Bottom Layer And Track (1825.578mil,1120.462mil)(1978.578mil,1120.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R25-1(1857.578mil,1086.462mil) on Bottom Layer And Track (1885.578mil,1061.462mil)(1919.578mil,1061.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R25-1(1857.578mil,1086.462mil) on Bottom Layer And Track (1885.578mil,1111.462mil)(1919.578mil,1111.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R25-2(1947.578mil,1086.462mil) on Bottom Layer And Track (1825.578mil,1053.462mil)(1978.578mil,1053.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-2(1947.578mil,1086.462mil) on Bottom Layer And Track (1825.578mil,1120.462mil)(1978.578mil,1120.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R25-2(1947.578mil,1086.462mil) on Bottom Layer And Track (1885.578mil,1061.462mil)(1919.578mil,1061.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R25-2(1947.578mil,1086.462mil) on Bottom Layer And Track (1885.578mil,1111.462mil)(1919.578mil,1111.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R25-2(1947.578mil,1086.462mil) on Bottom Layer And Track (1978.578mil,1053.462mil)(1978.578mil,1120.462mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2xl-2(2211.797mil,1938.365mil) on Top Layer And Track (2239.797mil,1913.365mil)(2273.797mil,1913.365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2xl-2(2211.797mil,1938.365mil) on Top Layer And Track (2239.797mil,1963.365mil)(2273.797mil,1963.365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.963mil < 10mil) Between Pad R4-1(1544.803mil,1910.267mil) on Top Layer And Text "R4" (1576.803mil,1944.267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(1544.803mil,1910.267mil) on Top Layer And Track (1423.803mil,1877.267mil)(1576.803mil,1877.267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(1544.803mil,1910.267mil) on Top Layer And Track (1423.803mil,1944.267mil)(1576.803mil,1944.267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R4-1(1544.803mil,1910.267mil) on Top Layer And Track (1482.803mil,1885.267mil)(1516.803mil,1885.267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R4-1(1544.803mil,1910.267mil) on Top Layer And Track (1482.803mil,1935.267mil)(1516.803mil,1935.267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R4-1(1544.803mil,1910.267mil) on Top Layer And Track (1576.803mil,1877.267mil)(1576.803mil,1944.267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R4-2(1454.803mil,1910.267mil) on Top Layer And Track (1423.803mil,1877.267mil)(1423.803mil,1944.267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(1454.803mil,1910.267mil) on Top Layer And Track (1423.803mil,1877.267mil)(1576.803mil,1877.267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(1454.803mil,1910.267mil) on Top Layer And Track (1423.803mil,1944.267mil)(1576.803mil,1944.267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R4-2(1454.803mil,1910.267mil) on Top Layer And Track (1482.803mil,1885.267mil)(1516.803mil,1885.267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R4-2(1454.803mil,1910.267mil) on Top Layer And Track (1482.803mil,1935.267mil)(1516.803mil,1935.267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(411.422mil,589.295mil) on Bottom Layer And Track (378.422mil,468.295mil)(378.422mil,621.295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R6-1(411.422mil,589.295mil) on Bottom Layer And Track (378.422mil,621.295mil)(445.422mil,621.295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R6-1(411.422mil,589.295mil) on Bottom Layer And Track (386.422mil,527.295mil)(386.422mil,561.295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R6-1(411.422mil,589.295mil) on Bottom Layer And Track (436.422mil,527.295mil)(436.422mil,561.295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(411.422mil,589.295mil) on Bottom Layer And Track (445.422mil,468.295mil)(445.422mil,621.295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(411.422mil,499.295mil) on Bottom Layer And Track (378.422mil,468.295mil)(378.422mil,621.295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R6-2(411.422mil,499.295mil) on Bottom Layer And Track (378.422mil,468.295mil)(445.422mil,468.295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R6-2(411.422mil,499.295mil) on Bottom Layer And Track (386.422mil,527.295mil)(386.422mil,561.295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R6-2(411.422mil,499.295mil) on Bottom Layer And Track (436.422mil,527.295mil)(436.422mil,561.295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(411.422mil,499.295mil) on Bottom Layer And Track (445.422mil,468.295mil)(445.422mil,621.295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R7-1(437.28mil,730.32mil) on Bottom Layer And Track (405.28mil,697.32mil)(405.28mil,764.32mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(437.28mil,730.32mil) on Bottom Layer And Track (405.28mil,697.32mil)(558.28mil,697.32mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(437.28mil,730.32mil) on Bottom Layer And Track (405.28mil,764.32mil)(558.28mil,764.32mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R7-1(437.28mil,730.32mil) on Bottom Layer And Track (465.28mil,705.32mil)(499.28mil,705.32mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R7-1(437.28mil,730.32mil) on Bottom Layer And Track (465.28mil,755.32mil)(499.28mil,755.32mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(527.28mil,730.32mil) on Bottom Layer And Track (405.28mil,697.32mil)(558.28mil,697.32mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(527.28mil,730.32mil) on Bottom Layer And Track (405.28mil,764.32mil)(558.28mil,764.32mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R7-2(527.28mil,730.32mil) on Bottom Layer And Track (465.28mil,705.32mil)(499.28mil,705.32mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R7-2(527.28mil,730.32mil) on Bottom Layer And Track (465.28mil,755.32mil)(499.28mil,755.32mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R7-2(527.28mil,730.32mil) on Bottom Layer And Track (558.28mil,697.32mil)(558.28mil,764.32mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U3-1(560.515mil,501.772mil) on Multi-Layer And Track (610.515mil,451.772mil)(610.515mil,651.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad U3-2(560.515mil,601.772mil) on Multi-Layer And Track (610.515mil,451.772mil)(610.515mil,651.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.786mil < 10mil) Between Pad U3-3(260.515mil,601.772mil) on Multi-Layer And Track (210.515mil,451.772mil)(210.515mil,651.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.786mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.786mil < 10mil) Between Pad U3-4(260.515mil,501.772mil) on Multi-Layer And Track (210.515mil,451.772mil)(210.515mil,651.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.786mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U5-1(1420.515mil,496.772mil) on Multi-Layer And Track (1470.515mil,446.772mil)(1470.515mil,646.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad U5-2(1420.515mil,596.772mil) on Multi-Layer And Track (1470.515mil,446.772mil)(1470.515mil,646.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U6-1(1845.515mil,496.772mil) on Multi-Layer And Track (1895.515mil,446.772mil)(1895.515mil,646.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad U6-2(1845.515mil,596.772mil) on Multi-Layer And Track (1895.515mil,446.772mil)(1895.515mil,646.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.786mil < 10mil) Between Pad U6-3(1545.515mil,596.772mil) on Multi-Layer And Track (1495.515mil,446.772mil)(1495.515mil,646.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.786mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.786mil < 10mil) Between Pad U6-4(1545.515mil,496.772mil) on Multi-Layer And Track (1495.515mil,446.772mil)(1495.515mil,646.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.786mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad Y-1(913.386mil,1375mil) on Top Layer And Track (950.787mil,1280.512mil)(950.787mil,1325.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad Y-1(913.386mil,1375mil) on Top Layer And Track (950.787mil,1424.37mil)(950.787mil,1469.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad Y-2(539.37mil,1375mil) on Top Layer And Track (501.969mil,1280.512mil)(501.969mil,1325.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad Y-2(539.37mil,1375mil) on Top Layer And Track (501.969mil,1424.37mil)(501.969mil,1469.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
Rule Violations :448

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.166mil < 10mil) Between Arc (564.484mil,1604.134mil) on Top Overlay And Text "C13" (555.788mil,1576.173mil) on Top Overlay Silk Text to Silk Clearance [6.166mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Area Fill (2932.189mil,520.871mil) (3331.189mil,556.871mil) on Top Overlay And Text "Q3" (3159.024mil,680.512mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Area Fill (2999.523mil,988.01mil) (3398.523mil,1024.01mil) on Top Overlay And Text "Q2" (3189.685mil,1193.268mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.72mil < 10mil) Between Text "C10" (2014.419mil,1613.14mil) on Top Overlay And Track (1968.276mil,1609.772mil)(2121.276mil,1609.772mil) on Top Overlay Silk Text to Silk Clearance [1.72mil]
   Violation between Silk To Silk Clearance Constraint: (9.739mil < 10mil) Between Text "C10" (2014.419mil,1613.14mil) on Top Overlay And Track (2028.276mil,1601.772mil)(2062.276mil,1601.772mil) on Top Overlay Silk Text to Silk Clearance [9.739mil]
   Violation between Silk To Silk Clearance Constraint: (9.355mil < 10mil) Between Text "C11" (1390.079mil,1557.089mil) on Top Overlay And Text "U2" (1380.118mil,1528.638mil) on Top Overlay Silk Text to Silk Clearance [9.355mil]
   Violation between Silk To Silk Clearance Constraint: (9.928mil < 10mil) Between Text "C12" (844.291mil,1512.288mil) on Top Overlay And Track (678.961mil,1553.685mil)(831.961mil,1553.685mil) on Top Overlay Silk Text to Silk Clearance [9.928mil]
   Violation between Silk To Silk Clearance Constraint: (9.794mil < 10mil) Between Text "C12" (844.291mil,1512.288mil) on Top Overlay And Track (831.961mil,1486.685mil)(831.961mil,1553.685mil) on Top Overlay Silk Text to Silk Clearance [9.794mil]
   Violation between Silk To Silk Clearance Constraint: (7.165mil < 10mil) Between Text "C12" (844.291mil,1512.288mil) on Top Overlay And Track (854.142mil,1486.669mil)(854.142mil,1553.669mil) on Top Overlay Silk Text to Silk Clearance [7.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.338mil < 10mil) Between Text "C12" (844.291mil,1512.288mil) on Top Overlay And Track (854.142mil,1553.669mil)(1007.142mil,1553.669mil) on Top Overlay Silk Text to Silk Clearance [5.338mil]
   Violation between Silk To Silk Clearance Constraint: (9.487mil < 10mil) Between Text "C16" (2501.748mil,1526.465mil) on Top Overlay And Track (2351.008mil,1543.307mil)(2491.008mil,1543.307mil) on Top Overlay Silk Text to Silk Clearance [9.487mil]
   Violation between Silk To Silk Clearance Constraint: (9.636mil < 10mil) Between Text "C16" (2501.748mil,1526.465mil) on Top Overlay And Track (2491.008mil,1543.307mil)(2491.008mil,1554.134mil) on Top Overlay Silk Text to Silk Clearance [9.636mil]
   Violation between Silk To Silk Clearance Constraint: (5.58mil < 10mil) Between Text "C20" (1996.811mil,543.515mil) on Top Overlay And Track (1933.842mil,556.295mil)(2086.843mil,556.295mil) on Top Overlay Silk Text to Silk Clearance [5.58mil]
   Violation between Silk To Silk Clearance Constraint: (5.089mil < 10mil) Between Text "C20" (1996.811mil,543.515mil) on Top Overlay And Track (1992.842mil,564.295mil)(2026.842mil,564.295mil) on Top Overlay Silk Text to Silk Clearance [5.089mil]
   Violation between Silk To Silk Clearance Constraint: (9.044mil < 10mil) Between Text "C4" (1575.621mil,1758.544mil) on Top Overlay And Track (1422.621mil,1758.544mil)(1575.621mil,1758.544mil) on Top Overlay Silk Text to Silk Clearance [9.044mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (1575.621mil,1758.544mil) on Top Overlay And Track (1575.621mil,1691.544mil)(1575.621mil,1758.544mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.589mil < 10mil) Between Text "C9" (163.11mil,1478.318mil) on Top Overlay And Track (38.11mil,1473.819mil)(288.11mil,1473.819mil) on Top Overlay Silk Text to Silk Clearance [3.589mil]
   Violation between Silk To Silk Clearance Constraint: (9.769mil < 10mil) Between Text "C9" (163.11mil,1478.318mil) on Top Overlay And Track (73.609mil,1508.31mil)(226.609mil,1508.31mil) on Top Overlay Silk Text to Silk Clearance [9.769mil]
   Violation between Silk To Silk Clearance Constraint: (2.418mil < 10mil) Between Text "CIN" (3631.89mil,1984.606mil) on Top Overlay And Track (3672.244mil,1938.976mil)(3672.244mil,1984.252mil) on Top Overlay Silk Text to Silk Clearance [2.418mil]
   Violation between Silk To Silk Clearance Constraint: (2.418mil < 10mil) Between Text "CIN" (3631.89mil,1984.606mil) on Top Overlay And Track (3672.244mil,1984.252mil)(3810.039mil,1984.252mil) on Top Overlay Silk Text to Silk Clearance [2.418mil]
   Violation between Silk To Silk Clearance Constraint: (9.518mil < 10mil) Between Text "D1-xl" (2870.394mil,1412.252mil) on Top Overlay And Track (2934.055mil,1423.228mil)(3030.512mil,1423.228mil) on Top Overlay Silk Text to Silk Clearance [9.518mil]
   Violation between Silk To Silk Clearance Constraint: (6.819mil < 10mil) Between Text "DZ1" (496.831mil,1019.567mil) on Bottom Overlay And Text "R8" (498.062mil,1026.462mil) on Bottom Overlay Silk Text to Silk Clearance [6.819mil]
   Violation between Silk To Silk Clearance Constraint: (0.481mil < 10mil) Between Text "DZ6" (2685.465mil,313.26mil) on Top Overlay And Track (2720.953mil,317.594mil)(2720.953mil,384.594mil) on Top Overlay Silk Text to Silk Clearance [0.481mil]
   Violation between Silk To Silk Clearance Constraint: (0.481mil < 10mil) Between Text "DZ6" (2685.465mil,313.26mil) on Top Overlay And Track (2720.953mil,317.594mil)(2873.953mil,317.594mil) on Top Overlay Silk Text to Silk Clearance [0.481mil]
   Violation between Silk To Silk Clearance Constraint: (9.114mil < 10mil) Between Text "DZ7" (1416.8mil,1025.827mil) on Bottom Overlay And Track (1353.406mil,1053.462mil)(1506.406mil,1053.462mil) on Bottom Overlay Silk Text to Silk Clearance [9.114mil]
   Violation between Silk To Silk Clearance Constraint: (5.639mil < 10mil) Between Text "JP2" (2386mil,2074.803mil) on Top Overlay And Track (2135mil,2100mil)(2435mil,2100mil) on Top Overlay Silk Text to Silk Clearance [5.639mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP5" (900mil,2265mil) on Top Overlay And Track (935.244mil,2110mil)(935.244mil,2350mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.275mil < 10mil) Between Text "JP6" (790.244mil,2305mil) on Top Overlay And Track (535.244mil,2350mil)(935.244mil,2350mil) on Top Overlay Silk Text to Silk Clearance [7.275mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP8" (182.177mil,1937.041mil) on Top Overlay And Track (203.543mil,1745.63mil)(203.543mil,2145.63mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.797mil < 10mil) Between Text "LED7" (1939.961mil,1807.008mil) on Top Overlay And Track (1979.331mil,1852.795mil)(1979.331mil,1857.795mil) on Top Overlay Silk Text to Silk Clearance [8.797mil]
   Violation between Silk To Silk Clearance Constraint: (8.797mil < 10mil) Between Text "LED7" (1939.961mil,1807.008mil) on Top Overlay And Track (1979.331mil,1852.795mil)(2069.331mil,1852.795mil) on Top Overlay Silk Text to Silk Clearance [8.797mil]
   Violation between Silk To Silk Clearance Constraint: (9.816mil < 10mil) Between Text "Q2" (3189.685mil,1193.268mil) on Top Overlay And Track (3181.024mil,1204.512mil)(3386.024mil,1204.512mil) on Top Overlay Silk Text to Silk Clearance [9.816mil]
   Violation between Silk To Silk Clearance Constraint: (5.124mil < 10mil) Between Text "Q2" (3189.685mil,1193.268mil) on Top Overlay And Track (3181.024mil,805.512mil)(3181.024mil,1204.512mil) on Top Overlay Silk Text to Silk Clearance [5.124mil]
   Violation between Silk To Silk Clearance Constraint: (9.857mil < 10mil) Between Text "Q2" (3189.685mil,1193.268mil) on Top Overlay And Track (3204.024mil,1203.512mil)(3218.024mil,1204.512mil) on Top Overlay Silk Text to Silk Clearance [9.857mil]
   Violation between Silk To Silk Clearance Constraint: (5.735mil < 10mil) Between Text "Q3" (3159.024mil,680.512mil) on Top Overlay And Track (3149.685mil,340.37mil)(3149.685mil,739.37mil) on Top Overlay Silk Text to Silk Clearance [5.735mil]
   Violation between Silk To Silk Clearance Constraint: (4.129mil < 10mil) Between Text "Q5" (2940.535mil,783.323mil) on Top Overlay And Track (2943.685mil,808.268mil)(2943.685mil,1184.268mil) on Top Overlay Silk Text to Silk Clearance [4.129mil]
   Violation between Silk To Silk Clearance Constraint: (4.129mil < 10mil) Between Text "Q5" (2940.535mil,783.323mil) on Top Overlay And Track (2943.685mil,808.268mil)(2944.685mil,809.268mil) on Top Overlay Silk Text to Silk Clearance [4.129mil]
   Violation between Silk To Silk Clearance Constraint: (5.179mil < 10mil) Between Text "Q5" (2940.535mil,783.323mil) on Top Overlay And Track (2944.685mil,809.268mil)(3149.685mil,809.268mil) on Top Overlay Silk Text to Silk Clearance [5.179mil]
   Violation between Silk To Silk Clearance Constraint: (9.97mil < 10mil) Between Text "R10" (3841.767mil,1350.64mil) on Top Overlay And Track (3677.228mil,1305.647mil)(3830.228mil,1305.647mil) on Top Overlay Silk Text to Silk Clearance [9.97mil]
   Violation between Silk To Silk Clearance Constraint: (9.853mil < 10mil) Between Text "R10" (3841.767mil,1350.64mil) on Top Overlay And Track (3830.228mil,1305.647mil)(3830.228mil,1372.647mil) on Top Overlay Silk Text to Silk Clearance [9.853mil]
   Violation between Silk To Silk Clearance Constraint: (9.739mil < 10mil) Between Text "R17" (2714.59mil,180.63mil) on Top Overlay And Track (2760.827mil,213.583mil)(2808.071mil,213.583mil) on Top Overlay Silk Text to Silk Clearance [9.739mil]
   Violation between Silk To Silk Clearance Constraint: (8.463mil < 10mil) Between Text "R22" (1455.406mil,1131.462mil) on Bottom Overlay And Track (1353.406mil,1120.462mil)(1506.406mil,1120.462mil) on Bottom Overlay Silk Text to Silk Clearance [8.463mil]
   Violation between Silk To Silk Clearance Constraint: (9.862mil < 10mil) Between Text "R22" (1455.406mil,1131.462mil) on Bottom Overlay And Track (1506.406mil,1053.462mil)(1506.406mil,1120.462mil) on Bottom Overlay Silk Text to Silk Clearance [9.862mil]
   Violation between Silk To Silk Clearance Constraint: (9.463mil < 10mil) Between Text "R23" (1669.572mil,524.295mil) on Bottom Overlay And Track (1681.572mil,468.295mil)(1681.572mil,621.295mil) on Bottom Overlay Silk Text to Silk Clearance [9.463mil]
   Violation between Silk To Silk Clearance Constraint: (8.463mil < 10mil) Between Text "R25" (1926.578mil,1131.462mil) on Bottom Overlay And Track (1825.578mil,1120.462mil)(1978.578mil,1120.462mil) on Bottom Overlay Silk Text to Silk Clearance [8.463mil]
   Violation between Silk To Silk Clearance Constraint: (9.225mil < 10mil) Between Text "R4" (1576.803mil,1944.267mil) on Top Overlay And Track (1423.803mil,1944.267mil)(1576.803mil,1944.267mil) on Top Overlay Silk Text to Silk Clearance [9.225mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (1576.803mil,1944.267mil) on Top Overlay And Track (1576.803mil,1877.267mil)(1576.803mil,1944.267mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.715mil < 10mil) Between Text "R5" (261.779mil,1619.556mil) on Top Overlay And Track (227.85mil,1591.984mil)(227.85mil,1658.984mil) on Top Overlay Silk Text to Silk Clearance [4.715mil]
   Violation between Silk To Silk Clearance Constraint: (9.247mil < 10mil) Between Text "R7" (465.28mil,775.549mil) on Bottom Overlay And Track (405.28mil,764.32mil)(558.28mil,764.32mil) on Bottom Overlay Silk Text to Silk Clearance [9.247mil]
   Violation between Silk To Silk Clearance Constraint: (6.592mil < 10mil) Between Text "R8" (498.062mil,1026.462mil) on Bottom Overlay And Track (409.062mil,1053.462mil)(562.062mil,1053.462mil) on Bottom Overlay Silk Text to Silk Clearance [6.592mil]
   Violation between Silk To Silk Clearance Constraint: (9.964mil < 10mil) Between Text "U2" (1380.118mil,1528.638mil) on Top Overlay And Track (1420.047mil,1540.806mil)(1420.047mil,1607.806mil) on Top Overlay Silk Text to Silk Clearance [9.964mil]
   Violation between Silk To Silk Clearance Constraint: (9.964mil < 10mil) Between Text "U2" (1380.118mil,1528.638mil) on Top Overlay And Track (1420.047mil,1540.806mil)(1573.047mil,1540.806mil) on Top Overlay Silk Text to Silk Clearance [9.964mil]
Rule Violations :52

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00