{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711483164344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711483164346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 15:59:23 2024 " "Processing started: Tue Mar 26 15:59:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711483164346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711483164346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g31_SHA256 -c g31_SHA256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g31_SHA256 -c g31_SHA256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711483164346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711483164741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711483164741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2/g31_sig_ch_maj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2/g31_sig_ch_maj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_SIG_CH_MAJ-Behavioral " "Found design unit 1: g31_SIG_CH_MAJ-Behavioral" {  } { { "lab2/g31_SIG_CH_MAJ.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/lab2/g31_SIG_CH_MAJ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711483169540 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_SIG_CH_MAJ " "Found entity 1: g31_SIG_CH_MAJ" {  } { { "lab2/g31_SIG_CH_MAJ.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/lab2/g31_SIG_CH_MAJ.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711483169540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711483169540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_sha256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g31_sha256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_SHA256-lab3 " "Found design unit 1: g31_SHA256-lab3" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711483169569 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_SHA256 " "Found entity 1: g31_SHA256" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711483169569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711483169569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_hash_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g31_hash_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_Hash_Core-Behavioral " "Found design unit 1: g31_Hash_Core-Behavioral" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711483169573 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_Hash_Core " "Found entity 1: g31_Hash_Core" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711483169573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711483169573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g31_SHA256 " "Elaborating entity \"g31_SHA256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711483169617 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Kt g31_SHA256.vhd(20) " "VHDL Signal Declaration warning at g31_SHA256.vhd(20): used explicit default value for signal \"Kt\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711483169623 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Wt g31_SHA256.vhd(21) " "VHDL Signal Declaration warning at g31_SHA256.vhd(21): used explicit default value for signal \"Wt\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711483169623 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h0 g31_SHA256.vhd(22) " "VHDL Signal Declaration warning at g31_SHA256.vhd(22): used explicit default value for signal \"h0\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711483169623 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h1 g31_SHA256.vhd(23) " "VHDL Signal Declaration warning at g31_SHA256.vhd(23): used explicit default value for signal \"h1\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711483169623 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h2 g31_SHA256.vhd(24) " "VHDL Signal Declaration warning at g31_SHA256.vhd(24): used explicit default value for signal \"h2\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711483169623 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h3 g31_SHA256.vhd(25) " "VHDL Signal Declaration warning at g31_SHA256.vhd(25): used explicit default value for signal \"h3\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711483169623 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h4 g31_SHA256.vhd(26) " "VHDL Signal Declaration warning at g31_SHA256.vhd(26): used explicit default value for signal \"h4\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711483169623 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h5 g31_SHA256.vhd(27) " "VHDL Signal Declaration warning at g31_SHA256.vhd(27): used explicit default value for signal \"h5\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711483169624 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h6 g31_SHA256.vhd(28) " "VHDL Signal Declaration warning at g31_SHA256.vhd(28): used explicit default value for signal \"h6\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711483169624 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h7 g31_SHA256.vhd(29) " "VHDL Signal Declaration warning at g31_SHA256.vhd(29): used explicit default value for signal \"h7\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711483169624 "|g31_SHA256"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_Hash_Core g31_Hash_Core:i1 " "Elaborating entity \"g31_Hash_Core\" for hierarchy \"g31_Hash_Core:i1\"" {  } { { "g31_SHA256.vhd" "i1" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711483169624 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Kt g31_Hash_Core.vhd(35) " "VHDL Signal Declaration warning at g31_Hash_Core.vhd(35): used implicit default value for signal \"Kt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711483169631 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Wt g31_Hash_Core.vhd(35) " "VHDL Signal Declaration warning at g31_Hash_Core.vhd(35): used implicit default value for signal \"Wt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711483169631 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H_reg g31_Hash_Core.vhd(93) " "VHDL Process Statement warning at g31_Hash_Core.vhd(93): signal \"H_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711483169631 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESTOFSTUFF g31_Hash_Core.vhd(95) " "VHDL Process Statement warning at g31_Hash_Core.vhd(95): signal \"RESTOFSTUFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711483169632 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D_reg g31_Hash_Core.vhd(96) " "VHDL Process Statement warning at g31_Hash_Core.vhd(96): signal \"D_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711483169632 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESTOFSTUFF g31_Hash_Core.vhd(96) " "VHDL Process Statement warning at g31_Hash_Core.vhd(96): signal \"RESTOFSTUFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711483169632 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_SIG_CH_MAJ g31_Hash_Core:i1\|g31_SIG_CH_MAJ:g31_SIG_CH_MAJ_inst " "Elaborating entity \"g31_SIG_CH_MAJ\" for hierarchy \"g31_Hash_Core:i1\|g31_SIG_CH_MAJ:g31_SIG_CH_MAJ_inst\"" {  } { { "g31_Hash_Core.vhd" "g31_SIG_CH_MAJ_inst" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711483169632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711483170614 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711483171029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711483171496 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711483171496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711483172689 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711483172689 ""} { "Info" "ICUT_CUT_TM_LCELLS" "460 " "Implemented 460 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711483172689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711483172689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711483173212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 15:59:33 2024 " "Processing ended: Tue Mar 26 15:59:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711483173212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711483173212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711483173212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711483173212 ""}
