[{"DBLP title": "Placement optimization of flexible TFT circuits with mechanical strain and temperature consideration.", "DBLP authors": ["Jiun-Li Lin", "Po-Hsun Wu", "Tsung-Yi Ho"], "year": 2014, "doi": "https://doi.org/10.1145/2629497", "OA papers": [{"PaperId": "https://openalex.org/W1988619505", "PaperTitle": "Placement optimization of flexible TFT circuits with mechanical strain and temperature consideration", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Jun Lin", "Po-Hsun Wu", "Tsung-Yi Ho"]}]}, {"DBLP title": "Theory and analysis of generalized mixing and dilution of biochemical fluids using digital microfluidic biochips.", "DBLP authors": ["Sudip Roy", "Bhargab B. Bhattacharya", "Sarmishtha Ghoshal", "Krishnendu Chakrabarty"], "year": 2014, "doi": "https://doi.org/10.1145/2629578", "OA papers": [{"PaperId": "https://openalex.org/W1982492379", "PaperTitle": "Theory and analysis of generalized mixing and dilution of biochemical fluids using digital microfluidic biochips", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Indian Institute of Technology Indore": 1.0, "Indian Statistical Institute": 1.0, "Institute of Engineering Science": 1.0, "Duke University": 1.0}, "Authors": ["Sudip Roy", "Bhargab B. Bhattacharya", "Sarmishtha Ghoshal", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Ultra-low-leakage chip multiprocessor design with hybrid FinFET logic styles.", "DBLP authors": ["Xianmin Chen", "Niraj K. Jha"], "year": 2014, "doi": "https://doi.org/10.1145/2629576", "OA papers": [{"PaperId": "https://openalex.org/W2035567625", "PaperTitle": "Ultra-low-leakage chip multiprocessor design with hybrid FinFET logic styles", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Xianmin Chen", "Niraj K. Jha"]}]}, {"DBLP title": "NBTI tolerance and leakage reduction using gate sizing.", "DBLP authors": ["Ing-Chao Lin", "Shun-Ming Syu", "Tsung-Yi Ho"], "year": 2014, "doi": "https://doi.org/10.1145/2629657", "OA papers": [{"PaperId": "https://openalex.org/W2045475919", "PaperTitle": "NBTI tolerance and leakage reduction using gate sizing", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Ing-Chao Lin", "Shun-Ming Syu", "Tsung-Yi Ho"]}]}, {"DBLP title": "Testable cross-power domain interface (CPDI) circuit design in monolithic 3D technology.", "DBLP authors": ["Jing Xie", "Yang Du", "Yuan Xie"], "year": 2014, "doi": "https://doi.org/10.1145/2629516", "OA papers": [{"PaperId": "https://openalex.org/W1984606362", "PaperTitle": "Testable cross-power domain interface (CPDI) circuit design in monolithic 3D technology", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pennsylvania State University": 2.0, "Qualcomm (United Kingdom)": 1.0}, "Authors": ["Jing Xie", "Yang Du", "Yuan Xie"]}]}, {"DBLP title": "Probabilistic modeling and analysis of molecular memory.", "DBLP authors": ["Renu Kumawat", "Vineet Sahula", "Manoj Singh Gaur"], "year": 2014, "doi": "https://doi.org/10.1145/2629533", "OA papers": [{"PaperId": "https://openalex.org/W2072094346", "PaperTitle": "Probabilistic modeling and analysis of molecular memory", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Malaviya National Institute of Technology Jaipur": 3.0}, "Authors": ["Renu Kumawat", "Vineet Sahula", "Manoj Singh Gaur"]}]}, {"DBLP title": "QLib: Quantum module library.", "DBLP authors": ["Chia-Chun Lin", "Amlan Chakrabarti", "Niraj K. Jha"], "year": 2014, "doi": "https://doi.org/10.1145/2629430", "OA papers": [{"PaperId": "https://openalex.org/W2007239487", "PaperTitle": "QLib", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Princeton University": 2.0, "University of Calcutta": 1.0}, "Authors": ["Chia-Chun Lin", "Amlan Chakrabarti", "Niraj K. Jha"]}]}, {"DBLP title": "Matrix Calculus for Classical and Quantum Circuits.", "DBLP authors": ["Alexis De Vos", "Stijn De Baerdemacker"], "year": 2014, "doi": "https://doi.org/10.1145/2669370", "OA papers": [{"PaperId": "https://openalex.org/W2076909459", "PaperTitle": "Matrix Calculus for Classical and Quantum Circuits", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Alexis De Vos", "Stijn De Baerdemacker"]}]}, {"DBLP title": "Quantifying Irreversible Information Loss in Digital Circuits.", "DBLP authors": ["Ismo H\u00e4nninen", "Craig S. Lent", "Gregory L. Snider"], "year": 2014, "doi": "https://doi.org/10.1145/2629523", "OA papers": [{"PaperId": "https://openalex.org/W2008955570", "PaperTitle": "Quantifying Irreversible Information Loss in Digital Circuits", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Notre Dame": 3.0}, "Authors": ["Ismo H\u00e4nninen", "Craig S. Lent", "Gregory L. Snider"]}]}, {"DBLP title": "Designing Garbage-Free Reversible Implementations of the Integer Cosine Transform.", "DBLP authors": ["Alexis De Vos", "St\u00e9phane Burignat", "Robert Gl\u00fcck", "Torben \u00c6gidius Mogensen", "Holger Bock Axelsen", "Michael Kirkedal Thomsen", "Eva Rotenberg", "Tetsuo Yokoyama"], "year": 2014, "doi": "https://doi.org/10.1145/2629532", "OA papers": [{"PaperId": "https://openalex.org/W2069156062", "PaperTitle": "Designing Garbage-Free Reversible Implementations of the Integer Cosine Transform", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ghent University": 1.0, "Universiteit-Gent": 1.0, "K\u00f8benhavs Universitet": 4.0, "University of Bremen": 1.0, "Nanzan University": 1.0}, "Authors": ["Alexis De Vos", "St\u00e9phane Burignat", "Robert Gl\u00fcck", "Torben \u00c6gidius Mogensen", "Holger Bock Axelsen", "Michael R. Thomsen", "Eva Rotenberg", "Tetsuo Yokoyama"]}]}, {"DBLP title": "Garbage-Free Reversible Multipliers for Arbitrary Constants.", "DBLP authors": ["Torben \u00c6gidius Mogensen"], "year": 2014, "doi": "https://doi.org/10.1145/2629515", "OA papers": [{"PaperId": "https://openalex.org/W2093508350", "PaperTitle": "Garbage-Free Reversible Multipliers for Arbitrary Constants", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Copenhagen": 1.0}, "Authors": ["Torben \u00c6gidius Mogensen"]}]}, {"DBLP title": "A Resource-Efficient Design for a Reversible Floating Point Adder in Quantum Computing.", "DBLP authors": ["Trung Duc Nguyen", "Rodney Van Meter"], "year": 2014, "doi": "https://doi.org/10.1145/2629525", "OA papers": [{"PaperId": "https://openalex.org/W2072976978", "PaperTitle": "A Resource-Efficient Design for a Reversible Floating Point Adder in Quantum Computing", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Keio University": 2.0}, "Authors": ["Trung Thanh Nguyen", "Rodney Van Meter"]}]}, {"DBLP title": "Cofactor Sharing for Reversible Logic Synthesis.", "DBLP authors": ["Alireza Shafaei", "Mehdi Saeedi", "Massoud Pedram"], "year": 2014, "doi": "https://doi.org/10.1145/2629524", "OA papers": [{"PaperId": "https://openalex.org/W1982763669", "PaperTitle": "Cofactor Sharing for Reversible Logic Synthesis", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Alireza Shafaei", "Mehdi Saeedi", "Massoud Pedram"]}]}, {"DBLP title": "An Improved Reversible Circuit Synthesis Approach using Clustering of ESOP Cubes.", "DBLP authors": ["Kamalika Datta", "Gaurav Rathi", "Indranil Sengupta", "Hafizur Rahaman"], "year": 2014, "doi": "https://doi.org/10.1145/2629543", "OA papers": [{"PaperId": "https://openalex.org/W2040483684", "PaperTitle": "An Improved Reversible Circuit Synthesis Approach using Clustering of ESOP Cubes", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0, "Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Kamalika Datta", "Gaurav Rathi", "Indranil Sengupta", "Hafizur Rahaman"]}]}, {"DBLP title": "Novel Through-Silicon-Via Inductor-Based On-Chip DC-DC Converter Designs in 3D ICs.", "DBLP authors": ["Umamaheswara Rao Tida", "Cheng Zhuo", "Yiyu Shi"], "year": 2014, "doi": "https://doi.org/10.1145/2637481", "OA papers": [{"PaperId": "https://openalex.org/W1969483737", "PaperTitle": "Novel Through-Silicon-Via Inductor-Based On-Chip DC-DC Converter Designs in 3D ICs", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Missouri University of Science and Technology": 2.0, "Intel (United States)": 1.0}, "Authors": ["Umamaheswara Rao Tida", "Cheng Zhuo", "Yiyu Shi"]}]}, {"DBLP title": "Performance Evaluation of Congestion-Aware Routing with DVFS on a Millimeter-Wave Small-World Wireless NoC.", "DBLP authors": ["Jacob Murray", "Ryan Gary Kim", "Paul Wettin", "Partha Pratim Pande", "Behrooz A. Shirazi"], "year": 2014, "doi": "https://doi.org/10.1145/2644816", "OA papers": [{"PaperId": "https://openalex.org/W2131641154", "PaperTitle": "Performance Evaluation of Congestion-Aware Routing with DVFS on a Millimeter-Wave Small-World Wireless NoC", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Washington State University": 5.0}, "Authors": ["Jacob Murray", "Ryan Gary Kim", "Paul Wettin", "Partha Pratim Pande", "Behrooz Shirazi"]}]}, {"DBLP title": "Scalable Offline Searches in DNA Sequences.", "DBLP authors": ["Pragyan (Sheela) Mohanty", "Spyros Tragoudas"], "year": 2014, "doi": "https://doi.org/10.1145/2660774", "OA papers": [{"PaperId": "https://openalex.org/W2017283372", "PaperTitle": "Scalable Offline Searches in DNA Sequences", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Pragyan Mohanty", "Spyros Tragoudas"]}]}, {"DBLP title": "Accurate Leakage/Delay Estimation for FinFET Standard Cells under PVT Variations using the Response Surface Methodology.", "DBLP authors": ["Sourindra M. Chaudhuri", "Prateek Mishra", "Niraj K. Jha"], "year": 2014, "doi": "https://doi.org/10.1145/2665066", "OA papers": [{"PaperId": "https://openalex.org/W2051462885", "PaperTitle": "Accurate Leakage/Delay Estimation for FinFET Standard Cells under PVT Variations using the Response Surface Methodology", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Sourindra Chaudhuri", "Prateek Mishra", "Niraj K. Jha"]}]}, {"DBLP title": "Parallel Networks: Synthetic Biology and Artificial Intelligence.", "DBLP authors": ["Tara L. Deans"], "year": 2014, "doi": "https://doi.org/10.1145/2667229", "OA papers": [{"PaperId": "https://openalex.org/W2094318956", "PaperTitle": "Parallel Networks", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Utah": 1.0}, "Authors": ["Tara L. Deans"]}]}, {"DBLP title": "Composable Modular Models for Synthetic Biology.", "DBLP authors": ["Goksel Misirli", "Jennifer Hallinan", "Anil Wipat"], "year": 2014, "doi": "https://doi.org/10.1145/2631921", "OA papers": [{"PaperId": "https://openalex.org/W2139493897", "PaperTitle": "Composable Modular Models for Synthetic Biology", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Newcastle University": 3.0}, "Authors": ["Goksel Misirli", "Jennifer Hallinan", "Anil Wipat"]}]}, {"DBLP title": "Stochastic Model Checking of Genetic Circuits.", "DBLP authors": ["Curtis Madsen", "Zhen Zhang", "Nicholas Roehner", "Chris Winstead", "Chris J. Myers"], "year": 2014, "doi": "https://doi.org/10.1145/2644817", "OA papers": [{"PaperId": "https://openalex.org/W1996756820", "PaperTitle": "Stochastic Model Checking of Genetic Circuits", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Newcastle University": 1.0, "University of Utah": 3.0, "Utah State University": 1.0}, "Authors": ["Curtis Madsen", "Zhen Zhang", "Nicholas Roehner", "Chris Winstead", "Xin Li"]}]}, {"DBLP title": "Formalizing Modularization and Data Hiding in Synthetic Biology.", "DBLP authors": ["Harold Fellermann", "Maik Hadorn", "Rudolf M. F\u00fcchslin", "Natalio Krasnogor"], "year": 2014, "doi": "https://doi.org/10.1145/2667231", "OA papers": [{"PaperId": "https://openalex.org/W2029033363", "PaperTitle": "Formalizing Modularization and Data Hiding in Synthetic Biology", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Newcastle University": 2.0, "Swiss Federal Institute of Technology Zurich Switzerland": 1.0, "ZHAW Zurich University of Applied Sciences": 1.0}, "Authors": ["Harold Fellermann", "Maik Hadorn", "Rudolf Marcel F\u00fcchslin", "Natalio Krasnogor"]}]}, {"DBLP title": "A Rule-Based Design Specification Language for Synthetic Biology.", "DBLP authors": ["Ernst Oberortner", "Swapnil Bhatia", "Erik Lindgren", "Douglas Densmore"], "year": 2014, "doi": "https://doi.org/10.1145/2641571", "OA papers": [{"PaperId": "https://openalex.org/W2016562518", "PaperTitle": "A Rule-Based Design Specification Language for Synthetic Biology", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Boston University": 4.0}, "Authors": ["Ernst Oberortner", "Swapnil Bhatia", "Erik Lindgren", "Douglas Densmore"]}]}, {"DBLP title": "Fluigi: Microfluidic Device Synthesis for Synthetic Biology.", "DBLP authors": ["Haiyao Huang", "Douglas Densmore"], "year": 2014, "doi": "https://doi.org/10.1145/2660773", "OA papers": [{"PaperId": "https://openalex.org/W1998190982", "PaperTitle": "Fluigi", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Boston University": 2.0}, "Authors": ["Haiyao Huang", "Douglas Densmore"]}]}, {"DBLP title": "RIMEP2: Evolutionary Design of Reversible Digital Circuits.", "DBLP authors": ["Fatima Zohra Hadjam", "Claudio Moraga"], "year": 2014, "doi": "https://doi.org/10.1145/2629534", "OA papers": [{"PaperId": "https://openalex.org/W1987774503", "PaperTitle": "RIMEP2", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"European Centre for Soft Computing": 2.0}, "Authors": ["Fatima Zohra Hadjam", "Claudio Moraga"]}]}, {"DBLP title": "Decomposition of Diagonal Hermitian Quantum Gates Using Multiple-Controlled Pauli Z Gates.", "DBLP authors": ["Mahboobeh Houshmand", "Morteza Saheb Zamani", "Mehdi Sedighi", "Mona Arabzadeh"], "year": 2014, "doi": "https://doi.org/10.1145/2629526", "OA papers": [{"PaperId": "https://openalex.org/W2033873076", "PaperTitle": "Decomposition of Diagonal Hermitian Quantum Gates Using Multiple-Controlled Pauli Z Gates", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Amirkabir University of Technology": 4.0}, "Authors": ["Mahboobeh Houshmand", "Morteza Saheb Zamani", "Mehdi Sedighi", "Mona Arabzadeh"]}]}, {"DBLP title": "A Synthesis Algorithm for 4-Bit Reversible Logic Circuits with Minimum Quantum Cost.", "DBLP authors": ["Zhiqiang Li", "Hanwu Chen", "Xiaoyu Song", "Marek A. Perkowski"], "year": 2014, "doi": "https://doi.org/10.1145/2629542", "OA papers": [{"PaperId": "https://openalex.org/W2072587295", "PaperTitle": "A Synthesis Algorithm for 4-Bit Reversible Logic Circuits with Minimum Quantum Cost", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Yangzhou University": 1.0, "Southeast University": 1.0, "Portland State University": 2.0}, "Authors": ["Zhiqiang Li", "Hanwu Chen", "Xiaoyu Song", "Marek Perkowski"]}]}, {"DBLP title": "Realizing Reversible Computing in QCA Framework Resulting in Efficient Design of Testable ALU.", "DBLP authors": ["Bibhash Sen", "Manojit Dutta", "Samik Some", "Biplab K. Sikdar"], "year": 2014, "doi": "https://doi.org/10.1145/2629538", "OA papers": [{"PaperId": "https://openalex.org/W2113740239", "PaperTitle": "Realizing Reversible Computing in QCA Framework Resulting in Efficient Design of Testable ALU", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"National Institute of Technology Durgapur": 3.0, "Indian Institute of Engineering Science and Technology, Shibpur": 1.0}, "Authors": ["Bibhash Sen", "Maitreyee Dutta", "Samik Some", "Biplab Sikdar"]}]}, {"DBLP title": "An Algorithm for Quantum Template Matching.", "DBLP authors": ["Md. Mazder Rahman", "Gerhard W. Dueck", "Joseph D. Horton"], "year": 2014, "doi": "https://doi.org/10.1145/2629537", "OA papers": [{"PaperId": "https://openalex.org/W2133163108", "PaperTitle": "An Algorithm for Quantum Template Matching", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of New Brunswick": 3.0}, "Authors": ["Md. Mazder Rahman", "Gerhard W. Dueck", "Joseph A. Horton"]}]}, {"DBLP title": "Recovery modeling of negative bias temperature instability (NBTI) for SPICE-compatible circuit aging simulators.", "DBLP authors": ["Haldun K\u00fcfl\u00fcoglu", "Cathy Chancellor", "Min Chen", "Claude Cirba", "Vijay Reddy"], "year": 2014, "doi": "https://doi.org/10.1145/2517648", "OA papers": [{"PaperId": "https://openalex.org/W2000651207", "PaperTitle": "Recovery modeling of negative bias temperature instability (NBTI) for SPICE-compatible circuit aging simulators", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas Instruments (United States)": 5.0}, "Authors": ["H. Kufluoglu", "C. Chancellor", "Min Chen", "Claude R. Cirba", "Vijay S. Reddy"]}]}, {"DBLP title": "Reliability improvement of logic and clock paths in power-efficient designs.", "DBLP authors": ["Senthil Arasu", "Mehrdad Nourani", "Vijay Reddy", "John M. Carulli Jr.", "Gautam Kapila", "Min Chen"], "year": 2014, "doi": "https://doi.org/10.1145/2543749.2543751", "OA papers": [{"PaperId": "https://openalex.org/W1981558913", "PaperTitle": "Reliability improvement of logic and clock paths in power-efficient designs", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Dallas": 2.0, "Texas Instruments (United States)": 4.0}, "Authors": ["Senthil Arasu", "Mehrdad Nourani", "Vijay S. Reddy", "John P. Carulli", "Gautam Kapila", "Min Chen"]}]}, {"DBLP title": "Workload assignment considering NBTI degradation in multicore systems.", "DBLP authors": ["Jin Sun", "Roman L. Lysecky", "Karthik Shankar", "Avinash Karanth Kodi", "Ahmed Louri", "Janet Roveda"], "year": 2014, "doi": "https://doi.org/10.1145/2539124", "OA papers": [{"PaperId": "https://openalex.org/W1993273773", "PaperTitle": "Workload assignment considering NBTI degradation in multicore systems", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Arizona": 4.0, "The University of Texas at Austin": 1.0, "Ohio Univ, Athens, OH": 1.0}, "Authors": ["Jin Sun", "Roman Lysecky", "Karthik Shankar", "Avinash Kodi", "Ahmed Louri", "Janet Roveda"]}]}, {"DBLP title": "Robust learning approach for neuro-inspired nanoscale crossbar architecture.", "DBLP authors": ["Djaafar Chabi", "Damien Querlioz", "Weisheng Zhao", "Jacques-Olivier Klein"], "year": 2014, "doi": "https://doi.org/10.1145/2539123", "OA papers": [{"PaperId": "https://openalex.org/W2081390428", "PaperTitle": "Robust learning approach for neuro-inspired nanoscale crossbar architecture", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Paris-Sud": 4.0}, "Authors": ["Djaafar Chabi", "Damien Querlioz", "Weisheng Zhao", "Jacques-Olivier Klein"]}]}, {"DBLP title": "Nanoarray architectures multilevel simulation.", "DBLP authors": ["Stefano Frache", "Mariagrazia Graziano", "Maurizio Zamboni"], "year": 2014, "doi": "https://doi.org/10.1145/2541882", "OA papers": [{"PaperId": "https://openalex.org/W1985630668", "PaperTitle": "Nanoarray architectures multilevel simulation", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Stefano Frache", "Mariagrazia Graziano", "Maurizio Zamboni"]}]}, {"DBLP title": "A survey of software aging and rejuvenation studies.", "DBLP authors": ["Domenico Cotroneo", "Roberto Natella", "Roberto Pietrantuono", "Stefano Russo"], "year": 2014, "doi": "https://doi.org/10.1145/2539117", "OA papers": [{"PaperId": "https://openalex.org/W2065325623", "PaperTitle": "A survey of software aging and rejuvenation studies", "Year": 2014, "CitationCount": 124, "EstimatedCitation": 124, "Affiliations": {"University of Naples Federico II": 4.0}, "Authors": ["Domenico Cotroneo", "Roberto Natella", "Roberto Pietrantuono", "Stefano Russo"]}]}, {"DBLP title": "Software rejuvenation scheduling using accelerated life testing.", "DBLP authors": ["Jing Zhao", "Yuliang Jin", "Kishor S. Trivedi", "Rivalino Matias Jr.", "Yanbin Wang"], "year": 2014, "doi": "https://doi.org/10.1145/2539118", "OA papers": [{"PaperId": "https://openalex.org/W2016510053", "PaperTitle": "Software rejuvenation scheduling using accelerated life testing", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Harbin Engineering University": 2.0, "Duke University": 1.0, "Federal University of Uberl\u00e2ndia": 1.0, "Harbin Institute of Technology": 1.0}, "Authors": ["Jing Zhao", "Yuliang Jin", "Kishor S. Trivedi", "Rivalino Matias", "Yanbin Wang"]}]}, {"DBLP title": "Job completion time on a virtualized server with software rejuvenation.", "DBLP authors": ["Fumio Machida", "Victor F. Nicola", "Kishor S. Trivedi"], "year": 2014, "doi": "https://doi.org/10.1145/2539121", "OA papers": [{"PaperId": "https://openalex.org/W2021377858", "PaperTitle": "Job completion time on a virtualized server with software rejuvenation", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"NEC (Japan)": 1.0, "University of Twente": 1.0, "Duke University": 1.0}, "Authors": ["Fumio Machida", "V.F. Nicola", "Kishor S. Trivedi"]}]}, {"DBLP title": "Software aging in the eucalyptus cloud computing infrastructure: Characterization and rejuvenation.", "DBLP authors": ["Jean Araujo", "R\u00fabens de Souza Matos J\u00fanior", "Vandi Alves", "Paulo Romero Martins Maciel", "F. Vieira de Souza", "Rivalino Matias Jr.", "Kishor S. Trivedi"], "year": 2014, "doi": "https://doi.org/10.1145/2539122", "OA papers": [{"PaperId": "https://openalex.org/W2130854642", "PaperTitle": "Software aging in the eucalyptus cloud computing infrastructure", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Federal University of Pernambuco": 4.0, "Federal University of Piau\u00ed": 1.0, "Federal University of Uberl\u00e2ndia": 1.0, "Duke University": 1.0}, "Authors": ["Jean Araujo", "Rubens Matos", "Vandi Alves", "Paulo Maciel", "F. Vieira de Souza", "Rivalino Matias", "Kishor S. Trivedi"]}]}, {"DBLP title": "Critical-reliability path identification and delay analysis.", "DBLP authors": ["Jifeng Chen", "Shuo Wang", "Mohammad Tehranipoor"], "year": 2014, "doi": "https://doi.org/10.1145/2564926", "OA papers": [{"PaperId": "https://openalex.org/W2089135503", "PaperTitle": "Critical-reliability path identification and delay analysis", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Connecticut": 3.0}, "Authors": ["Ji-Feng Chen", "Shuo Wang", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Delay-based processing-in-wire for design of QCA serial decimal arithmetic units.", "DBLP authors": ["Michael Gladshtein"], "year": 2014, "doi": "https://doi.org/10.1145/2564927", "OA papers": [{"PaperId": "https://openalex.org/W2090208034", "PaperTitle": "Delay-based processing-in-wire for design of QCA serial decimal arithmetic units", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ORT Braude College": 1.0}, "Authors": ["M. A. Gladshtein"]}]}, {"DBLP title": "RMDDS: Reed-muller decision diagram synthesis of reversible logic circuits.", "DBLP authors": ["Chia-Chun Lin", "Niraj K. Jha"], "year": 2014, "doi": "https://doi.org/10.1145/2564923", "OA papers": [{"PaperId": "https://openalex.org/W2155868549", "PaperTitle": "RMDDS", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Chia-Chun Lin", "Niraj K. Jha"]}]}, {"DBLP title": "On-chip sensor networks for soft-error tolerant real-time multiprocessor systems-on-chip.", "DBLP authors": ["Weichen Liu", "Xuan Wang", "Jiang Xu", "Wei Zhang", "Yaoyao Ye", "Xiaowen Wu", "Mahdi Nikdast", "Zhehui Wang"], "year": 2014, "doi": "https://doi.org/10.1145/2564928", "OA papers": [{"PaperId": "https://openalex.org/W2150835185", "PaperTitle": "On-chip sensor networks for soft-error tolerant real-time multiprocessor systems-on-chip", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Hong Kong University of Science and Technology": 7.0, "Nanyang Technological University": 1.0}, "Authors": ["Weichen Liu", "Xuan Wang", "Jiang Xu", "Wei Zhang", "Yaoyao Ye", "Xiaowen Wu", "Mahdi Nikdast", "Zhehui Wang"]}]}, {"DBLP title": "Inexact computing using probabilistic circuits: Ultra low-power digital processing.", "DBLP authors": ["Jaeyoon Kim", "Sandip Tiwari"], "year": 2014, "doi": "https://doi.org/10.1145/2564925", "OA papers": [{"PaperId": "https://openalex.org/W2028612976", "PaperTitle": "Inexact computing using probabilistic circuits", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Cornell University": 2.0}, "Authors": ["Jaeyoon Kim", "Sandip Tiwari"]}]}, {"DBLP title": "Nanopipelined threshold network synthesis.", "DBLP authors": ["Luke Pierce", "Spyros Tragoudas"], "year": 2014, "doi": "https://doi.org/10.1145/2564924", "OA papers": [{"PaperId": "https://openalex.org/W1999195917", "PaperTitle": "Nanopipelined threshold network synthesis", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Luke Pierce", "Spyros Tragoudas"]}]}, {"DBLP title": "A thermal-driven test application scheme for pre-bond and post-bond scan testing of three-dimensional ICs.", "DBLP authors": ["Dong Xiang", "Kele Shen"], "year": 2014, "doi": "https://doi.org/10.1145/2564922", "OA papers": [{"PaperId": "https://openalex.org/W2007254762", "PaperTitle": "A thermal-driven test application scheme for pre-bond and post-bond scan testing of three-dimensional ICs", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Dong Xiang", "Kele Shen"]}]}, {"DBLP title": "Impact of Process Variations on Speedup and Maximum Achievable Frequency of Extensible Processors.", "DBLP authors": ["Mehdi Kamal", "Ali Afzali-Kusha", "Saeed Safari", "Massoud Pedram"], "year": 2014, "doi": "https://doi.org/10.1145/2567665", "OA papers": [{"PaperId": "https://openalex.org/W2162867065", "PaperTitle": "Impact of Process Variations on Speedup and Maximum Achievable Frequency of Extensible Processors", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tehran": 3.0, "Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5}, "Authors": ["Mehdi Kamal", "Ali Afzali-Kusha", "Saeed Safari", "Massoud Pedram"]}]}, {"DBLP title": "Design and Evaluation of Technology-Agnostic Heterogeneous Networks-on-Chip.", "DBLP authors": ["Haera Chung", "Christof Teuscher", "Partha Pratim Pande"], "year": 2014, "doi": "https://doi.org/10.1145/2567666", "OA papers": [{"PaperId": "https://openalex.org/W2001068051", "PaperTitle": "Design and Evaluation of Technology-Agnostic Heterogeneous Networks-on-Chip", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Portland State University": 2.0, "Washington State University": 1.0}, "Authors": ["Haera Chung", "Christof Teuscher", "Partha Pratim Pande"]}]}, {"DBLP title": "Improved Threshold Logic Synthesis Using Implicant-Implicit Algorithms.", "DBLP authors": ["Ashok Kumar Palaniswamy", "Spyros Tragoudas"], "year": 2014, "doi": "https://doi.org/10.1145/2597175", "OA papers": [{"PaperId": "https://openalex.org/W2046397491", "PaperTitle": "Improved Threshold Logic Synthesis Using Implicant-Implicit Algorithms", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Ashok Kumar Palaniswamy", "Spyros Tragoudas"]}]}, {"DBLP title": "Clock-Tree Synthesis with Methodology of Reuse in 3D-IC.", "DBLP authors": ["Fu-Wei Chen", "TingTing Hwang"], "year": 2014, "doi": "https://doi.org/10.1145/2567668", "OA papers": [{"PaperId": "https://openalex.org/W1992238982", "PaperTitle": "Clock-Tree Synthesis with Methodology of Reuse in 3D-IC", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Fu-Wei Chen", "TingTing Hwang"]}]}, {"DBLP title": "On-Chip Hybrid Power Supply System for Wireless Sensor Nodes.", "DBLP authors": ["Wulong Liu", "Yu Wang", "Yuchun Ma", "Yuan Xie", "Huazhong Yang"], "year": 2014, "doi": "https://doi.org/10.1145/2492683", "OA papers": [{"PaperId": "https://openalex.org/W2618632574", "PaperTitle": "On-Chip Hybrid Power Supply System for Wireless Sensor Nodes", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 4.0, "Pennsylvania State University": 1.0}, "Authors": ["Wulong Liu", "Yu Wang", "Yuchun Ma", "Yuan Xie", "Huazhong Yang"]}]}, {"DBLP title": "Interpreting Assays with Control Flow on Digital Microfluidic Biochips.", "DBLP authors": ["Daniel T. Grissom", "Christopher Curtis", "Philip Brisk"], "year": 2014, "doi": "https://doi.org/10.1145/2567669", "OA papers": [{"PaperId": "https://openalex.org/W2030184574", "PaperTitle": "Interpreting Assays with Control Flow on Digital Microfluidic Biochips", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["Daniel Grissom", "Christopher W. Curtis", "Philip Brisk"]}]}, {"DBLP title": "A Fast Extraction Algorithm for Defect-Free Subcrossbar in Nanoelectronic Crossbar.", "DBLP authors": ["Bo Yuan", "Bin Li"], "year": 2014, "doi": "https://doi.org/10.1145/2517137", "OA papers": [{"PaperId": "https://openalex.org/W1983641062", "PaperTitle": "A Fast Extraction Algorithm for Defect-Free Subcrossbar in Nanoelectronic Crossbar", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Science and Technology of China": 2.0}, "Authors": ["Bo Yuan", "Bin Li"]}]}, {"DBLP title": "3D vs. 2D Device Simulation of FinFET Logic Gates under PVT Variations.", "DBLP authors": ["Sourindra Chaudhuri", "Niraj K. Jha"], "year": 2014, "doi": "https://doi.org/10.1145/2567670", "OA papers": [{"PaperId": "https://openalex.org/W2035130574", "PaperTitle": "3D vs. 2D Device Simulation of FinFET Logic Gates under PVT Variations", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Sourindra Chaudhuri", "Niraj K. Jha"]}]}, {"DBLP title": "Dual-Level DVFS-Enabled Millimeter-Wave Wireless NoC Architectures.", "DBLP authors": ["Jacob Murray", "Teng Lu", "Paul Wettin", "Partha Pratim Pande", "Behrooz A. Shirazi"], "year": 2014, "doi": "https://doi.org/10.1145/2600074", "OA papers": [{"PaperId": "https://openalex.org/W1963634678", "PaperTitle": "Dual-Level DVFS-Enabled Millimeter-Wave Wireless NoC Architectures", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Washington State University": 5.0}, "Authors": ["Jacob Murray", "Teng Lu", "Paul Wettin", "Partha Pratim Pande", "Behrooz Shirazi"]}]}, {"DBLP title": "CDMA Enabled Wireless Network-on-Chip.", "DBLP authors": ["Vineeth Vijayakumaran", "Manoj Prashanth Yuvaraj", "Naseef Mansoor", "Nishad Nerurkar", "Amlan Ganguly", "Andres Kwasinski"], "year": 2014, "doi": "https://doi.org/10.1145/2536778", "OA papers": [{"PaperId": "https://openalex.org/W2019940951", "PaperTitle": "CDMA Enabled Wireless Network-on-Chip", "Year": 2014, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Rochester Institute of Technology": 6.0}, "Authors": ["Vineeth Vijayakumaran", "Manoj Prashanth Yuvaraj", "Naseef Mansoor", "Nishad Nerurkar", "Amlan Ganguly", "Andres Kwasinski"]}]}, {"DBLP title": "SUOR: Sectioned Undirectional Optical Ring for Chip Multiprocessor.", "DBLP authors": ["Xiaowen Wu", "Jiang Xu", "Yaoyao Ye", "Zhehui Wang", "Mahdi Nikdast", "Xuan Wang"], "year": 2014, "doi": "https://doi.org/10.1145/2600072", "OA papers": [{"PaperId": "https://openalex.org/W2058674318", "PaperTitle": "SUOR", "Year": 2014, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Hong Kong University of Science and Technology": 6.0}, "Authors": ["Xiaowen Wu", "Jiang Xu", "Yaoyao Ye", "Zhehui Wang", "Mahdi Nikdast", "Xuan Wang"]}]}, {"DBLP title": "Design Options for Optical Ring Interconnect in Future Client Devices.", "DBLP authors": ["Paolo Grani", "Sandro Bartolini"], "year": 2014, "doi": "https://doi.org/10.1145/2602155", "OA papers": [{"PaperId": "https://openalex.org/W2013626493", "PaperTitle": "Design Options for Optical Ring Interconnect in Future Client Devices", "Year": 2014, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Siena": 2.0}, "Authors": ["Paolo Grani", "Sandro Bartolini"]}]}, {"DBLP title": "Exploring Dynamic Redundancy to Resuscitate Faulty PCM Blocks.", "DBLP authors": ["Jie Chen", "Guru Venkataramani", "H. Howie Huang"], "year": 2014, "doi": "https://doi.org/10.1145/2602156", "OA papers": [{"PaperId": "https://openalex.org/W2015772022", "PaperTitle": "Exploring Dynamic Redundancy to Resuscitate Faulty PCM Blocks", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"George Washington University": 3.0}, "Authors": ["Jie Chen", "Guru Venkataramani", "H. Z. Huang"]}]}, {"DBLP title": "Effect of the Active Layer on Carbon Nanotube-Based Cells for Yield Analysis.", "DBLP authors": ["Matthias Beste", "Mehdi Baradaran Tahoori"], "year": 2014, "doi": "https://doi.org/10.1145/2602157", "OA papers": [{"PaperId": "https://openalex.org/W2135391845", "PaperTitle": "Effect of the Active Layer on Carbon Nanotube-Based Cells for Yield Analysis", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Matthias Beste", "Mehdi B. Tahoori"]}]}, {"DBLP title": "System Level Benchmarking with Yield-Enhanced Standard Cell Library for Carbon Nanotube VLSI Circuits.", "DBLP authors": ["Shashikanth Bobba", "Jie Zhang", "Pierre-Emmanuel Gaillardon", "H.-S. Philip Wong", "Subhasish Mitra", "Giovanni De Micheli"], "year": 2014, "doi": "https://doi.org/10.1145/2600073", "OA papers": [{"PaperId": "https://openalex.org/W2035059520", "PaperTitle": "System Level Benchmarking with Yield-Enhanced Standard Cell Library for Carbon Nanotube VLSI Circuits", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "Stanford University": 3.0}, "Authors": ["Shashikanth Bobba", "Jie Zhang", "Pierre-Emmanuel Gaillardon", "H.-S. Philip Wong", "Subhasish Mitra", "Giovanni De Micheli"]}]}]