<stg><name>CCLabel_firstPass</name>


<trans_list>

<trans id="163" from="1" to="2">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="3">
<condition id="65">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="3" to="4">
<condition id="68">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="3" to="12">
<condition id="67">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="4" to="5">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="5" to="13">
<condition id="71">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="5" to="6">
<condition id="73">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="5" to="8">
<condition id="72">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="6" to="7">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="7" to="6">
<condition id="76">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="7" to="9">
<condition id="77">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="7" to="8">
<condition id="80">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="8" to="7">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="9" to="10">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="10" to="11">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="11" to="12">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="12" to="2">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="13" to="14">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="14" to="15">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="15" to="12">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="64">
<![CDATA[
:0  %setCount_1 = alloca i32, align 4

]]></node>
<StgValue><ssdm name="setCount_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="64">
<![CDATA[
:1  %label_1 = alloca i32, align 4

]]></node>
<StgValue><ssdm name="label_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 0, i32* %label_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 1, i32* %setCount_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:1  %i = phi i4 [ 0, %0 ], [ %i_mid2, %._crit_edge ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:2  %j = phi i4 [ 0, %0 ], [ %j_1, %._crit_edge ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten, label %5, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:1  %exitcond = icmp eq i4 %j, -8

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:2  %j_mid2 = select i1 %exitcond, i4 0, i4 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:3  %i_s = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:4  %i_mid2 = select i1 %exitcond, i4 %i_s, i4 %i

]]></node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %j_cast4_cast = zext i4 %j_mid2 to i8

]]></node>
<StgValue><ssdm name="j_cast4_cast"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.preheader:12  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader:14  %p_addr_cast = zext i7 %tmp to i8

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:15  %p_addr1 = add i8 %p_addr_cast, %j_cast4_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:16  %tmp_5 = zext i8 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:17  %lbImage_addr = getelementptr [64 x i32]* %lbImage, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="lbImage_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:18  %lbImage_load = load i32* %lbImage_addr, align 4

]]></node>
<StgValue><ssdm name="lbImage_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32">
<![CDATA[
:0  %setCount_1_load_1 = load i32* %setCount_1, align 4

]]></node>
<StgValue><ssdm name="setCount_1_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %setCount_1_load_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %i_cast5 = zext i4 %i_mid2 to i32

]]></node>
<StgValue><ssdm name="i_cast5"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:6  %tmp_6 = icmp eq i4 %i_mid2, 0

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:7  %tmp_7 = add i4 %i_mid2, -1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:8  %j_cast4 = zext i4 %j_mid2 to i32

]]></node>
<StgValue><ssdm name="j_cast4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.preheader:10  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="7">
<![CDATA[
.preheader.preheader:13  %p_addr_cast1 = zext i7 %tmp to i9

]]></node>
<StgValue><ssdm name="p_addr_cast1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:18  %lbImage_load = load i32* %lbImage_addr, align 4

]]></node>
<StgValue><ssdm name="lbImage_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:19  %tmp_1 = icmp eq i32 %lbImage_load, 0

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:20  br i1 %tmp_1, label %._crit_edge, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
_ifconv:0  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_7, i3 0)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1  %p_addr2_cast = sext i7 %tmp_8 to i8

]]></node>
<StgValue><ssdm name="p_addr2_cast"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2  %p_addr3 = add i8 %p_addr2_cast, %j_cast4_cast

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:3  %tmp_16 = sext i8 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %lbImage_addr_1 = getelementptr [64 x i32]* %lbImage, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="lbImage_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:5  %lbImage_load_1 = load i32* %lbImage_addr_1, align 4

]]></node>
<StgValue><ssdm name="lbImage_load_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:10  %tmp_4 = add i4 %j_mid2, -1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="9" op_0_bw="4">
<![CDATA[
_ifconv:11  %tmp_4_cast_cast = sext i4 %tmp_4 to i9

]]></node>
<StgValue><ssdm name="tmp_4_cast_cast"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:12  %p_addr8 = add i9 %p_addr_cast1, %tmp_4_cast_cast

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="9">
<![CDATA[
_ifconv:13  %tmp_25 = sext i9 %p_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14  %lbImage_addr_2 = getelementptr [64 x i32]* %lbImage, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="lbImage_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:15  %lbImage_load_2 = load i32* %lbImage_addr_2, align 4

]]></node>
<StgValue><ssdm name="lbImage_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:5  %lbImage_load_1 = load i32* %lbImage_addr_1, align 4

]]></node>
<StgValue><ssdm name="lbImage_load_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %tmp_2 = icmp eq i32 %lbImage_load_1, 0

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:7  %sel_tmp = or i1 %tmp_6, %tmp_2

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %prevAbove = select i1 %sel_tmp, i32 999, i32 %lbImage_load_1

]]></node>
<StgValue><ssdm name="prevAbove"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:9  %tmp_3 = icmp eq i4 %j_mid2, 0

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:15  %lbImage_load_2 = load i32* %lbImage_addr_2, align 4

]]></node>
<StgValue><ssdm name="lbImage_load_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_9 = icmp eq i32 %lbImage_load_2, 0

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %sel_tmp2 = or i1 %tmp_3, %tmp_9

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %prevLeft = select i1 %sel_tmp2, i32 999, i32 %lbImage_load_2

]]></node>
<StgValue><ssdm name="prevLeft"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %tmp_10 = icmp eq i32 %prevAbove, 999

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %tmp_11 = icmp eq i32 %prevLeft, 999

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %or_cond = and i1 %tmp_10, %tmp_11

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:22  br i1 %or_cond, label %1, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = icmp ult i32 %prevAbove, %prevLeft

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %temp_4 = select i1 %tmp_13, i32 %prevAbove, i32 %prevLeft

]]></node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_14 = icmp ugt i32 %prevAbove, %prevLeft

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %max = select i1 %tmp_14, i32 %prevAbove, i32 %prevLeft

]]></node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_15 = icmp eq i32 %max, 999

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_15, label %.preheader42, label %.preheader43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %Image_addr = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="Image_addr"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="6">
<![CDATA[
:8  %temp_totalIntensity = load i32* %Image_addr, align 4

]]></node>
<StgValue><ssdm name="temp_totalIntensity"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader43:0  %temp_i = phi i32 [ %temp_3, %.preheader43 ], [ %temp_4, %2 ]

]]></node>
<StgValue><ssdm name="temp_i"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="32">
<![CDATA[
.preheader43:1  %tmp_i = zext i32 %temp_i to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader43:2  %set_addr_4 = getelementptr [30 x i32]* %set, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="set_addr_4"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="5">
<![CDATA[
.preheader43:3  %temp_3 = load i32* %set_addr_4, align 4

]]></node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="5">
<![CDATA[
.preheader43:3  %temp_3 = load i32* %set_addr_4, align 4

]]></node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader43:4  %tmp_1_i = icmp eq i32 %temp_i, %temp_3

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader43:5  br i1 %tmp_1_i, label %find.exit, label %.preheader43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="32">
<![CDATA[
find.exit:0  %tmp_18 = zext i32 %max to i64

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
find.exit:1  %set_addr_2 = getelementptr [30 x i32]* %set, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="set_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
find.exit:2  store i32 %temp_i, i32* %set_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0">
<![CDATA[
find.exit:3  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="5">
<![CDATA[
.preheader42:3  %temp = load i32* %set_addr_3, align 4

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42:4  %tmp_1_i1 = icmp eq i32 %temp_i1, %temp

]]></node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader42:5  br i1 %tmp_1_i1, label %find.exit41, label %.preheader42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="32">
<![CDATA[
find.exit41:0  %tmp_17 = zext i32 %temp_4 to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
find.exit41:1  %set_addr_1 = getelementptr [30 x i32]* %set, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="set_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
find.exit41:2  store i32 %temp_i1, i32* %set_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0">
<![CDATA[
find.exit41:3  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store i32 %temp_4, i32* %lbImage_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %Image_addr_1 = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="Image_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="6">
<![CDATA[
:2  %Image_load = load i32* %Image_addr_1, align 4

]]></node>
<StgValue><ssdm name="Image_load"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_19 = zext i32 %temp_4 to i64

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %starData_totalIntensity_addr_3 = getelementptr [30 x i32]* %starData_totalIntensity, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="starData_totalIntensity_addr_3"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="5">
<![CDATA[
:5  %starData_totalIntensity_load = load i32* %starData_totalIntensity_addr_3, align 4

]]></node>
<StgValue><ssdm name="starData_totalIntensity_load"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %starData_x_addr = getelementptr [30 x i32]* %starData_x, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="starData_x_addr"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %starData_y_addr_3 = getelementptr [30 x i32]* %starData_y, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="starData_y_addr_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader42:0  %temp_i1 = phi i32 [ %temp, %.preheader42 ], [ %temp_4, %2 ]

]]></node>
<StgValue><ssdm name="temp_i1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="32">
<![CDATA[
.preheader42:1  %tmp_i1 = zext i32 %temp_i1 to i64

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader42:2  %set_addr_3 = getelementptr [30 x i32]* %set, i64 0, i64 %tmp_i1

]]></node>
<StgValue><ssdm name="set_addr_3"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="5">
<![CDATA[
.preheader42:3  %temp = load i32* %set_addr_3, align 4

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="114" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="6">
<![CDATA[
:2  %Image_load = load i32* %Image_addr_1, align 4

]]></node>
<StgValue><ssdm name="Image_load"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="5">
<![CDATA[
:5  %starData_totalIntensity_load = load i32* %starData_totalIntensity_addr_3, align 4

]]></node>
<StgValue><ssdm name="starData_totalIntensity_load"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_20 = add i32 %starData_totalIntensity_load, %Image_load

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:7  store i32 %tmp_20, i32* %starData_totalIntensity_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="9" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_21 = mul i32 %Image_load, %i_cast5

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_23 = mul i32 %Image_load, %j_cast4

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="120" st_id="10" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_21 = mul i32 %Image_load, %i_cast5

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_23 = mul i32 %Image_load, %j_cast4

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="122" st_id="11" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_21 = mul i32 %Image_load, %i_cast5

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="5">
<![CDATA[
:10  %starData_x_load = load i32* %starData_x_addr, align 4

]]></node>
<StgValue><ssdm name="starData_x_load"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_23 = mul i32 %Image_load, %j_cast4

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="5">
<![CDATA[
:15  %starData_y_load = load i32* %starData_y_addr_3, align 4

]]></node>
<StgValue><ssdm name="starData_y_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="126" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="5">
<![CDATA[
:10  %starData_x_load = load i32* %starData_x_addr, align 4

]]></node>
<StgValue><ssdm name="starData_x_load"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_22 = add i32 %starData_x_load, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:12  store i32 %tmp_22, i32* %starData_x_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="5">
<![CDATA[
:15  %starData_y_load = load i32* %starData_y_addr_3, align 4

]]></node>
<StgValue><ssdm name="starData_y_load"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_24 = add i32 %starData_y_load, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:17  store i32 %tmp_24, i32* %starData_y_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:0  %j_1 = add i4 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="6">
<![CDATA[
:8  %temp_totalIntensity = load i32* %Image_addr, align 4

]]></node>
<StgValue><ssdm name="temp_totalIntensity"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %temp_x = mul i32 %temp_totalIntensity, %i_cast5

]]></node>
<StgValue><ssdm name="temp_x"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %temp_y = mul i32 %temp_totalIntensity, %j_cast4

]]></node>
<StgValue><ssdm name="temp_y"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="140" st_id="14" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %temp_x = mul i32 %temp_totalIntensity, %i_cast5

]]></node>
<StgValue><ssdm name="temp_x"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %temp_y = mul i32 %temp_totalIntensity, %j_cast4

]]></node>
<StgValue><ssdm name="temp_y"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32">
<![CDATA[
:0  %setCount_1_load = load i32* %setCount_1, align 4

]]></node>
<StgValue><ssdm name="setCount_1_load"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32">
<![CDATA[
:1  %label_1_load = load i32* %label_1, align 4

]]></node>
<StgValue><ssdm name="label_1_load"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %label = add i32 %label_1_load, 1

]]></node>
<StgValue><ssdm name="label"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %label, i32* %lbImage_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_12 = zext i32 %setCount_1_load to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %set_addr = getelementptr [30 x i32]* %set, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="set_addr"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store i32 %label, i32* %set_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %temp_x = mul i32 %temp_totalIntensity, %i_cast5

]]></node>
<StgValue><ssdm name="temp_x"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %temp_y = mul i32 %temp_totalIntensity, %j_cast4

]]></node>
<StgValue><ssdm name="temp_y"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %starData_status_addr = getelementptr [30 x i1]* %starData_status, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="starData_status_addr"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
:12  store i1 true, i1* %starData_status_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %starData_totalIntensity_addr = getelementptr [30 x i32]* %starData_totalIntensity, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="starData_totalIntensity_addr"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:14  store i32 %temp_totalIntensity, i32* %starData_totalIntensity_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %starData_x_addr21 = getelementptr [30 x i32]* %starData_x, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="starData_x_addr21"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:16  store i32 %temp_x, i32* %starData_x_addr21, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %starData_y_addr = getelementptr [30 x i32]* %starData_y, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="starData_y_addr"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:18  store i32 %temp_y, i32* %starData_y_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %setCount = add i32 %setCount_1_load, 1

]]></node>
<StgValue><ssdm name="setCount"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  store i32 %label, i32* %label_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  store i32 %setCount, i32* %setCount_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
