#define N_IOM_PORTS 8

typedef struct pcw_t
  {
    // Word 1
    uint dev_cmd;    // 6 bits; 0..5
    uint dev_code;   // 6 bits; 6..11
    uint ext;        // 6 bits; 12..17; address extension
    uint cp;         // 3 bits; 18..20, must be all ones

// From iom_control.alm:
//  " At this point we would normally set idcw.ext_ctl.  This would allow IOM's
//  " to transfer to DCW lists which do not reside in the low 256K.
//  " Unfortunately, the PSIA does not handle this bit properly.
//  " As a result, we do not set the bit and put a kludge in pc_abs so that
//  " contiguous I/O buffers are always in the low 256K.
//  "
//  " lda       =o040000,dl         " set extension control in IDCW
//  " orsa      ab|0

    uint mask;    // extension control or mask; 1 bit; bit 21
    uint control;    // 2 bits; bit 22..23
    uint chan_cmd;   // 6 bits; bit 24..29;
    // AN87 says: 00 single record xfer, 02 non data xfer,
    // 06 multi-record xfer, 10 single char record xfer
    uint chan_data;  // 6 bits; bit 30..35; often some sort of count
    //

    // Word 2
    uint chan;       // 6 bits; bits 3..8 of word 2
    uint ptPtr;        // 18 bits; bits 9..26 of word 2
    uint ptp;    // 1 bit; bit 27 of word 2 
    uint pcw64_pge;    // 1 bit; bit 28 of word 2
    uint aux;    // 1 bit; bit 29 of word 2
  } pcw_t;

// Much of this is from AN87 as 43A23985 lacked details of 0..11 and 22..36

typedef struct dcw_t
  {
    enum { ddcw, tdcw, idcw } type;
    union
      {
        pcw_t instr;
        struct
          {
            uint daddr; // data address; 18 bits at 0..17);
            uint cp;    // char position; 3 bits 18..20
            uint tctl;  // tally control; 1 bit at 21
            uint type;  // 2 bits at 22..23
            uint tally; // 12 bits at 24..35
          } ddcw;
        struct {
            uint addr;
            // seg and pdta valid if paged and pcw 64 == 1
            bool tdcw31_seg; // 1 bit at 31
            bool pdta; // 1 bit at 32
            // 'pdcw' if paged and pcw 64 == 0; otherwise 'ec'
            bool tdcw33_pdcw;  // extension control; ec 1 bit at 33
            bool res;   // IDCW control; res 1 bit at 34
            bool tdcw35_rel;   // relative addressing control; 1 bit at 35
          } xfer;
      } fields;
    word36 raw;
  } dcw_t;

typedef struct
  {
    uint32 dcw_ptr;     // bits 0..17
    word1 ires;    // bit 18; IDCW restrict
    word1 hrel;    // bit 19; hardware relative addressing
    word1 lpw20_ae;      // bit 20; address extension
    word1 nc;      // bit 21; no tally; zero means update tally
    word1 trunout; // bit 22; signal tally runout?
    word1 lpw23_srel;    // bit 23; software relative addressing; not for Multics!
    uint32 tally;    // bits 24..35
    // Using Paged mode LPWx
    uint32 lbnd;
    uint32 size;
    // Olny in GCOS, GCOS ext.
    // uint32 idcw;    // ptr to most recent dcw, idcw, ...
  } lpw_t;
 
typedef enum iomStat
  {
    iomStatNormal = 0,
    iomStatLPWTRO = 1,
    iomStat2TDCW = 2,
    iomStatBoundaryError = 3,
    iomStatAERestricted = 4,
    iomStatIDCWRestricted = 5,
    iomStatCPDiscrepancy = 6,
    iomStatParityErr = 7
  } iomStat;

enum configSwOs_
  { 
    CONFIG_SW_STD_GCOS, 
    CONFIG_SW_EXT_GCOS, 
    CONFIG_SW_MULTICS  // "Paged"
  };

// Boot device: CARD/TAPE;
enum configSwBlCT_ { CONFIG_SW_BLCT_CARD, CONFIG_SW_BLCT_TAPE };

struct iomUnitData
  {
    // Configuration switches
    
    // Interrupt multiplex base address: 12 toggles
    word12 configSwIomBaseAddress;

    // Mailbox base aka IOM base address: 9 toggles
    // Note: The IOM number is encoded in the lower two bits
    word9 configSwMultiplexBaseAddress;

    // OS: Three position switch: GCOS, EXT GCOS, Multics
    enum configSwOs_ configSwOS; // = CONFIG_SW_MULTICS;

    // Bootload device: Toggle switch CARD/TAPE
    enum configSwBlCT_ configSwBootloadCardTape; // = CONFIG_SW_BLCT_TAPE; 

    // Bootload tape IOM channel: 6 toggles
    word6 configSwBootloadMagtapeChan; // = 0; 

    // Bootload cardreader IOM channel: 6 toggles
    word6 configSwBootloadCardrdrChan; // = 1;

    // Bootload: pushbutton
 
    // Sysinit: pushbutton

    // Bootload SCU port: 3 toggle AKA "ZERO BASE S.C. PORT NO"
    // "the port number of the SC through which which connects are to
    // be sent to the IOM
    word3 configSwBootloadPort; // = 0; 

    // 8 Ports: CPU/IOM connectivity

    // Port configuration: 3 toggles/port 
    // Which SCU number is this port attached to 
    uint configSwPortAddress [N_IOM_PORTS]; // = { 0, 1, 2, 3, 4, 5, 6, 7 }; 

    // Port interlace: 1 toggle/port
    uint configSwPortInterface [N_IOM_PORTS]; // = { 0, 0, 0, 0, 0, 0, 0, 0 };

    // Port enable: 1 toggle/port
    uint configSwPortEnable [N_IOM_PORTS]; // = { 0, 0, 0, 0, 0, 0, 0, 0 };

    // Port system initialize enable: 1 toggle/port // XXX What is this
    uint configSwPortSysinitEnable [N_IOM_PORTS]; // = { 0, 0, 0, 0, 0, 0, 0, 0 };

    // Port half-size: 1 toggle/port // XXX what is this
    uint configSwPortHalfsize [N_IOM_PORTS]; // = { 0, 0, 0, 0, 0, 0, 0, 0 }; 
    // Port store size: 1 8 pos. rotary/port
    uint configSwPortStoresize [N_IOM_PORTS]; // = { 0, 0, 0, 0, 0, 0, 0, 0 };

    // other switches:
    //   alarm disable
    //   test/normal
    iomStat iomStatus;
  };

extern struct iomUnitData iomUnitData [N_IOM_UNITS_MAX];

// This is the 'scratchpad'

typedef enum chanStat
  {
    chanStatNormal = 0,
    chanStatUnexpectedPCW = 1,
    chanStatInvalidInstrPCW = 2,
    chanStatIncorrectDCW = 3,
    chanStatIncomplete = 4,
    chanStatUnassigned = 5,
    chanStatParityErrPeriph = 6,
    chanStatParityErrBus = 7
  } chanStat;

typedef struct iomChannelData_
  {
    bool firstList;
    pcw_t pcw; // The pcw at the time of the CIOC.
    word6 addressExtension;
    word18 ptPtr; // The page table pointer mod 64
    word1 ptp;
    word1 pcw64_pge;
    word1 aux;
    word1 seg; // bit 31 of last TDCW
    lpw_t lpw;
    word36 PTW_LPW; // DCW List page table word
    word36 PTW_DCW;  // Data page table word
#if 0
    enum { cm_REAL_LPW_REAL_DCW_1A,
           cm_EXT_LPW_REAL_DCW_1B,
           cm_REAL_LPW_PAGED_DCW_2,
           cm_REAL_LPW_SEG_DCW_3A,
           cm_PAGED_LPW_PAGED_DCW_3B,
           cm_PAGED_LPW_SEG_DCW_4,
           cm_SEG_LPW_SED_DCW_5 } chan_mode;
#endif
    enum 
      {
        cm_LPW_init_state, // No TDCWs encountered; state is:
                           //    PCW64 (pcw64_pge): on   PAGE CHAN
                           //    PCW64 (pcw64_pge): off  EXT MODE CHAN
        cm_real_LPW_real_DCW,
        cm_ext_LPW_real_DCW,
        cm_paged_LPW_seg_DCW
      } chan_mode;

    //word24 pageTablePtr;

    // Information accumulated for status service.
    word12 stati;
    uint dev_code;
    word6 recordResidue;
    word12 tallyResidue;
    word3 charPos;
    bool isRead;
    bool isOdd;
    bool initiate;

    chanStat chanStatus;

  } iomChannelData_;

iomChannelData_ iomChannelData [N_IOM_UNITS_MAX] [MAX_CHANNELS];

// Devices connected to an IOM (I/O multiplexer) (possibly indirectly)
enum dev_type { DEVT_NONE = 0, DEVT_TAPE, DEVT_CON, DEVT_DISK, DEVT_MPC, DEVT_DN355, DEVT_CRDRDR };
typedef enum chan_type { chan_type_CPI, chan_type_PSI } chan_type;

typedef int iomCmd (UNIT * unitp, pcw_t * p);
extern DEVICE iom_dev;

// Indirect data service data type
typedef enum 
  {
    idsTypeW36  // Incoming data is array of word36 
  } idsType;
void indirectDataService (uint iomUnitNum, int chanNum, uint daddr, uint tally, 
                          void * data, idsType type, bool write, bool * odd);

void iom_interrupt (uint iomUnitNum);
void iom_init (void);
t_stat cable_iom (uint iomUnitNum, int iomPortNum, int scuUnitNum, int scuPortNum);
t_stat cable_to_iom (uint iomUnitNum, int chanNum, int dev_code, enum dev_type dev_type, chan_type ctype, uint devUnitNum, DEVICE * devp, UNIT * unitp, iomCmd * iomCmd);
int iomListService (uint iomUnitNum, int chanNum, dcw_t * dcwp, int * ptro);
int iomListServiceTape (uint iomUnitNum, int chanNum, dcw_t * dcwp, bool * ptro);
uint mbx_loc (uint iomUnitNum, uint chanNum);
//void fetch_and_parse_lpw (lpw_t * p, uint addr, bool is_conn);
int status_service (uint iomUnitNum, uint chan, 
                    bool marker);
int send_terminate_interrupt (uint iomUnitNum, uint chan);
int send_special_interrupt (uint iomUnitNum, uint chanNum, uint devCode, 
                            word8 status0, word8 status1);
void decode_idcw (uint iomUnitNum, pcw_t *p, bool is_pcw, 
                  word36 word0, word36 word1);
void fetch_abs_pair (word24 addr, word36 * even, word36 * odd, const char * ctx);
int iomListServiceNoParse (uint iomUnitNum, int chanNum, word36 * wp);
void fetch_abs_word (word24 addr, word36 *data, const char * ctx);
void store_abs_word (word24 addr, word36 data, const char * ctx);
int send_marker_interrupt (uint iomUnitNum, int chanNum);
