* version1: Implement the RGB to YUV circuit with **one multiplier and one adder** by using structural (FSM+ Datapath) Verilog code.
* version2: Implement the RGB to YUV circuit with **three multipliers and three adders** by using structural (FSM+ Datapath) Verilog code.
* version3: Implement the RGB to YUV circuit with **three multipliers, three adders, and initiation interval = 3** by using structural (FSM+ Datapath) Verilog code.
