// Seed: 1470918918
module module_0 (
    output wand id_0,
    input tri id_1,
    input supply1 id_2
);
  logic id_4 = 1;
  assign id_0 = -1 && 1;
  parameter id_5 = 1 - 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd33,
    parameter id_3 = 32'd98,
    parameter id_7 = 32'd49
) (
    input supply1 id_0,
    output supply0 _id_1[id_3  &  1 : 1],
    input supply0 id_2,
    input uwire _id_3,
    output tri id_4,
    output supply1 id_5
);
  wire _id_7;
  wire [1  ?  -1 : id_7 : 1] id_8, id_9, id_10[id_1 : id_3], id_11, id_12[1 : id_7];
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2
  );
endmodule
