Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_demo_behav xil_defaultlib.top_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'digit3' [C:/Users/amalaka/Lab1/Lab1/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.silly
Compiling module xil_defaultlib.rippleCarry
Compiling module xil_defaultlib.digit2segments
Compiling module xil_defaultlib.segment_driver
Compiling module xil_defaultlib.top_demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_demo_behav
