[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of UCC28070APW production of TEXAS INSTRUMENTS from the text:+ –VINVOUT\n12V to 21V\nM2\nRBRA\nRBM1\nL2\nD2D1\nCOUT\nRA\nCPCCPCCZCCZC\nRZCRZCCSSRRDM\nRRTT1\nT2CCDR\nRDMX\nRSYN\nCREFRPK1\nRPK2CZV\nRZVCPVRS\nRS1\n2\n3\n4\n5\n6\n7\n8\n9\n1020\n19\n18\n17\n16\n15\n14\n13\n12\n11CAOA\nCAOB PKLMTGNDVAO\nVINACVSENSE\nCSACSBRTCDR\nSS\nGDB\nGDAIMO VCC\nRSYNTH\nVREFDMAX\nRDM\nRIMOTo CSB\nTo CSA\nFrom IxfrmsL1\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016\nUCC28070A Extended Frequency Range (10kHzto300kHz),Interleaving Continuous\nConduction ModePFCController\n11Features\n1•Interleaved Average Current-Mode PWM Control\nWith Inherent Current Matching\n•Advanced Current Synthesizer Current Sensing\nforSuperior Efficiency\n•Highly-Linear Multiplier Output With Internal\nQuantized Voltage Feed-Forward Correction for\nNear-Unity PF\n•Extended Range Programmable Frequency\n(10kHzto300kHz)\n•Programmable Maximum Duty-Cycle Clamp\n•Programmable Frequency Dithering Rate and\nMagnitude forEnhanced EMI Reduction\n–Magnitude: 3kHzto30kHz\n–Rate: Upto30kHz\n•External Clock Synchronization Capability\n•Enhanced Load andLine Transient Response\nthrough Voltage Amplifier Output Slew-Rate\nCorrection\n•Programmable Peak Current Limiting\n•Bias-Supply UVLO, Overvoltage Protection,\nOpen‑Loop Detection, andPFC-Enable Monitoring\n•External PFC-Disable Interface\n•Open-Circuit Protection onVSENSE and\nVINAC pins\n•Programmable Soft Start\n2Applications\n•AirConditioners andWhite Goods\n•PFC Applications With IGBT Power Switches\n•High-Efficiency Server andDesktop Power\nSupplies\n•Telecom Rectifiers\n•Industrial Equipment\n3Description\nThe UCC28070A device isanextended frequency\nrange derivative oftheUCC28070 device, capable of\noperating atlow switching frequencies desired for\nIGBT power-switch based PFC converters inhigh-\npower applications.The UCC28070A device iscapable ofoperating at\nfrequencies from 10kHz to300 kHz, thus extending\ntherange ofoperation compared totheUCC28070\ndevice whose minimum operating frequency was\nlimited to30kHz. Alltheother features and benefits\noftheUCC28070 device arealso available inthe\nUCC28070A device. The 180°out-of-phase\ninterleaved operation generates substantial reduction\nininput andoutput ripple currents andconducted EMI\nfiltering becomes easier andless expensive.\nLike theUCC28070 device, theUCC28070A device\nalso features multiple innovations including current\nsynthesis and quantized voltage feedforward to\npromote performance enhancements in PF,\nefficiency, THD, and transient response. Features\nincluding frequency dithering, clock synchronization,\nand slew rate enhancement further expand the\npotential performance enhancements. Allprotection\nfeatures intheUCC28070 device such asoutput\novervoltage detection, programmable peak-current\nlimit, undervoltage lockout, and open-loop protection\nareavailable intheUCC28070A device aswell.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nUCC28070A TSSOP (20) 6.50 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Application Diagram\n2UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 9\n7Detailed Description ............................................ 12\n7.1 Overview ................................................................. 12\n7.2 Functional Block Diagram ....................................... 13\n7.3 Feature Description ................................................. 147.4 Device Functional Modes ........................................ 28\n8Application andImplementation ........................ 29\n8.1 Application Information ............................................ 29\n8.2 Typical Application .................................................. 29\n9Power Supply Recommendations ...................... 37\n10Layout ................................................................... 38\n10.1 Layout Guidelines ................................................. 38\n10.2 Layout Example .................................................... 38\n11Device andDocumentation Support ................. 39\n11.1 Documentation Support ........................................ 39\n11.2 Community Resources .......................................... 39\n11.3 Trademarks ........................................................... 39\n11.4 Electrostatic Discharge Caution ............................ 39\n11.5 Glossary ................................................................ 39\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 39\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Original (May 2015) toRevision A Page\n•Added Device Information table, Revision History section, PinConfiguration andFunctions section, Specifications\nsection, Detailed Description section, Application andImplementation section, Power Supply Recommendations\nsection, Layout section, Device andDocumentation Support section, andMechanical, Packaging, andOrderable\nInformation section ................................................................................................................................................................. 1\n1 CDR 20  DMAX\n2 RDM 19  RT\n3 VAO 18  SS\n4 VSENSE 17  GDB\n5 VINAC 16  GND\n6 IMO 15  VCC\n7 RSYNTH 14  GDA\n8 CSB 13  VREF\n9 CSA 12  CAOA\n10 PKLMT 11  CAOB\n3UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nPWPackages\n20-Pin TSSOP\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 CDR IDither Rate Capacitor. Frequency-dithering timing pin.Anexternal capacitor toGND programs therateof\noscillator dither. Connect theCDR pintotheVREF pintodisable dithering.\n2RDM\n(SYNC)IDither Magnitude Resistor. Frequency-dithering magnitude andexternal synchronization pin.Anexternal\nresistor toGND programs themagnitude ofoscillator frequency dither. When frequency dithering isdisabled\n(CDR >5V),theinternal master clock synchronizes topositive edges presented ontheRDM pin.Connect\nRDM toGND when dithering isdisabled andsynchronization isnotdesired.\n3 VAO OVoltage Amplifier Output. Output oftransconductance voltage error amplifier. Internally connected tothe\nmultiplier input andthezero-power comparator. Connect thevoltage regulation loop compensation components\nbetween thispinandGND.\n4 VSENSE IOutput Voltage Sense. Internally connected totheinverting input ofthetransconductance voltage error\namplifier inaddition tothepositive terminal ofthecurrent synthesis difference amplifier. Also connected tothe\nOVP, PFC enable, andslew-rate comparators. Connect toPFC output with aresistor-divider network.\n5 VINAC IScaled ACLine Input Voltage. Internally connected tothemultiplier andnegative terminal ofthecurrent\nsynthesis difference amplifier. Connect aresistor-divider network between VIN,VINAC, andGND identical to\nthePFC output divider network connected atVSENSE.\n6 IMO O Multiplier Current Output. Connect aresistor between thispinandGND tosetthemultiplier gain.\n7 RSYNTH ICurrent Synthesis Down-Slope Programming. Connect aresistor between thispinandGND tosetthe\nmagnitude ofthecurrent synthesizer down-slope. Connecting RSYNTH toVREF disables current synthesis and\nconnect CSA andCSB directly totheir respective current amplifiers.\n8 CSB IPhase BCurrent Sense Input. During theON-time ofGDB, CSB isinternally connected totheinverting input of\nphase Bcurrent amplifier through thecurrent synthesis stage.\n9 CSA IPhase ACurrent Sense Input. During theON-time ofGDA, CSA isinternally connected totheinverting input of\nphase Acurrent amplifier through thecurrent synthesis stage.\n10 PKLMT IPeak Current Limit Programming. Connect aresistor-divider network between VREF andthispintosetthe\nvoltage threshold ofthecycle-by-cycle peak current limiting comparators. Allows adjustment fordesiredΔILB.\n11 CAOB OPhase BCurrent Amplifier Output. Output ofphase Btransconductance current amplifier. Internally connected\ntotheinverting input ofphase BPWM comparator fortrailing-edge modulation. Connect thecurrent regulation\nloop compensation components between thispinandGND.\n4UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNO. NAME\n12 CAOA OPhase ACurrent Amplifier Output. Output ofphase Atransconductance current amplifier. Internally connected\ntotheinverting input ofphase APWM comparator fortrailing-edge modulation. Connect thecurrent regulation\nloop compensation components between thispinandGND.\n13 VREF O6-VReference Voltage andInternal Bias Voltage. Connect a0.1-μFceramic bypass capacitor asclose as\npossible tothispinandGND.\n14 GDA OPhase AGate Drive. This limited-current output isintended toconnect toaseparate gate-drive device suitable\nfordriving thephase Aswitching component(s). Theoutput voltage istypically clamped to13.5 V.\n15 VCC I Bias Voltage Input. Connect a0.1-μFceramic bypass capacitor asclose aspossible tothispinandGND.\n16 GND I/ODevice Ground Reference. Connect allcompensation andprogramming resistor andcapacitor networks tothis\npin.Connect thispintothesystem through aseparate trace forhigh-current noise isolation.\n17 GDB OPhase BGate Drive. This limited-current output isintended toconnect toaseparate gate-drive device suitable\nfordriving thephase Bswitching component(s). Theoutput voltage istypically clamped to13.5 V.\n18 SS ISoft-Start andExternal Fault Interface. Connect acapacitor toGND onthispintosetthesoft-start slew rate\nbased onaninternally-fixed, 10-μAcurrent source. Theregulation reference voltage forVSENSE isclamped to\nVSSuntil VSSexceeds 3V.Upon recovery from certain fault conditions, a1-mA current source ispresent atthe\nSSpinuntil theSSvoltage equals theVSENSE voltage. Pulling theSSpinbelow 0.6Vimmediately disables\nboth GDA andGDB outputs.\n19 RT ITiming Resistor. Oscillator frequency programming pin.Aresistor toGND sets therunning frequency ofthe\ninternal oscillator.\n20 DMAX IMaximum Duty-Cycle Resistor. Maximum PWM duty-cycle programming pin.Aresistor toGND sets thePWM\nmaximum duty-cycle based ontheratio ofRDMX/RRT.\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages arewith respect toGND.\n(3) Allcurrents arepositive intotheterminal, negative outoftheterminal.\n(4) Innormal use, terminals GDA andGDB areconnected toanexternal gate driver andareinternally limited inoutput current.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)(3)(4)\nMIN MAX UNIT\nSupply voltage VCC 22 V\nSupply current, IVCC 20 mA\nGate drive current –continuous GDA, GDB ±0.25 A\nGate drive current –pulsed GDA, GDB ±0.75 A\nVoltageGDA, GDB –0.5 VCC+0.3\nV DMAX, RDM, RT,CDR, VINAC, VSENSE, SS,VAO, IMO, CSA,\nCSB, CAOA, CAOB, PKLMT, VREF–0.5 7\nCurrentRT,DMAX, RDM, RSYNTH –0.5\nmA\nVREF, VAO, CAOA, CAOB, IMO 10\nLead temperature (10seconds) 260 °C\nOperating junction temperature, TJ –40 125 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)500\n5UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nInput voltage (from alow-impedance source) toVCC VUVLO +1 21 V\nLoad current toVREF 2 mA\nInput voltage toVINAC 0 3 V\nVoltage toIMO 0 3.3 V\nVoltage toCSA, CSB, PKLMT 0 3.6 V\nRSYN RSYNTH resistance 15 750 kΩ\nRRDM RDM resistance 30 330 kΩ\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)UCC28070A\nUNIT PW(TSSOP)\n20PINS\nRθJA Junction-to-ambient thermal resistance 99.9 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 34.1 °C/W\nRθJB Junction-to-board thermal resistance 50.8 °C/W\nψJT Junction-to-top characterization parameter 1.9 °C/W\nψJB Junction-to-board characterization parameter 50.3 °C/W\n(1) Excessive VCC input voltage orcurrent damages thedevice. This clamp does notprotect thedevice from anunregulated supply. Ifan\nunregulated supply isused, TIrecommends aseries-connected fixed positive voltage regulator such asaUA78L15A. SeeAbsolute\nMaximum Ratings forthelimits onVCC voltage andcurrent.6.5 Electrical Characteristics\nTJ=TA=–40°Cto125°C,VCC=12V,GND =0V,RRT=75kΩ,RDMX=68.1 kΩ,RRDM=RSYN=100kΩ,CCDR=2.2nF,\nCSS=CVREF =0.1μF,CVCC=1μF,IVREF =0mA(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nBIAS SUPPLY\nVCC(SHUNT) VCCshunt voltage(1)IVCC=10mA 23 25 27 V\nIVCC Supply currentDisabled VVSENSE =0V 7\nmA\nEnabled VVSENSE =3V(switching) 9 12\nUVLOVCC=7V 200 µA\nVCC=9V 4 6 mA\nVUVLOUVLO turnon threshold Measured atVCC (rising) 9.8 10.2 10.6\nV\nUVLO hysteresis Measured atVCC (falling) 1\nVREF enable threshold Measured atVCC (rising) 7.5 8 8.5 V\nLINEAR REGULATOR\nVVREF Reference voltageNoload IVREF =0mA 5.82 6 6.18 V\nLoad rejectionMeasured asthechange inVVREF\n(IVREF =0mAand–2mA)–12 12\nmV\nLine rejectionMeasured asthechange inVVREF\n(VCC=11Vand20V,IVREF =0μA)–12 12\n6UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=TA=–40°Cto125°C,VCC=12V,GND =0V,RRT=75kΩ,RDMX=68.1 kΩ,RRDM=RSYN=100kΩ,CCDR=2.2nF,\nCSS=CVREF =0.1μF,CVCC=1μF,IVREF =0mA(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(2) Due totheinfluence ofthesynchronization pulse width ontheprogrammability ofthemaximum PWM switching duty cycle (DMAX),TI\nrecommends minimizing theduty cycle ofthesynchronization signal.PFC ENABLE\nVENEnable threshold Measured atVSENSE (rising) 0.65 0.75 0.85\nV\nEnable hysteresis 0.15\nEXTERNAL PFC DISABLE\nDisable threshold Measured atSS(falling) 0.5 0.6 V\nHysteresis VVSENSE >0.85 V 0.15 V\nOSCILLATOR\nOutput phase shift Measured between GDA andGDB 179 180 181 °\nVDMAX ,VRT,\nVRDMTiming regulation voltages Measured atDMAX, RT,andRDM 2.91 3 3.09 V\nfPWM PWM switching frequencyRRT=750kΩ,RDMX=681kΩ,VRDM=0V,\nVCDR=6V9.75 10.25 10.75\nkHzRRT=75kΩ,RDMX=68.1 kΩ,\nVRDM=0V,VCDR=6V95 100 105\nRRT=24.9 kΩ,RDMX=22.6 kΩ,\nVRDM=0V,VCDR=6V270 290 330\nDMAX Duty-cycle clampRRT=75kΩ,RDMX=68.1 kΩ,\nVRDM=0V,VCDR=6V92% 95% 98%\nMinimum programmable OFF-timeRRT=24.9 kΩ,RDMX=22.6 kΩ,\nVRDM=0V,VCDR=6V50 150 250 ns\nfDMFrequency dithering magnitude change\ninfPWMRRDM=316kΩ,RRT=75kΩ 2 3 4\nkHz\nRRDM=31.6 kΩ,RRT=24.9 kΩ 24 30 36\nfDRFrequency dithering rateofchange in\nfPWMCCDR=2.2nF,RRDM=100kΩ 3\nkHz\nCCDR=0.3nF,RRDM=100kΩ 20\nICDR Dither ratecurrent Measured atCDR (sink andsource) ±10 μA\nDither disable threshold Measured atCDR (rising) 5 5.25 V\nCLOCK SYNCHRONIZATION\nVCDR SYNC enable threshold Measured atCDR (rising) 5 5.25 V\nSYNC propagation delayVCDR=6V,measured from RDM (rising) to\nGDx (rising)50 100 ns\nSYNC threshold (rising) VCDR=6V,measured atRDM 1.2 1.5 V\nSYNC threshold (falling) VCDR=6V,measured atRDM 0.4 0.7 V\nSYNC pulses Positive pulse width 0.2 μs\nMaximum duty cycle(2)50%\nVOLTAGE AMPLIFIER\nVSENSE voltage Inregulation, TA=25°C 2.97 3 3.03 V\nVSENSE voltage Inregulation 2.94 3 3.06 V\nVSENSE input bias current Inregulation 250 500 nA\nVAO high voltage VVSENSE =2.9V 4.8 5 5.2 V\nVAO lowvoltage VVSENSE =3.1V 0.05 0.5 V\ngMV VAO transconductance VVSENSE =2.8Vto3.2V,VVAO=3V 70 μS\nVAO sink current, overdriven limit VVSENSE =3.5V,VVAO=3V 30 μA\nVAO source current, overdriven VVSENSE =2.5V,VVAO=3V,SS=3V –30 μA\nVAO source current,\noverdriven limit +ISRCVVSENSE =2.5V,VVAO=3V –130 μA\n7UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=TA=–40°Cto125°C,VCC=12V,GND =0V,RRT=75kΩ,RDMX=68.1 kΩ,RRDM=RSYN=100kΩ,CCDR=2.2nF,\nCSS=CVREF =0.1μF,CVCC=1μF,IVREF =0mA(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(3) TheLevel 1threshold represents thezero-crossing detection threshold above which VINAC must risetoinitiate anew input half-cycle,\nandbelow which VINAC must falltoterminate thathalf-cycle.Slew-rate correction thresholdMeasured as\nVVSENSE (falling) /VVSENSE (regulation)92% 93% 95%\nSlew-rate correction hysteresis Measured atVSENSE (rising) 3 9 mV\nISRC Slew-rate correction currentMeasured atVAO, inaddition to\nVAO source current–100 μA\nSlew-rate correction enable threshold Measured atSS(rising) 4 V\nVAO discharge current VVSENSE =0.5V,VVAO=1V 10 μA\nSOFT START\nISS SSsource current VVSENSE =0.9V,VSS=1V –10 μA\nAdaptive source current VVSENSE =2V,VSS=1V –1.5 –2.5 mA\nAdaptive SSdisable Measured asVVSENSE –VSS –30 0 30 mV\nSSsink current VVSENSE =0.5V,VSS=0.2V 0.5 0.9 mA\nOVERVOLTAGE\nVOVP OVP thresholdMeasured as\nVVSENSE (rising) /VVSENSE (regulation)104% 106% 108%\nOVP hysteresis Measured atVSENSE (falling) 100 mV\nOVP propagation delayMeasured between VSENSE (rising) and\nGDx (falling)0.2 0.3μs\nZERO-POWER\nVZPWR Zero-power detect threshold Measured atVAO (falling) 0.65 0.75 V\nZero-power hysteresis 0.15 V\nMULTIPLIER\nkMULT Gain constantVVAO≥1.5V,TA=25°C 16 17 18\nμAVVAO=1.2V,TA=25°C 14.5 17 19.5\nVVAO≥1.5V 15 17 19\nVVAO=1.2V 13 17 21\nIIMO Output current: zeroVVINAC =0.9VPK,VVAO=0.8V –0.2 0 0.2\nμA\nVVINAC =0V,VVAO=5V –0.2 0 0.2\nQUANTIZED VOLTAGE FEEDFORWARD\nVLVL1 Level 1threshold(3)Measured atVINAC (rising) 0.6 0.7 0.8 V\nVLVL2 Level 2threshold 1 V\nVLVL3 Level 3threshold 1.2 V\nVLVL4 Level 4threshold 1.4 V\nVLVL5 Level 5threshold 1.65 V\nVLVL6 Level 6threshold 1.95 V\nVLVL7 Level 7threshold 2.25 V\nVLVL8 Level 8threshold 2.6 V\nCURRENT AMPLIFIERS\nCAOx high voltage 5.75 6 V\nCAOx lowvoltage 0.1 V\ngMC CAOx transconductance 100 μS\nCAOx sink current, overdriven 50 μA\nCAOx source current, overdriven –50 μA\nInput common mode range 0 3.6 V\n8UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=TA=–40°Cto125°C,VCC=12V,GND =0V,RRT=75kΩ,RDMX=68.1 kΩ,RRDM=RSYN=100kΩ,CCDR=2.2nF,\nCSS=CVREF =0.1μF,CVCC=1μF,IVREF =0mA(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nInput offset voltageVRSYNTH =6V,TA=25°C –4 –8 –13\nmV\nVRSYNTH =6V 0 –8 –20\nInput offset voltage 0 –8 –20 mV\nPhase mismatchMeasured asphase Ainput offset minus\nphase Binput offset–12 0 12 mV\nCAOx pulldown current VVSENSE =0.5V,VCAOx =0.2V 0.5 0.9 mA\nCURRENT SYNTHESIZER\nVRSYNTH Regulation voltageVVSENSE =3V,VVINAC =0V 2.91 3 3.09\nV\nVVSENSE =3V,VVINAC =2.85 V 0.1 0.15 0.2\nSynthesizer disable threshold Measured atRSYNTH (rising) 5 5.25 V\nVINAC input bias current 0.25 0.5μA\nPEAK CURRENT LIMIT\nPeak current limit threshold VPKLMT =3.3V,measured atCSx (rising) 3.27 3.3 3.33 V\nPeak current limit propagation delayMeasured between CSx (rising) and\nGDx (falling) edges60 100 ns\nPWM RAMP\nVRMP PWM ramp amplitude 3.8 4 4.2 V\nPWM ramp offset voltage TA=25°C,RRT=75kΩ 0.65 0.7 V\nPWM ramp offset temperature\ncoefficient–2 mV/°C\nGATE DRIVE\nGDA, GDB output voltage, high,\nclampedVCC=20V,CLOAD =1nF 11.5 13 15 V\nGDA, GDB output voltage, high CLOAD =1nF 10 10.5 V\nGDA, GDB output voltage, low CLOAD =1nF 0.2 0.3 V\nRise time GDx 1Vto9V,CLOAD =1nF 18 30 ns\nFalltime GDx 9Vto1V,CLOAD =1nF 12 25 ns\nGDA, GDB output voltage, UVLO VCC=0V,IGDA,IGDB=2.5mA 0.7 2 V\nTHERMAL SHUTDOWN\nThermal shutdown threshold 160 °C\nThermal shutdown recovery 140 °C\n0 1 2 3 4 5 6040180\n60120140\n2080100160\nVoltage Amplifier Output (V)Multiplier Output Current (mA)Level 8Level 7Level 6Level 5Level 4Level 3Level 2Level 1QVFF Level\n–60 –40 –20 0 20 40 60 80 100 120 140141520\n16171819\nTemperature (°C)Multiplier Constant (mA)\n5 V3 V1.5 V1.2 VVAO\n–60 –40 –20 0 20 40 60 80 100 120 1402.942.963.06\n2.983.003.023.04\nTemperature (°C)VSENSE Regulation (V)\n–60 –10 90 140 4000.050.100.150.200.250.300.350.400.450.50\nBias Current (mA)\nTemperature (°C)\n–60 –40 –20 0 60 80 120 1400212\n20 40 10046810 I , V = 12 V, enabledVCC CC\nI , V = 12 V, disabledVCC CC\nTemperature (°C)Supply Current (mA)\n–60 –10 40 90 1405.825.885.946.006.066.126.18\nTemperature (°C)Reference Voltage (V)\n9UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated6.6 Typical Characteristics\nFigure 1.VCC Supply Current vsJunction TemperatureVVREF =0mA\nFigure 2.VVREF vsJunction Temperature\nFigure 3.VVSENSE Regulation vsJunction Temperature Figure 4.IVSENSE Bias Current vsJunction Temperature\nFigure 5.IMO, Multiplier Output Current vsVVAO Figure 6.Multiplier Constant vsJunction Temperature\n–60 –20 100 140–20–155\n40–10–50\n–40 0 20 60 80 120CAx + 3 σ\nCAx - 3 σCAx AVG\nTemperature (°C)CAx Input Offset (mV)\n–60 –40 –20 0 20 40 60 80 100 120 1408085110\n9095100105\nTemperature (°C)CAOx Tranjsconductance (nS)\n–60 –40 –20 0 20 40 60 80 100 120 140505580\n60657075\nTemperature (°C)Voltage Amplifier Transconductance (nS)\n2.5 2.7 3.3 3.5–140–10040\n3.0–80–40–2020\n2.6 2.8 2.9 3.1 3.2 3.4–120–600\nVSENSE (V)Voltage Amplifier Output Current (mA)\n–60 90 140 40 –100.000.100.50\n0.150.250.350.45\n0.050.200.300.40\nTemperature (°C)Bias Current (mA)\n0.2 V\n1 V\n2 V\n2.5 V\n2.85 VVINAC\n–60 –40 –20 0 20 40 60 80 100 120 140\nTemperature (°C)−1−0.8−0.6−0.4−0.200.20.40.60.81\nNormalized Change in Switching Frequency (%)Typical f = 290 kHz, RT = 24.9 kPWM Ω\nTypical f = 100 kHz, RT = 75 kPWM Ω\nTypical f = 10.25 kHz, RT = 750 kPWM Ω\n10UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.IVINAC Bias Current vsJunction Temperature Figure 8.Switching Frequency vsTemperature\nFigure 9.VAO, Voltage Amplifier Transconductance vs\nJunction TemperatureFigure 10.Voltage Amplifier Transfer Function vsVVSENSE\nFigure 11.Current Amplifier Transconductance vs\nJunction Temperature0.8-V Common Mode\nFigure 12.CAx Input Offset Voltage vs\nJunction Temperature\n–60 –20 100 140–15–1015\n400510\n–40 0 20 60 80 120–5A - B + 3 σ\nA - B AVG\nA - B - 3 σ\nTemperature (°C)CA1 to CA2 Relative Offset Voltage (mV)\n–60 –20 100 140–15–1015\n400510\n–40 0 20 60 80 120–5A - B + 3 σ\nA - B AVG\nA - B - 3 σ\nTemperature (°C)CA1 to CA2 Relative Offset Voltage (mV)\n–60 –20 100 140–15–105\n400\n–40 0 20 60 80 120–5\n–20CAx + 3 σ\nCAx AVG\nCAx - 3 σ\nTemperature (°C)CAx Input Offset (mV)\n–60 –20 100 140–15–1015\n400510\n–40 0 20 60 80 120–5A - B + 3 σ\nA - B AVG\nA - B - 3 σ\nTempterature (°C)CA1 to CA2 Relative Offset Voltage (mV)\n–60 –20 100 140–15–105\n400\n–40 0 20 60 80 120–5\n–20CAx + 3 σ\nCAx AVG\nCAx - 3 σ\nTemperature (°C)CAx Input Offset (mV)\n11UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\n0.8-V Common Mode\nFigure 13.CA1 toCA2 Relative Offset vs\nJunction Temperature2-VCommon Mode\nFigure 14.CAx Input Offset Voltage vs\nJunction Temperature\n2-VCommon Mode\nFigure 15.CA1 toCA2 Relative Offset vs\nJunction Temperature3.6-V Common Mode\nFigure 16.CAx Input Offset Voltage vs\nJunction Temperature\n3.6-V Common Mode\nFigure 17.CA1 toCA2 Relative Offset vsJunction Temperature\n12UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe UCC28070A power factor corrector ICcontrols twoCCM (Continuous Conduction Mode) Boost PFC power\nstages operating 180°outofphase with each other. This interleaving action reduces theinput andoutput ripple\ncurrents sothat less EMI filtering isneeded and allows operation athigher power levels than anon-interleaved\nsolution.\nThe UCC28070A canoperate over awide range offrequencies, making itsuitable forusewith both MOSFET\nand IGBT power switches. Multiple UCC28070A controllers can besynchronized foruse inhigher-power\napplications where more than twointerleaved power stages areneeded.\nThis device isespecially suited tohigh-performance, high-power, PFC applications where theuse ofAverage\nCurrent Mode PWM control gives lowTHD.\n14 G DAV CC\n17G DB+ S Q\nQRPW M 1\n+S Q\nQRPW M 2\nCLKBOffB\nIpeakB+\n+\n12 CA OA\n11 CA OBDriverDriver8 CSB9 CSA10\n7\nCA 2CA 1\nCLKA OffA\nIpeakAGmAmp\nGmAmp+\n+IpeakA\nIpeakB\nG N DPKLM T\nRSY N THCurrent\nSynthesizer\nV IN A C\nV SEN SEOutA\nOutB\nG N D\nFault(Clamped at 13.5V )V CC(Clamped at 13.5V )\nFaultV SEN SE3 VAO\n18 SS4\n3V\nISSM ult.x\nx/\nVAGmAmp-\n+\n++2.8VV IN A C56 IM O\nSlew Rate\nCorrection\n10uA100uA\n5V250nA\nReStart+ SS\n4VIIMO=VV INA C∗(VV A O– 1)\nKV FF∗17uAV oltage\nFeed-\nForward\nKV FF\nReStart\n10uA\n+\n5VDisableReStart\nEx t.Disable1mA\n+A daptiv e SS\nControl\nLogic20 DM A X\n2RDM /\nSY N CCLKA\nCLKB\nOffA\nOffB\nSY NC\nLogic\n1 C D R19 R TOscillator w/\nFreq. Dither\n+\n5VSY NC\nEnableDither\nDisable15 V CC\n+10.2V16 G N D13 V REF6V Linear\nRegulator+\n8VE N25V\n9.2VUV LOS Q\nQR+0.75VReStartCoThermSD 160 O n\n140 O ff\n0.60V+3.18V\n+ZeroPwr 0.75VV SENSE\nSS0.75V+\nVAOO V P\nEx t.Disable0.60V3.08V\n0.90VFault\n250nAV SENSE\nCopyright © 2016, Texas Instruments Incorporated\n13UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated7.2 Functional Block Diagram\n2 O O\nCRMS2\nMI 16 Vi6 V/c106/c230 /c246/c230 /c246/c180 /c230 /c246/c61 /c45 /c104 /c231 /c247/c231 /c247 /c231 /c247 /c231 /c247 /c104 /c112/c180/c232 /c248 /c232 /c248/c232 /c248\n2 O O\nCRMS1\nMI 16 Vi3 V/c106/c230 /c246/c230 /c246/c180 /c230 /c246/c61 /c45 /c104 /c231 /c247/c231 /c247 /c231 /c247 /c231 /c247 /c104 /c112/c180/c232 /c248 /c232 /c248/c232 /c248\n14UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Interleaving\nOne ofthemain benefits from the180°interleaving ofphases issignificant reductions inthehigh-frequency\nripple components ofboth theinput current and thecurrent into theoutput capacitor ofthePFC preregulator.\nCompared tothatofasingle-phase PFC stage ofequal power, thereduced ripple ontheinput current eases the\nburden offiltering conducted-EMI noise andhelps reduce theEMI filter andCINsizes. Additionally, reduced high-\nfrequency ripple current intothePFC output capacitor, COUT,helps toreduce itssize andcost. Furthermore, with\nreduced ripple andaverage current ineach phase, theboost inductor size canbesmaller than inasingle-phase\ndesign [1].\nRipple current reduction due tointerleaving isoften referred toasripple cancellation, butstrictly speaking, the\npeak-to-peak ripple iscompletely cancelled only at50% duty-cycle ina2-phase system. Atduty-cycles other\nthan 50%, ripple reduction occurs intheform ofpartial cancellation due tothesuperposition oftheindividual\nphase currents. Nevertheless, compared totheripple currents ofanequivalent single-phase PFC preregulator,\nthose ofa2-phase interleaved design areextraordinarily smaller [1].Independent ofripple cancellation, the\nfrequency oftheinterleaved ripple, atboth theinput andoutput, is2×fPWM.\nOntheinput, 180°interleaving reduces thepeak-to-peak ripple amplitude to½orless oftheripple amplitude of\ntheequivalent single-phase current.\nOntheoutput, 180°interleaving reduces therms value ofthePFC-generated ripple current intheoutput\ncapacitor byafactor ofslightly more than√2,forPWM duty-cycles >50%.\nThis canbeseen inthefollowing derivations, adapting themethod byErickson [2].\nInasingle-phase PFC preregulator, thetotal rms capacitor current contributed bythePFC stage atallduty-\ncycles canbeshown tobeapproximated by:\nwhere\n•IOistheaverage PFC output load current\n•VOistheaverage PFC output voltage\n•VMisthepeak oftheinput AC-line voltage\n•ηistheefficiency ofthePFC stage atthese conditions (1)\nInadual-phase interleaved PFC preregulator, thetotal rms capacitor current contributed bythePFC stage for\nD>50% canbeshown tobeapproximated by:\n(2)\nItcanbeseen thatthequantity under theradical foriCRMS2φisslightly smaller than ½ofthatunder theradical for\niCRMS1φ.The rmscurrents shown contain both thelow-frequency andthehigh-frequency components ofthePFC\noutput current. Interleaving reduces thehigh-frequency component, butnotthelow-frequency component.\n/c40 /c41RDM\nCDR\nDRR (k )C pF 66.7f (kHz)/c230 /c246 /c87/c61 /c180 /c231 /c247\n/c232 /c248\n/c40 /c41/c40 /c41RDM\nDM937.5R kf kHz/c87 /c61\n/c40 /c41DMX RT MAXR R 2 D 1 /c61 /c180 /c180 /c45\n/c40 /c41/c40 /c41RT\nPWM7500R kf kHz/c87 /c61\n15UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.2 Programming thePWM Frequency andMaximum Duty-Cycle Clamp\nThe PWM frequency andmaximum duty-cycle clamps forboth GDx outputs oftheUCC28070A aresetthrough\ntheselection oftheresistors connected totheRTandDMAX pins, respectively. The selection oftheRTresistor\n(RRT)directly sets thePWM frequency (fPWM).\n(3)\nOnce RRThasbeen determined, theDMAXresistor (RDMX)may bederived.\nwhere\n•DMAXisthedesired maximum PWM duty-cycle (4)\n7.3.3 Frequency Dithering (Magnitude andRate)\nFrequency dithering refers tomodulating theswitching frequency toachieve areduction inconducted-EMI noise\nbeyond thecapability ofthelinefilter alone. The UCC28070A implements atriangular modulation method which\nresults inequal time spent atevery point along theswitching frequency range. This total range from minimum to\nmaximum frequency isdefined asthedither magnitude, andiscentered around thenominal switching frequency\nfPWM setwith RRT.Forexample, adither magnitude of20kHz onanominal fPWM of100 kHz results ina\nfrequency range of100 kHz ±10kHz. Furthermore, theprogrammed duty-cycle clamp setbyRDMX remains\nconstant attheprogrammed value across theentire range ofthefrequency dithering.\nThe rate atwhich fPWM traverses from oneextreme totheother andback again isdefined asthedither rate. For\nexample, adither rate of1kHz would linearly modulate thenominal frequency from 110 kHz to90kHz to\n110 kHz once every millisecond. Agood initial design target fordither magnitude is±10% offPWM.Most boost\ncomponents can tolerate such aspread infPWM.The designer can then iterate around there tofind thebest\ncompromise between EMI reduction, component tolerances, andloop stability.\nThedesired dither magnitude issetbyaresistor from theRDM pintoGND, ofvalue calculated with Equation 5:\n(5)\nOnce thevalue ofRRDMisdetermined, thedesired dither rate may besetbyacapacitor from theCDR pinto\nGND, ofvalue calculated with Equation 6:\n(6)\nFrequency dithering may befully disabled byforcing theCDR pin>5Vorbyconnecting ittoVREF (6V)and\nconnecting theRDM pindirectly toGND. (Ifpopulated, therelatively high impedance oftheRDM resistor may\nallow system switching noise tocouple inandinterfere with thecontroller timing functions ifnotbypassed with a\nlowimpedance path when dithering isdisabled.)\nIfanexternal frequency source isused tosynchronize fPWM and frequency dithering isdesired, theexternal\nfrequency source must provide thedither magnitude andrate functions astheinternal dither circuitry isdisabled\ntoprevent undesired performance during synchronization. (See External Clock Synchronization formore details.)\n7.3.4 External Clock Synchronization\nThe UCC28070A hasalso been designed tobeeasily synchronized toalmost anyexternal frequency source. By\ndisabling frequency dithering (pulling CDR >5V),theSYNC circuitry isenabled permitting theinternal oscillator\ntobesynchronized with pulses presented ontheRDM pin.Toensure aprecise 180°phase shift ismaintained\nbetween theGDA and GDB outputs, thefrequency (fSYNC)ofthepulses presented attheRDM pinmust beat\ntwice thedesired fPWM.Forexample, ifa100-kHz switching frequency isdesired, thefSYNC must be200kHz.\n/c40 /c41 /c40 /c41DMX MAX SYNC\nSYNC15000R k 2 D 1 Df (kHz)/c230 /c246/c87 /c61 /c180 /c180 /c45 /c45 /c231 /c247\n/c232 /c248\nSYNC SYNC SYNCD t f /c61 /c180\n/c40 /c41/c40 /c41RT\nSYNC15000R k 1.1f kHz/c87 /c61 /c180\nSYNC\nPWMff2/c61\n16UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedFeature Description (continued)\n(7)\nToensure theinternal oscillator does notinterfere with theSYNC function, RRTmust besized tosettheinternal\noscillator frequency atleast 10% below fSYNC.\n(8)\nItmust benoted thatthePWM modulator gain isreduced byafactor equivalent tothescaled RRTduetoadirect\ncorrelation between thePWM ramp current and RRT.Adjustments tothecurrent loop gains must bemade\naccordingly.\nItmust also benoted that the maximum duty-cycle clamp programmability isaffected during external\nsynchronization. The internal timing circuitry responsible forsetting themaximum duty cycle isinitiated onthe\nfalling edge ofthe synchronization pulse. Therefore, the selection ofRDMX becomes dependent onthe\nsynchronization pulse width (tSYNC).\nForuseinRDMXequation immediately below. (9)\n(10)\nConsequently tominimize theimpact ofthetSYNC itisclearly advantageous tousethesmallest synchronization\npulse width feasible.\nNOTE\nWhen external synchronization isused, apropagation delay ofapproximately 50nsto100\nnsexists between internal timing circuits and thefalling edge oftheSYNC signal, which\nmay result inreduced OFF-time atthehighest ofswitching frequencies. Therefore, RDMX\nmust beadjusted downward slightly by(tSYNC –0.1μs)/tSYNC tocompensate. Atlower\nSYNC frequencies, thisdelay becomes aninsignificant fraction ofthePWM period, and\ncanbeneglected.\n/c40 /c41B\nR\nA BRkR R/c61/c43\n17UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.5 Multi-phase Operation\nExternal synchronization also facilitates using more than 2phases forinterleaving. Multiple UCC28070A devices\ncan easily beparalleled toadd aneven number ofadditional phases forhigher-power applications. With\nappropriate phase-shifting ofthesynchronization signals, even more input andoutput ripple current cancellation\ncanbeobtained. (Anoddnumber ofphases canbeaccommodated ifdesired, buttheripple cancellation would\nnotbeoptimal.) For4-,6-,orany 2×n-phases (where n=thenumber ofUCC28070A controllers), each\ncontroller must receive aSYNC signal which is360/n degrees outofphase with each other. Fora4-phase\napplication interleaving with twocontrollers, SYNC1 must be180°outofphase with SYNC2 foroptimal ripple\ncancellation. Similarly fora6-phase system, SYNC1, SYNC2, andSYNC3 must be120°outofphase with each\nother foroptimal ripple cancellation.\nInamulti-phase interleaved system, each current loop isindependent andtreated separately; however, there is\nonly one common voltage loop. Tomaintain asingle control loop, allVSENSE, VINAC, SS, IMO, and VAO\nsignals areparalleled, respectively between thencontrollers. Where current-source outputs arecombined (SS,\nIMO, VAO), thecalculated load impedances must beadjusted by1/ntomaintain thesame performance aswith\nasingle controller.\nFigure 18illustrates theparalleling oftwocontrollers fora4-phase, 90-degree-interleaved PFC system.\n7.3.6 VSENSE andVINAC Resistor Configuration\nThe primary purpose oftheVSENSE input istoprovide thevoltage feedback from theoutput tothevoltage\ncontrol loop. Thus, atraditional resistor-divider network must besized and connected between theoutput\ncapacitor and theVSENSE pintosetthedesired output voltage based onthe3-V regulation voltage on\nVSENSE.\nAunique aspect oftheUCC28070A istheneed toplace thesame resistor-divider network ontheVINside ofthe\ninductor totheVINAC pin.This provides thescaled input voltage monitoring needed forthelinear multiplier and\ncurrent synthesizer circuitry. Itisnotrequired thattheactual resistance oftheVINAC network beidentical tothe\nVSENSE network, butitisnecessary that theattenuation (kR)ofthetwodivider networks beequivalent for\nproper PFC operation.\n(11)\nInnoisy environments, itmay bebeneficial forsmall filter capacitors tobeapplied totheVSENSE and VINAC\ninputs toavoid thedestabilizing effects ofexcessive noise onthese inputs. Ifapplied, theRCtime-constant must\nnotexceed 100μsontheVSENSE input toavoid significant delay intheoutput transient response. The RC\ntime-constant must also notexceed 100μsontheVINAC input toavoid degrading ofthewave-shape zero-\ncrossings. Usually, atime constant of3/fPWM isadequate tofilter outtypical noise onVSENSE and VINAC.\nSome design and test iteration may berequired tofind theoptimal amount offiltering required inaparticular\napplication.\n7.3.7 VSENSE andVINAC Open-Circuit Protection\nBoth theVSENSE andVINAC pins have been designed with aninternal 250-nA current sink toensure thatinthe\nevent ofanopen circuit ateither pin,thevoltage isnotleftundefined, and theUCC28070A remains inasafe\noperating mode.\n+ –VIN\n12V to 21V\nM4RB\nM3\nL4L3\nD4D3COUTRACSS\nRRT2T3\nT4RDMX2CREF\nRS3\nRS412345678910\n20191817161514131211\nCAOACAOB PKLMT\nGND\nVAOVINAC\nVSENSECSA\nCSB\nRT\nCDRSSGDBGDA\nIMO VCCRSYNTHVREF\nDMAXRDMRIMO\nTo CSA2\nTo CSB212V to 21V\nM2M1\nL2L1\nCPCCZC\nRZC RZCRRT1T1\nT2RDMX1\nRPK1\nRPK2RS1\nRS21\n2\n3\n4\n5\n6\n7\n8\n9\n1020\n19\n18\n17\n16\n15\n14\n13\n12\n11CAOA\nCAOB PKLMTGNDVAO\nVINACVSENSE\nCSACSBRTCDR\nSS\nGDB\nGDAIMO VCC\nRSYNTH\nVREFDMAX\nRDMTo CSB1\nTo CSA1RBRA\nD2D1\nVREF1\nFrom Ixfrms\nRSYN1VREF1\nVin\nFrom IxfrmsVREF2\nSynchronized\nClocks\nwith 180°\nPhase ShiftCSB1\nCSA1\nCSA2\nCSB2RSYN2RZC RZC\nCZC CZCCZC\nCPC CPCCPCCREFCZV\nRZVCPV\nVOUT\nCopyright © 2016, Texas Instruments Incorporated\n18UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 18.Simplified Four-Phase Application Diagram Using Two UCC28070A Devices\n/c40 /c41/c40 /c41 /c40 /c41\n/c40 /c41CT B R\nSYN\nS10 N L H k\nR kR/c180 /c180 /c109 /c180\n/c87 /c61/c87\nWaveform at\nCSx inputSynthesized\ndown-slope\nCurrent Synthesizer\noutput to CA\n19UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.8 Current Synthesizer\nOne ofthemost prominent innovations intheUCC28070A design isthecurrent synthesizer circuitry that\nsynchronously monitors theinstantaneous inductor current through acombination ofON-time sampling andOFF-\ntime down-slope emulation.\nDuring theON-time oftheGDA and GDB outputs, theinductor current isrecorded attheCSA and CSB pins,\nrespectively, through the current transformer network ineach output phase. Meanwhile, the continuous\nmonitoring oftheinput and output voltages through theVINAC and VSENSE pins permits theUCC28070A to\ninternally recreate thedown-slope oftheinductor current during therespective OFF-time ofeach output. Through\ntheselection oftheRSYNTH resistor (RSYN),based onEquation 12,theinternal response may beadjusted to\naccommodate thewide range ofinductances expected across thewide array ofapplications.\nDuring inrush surge events atpower upandACdrop-out recovery, VVSENSE <VVINAC ,thesynthesized downslope\nbecomes zero. Inthiscase, thesynthesized inductor current remains above theIMO reference and thecurrent\nloop drives theduty cycle tozero. This avoids excessive stress ontheMOSFETs during thesurge event. Once\nVVINAC falls below VVSENSE ,theduty cycle increases until steady-state operation resumes.\nFigure 19.Downslope oftheInductor Current\nwhere:\n•LB=Nominal Zero-Bias Boost Inductance (μH)\n•RS=Sense Resistor (Ω)\n•NCT=Current-sense Transformer turns ratio\n•kR=RB/(RA+RB)=theresistor-divider attenuation attheVSENSE andVINAC pins (12)\nCSx+IPEAKx10PKLMT\nCurrent\nSynthesizerExternally Programmable Peak\nCurrent Limit level (PKLMT)\n3V Average Current-sense\nSignal Range, plus RippleTo Current\nAmplifierTo Gate-Drive\nShut-down\n/c68I\n20UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.9 Programmable Peak Current Limit\nThe UCC28070A has been designed with aprogrammable cycle-by-cycle peak current limit dedicated to\ndisabling either theGDA orGDB output whenever thecorresponding current-sense input (CSA orCSB,\nrespectively) rises above thevoltage established onthePKLMT pin.Once anoutput hasbeen disabled through\nthedetection ofpeak current limit, theoutput remains disabled until thenext clock cycle initiates anew PWM\nperiod. The programming range ofthePKLMT voltage extends toupwards of4Vtopermit thefulluseofthe3-V\naverage current sense signal range; however, note thatthelinearity ofthecurrent amplifiers begins tocompress\nabove 3.6V.\nAresistor-divider network from VREF toGND can easily program thepeak current limit voltage onPKLMT,\nprovided thetotal current outofVREF isless than 2mA toavoid drooping ofthe6-V VREF voltage. TI\nrecommends aload ofless than 0.5mA, butiftheresistance onPKLMT isvery high, TIrecommends asmall\nfilter capacitor onPKLMT toavoid operational problems inhigh-noise environments.\nFigure 20.Externally Programmable Peak Current Limit\n7.3.10 Linear Multiplier andQuantized Voltage Feed Forward\nThe UCC28070A multiplier generates areference current which represents thedesired wave shape and\nproportional amplitude oftheACinput current. This current isconverted toareference voltage signal bytheRIMO\nresistor which isscaled invalue tomatch thevoltage ofthecurrent-sense signals. The instantaneous multiplier\ncurrent isdependent upon therectified, scaled input voltage VVINAC and thevoltage-error amplifier output VVAO.\nVVINAC conveys three pieces ofinformation tothemultiplier:\n•Theoverall wave-shape oftheinput voltage (typically sinusoidal)\n•Theinstantaneous input voltage magnitude atanypoint inthelinecycle\n•Thermslevel oftheinput voltage.\nVVAOrepresents thetotal output power ofthePFC preregulator.\nAmajor innovation intheUCC28070A multiplier architecture istheinternal quantized VRMSfeed-forward (QVFF)\ncircuitry, which eliminates therequirement forexternal filtering oftheVINAC signal and thesubsequent slow\nresponse totransient line variations. Aunique circuit algorithm detects thetransition ofthepeak ofVVINAC\nthrough seven thresholds and generates anequivalent VFF level centered within the8-Q VFFranges. The\nboundaries oftheranges expand with increasing VINtomaintain anapproximately equal-percentage delta\nbetween levels. These 8-Q VFFlevels arespaced toaccommodate thefulluniversal linerange of85to265VRMS.\nOUT(max)\nIN(max)1.1 PP/c180/c61/c104\n/c40 /c41 /c40 /c41VINAC VAO\nIMO\nVFF17 A V V 1Ik/c109 /c180 /c180 /c45/c61\n21UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedFeature Description (continued)\n(1) TheVINpeak voltage boundary values listed above arecalculated based ona400-V PFC output voltage andtheuseofamatched\nresistor-divider network (kR=3V/400V=0.0075) onVINAC andVSENSE (asrequired forcurrent synthesis). When VOUTisdesigned\ntobehigher orlower than 400V,kR=3V/VOUT,andtheVINpeak voltage boundary values foreach QVFFlevel adjust to\nVVINAC(pk) /kR.Agreat benefit oftheQVFFarchitecture isthatthefixed kVFFfactors eliminate anycontribution todistortion ofthe\nmultiplier output, unlike anexternally-filtered VINAC signal which unavoidably contains 2nd-harmonic distortion\ncomponents. Furthermore, theQVFFalgorithm allows forrapid response toboth increasing and decreasing\nchanges ininput rmsvoltage sothatdisturbances transmitted tothePFC output areminimized. 5%hysteresis in\nthelevel thresholds help avoid chattering between QVFFlevels forVVINAC voltage peaks near aparticular\nthreshold orcontaining mild ringing ordistortion. The QVFFarchitecture requires thattheinput voltage belargely\nsinusoidal, and relies ondetecting zero-crossings toadjust QVFFdownward ondecreasing input voltage. Zero-\ncrossings aredefined asVVINAC falling below 0.7Vforatleast 50μs,typically.\nTable 1shows therelationship between thevarious VVINAC peak voltages and thecorresponding kVFFterms for\nthemultiplier equation.\nTable 1.VVINAC Peak Voltages\nLEVEL VVINAC PEAK VOLTAGE kVFF(V2) VINPEAK VOLTAGE(1)\n8 2.6V≤VVINAC(pk) 3.857 >345V\n7 2.25 V≤VVINAC(pk) <2.6V 2.922 300Vto345V\n6 1.95 V≤VVINAC(pk) <2.25 V 2.199 260Vto300V\n5 1.65 V≤VVINAC(pk) <1.95 V 1.604 220Vto260V\n4 1.4V≤VVINAC(pk) <1.65 V 1.156 187Vto220V\n3 1.2V≤VVINAC(pk) <1.4V 0.839 160Vto187V\n2 1V≤VVINAC(pk) <1.2V 0.6 133Vto160V\n1 VVINAC(pk) ≤1V 0.398 <133V\nThemultiplier output current IIMOforanylineandload condition canthus bedetermined using Equation 13:\n(13)\nBecause thekVFFvalue represents thescaled (VRMS)2atthecenter ofalevel, VVAOadjusts slightly upwards or\ndownwards when VVINAC(pk) iseither lower orhigher than thecenter oftheQVFFvoltage range tocompensate for\nthedifference. This isautomatically accomplished bythevoltage loop control when VINvaries, both within alevel\nandafter atransition between levels.\nThe output ofthevoltage-error amplifier (VVAO)isclamped at5V,which represents themaximum PFC output\npower. This value isused tocalculate themaximum reference current attheIMO pin,and sets alimit forthe\nmaximum input power allowed (and, asaconsequence, limits maximum output power).\nUnlike acontinuous VFFsituation, where maximum input power isafixed power atanyVRMSinput, thediscrete\nQVFFlevels permit avariation inmaximum input power within limited boundaries astheinput VRMSvaries within\neach level.\nThe lowest maximum power limit occurs attheVVINAC voltage of0.76 V,while thehighest maximum power limit\noccurs attheincreasing threshold from level-1 tolevel-2. This pattern repeats atevery level transition threshold,\nconsidering thatdecreasing thresholds are95% oftheincreasing threshold values. Below VVINAC =0.76 V,PINis\nalways less than PIN(max) ,falling linearly tozero with decreasing input voltage.\nForexample, todesign forthelowest maximum power allowable, determine themaximum steady-state (average)\noutput power required ofthePFC preregulator andaddsome additional percentage toaccount forlinedrop-out\nrecovery power (torecharge COUTwhile fullload power isdrawn) such as10% or20% ofPOUT(max) .Then apply\ntheexpected efficiency factor tofindthelowest maximum input power allowable:\n(14)\n/c40 /c41/c40 /c41\nIMO(L1 L2)1V 5 V 1VI 17 A 171 A0.398/c45/c45/c61 /c109 /c180 /c61 /c109\n/c40 /c41\n/c40 /c411\nIN(pk) S 2\nIMO\nCT IMO(max)I R\nR\nN I/c180 /c180\n/c61\n/c180\nS 1\nIMO IMO(max) IN(pk) 2\nCTRR I IN/c180 /c61 /c180 /c180\n/c40 /c41/c40 /c41\nIMO(max)0.76 V 5 V 1VI 17 A 130 A0.398/c45/c61 /c109 /c180 /c61 /c109\nIN(pk) IN(rms)I 1.414 I /c61 /c180\nIN(max)\nIN(rms)\nRMSPI73 V/c61\n22UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedAtthePIN(max) design threshold, VVINAC =0.76 V,hence QVFF=0.398 and input VAC=73VRMS(accounting for\n2‑Vbridge-rectifier drop) foranominal 400-V output system.\n(15)\n(16)\nThis IIN(pk) value represents thecombined average current through theboost inductors atthepeak oftheline\nvoltage. Each inductor current isdetected and scaled byacurrent-sense transformer (CT). Assuming equal\ncurrents through each interleaved phase, thesignal voltage ateach current sense input pin(CSA and CSB) is\ndeveloped across asense resistor selected togenerate approximately 3Vbased on½IIN(pk) ×RS/NCT,where\nRSisthecurrent sense resistor andNCTistheCTturns-ratio.\nIIMOisthen calculated atthatsame lowest maximum-power point, as:\n(17)\nRIMOisselected such that:\n(18)\nTherefore:\n(19)\nAttheincreasing side ofthelevel-1 tolevel-2 threshold, note that theIMO current would allow higher input\ncurrents atlow-line:\n(20)\nHowever, thiscurrent may easily belimited bytheprogrammable peak current limiting (PKLMT) feature ofthe\nUCC28070A ifrequired bythepower stage design.\nThe same procedure can beused tofind thelowest and highest input power limits ateach oftheQVFFlevel\ntransition thresholds. Athigher linevoltages, where theaverage current with inductor ripple istraditionally below\nthePKLMT threshold, thefullvariation ofmaximum input power isseen, buttheinput currents areinherently\nbelow themaximum acceptable current levels ofthepower stage.\nThe performance ofthemultiplier intheUCC28070A has been significantly enhanced when compared to\nprevious generation PFC controllers, with high linearity and accuracy over most oftheinput ranges. The\naccuracy isatitsworst asVVAOapproaches 1Vbecause theerror ofthe(VVAO–1)subtraction increases and\nbegins todistort theIMO reference current toagreater degree.\n7.3.11 Enhanced Transient Response (VASlew-Rate Correction)\nDue tothelow-voltage loop bandwidth required tomaintain proper PFC andignore theslight ripple attwice line\nfrequency ontheoutput, theresponse ofordinary controllers toinput voltage andload transients arealso slow.\nHowever, theQVFFfunction effectively handles theline transient response with theexception ofany minor\nadjustments needed within aQVFFlevel. Load transients ontheother hand canonly behandled bythevoltage\nloop; therefore, theUCC28070A hasbeen designed toimprove itstransient response bypulling upontheoutput\nofthevoltage amplifier (VVAO)with anadditional 100μAofcurrent intheevent thevoltage onVSENSE drops\nbelow 93% ofregulation (2.79 V).During asoft-start cycle, when VVSENSE isramping upfrom the0.75-V PFC\nEnable threshold, the100-μAcorrection current source isdisabled toensure thegradual andcontrolled ramping\nofoutput voltage andcurrent during asoftstart.\nVSENSE0\nSS SS3 V Vt C10 A/c230 /c246 /c45/c61 /c180 /c231 /c247/c109 /c232 /c248\nSS SS2.25 Vt C10 A/c230 /c246/c61 /c180 /c231 /c247/c109 /c232 /c248\n23UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated7.3.12 Voltage Biasing (VCCandVVREF)\nThe UCC28070A operates within aVCCbias supply range of10Vto21V.Anundervoltage lockout (UVLO)\nthreshold prevents thePFC from activating until VCC>10.2 V,and 1Vofhysteresis assures reliable start-up\nfrom apossibly low-compliance bias source. Aninternal 25-V Zener-like clamp ontheVCC pinisintended only\ntoprotect thedevice from brief energy-limited surges from thebias supply, andmust notbeused asaregulator\nwith acurrent-limited source.\nAtminimum, a0.1-μFceramic bypass capacitor must beapplied from VCC toGND close tothedevice pins to\nprovide local filtering ofthebias supply. Larger values may berequired depending onICCpeak current\nmagnitudes anddurations tominimize ripple voltage onVCC.\nToprovide asmooth transition outofUVLO and tomake the6-V voltage reference available asearly as\npossible, theoutput from VREF isenabled when VCCexceeds 8Vtypically.\nThe VREF circuitry isdesigned toprovide thebiasing ofallinternal control circuits andforlimited useexternally.\nAtminimum, a22-nF ceramic bypass capacitor must beapplied from VREF toGND close tothedevice pins to\nensure stability ofthecircuit. External load current ontheVREF pinmust belimited toless than 2mA, or\ndegraded regulation may result.\n7.3.13 PFC Enable andDisable\nThe UCC28070A contains twoindependent circuits dedicated todisabling theGDx outputs based onthebiasing\nconditions oftheVSENSE orSSpins. The firstisaPFC Enable which monitors VVSENSE andholds offsoftstart\nand theoverall PFC function until theoutput has precharged toapproximately 25%. Before VVSENSE reaching\n0.75 V,almost alloftheinternal circuitry isdisabled. Once VVSENSE reaches 0.75 Vand VVAO<0.75 V,the\noscillator, multiplier, and current synthesizer areenabled and theSScircuitry begins toramp upthevoltage on\ntheSSpin.The second circuit provides anexternal interface toemulate aninternal fault condition todisable the\nGDx output without fully disabling thevoltage loop and multiplier. Byexternally pulling theSSpinbelow 0.6V,\ntheGDx outputs areimmediately disabled andheld low. Assuming noother fault conditions arepresent, normal\nPWM operation resumes when theexternal SSpulldown isreleased. The external pulldown must besized large\nenough tooverride theinternal 1.5-mA adaptive SSpullup once theSSvoltage falls below thedisable threshold.\nTIrecommends using aMOSFET with less than 100-ΩRDS(on) resistance toensure theSSpinisheld\nadequately below thedisable threshold.\n7.3.14 Adaptive Soft Start\nTomaintain acontrolled power up,theUCC28070A hasbeen designed with anadaptive soft-start function that\noverrides theinternal reference voltage with acontrolled voltage ramp during power up.Oninitial power up,once\nVVSENSE exceeds the0.75-V enable threshold (VEN),theinternal pulldown ontheSSpinisreleased, and the\n1.5‑mAadaptive soft-start current source isactivated. This 1.5-mA pullup almost immediately pulls theSSpinto\n0.75 V(VVSENSE )tobypass theinitial 25% ofdead time during atraditional 0VtoVREGULATION SSramp. Once the\nSSpinhas reached thevoltage onVSENSE, the10-μAsoft-start current (ISS)takes over. Thus, through the\nselection ofthesoft-start capacitor (CSS),theeffective soft-start time (tSS)may beeasily programmed based on\nEquation 21.\n(21)\nOften, asystem restart isdesired following abrief shutdown. Insuch acase, VSENSE may stillhave substantial\nvoltage ifVOUThasnotfully discharged orifhigh linehaspeak charged COUT.Toeliminate thedelay caused by\ncharging CSSfrom 0Vuptotheprecharged VVSENSE with only the10-μAcurrent source andminimize anyfurther\noutput voltage sag, theadaptive softstart uses a1.5-mA current source torapidly charge CSStoVVSENSE ,after\nwhich time the10-μAsource controls theVSSrise atthedesired soft-start ramp rate. Insuch acase, tSSis\nestimated asfollows:\nwhere\n•VVSENSE0 isthevoltage atVSENSE atthemoment asoftstart orrestart isinitiated (22)\nVSS\nVVSENSE\nVSSif no adaptive current\nTime (s)(V)\nPFC externally\ndisabled due to\nAC-line drop-outAC-Line recovers\nand SS pin releasedReduced delay to regulation\n24UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedNOTE\nForsoftstart tobeeffective and avoid overshoot onVOUT,theSSramp must beslower\nthan thevoltage-loop control response. Choose CSS≥CVZtoensure this.\nFigure 21.Soft-Start Ramp Rate\n7.3.15 PFC Start-Up Hold Off\nAnadditional feature designed intotheUCC28070A istheStart-Up Hold Offlogic thatprevents thedevice from\ninitiating asoft-start cycle until theVAO pinisbelow thezero-power threshold (0.75 V).This feature ensures that\ntheSScycle initiates from zero-power andzero duty-cycle while preventing thepotential foranysignificant inrush\ncurrents duetostored charge intheVAO compensation network.\n7.3.16 Output Overvoltage Protection (OVP)\nBecause ofthehigh voltage output and alimited design margin ontheoutput capacitor, output overvoltage\nprotection isessential forPFC circuits. The UCC28070A implements OVP through thecontinuous monitoring of\nVVSENSE .Intheevent VVSENSE rises above 106% ofregulation (3.18 V),theGDx outputs areimmediately\ndisabled toprevent theoutput voltage from reaching excessive levels. Meanwhile theCAOx outputs arepulled\nlowtoensure acontrolled recovery starting from 0%duty-cycle after anOVP fault isreleased. Once VVSENSE has\ndropped below 3.08 V,thePWM operation resumes normal operation.\n7.3.17 Zero-Power Detection\nToprevent undesired performance under no-load and near no-load conditions, theUCC28070A zero-power\ndetection comparator isdesigned todisable both GDA and GDB outputs intheevent VVAOvoltage falls below\n0.75 V.The 150mVofhysteresis ensures thattheoutputs remain disabled until VVAOhasnearly risen back into\nthelinear range ofthemultiplier (VVAO≥0.9V).\n7.3.18 Thermal Shutdown\nToprotect thepower supplies from silicon failures atexcessive temperatures, theUCC28070A hasaninternal\ntemperature-sensing comparator that shuts down nearly alloftheinternal circuitry, and disables theGDA and\nGDB outputs, ifthedietemperature rises above 160°C.Once thedietemperature falls below 140°C,thedevice\nbrings theoutputs upthrough atypical softstart.\nRMP SYNC\nS\nCTV k\n10\nmc R\nLB Ng Rzc\nI/c68 /c180\n/c180 /c163\n/c68 /c180\nS\nCTR\nOUT N RS\nCA RMP SYNC BV v\nv V k s L/c180\n/c61/c68 /c180 /c180 /c180\nCSxCAxCAOx\ng = 100 µsmC+\n–CZC\nRZCCPC Current\nSynthesizerIMO\nCopyright © 2016, Texas Instruments Incorporated\n25UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated7.3.19 Current Loop Compensation\nThe UCC28070A incorporates twoidentical andindependent transconductance-type current-error amplifiers (one\nforeach phase) with which tocontrol theshaping ofthePFC input current waveform. The current-error amplifier\n(CA) forms theheart oftheembedded current control loop oftheboost PFC preregulator, and iscompensated\nforloop stability using familiar principles [4,5].The output oftheCAforphase-A isCAOA, andthatforphase-B\nisCAOB. Because thedesign considerations arethesame forboth, they arecollectively referred toasCAOx,\nwhere xisAorB.\nInaboost PFC preregulator, thecurrent control loop comprises theboost power plant stage, thecurrent sensing\ncircuitry, thewave-shape reference, thePWM stage, and theCAwith compensation components. The CA\ncompares theaverage boost inductor current sensed with thewave-shape reference from themultiplier stage\nandgenerates anoutput current proportional tothedifference.\nThis CAoutput current flows through theimpedance ofthecompensation network generating anoutput voltage,\nVCAO,which isthen compared with aperiodic voltage ramp togenerate thePWM signal necessary toachieve\nPFC.\nFigure 22.Current Error Amplifier With Type IICompensation\nForfrequencies above boost LCresonance and below fPWM,thesmall-signal model oftheboost stage, which\nincludes current sensing, canbesimplified to:\nwhere:\n•LB=mid-value boost inductance\n•RS=CTsense resistor\n•NCT=CTturns ratio\n•VOUT=average output voltage\n•∆VRMP=4Vpk-pkamplitude ofthePWM voltage ramp\n•kSYNC =ramp reduction factor (ifPWM frequency issynchronized toanexternal oscillator; kSYNC =1,otherwise)\n•s=Laplace complex variable (23)\nAnRZCCZCnetwork isintroduced onCAOx toobtain high gain forthelow-frequency content oftheinductor\ncurrent signal, butreduced flatgain above thezero frequency outtofPWM toattenuate thehigh-frequency\nswitching ripple content ofthesignal (thus averaging it).\nThe switching ripple voltage must beattenuated toless than 1/10 oftheΔVRMPamplitude soastobeconsidered\nnegligible ripple.\nThus, CAOx gain atfPWMis:\nwhere:\n•∆ILBisthemaximum peak-to-peak ripple current intheboost inductor\n•gmcisthetransconductance oftheCA,100μS (24)\nVSENSEVA3 VVAO\ng = 70 µsmv+\n–CZV\nRZVCPV\nCopyright © 2016, Texas Instruments Incorporated\nPWM1Cpc2 f Rzc/c61/c112/c180 /c180\nS\nCTR\nOUT N\nCXO mc\nRMP SYNC BV\nf g RzcV k 2 L/c180\n/c61 /c180 /c180/c68 /c180 /c180 /c112/c180\nCT\nLB S4 V NRzc10 100 s I R/c180/c163/c180 /c109 /c180 /c68 /c180\n26UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated(25)\nThecurrent-loop cross-over frequency isthen found byequating theopen loop gain to1andsolving forfCXO:\n(26)\nCCZisthen determined bysetting fZC=fCXO=1/(2πRZC×CZC)and solving forCZC.AtfZC=fCXO,aphase\nmargin of45°isobtained atfCXO.Greater phase margin may behadbyplacing fZC<fCXO.\nAnadditional high-frequency pole isgenerally added atfPWM tofurther attenuate ripple and noise atfPWM and\nhigher. This isdone byadding asmall-value capacitor, Cpc,across theRzcCzcnetwork.\n(27)\nTheprocedure above isvalid forfixed-value inductors.\nNOTE\nIfaswinging-choke boost inductor (inductance decreases with increasing current) isused,\nfCXOvaries with inductance, soCZCmust bedetermined atmaximum inductance.\n7.3.20 Voltage Loop Compensation\nThe outer voltage control loop ofthedual-phase PFC controller functions thesame aswith asingle-phase\ncontroller, and compensation techniques forloop stability arestandard [4].The bandwidth ofthevoltage-loop\nmust beconsiderably lower than thetwice-line ripple frequency (f2LF)ontheoutput capacitor toavoid distortion-\ncausing correction totheoutput voltage. The output ofthevoltage-error amplifier (VVAO)isaninput tothe\nmultiplier toadjust theinput current amplitude relative totherequired output power. Variations onVAO within the\nbandwidth ofthecurrent loops influences thewave-shape oftheinput current. Because thelow-frequency ripple\nonCOUTisafunction ofinput power only, itspeak-to-peak amplitude isthesame athigh-line asatlow-line. Any\nresponse ofthevoltage-loop tothisripple has agreater distorting effect onhigh-line current than onlow-line\ncurrent. Therefore, theallowable percentage of3rd-harmonic distortion ontheinput current contributed byVAO\nmust bedetermined using high-line conditions.\nBecause thevoltage-error amplifier (VA) isatransconductance type ofamplifier, theimpedance onitsinput has\nnobearing ontheamplifier gain, which isdetermined solely bytheproduct ofitstransconductance (gmv)with its\noutput impedance (ZOV).Thus, theVSENSE input divider-network values aredetermined separately based on\ncriteria discussed inVSENSE andVINAC Open-Circuit Protection .Itsoutput istheVAO pin.\nFigure 23.Voltage Error Amplifier With Type IICompensation\nThe twice-line ripple voltage component ofVVSENSE must besufficiently attenuated andphase-shifted atVAO to\nachieve thedesired level of3rd-harmonic distortion oftheinput current wave-shape [4].Forevery 1%of3rd-\nharmonic input distortion allowable, thesmall-signal gain GVEA=VVAOpk /vSENSEpk =gmv×ZOVatthetwice-line\nfrequency must allow nomore than 2%ripple over thefullVVAOvoltage range. IntheUCC28070A, VVAOcan\nrange from 1Vatzero load power toapproximately 4.2Vatfullload power foraΔVVAO=3.2V,so2%of3.2V\nis64-mV peak ripple.\nVXO10Czv 10 Cpv2 f Rzv/c61 /c187 /c180/c112/c180 /c180\nVXO1Rzv2 f Cpv/c61/c112/c180 /c180\n/c40 /c41mv R IN(avg) 2\nVXO 2\nVAO OUT(avg) OUTg k Pf\nV V 2 Cpv C/c180 /c180/c61\n/c68 /c180 /c180 /c112 /c180 /c180\n/c40 /c41IN(avg) Cout\nVXO BST VEA R mv Cpv R\nVAO OUT(avg)P XTv(f ) G G k g X k 1V V/c230 /c246 /c180/c61 /c180 /c180 /c61 /c180 /c180 /c180 /c61 /c231 /c247/c231 /c247/c68 /c180/c232 /c248\nmv R IN(avg)\n2\n3rd OUT(avg) 2LF OUTg k PCpvk 64 mV V (2 f ) C/c180 /c180/c61/c180 /c180 /c180 /c112/c180 /c180\n2LF3rd OUT(avg) 2LF OUT\nOV(f )\nmv R IN(avg)k 64 mV V 2 f CZg k P/c180 /c180 /c180 /c112/c180 /c180/c61/c180 /c180\nIN(avg) Cout IN(avg)\n0pk\nOUT(avg) OUT(avg) 2LF OUTP X PvV V 2 f C/c180/c61 /c61/c180 /c112/c180 /c180\n27UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedNOTE\nAlthough themaximum VVAOisclamped at5V,atfullload VVAOmay vary around an\napproximate center point of4.2Vtocompensate fortheeffects ofthequantized feed-\nforward voltage inthemultiplier stage (see Linear Multiplier andQuantized Voltage Feed\nForward fordetails). Therefore, 4.2Vistheproper voltage tousetorepresent maximum\noutput power when performing voltage-loop gain calculations.\nTheoutput capacitor maximum low-frequency, zero-to-peak, ripple voltage isclosely approximated by:\nwhere:\n•PIN(avg) isthetotal maximum input power oftheinterleaved-PFC preregulator\n•VOUT(avg) istheaverage output voltage\n•COUTistheoutput capacitance (28)\nVSENSEpk =vopk×kR\nwhere\n•kRisthegain oftheresistor-divider network onVSENSE (29)\nThus, fork3rd,thepercentage ofallowable 3rd-harmonic distortion ontheinput current attributable totheVAO\nripple,\n(30)\nThis impedance onVAO issetbyacapacitor (CPV),where CPV=1/(2πf2LF×ZOV(f2LF));therefore:\n(31)\nThe voltage-loop unity-gain cross-over frequency (fVXO)may now besolved bysetting theopen-loop gain equal\nto1:\n(32)\nso, (33)\nThe zero-resistor (RZV)from thezero-placement network ofthecompensation may now becalculated. Together\nwith CPV,RZVsets apole right atfVXOtoobtain 45°phase margin atthecross-over.\nThus, (34)\nFinally, azero isplaced atorbelow fVXO/6with capacitor CZVtoprovide high gain atDCbutwith abreakpoint\nfarenough below fVXOsoasnottosignificantly reduce thephase margin. Choosing fVXO/10allows one to\napproximate theparallel combination value ofCZVandCPVasCZV,andsolve forCZVsimply as:\n(35)\nByusing aspreadsheet ormath program, CZV,RZV,andCPVmay bemanipulated toobserve their effects onfVXO\nand phase margin and thepercentage contribution to3rd-harmonic distortion. Also, phase margin may be\nchecked asPIN(avg) level andsystem parameter tolerances vary.\n28UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedNOTE\nThe percent of3rd-harmonic distortion calculated inthis section represents the\ncontribution from thef2LFvoltage ripple onCOUTonly. Other sources ofdistortion, such as\nthecurrent-sense transformer, thecurrent synthesizer stage, even distorted VIN,and so\non,cancontribute additional 3rdandhigher order harmonic distortion.\n7.4 Device Functional Modes\nThe UCC28070A operates inAverage Current Mode. This eliminates thepeak-to-average current error inherent\ninthepeak current mode control method andgives lower THD andharmonics onthecurrent drawn from theline.\nItdoes notrequire slope compensation andhasbetter noise immunity than thepeak current control method.\n+ –VINVOUT\n12V to 21V\nM2\nRBRA\nRBM1\nL2\nD2D1\nCOUT\nRA\nCPCCPCCZCCZC\nRZCRZCCSSRRDM\nRRTT1\nT2CCDR\nRDMX\nRSYN\nCREFRPK1\nRPK2CZV\nRZVCPVRS\nRS1\n2\n3\n4\n5\n6\n7\n8\n9\n1020\n19\n18\n17\n16\n15\n14\n13\n12\n11CAOA\nCAOB PKLMTGNDVAO\nVINACVSENSE\nCSACSBRTCDR\nSS\nGDB\nGDAIMO VCC\nRSYNTH\nVREFDMAX\nRDM\nRIMOTo CSB\nTo CSA\nFrom IxfrmsL1\nCopyright © 2016, Texas Instruments Incorporated\n29UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe UCC28070A isaswitch-mode controller used ininterleaved boost converters forpower factor correction.\nThe UCC28070A requires fewexternal components tooperate asanactive PFC preregulator. Itoperates ata\nfixed frequency incontinuous conduction mode. The operating switching frequency can beprogrammed from\n30kHz to300kHz byasingle resistor from theRTpintoground. The magnitude andrate ofoptional frequency\ndithering may also becontrolled easily. The internal 5-Vreference voltage provides foraccurate output voltage\nregulation over thetypical world-wide 85-V ACto265-V ACmains input range from zero tofulloutput load. The\nreference may also beused tosetapeak current limit. Regulation isaccomplished intwoloops. The inner\ncurrent loop shapes theaverage input current tomatch thesinusoidal input voltage under continuous inductor\ncurrent conditions. Asingle multiplier output isshared between thetwo current amplifiers toensure close\nmatching ofthecurrents inthetwophases. AZero-Power detector disables both theGDA and GDB outputs\nunder light-load conditions.\n8.2 Typical Application\nFigure 24.Typical Application Diagram\nBR _ max F in _ avg _ maxP 2 V I 2 0.95V 3.25A 6.2W /c61 /c180 /c180 /c61 /c180 /c180 /c61\nin _ avg _ max line _ max2 2 2 2I I 3.6A 3.25A /c61 /c180 /c61 /c180 /c61/c112 /c112\nin _ pk line _ maxI 2 I 2 3.6A 5.1A /c61 /c180 /c61 /c180 /c61\no\nline _ max\nAC _ minP 300WI 3.6ArmsV 98%(85V)/c61 /c61 /c61/c104\no\no\noP 300WI 0.78AV 385V/c61 /c61 /c61\n30UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTypical Application (continued)\n8.2.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 2astheinput parameters.\nTable 2.Design Parameters\nDESIGN PARAMETER MIN TYP MAX UNIT\nVAC Input voltage 85 265 V\nVOUT Output voltage 390 V\nfLINE Line frequency 47 63 Hz\nfSW Switching frequency 200 kHz\nPOUT Output power 300 W\nη Fullload efficiency 90%\n8.2.2 Detailed Design Procedure\n8.2.2.1 Output Current Calculation\nThefirststep istodetermine themaximum load current ontheoutput.\n(36)\n8.2.2.2 Bridge Rectifier\nThemaximum RMS input-line current isgiven byEquation 37:\n(37)\nThepeak input current isgiven byEquation 38:\n(38)\nThemaximum average rectified linecurrent isgiven byEquation 39:\n(39)\nAtypical bridge rectifier hasaforward voltage drop VFof0.95 V.The power loss intherectifier bridge canbe\ncalculated byEquation 40:\n(40)\nThe bridge rectifier must berated tocarry thefulllinecurrent. The voltage rating ofthebridge must beatleast\n600 V.The bridge rectifier also carries thefullinrush current asthebulk capacitor COUTcharges when lineis\nconnected.\nM M_ cond M_ swP P P 2.25W 2.4W 4.9W/c61 /c43 /c61 /c43 /c61\n/c40 /c41 /c40 /c41line _ max 2 2\nM_ sw SW o r f oss oI 1 1 3.6AP f V t t C V 200kHz 385V 12ns 16ns 32pF 385V 2.4W2 2 2 2/c230 /c246 /c230 /c246/c61 /c180 /c180 /c180 /c43 /c43 /c180 /c61 /c180 /c180 /c180 /c43 /c43 /c180 /c61 /c231 /c247 /c231 /c247 /c231 /c247/c232 /c248 /c232 /c248\n2 2\nIN(min) o\nM_ cond DS(on)\nOUT IN(min)2 V 0.5 P 16 150W 16 2 85VP 2 R 2 1.0 2.25W3 V 3 385V 2 V 2 85V/c230 /c246 /c230 /c246 /c180 /c180 /c180/c231 /c247 /c231 /c247 /c61 /c180 /c45 /c180 /c180 /c61 /c180 /c45 /c180 /c180 /c61/c231 /c247 /c231 /c247 /c112 /c112 /c180 /c180/c232 /c248 /c232 /c248\nin _ pk L\nL _ pkI I 5.1A 5.1AI 3.8A2 2 2 4/c68/c61 /c43 /c61 /c43 /c61\nIN\nOUTVD 1V/c61 /c45\nOUT\n1\nsw LV D(1 D) 385V 0.7(1 0.7)L 160µH5.1A f I200kHz2/c180 /c45 /c180 /c45/c61 /c61 /c187/c180 /c68/c180\n31UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated8.2.2.3 PFC Inductor (L1andL2)\nThe selection ofthePFC inductor value may bebased onanumber ofdifferent considerations. Cost, core size,\nEMI filter, andinductor ripple current aresome ofthefactors thathave aninfluence. Forthisdesign wechoose\ntheinductor sothat attheminimum input voltage thepeak topeak ripple (ΔIL)hasthesame amplitude asthe\npeak oflinecurrent ineach phase. The linecurrent flows equally inthetwophases soΔIIishalfIin_pkcalculated\ninEquation 38.Theinductor iscalculated byEquation 41.\nwhere\n•VOUTisthePFC stage output voltage\n•fSWistheswitching frequency\n•ΔIListheallowed peak-to-peak ripple current. (41)\nDisthePFC stage duty cycle at120VIN(peak of85Vrms line) andisgiven byEquation 42:\n(42)\nThepeak current ineach boost inductor isthen:\n(43)\nTheinductor specifications are:\n•Inductance: 160µH\n•Current: 4A\n8.2.2.4 PFC MOSFETs (M1andM2)\nThemain specifications forthePFC MOSFETs are:\n•BVDSS,drain source breakdown voltage: ≥650V\n•RDS(on) ,ON-state drain source resistance: 520mΩat25°C,estimate 1Ωat125°C\n•CDSS,output capacitance: 32pF\n•tr,devise risetime: 12ns\n•tf,device falltime: 16ns\nThe losses inthedevice arecalculated byEquation 44andEquation 45.These calculations areapproximations\nbecause thelosses aredependent onparameters which arenotwell controlled. Forexample, theRDS(on) ofa\nMOSFET canvary byafactor of2from 25°Cto125°C.Therefore several iterations may beneeded tochoose\nanoptimum device foranapplication different than theonediscussed.\nEach phase carries halftheload power sotheconduction losses areestimated by:\n(44)\nTheswitching losses ineach MOSFET areestimated by:\n(45)\nThetotal losses ineach MOSFET arethen:\n(46)\no _ ripple lf o o _ rippleI 2 f C V 4 100Hz 200µF 4.4V 1.1Arms /c61 /c112 /c180 /c180 /c180 /c61 /c112 /c180 /c180 /c180 /c61\no\no _ ripple\nline oI 1 1 0.78AV 4.4Vrms2 f C 2 50Hz 200µF 2 2 2 2/c61 /c180 /c61 /c180 /c61/c112 /c180 /c180 /c112 /c180 /c180\nOUT\nD fI 0.78AP V 1.5V 580mW2 2/c61 /c180 /c61 /c180 /c61\n32UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated8.2.2.5 PFC Diode\nReverse recovery losses can besignificant inaCCM boost converter. Asilicon-carbide diode ischosen here\nbecause ithasnoreverse recovery charge (QRR)andtherefore zero reverse recovery losses.\n(47)\n8.2.2.6 PFC Output Capacitor\nThevalue oftheoutput capacitor isgoverned bytherequired hold-up time andtheallowable ripple ontheoutput.\nThehold-up time depends ontheload current andtheminimum acceptable voltage attheoutput.\nThe value oftheoutput capacitor must belarge enough toprovide therequired hold-up time andkeep theripple\nvoltage attwice linefrequency within acceptable limits. Normally acapacitance value ofabout 0.6μFperWatt of\noutput power isareasonable compromise where hold-up time isnotsignificant. At300 Wthiswould indicate a\ncapacitance ofabout 200μF.\nThelowfrequency (attwice linefrequency) rmsvoltage ripple onVOUTisgiven byEquation 48:\n(48)\nTheresulting lowfrequency current inthecapacitor is:\n(49)\n8.2.2.7 Current Loop Feedback Configuration\n(Sizing oftheCurrent Transformer Turns Ratio andSense Resistor (RS)\nAcurrent-sense transformer (CT) istypically used inhigh-power applications tosense inductor current andavoid\nthelosses inherent intheuseofacurrent sensing resistor. Foraverage current-mode control, theentire inductor\ncurrent waveform isrequired; however low-frequency CTs areobviously impracticable. Normally, two high-\nfrequency CTs areused, one intheswitching legtoobtain theup-slope current and one inthediode legto\nobtain thedown-slope current. These two current signals aresummed together toform theentire inductor\ncurrent, butthisisnotnecessary with theUCC28070A.\nAmajor advantage oftheUCC28070A design isthecurrent synthesis function, which internally recreates the\ninductor current down-slope during theswitching period OFF-time. This eliminates theneed forthediode-leg CT\nineach phase, significantly reducing space, cost and complexity. Asingle resistor programs thesynthesizer\ndown slope, aspreviously discussed intheCurrent Synthesizer section.\nAnumber oftrade-offs must bemade intheselection oftheCT.Various internal and external factors influence\nthesize, cost, performance, anddistortion contribution oftheCT.\nThese factors include, butarenotlimited to:\n•Turns-ratio (NCT)\n•Magnetizing inductance (LM)\n•Leakage inductance (LLK)\n•Volt-microsecond product (Vμs)\n•Distributed capacitance (Cd)\n•Series resistance (RSER)\n•External diode drop (VD)\n•External current sense resistor (RS)\n•External reset network\nTraditionally, theturns-ratio andthecurrent sense resistor areselected first. Some iterations may beneeded to\nrefine theselection once theother considerations areincluded.\nIngeneral, 50≤NCT≤200 isareasonable range from which tochoose. IfNCTistoolow, there may behigh\npower loss inRSand insufficient LM.Iftoohigh, there could beexcessive LLKand Cd.(Aone-turn primary\nwinding isassumed.)\n/c40 /c41 /c40 /c41 /c40 /c41RS D RSER LK on max ON maxV t V V V V/c109/c61 /c180 /c43 /c43 /c43\nCdRSERLLK\nLMNCT1 IDSiMRSD\nReset\nNetworkCSx\nCopyright © 2016, Texas Instruments Incorporated\n33UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedFigure 25.Current Sense Transformer Equivalent Circuit\nAmajor contributor todistortion oftheinput current istheeffect ofmagnetizing current ontheCToutput signal\n(iRS).Ahigher turns-ratio results inahigher LMforagiven core size. LMmust behigh enough that the\nmagnetizing current (iM)generated isavery small percentage ofthetotal transformed current. This isan\nimpossible criterion tomaintain over theentire current range, because iMunavoidably becomes alarger fraction\nofiRSastheinput current decreases toward zero. Theeffect ofiMistosteal some ofthesignal current away from\nRS,reducing theCSx voltage and effectively understating theactual current being sensed. Atlowcurrents, this\nunderstatement canbesignificant and CAOx increases thecurrent-loop duty-cycle inanattempt tocorrect the\nCSx input(s) tomatch theIMO reference voltage. This unwanted correction results inoverstated current onthe\ninput wave shape intheregions where theCTunderstatement issignificant, such asnear theAClinezero\ncrossings. Itcanaffect theentire waveform tosome degree under thehigh line, light-load conditions.\nThe sense resistor RSischosen, inconjunction with NCT,toestablish thesense voltage atCSx tobeabout 3V\natthecenter ofthereflected inductor ripple current under maximum load. The goal istomaximize theaverage\nsignal within thecommon-mode input range VCMCAO oftheCAOx current-error amplifiers, while leaving room for\nthepeaks oftheripple current within VCMCAO .The design condition must beatthelowest maximum input power\nlimit asdetermined inLinear Multiplier andQuantized Voltage Feed Forward .Iftheinductor ripple current isso\nhigh astocause VCSxtoexceed VCMCAO ,then RSorNCTorboth must beadjusted toreduce peak VCSx,which\ncould reduce theaverage sense voltage center below 3V.There isnothing wrong with thissituation; butbe\naware thatthesignal ismore compressed between full-load andno-load, with potentially more distortion atlight\nloads.\nThe matter ofvolt-second balancing isimportant, especially with thewidely varying duty-cycles inthePFC stage.\nIdeally, theCTisreset once each switching period; that is,theOFF-time Vμsproduct equals theON-time Vμs\nproduct. ON-time Vμsisthetime-integral ofthevoltage across LMgenerated bytheseries elements RSER,LLK,\nD,and RS.Off-time Vμsisthetime-integral ofthevoltage across thereset network during theOFF-time. With\npassive reset, Vμs(off) isunlikely toexceed Vμs(on). Sustained unbalance intheonoroffVμsproducts leads to\ncore saturation and atotal loss ofthecurrent-sense signal. Loss ofVCSxcauses VCAOx toquickly rise toits\nmaximum, programming amaximum duty-cycle atany linecondition. This, inturn causes theboost inductor\ncurrent toincrease without control, until thesystem fuse orsome component failure interrupts theinput current.\nItisvital that theCThasplenty ofVμsdesign-margin toaccommodate various special situations where there\nmay beseveral consecutive maximum duty-cycle periods atmaximum input current, such asduring peak current\nlimiting.\nMaximum Vμs(on) canbeestimated by:\nwhere\n•allfactors aremaximized toaccount forworst-case transient conditions\n•tON(max) occurs during thelowest dither frequency, iffrequency dithering isenabled (50)\nCRST\nRRSTD\nRRSTD\nZRST\nCopyright © 2016, Texas Instruments Incorporated\n34UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedFordesign margin, aCTrating ofapproximately 5×Vμs(on)max orhigher issuggested. The contribution ofVRS\nvaries directly with thelinecurrent. However, VDmay have asignificant voltage even atnear-zero current, so\nsubstantial Vμs(on) may accrue atthezero-crossings where theduty-cycle ismaximum. VRSER istheleast\ncontributor, andoften canbeneglected ifRSER<RS.VLKisdeveloped bythedi/dt ofthesensed current, andis\nnotobservable externally. However, itsimpact isconsiderable, given thesub-microsecond rise-time ofthe\ncurrent signal plus theslope oftheinductor current. Fortunately, most ofthebuilt-up Vμsacross LMduring the\nON-time isremoved during thefall-time attheend oftheduty-cycle, leaving alower netVμs(on) tobereset\nduring theOFF-time. Nevertheless, theCTmust, atthevery minimum, becapable ofsustaining thefullinternal\nVμs(on)max built upuntil themoment ofturn-off within aswitching period.\nVμs(off) may begenerated with aresistor orZener diode, using theiMasbias current.\nFigure 26.Possible Reset Networks\nToaccommodate various CTcircuit designs and prevent thepotentially destructive result due toCTsaturation,\nthe UCC28070A maximum duty-cycle must beprogrammed such that the resulting minimum OFF-time\naccomplishes therequired worst-case reset. (See Programming thePWM Frequency andMaximum Duty-Cycle\nClamp formore information onsizing RDMX)Beaware that excessive CdintheCTcaninterfere with effective\nresetting, because themaximum reset voltage isnotreached until after 1/4-period oftheCTself-resonant\nfrequency. Ahigher turns-ratio results inhigher Cd[3],soatrade-off between NCTandDMAXmust bemade.\nThe selected turns-ratio also affects LMandLLK,which vary proportionally tothesquare oftheturns. Higher LMis\ngood, while higher LLKisnot.Ifthevoltage across LMduring theON-time isassumed tobeconstant (which itis\nnot,butclose enough tosimplify) then themagnetizing current isanincreasing ramp.\nThis upward ramping current subtracts from iRS,which affects VCSxespecially heavily atthezero-crossings and\nlight loads, asstated earlier. With areduced peak atVCSx,thecurrent synthesizer starts thedown-slope ata\nlower voltage, further reducing theaverage signal toCAOx and further increasing thedistortion under these\nconditions. Iflowinput current distortion atvery light loads isrequired, special mitigation methods may need to\nbedeveloped toaccomplish thatgoal.\nGDADPA1\nRTA\nCTADPA2\nRSAROAVCC\nCSA\nGDBDPB1\nRTB\nCTBDPB2\nRSBROBVCC\nCopyright © 2016, Texas Instruments Incorporated\n35UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated8.2.2.8 Current Sense Offset andPWM Ramp forImproved Noise Immunity\nToimprove noise immunity atextremely light loads, TIrecommends adding aPWM ramp with aDCoffset tothe\ncurrent sense signals. Electrical components RTA,RTB,ROA,ROB,CTA,CTB,DPA1,DPA2,DPB1,DPB1CTA,andCTB\nform aPWM ramp thatisactivated anddeactivated bythegate drive outputs oftheUCC28070A. Resistor ROA\nandROBaddaDCoffset totheCSresistors (RSAandRSB).\nFigure 27.PWM Ramp andOffset Circuit\nWhen theinductor current becomes discontinuous theboost inductors ringwith theparasitic capacitances inthe\nboost stages. This inductor current rings through theCTs causing afalse current sense signal. Figure 28shows\nwhat thecurrent sense signal looks likewhen theinductor current goes discontinuous.\nNOTE\nThe inductor current and RSmay vary from thisgraphical representation depending on\nhow much inductor ringing isinthedesign when theunitgoes discontinuous.\nTA TB\nTA S1C CR f 3/c61 /c61/c180 /c180\n/c40 /c41VCC S OFF DA2 SA\nTA TB\nS OFFV (V 0.1 V ) V RR RV 0.1 V/c45 /c180 /c45 /c43 /c180/c61 /c61/c180 /c45\n/c40 /c41VCC OFF SA\nOA OB\nOFFV V RR RV/c45 /c180/c61 /c61\nSA SBR R /c61\n36UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedFigure 28.False Current Sense Signal\nTocounter fortheoffset (VOFF)justrequires adjusting resistors ROAandROBtoensure thatwhen theunitgoes\ndiscontinuous thecurrent sense resistor isnotseeing apositive current when itmust bezero. Setting theoffset\nto120mVisagood starting point andmay need tobeadjusted based onindividual design criteria.\n(51)\n(52)\nAsmall PWM ramp that isequal to10% ofthemaximum current sense signal (VS)less theoffset canthen be\nadded byproperly selecting RTA,RTB,CTAandCTB.\n(53)\n(54)\n37UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated8.2.3 Application Curves\nCh1: Inductor current (IA) Ch3: GDB Ch2: GDA\nM1:Inductor Current (IB)\nFigure 29.Typical Inductor CurrentsCh1: Inductor current (IA) M1:Inductor current (IB)\nM4:Input current (IA+IB)\nFigure 30.Typical Inductor andInput Ripple Currents\nCh1: Inductor current (IA) M4:Input current (IA+IB)\nFigure 31.Typical Inductor andInput Ripple CurrentsCh1: Input current 120VAC PF=0.98\nFigure 32.Typical Input Current\n9Power Supply Recommendations\nThe UCC28070A must beoperated from aVCCrailwhich iswithin thelimits given inRecommended Operating\nConditions .Toavoid thepossibility thatthedevice might stop switching, VCCmust notbeallowed tofallintothe\nUVLO range.\nTominimize power dissipation inthedevice, VCCmust notbeunnecessarily high. Keeping VCCat12Visagood\ncompromise between these competing constraints.\nThe gate drive outputs from theUCC28070A candeliver large current pulses intotheir loads. This indicates the\nneed foralowESR decoupling capacitor tobeconnected asdirectly aspossible between theVCC and GND\npins. TIrecommends ceramic capacitors with astable dielectric characteristic over temperature, such asX7R.\nAvoid capacitors which have alarge drop incapacitance with applied DCvoltage bias anduseapart thathasa\nlowvoltage co-efficient ofcapacitance. TIrecommends adecoupling capacitance of10μF,X7R, with atleast a\n25-V rating. Acapacitor ofatleast 0.1μFmust beplaced asclose aspossible between theVCC andGND pins.\nRRDMRZV CZV\nRDMX\nRRT\nCSSCPV\nRBINCBINRBOUTCBOUTCCDR\nRZCA\nRZCBCPCA\nCPCBCZCA\nCZCB\nRPK1CREF RPK2RIMOCDR\nRDM\nVAO\nVSENSE\nVINAC\nIMO\nRSYNTH\nCSB\nCSA\nPKLMT CAOBCAOAVREFGDAVCCGNDGDBSSRTDMAXUCC28070A\n1\n2\n3\n4\n5\n6\n7\n8\n9\n1020\n19\n18\n17\n16\n15\n14\n13\n12\n11RAINRAOUT\nTo VINTo VOUT\nTo Current Sense B\nTo Current Sense ATo Gate B\nTo Gate ATo VCC Supply\nCCSBRCSB\nRCSACCSARSYNCVCCReference Designators are those used in the Simplified Application Diagram\nCopyright © 2016, Texas Instruments Incorporated\n38UCC28070A\nSLUSAW0A –MARCH 2012 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nInterleaved PFC techniques dramatically reduce input and output ripple current caused bythePFC boost\ninductor, which allows thecircuit touse smaller and less expensive filters. Tomaximize thebenefits of\ninterleaving, theoutput filter capacitor must belocated after thetwophases allowing thecurrent ofeach phase to\nbecombined together before entering theboost capacitor. Similar toother power management devices, when\nlaying outthePCB itisimportant tousestargrounding techniques andtokeep filter andhigh frequency bypass\ncapacitors asclose todevice pins andground aspossible. Tominimize thepossibility ofinterference caused by\nmagnetic coupling from theboost inductor, thedevice must belocated atleast 1inch away from theboost\ninductor. TIrecommends thedevice notbeplaced underneath magnetic elements.\n10.2 Layout Example\nFigure 33.Layout Diagram\n39UCC28070A\nwww.ti.com SLUSAW0A –MARCH 2012 –REVISED MAY 2016\nProduct Folder Links: UCC28070ASubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nForrelated documentation seethefollowing:\n1.O’Loughlin, Michael, AnInterleaving PFC Pre-Regulator forHigh-Power Converters ,Texas Instruments, Inc.\n2006 Unitrode Power Supply Seminar, Topic 5\n2.Erickson, Robert W.,Fundamentals ofPower Electronics ,1sted., pp.604-608 Norwell, MA: Kluwer\nAcademic Publishers, 1997\n3.Creel, Kirby Measuring Transformer Distributed Capacitance ,White Paper, Datatronic Distribution, Inc.\nwebsite: http://www.datatronics.com/pdf/distributed_capacitance_paper.pdf\n4.L.H.Dixon, Optimizing theDesign ofaHigh Power Factor Switching Preregulator ,Unitrode Power Supply\nDesign Seminar Manual SEM700, 1990. SLUP093\n5.L.H.Dixon, High Power Factor Preregulator forOff-Line Power Supplies ,Unitrode Power Supply Design\nSeminar Manual SEM600, 1988. SLUP087\n11.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nUCC28070APW ACTIVE TSSOP PW2070RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 28070A\nUCC28070APWR ACTIVE TSSOP PW202000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 28070A\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nUCC28070APWR TSSOP PW202000 330.0 16.46.957.11.68.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nUCC28070APWR TSSOP PW 202000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nUCC28070APW PW TSSOP 20 70 530 10.2 3600 3.5\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n18X 0.65\n2X\n5.85\n20X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 36.66.4\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/20171\n10\n1120\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND20X (1.5)\n20X (0.45)\n18X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n10 1120\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n20X (1.5)\n20X (0.45)\n18X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n10 1120\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: UCC28070APW

**Manufacturer:** Texas Instruments  
**Product Code:** UCC28070APW  
**Description:** The UCC28070A is an extended frequency range interleaved continuous conduction mode (CCM) power factor correction (PFC) controller. It is designed to operate in high-power applications, providing efficient power management with advanced features for improved performance.

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 10V to 21V
  - Input Voltage (VIN): 12V to 21V
- **Current Ratings:**
  - Supply Current (IVCC): 20 mA (max)
  - Gate Drive Current (GDA, GDB): ±0.25 A (continuous), ±0.75 A (pulsed)
- **Power Consumption:**
  - Supply Current (Enabled): 9 mA to 12 mA
  - Supply Current (Disabled): 7 mA
- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C
  - Storage Temperature (Tstg): -65°C to 150°C
- **Package Type:**
  - TSSOP (20 pins)
- **Special Features:**
  - Interleaved average current-mode PWM control
  - Programmable frequency range (10 kHz to 300 kHz)
  - Programmable maximum duty-cycle clamp
  - Enhanced load and line transient response
  - Open-circuit protection and undervoltage lockout (UVLO)
  - Frequency dithering for EMI reduction
  - External clock synchronization capability
- **Moisture Sensitive Level (MSL):**
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The UCC28070A is a PFC controller that utilizes interleaved operation to reduce input and output ripple currents, enhancing efficiency and reducing the size of EMI filters. It operates in continuous conduction mode and is capable of synchronizing multiple controllers for higher power applications. The device features advanced current sensing and voltage feed-forward correction to achieve near-unity power factor and improved efficiency.

#### Typical Applications:
- **Power Management:** Used in power supplies for air conditioners, industrial equipment, and telecom rectifiers.
- **High-Efficiency Power Supplies:** Suitable for server and desktop power supplies where efficiency is critical.
- **PFC Applications:** Ideal for applications utilizing IGBT power switches, providing effective power factor correction.

The UCC28070A is designed for high-performance applications requiring efficient power conversion and management, making it a versatile choice for modern electronic systems.