<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ihareg.h source code [netbsd/sys/dev/ic/ihareg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/ihareg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='ihareg.h.html'>ihareg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: ihareg.h,v 1.9 2008/05/03 05:21:25 tsutsui Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Device driver for the INI-9XXXU/UW or INIC-940/950 PCI SCSI Controller.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> *  Written for 386bsd and FreeBSD by</i></td></tr>
<tr><th id="7">7</th><td><i> *	Winston Hung		&lt;winstonh@initio.com&gt;</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Copyright (c) 1997-1999 Initio Corp.</i></td></tr>
<tr><th id="10">10</th><td><i> * Copyright (c) 2000 Ken Westerback</i></td></tr>
<tr><th id="11">11</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="14">14</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="15">15</th><td><i> * are met:</i></td></tr>
<tr><th id="16">16</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="17">17</th><td><i> *    notice, this list of conditions and the following disclaimer,</i></td></tr>
<tr><th id="18">18</th><td><i> *    without modification, immediately at the beginning of the file.</i></td></tr>
<tr><th id="19">19</th><td><i> * 2. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="20">20</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="23">23</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="24">24</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="25">25</th><td><i> * IN NO EVENT SHALL THE AUTHOR OR HIS RELATIVES BE LIABLE FOR ANY DIRECT,</i></td></tr>
<tr><th id="26">26</th><td><i> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</i></td></tr>
<tr><th id="27">27</th><td><i> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</i></td></tr>
<tr><th id="28">28</th><td><i> * SERVICES; LOSS OF MIND, USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="29">29</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</i></td></tr>
<tr><th id="30">30</th><td><i> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING</i></td></tr>
<tr><th id="31">31</th><td><i> * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="32">32</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Ported to NetBSD by Izumi Tsutsui &lt;tsutsui@NetBSD.org&gt; from OpenBSD:</i></td></tr>
<tr><th id="37">37</th><td><i> * $OpenBSD: iha.h,v 1.2 2001/02/08 17:35:05 krw Exp $</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/*</i></td></tr>
<tr><th id="41">41</th><td><i> *  Tulip (aka inic-940/950) PCI Configuration Space Initio Specific Registers</i></td></tr>
<tr><th id="42">42</th><td><i> *</i></td></tr>
<tr><th id="43">43</th><td><i> *  Offsets 0x00 through 0x3f are the standard PCI Configuration Header</i></td></tr>
<tr><th id="44">44</th><td><i> *  registers.</i></td></tr>
<tr><th id="45">45</th><td><i> *</i></td></tr>
<tr><th id="46">46</th><td><i> *  Offsets 0x40 through 0x4f, 0x51, 0x53, 0x57, 0x5b, 0x5e and 0x5f are</i></td></tr>
<tr><th id="47">47</th><td><i> *  reserved registers.</i></td></tr>
<tr><th id="48">48</th><td><i> *</i></td></tr>
<tr><th id="49">49</th><td><i> *  Registers 0x50 and 0x52 always read as 0.</i></td></tr>
<tr><th id="50">50</th><td><i> *</i></td></tr>
<tr><th id="51">51</th><td><i> *  The register offset names and associated bit field names are taken</i></td></tr>
<tr><th id="52">52</th><td><i> *  from the Inic-950 Data Sheet, Version 2.1, March 1997</i></td></tr>
<tr><th id="53">53</th><td><i> */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/TUL_GCTRL0" data-ref="_M/TUL_GCTRL0">TUL_GCTRL0</dfn>	0x54	       /* R/W Global Control 0		     */</u></td></tr>
<tr><th id="55">55</th><td><u>#define     <dfn class="macro" id="_M/EEPRG" data-ref="_M/EEPRG">EEPRG</dfn>	    0x04       /*     Enable EEPROM Programming	     */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/TUL_GCTRL1" data-ref="_M/TUL_GCTRL1">TUL_GCTRL1</dfn>	0x55	       /* R/W Global Control 1		     */</u></td></tr>
<tr><th id="57">57</th><td><u>#define     <dfn class="macro" id="_M/ATDEN" data-ref="_M/ATDEN">ATDEN</dfn>	    0x01       /*     Auto Termination Detect Enable */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/TUL_GSTAT" data-ref="_M/TUL_GSTAT">TUL_GSTAT</dfn>	0x56	       /* R/W Global Status - connector type */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/TUL_EPAD0" data-ref="_M/TUL_EPAD0">TUL_EPAD0</dfn>	0x58	       /* R/W External EEPROM Addr (lo byte) */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/TUL_EPAD1" data-ref="_M/TUL_EPAD1">TUL_EPAD1</dfn>	0x59	       /* R/W External EEPROM Addr (hi byte) */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/TUL_PNVPG" data-ref="_M/TUL_PNVPG">TUL_PNVPG</dfn>	0x5A	       /* R/W Data port to external BIOS     */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/TUL_EPDATA" data-ref="_M/TUL_EPDATA">TUL_EPDATA</dfn>	0x5C	       /* R/W EEPROM Data port		     */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/TUL_NVRAM" data-ref="_M/TUL_NVRAM">TUL_NVRAM</dfn>	0x5D	       /* R/W Non-volatile RAM port	     */</u></td></tr>
<tr><th id="64">64</th><td><u>#define     <dfn class="macro" id="_M/READ" data-ref="_M/READ">READ</dfn>	    0x80       /*     Read from given NVRAM addr     */</u></td></tr>
<tr><th id="65">65</th><td><u>#define     <dfn class="macro" id="_M/WRITE" data-ref="_M/WRITE">WRITE</dfn>           0x40       /*     Write to given NVRAM addr	     */</u></td></tr>
<tr><th id="66">66</th><td><u>#define     <dfn class="macro" id="_M/ENABLE_ERASE" data-ref="_M/ENABLE_ERASE">ENABLE_ERASE</dfn>    0x30       /*     Enable NVRAM Erase/Write       */</u></td></tr>
<tr><th id="67">67</th><td><u>#define     <dfn class="macro" id="_M/NVRCS" data-ref="_M/NVRCS">NVRCS</dfn>	    0x08       /*     Select external NVRAM	     */</u></td></tr>
<tr><th id="68">68</th><td><u>#define     <dfn class="macro" id="_M/NVRCK" data-ref="_M/NVRCK">NVRCK</dfn>	    0x04       /*     NVRAM Clock		     */</u></td></tr>
<tr><th id="69">69</th><td><u>#define     <dfn class="macro" id="_M/NVRDO" data-ref="_M/NVRDO">NVRDO</dfn>	    0x02       /*     NVRAM Write Data		     */</u></td></tr>
<tr><th id="70">70</th><td><u>#define     <dfn class="macro" id="_M/NVRDI" data-ref="_M/NVRDI">NVRDI</dfn>	    0x01       /*     NVRAM Read  Data		     */</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/*</i></td></tr>
<tr><th id="73">73</th><td><i> *   Tulip (aka inic-940/950) SCSI Registers</i></td></tr>
<tr><th id="74">74</th><td><i> */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/TUL_STCNT0" data-ref="_M/TUL_STCNT0">TUL_STCNT0</dfn>	0x80	       /* R/W 24 bit SCSI Xfer Count	     */</u></td></tr>
<tr><th id="76">76</th><td><u>#define     <dfn class="macro" id="_M/TCNT" data-ref="_M/TCNT">TCNT</dfn>	    0x00ffffff /*     SCSI Xfer Transfer Count	     */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/TUL_SFIFOCNT" data-ref="_M/TUL_SFIFOCNT">TUL_SFIFOCNT</dfn>	0x83	       /* R/W  5 bit FIFO counter	     */</u></td></tr>
<tr><th id="78">78</th><td><u>#define     <dfn class="macro" id="_M/FIFOC" data-ref="_M/FIFOC">FIFOC</dfn>	    0x1f       /*     SCSI Offset Fifo Count	     */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/TUL_SISTAT" data-ref="_M/TUL_SISTAT">TUL_SISTAT</dfn>	0x84	       /* R   Interrupt Register	     */</u></td></tr>
<tr><th id="80">80</th><td><u>#define     <dfn class="macro" id="_M/RSELED" data-ref="_M/RSELED">RSELED</dfn>	    0x80       /*     Reselected		     */</u></td></tr>
<tr><th id="81">81</th><td><u>#define     <dfn class="macro" id="_M/STIMEO" data-ref="_M/STIMEO">STIMEO</dfn>	    0x40       /*     Selected/Reselected Timeout    */</u></td></tr>
<tr><th id="82">82</th><td><u>#define     <dfn class="macro" id="_M/SBSRV" data-ref="_M/SBSRV">SBSRV</dfn>	    0x20       /*     SCSI Bus Service		     */</u></td></tr>
<tr><th id="83">83</th><td><u>#define     <dfn class="macro" id="_M/SRSTD" data-ref="_M/SRSTD">SRSTD</dfn>	    0x10       /*     SCSI Reset Detected	     */</u></td></tr>
<tr><th id="84">84</th><td><u>#define     <dfn class="macro" id="_M/DISCD" data-ref="_M/DISCD">DISCD</dfn>	    0x08       /*     Disconnected Status	     */</u></td></tr>
<tr><th id="85">85</th><td><u>#define     <dfn class="macro" id="_M/SELED" data-ref="_M/SELED">SELED</dfn>	    0x04       /*     Select Interrupt		     */</u></td></tr>
<tr><th id="86">86</th><td><u>#define     <dfn class="macro" id="_M/SCAMSCT" data-ref="_M/SCAMSCT">SCAMSCT</dfn>	    0x02       /*     SCAM selected		     */</u></td></tr>
<tr><th id="87">87</th><td><u>#define     <dfn class="macro" id="_M/SCMDN" data-ref="_M/SCMDN">SCMDN</dfn>	    0x01       /*     Command Complete		     */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/TUL_SIEN" data-ref="_M/TUL_SIEN">TUL_SIEN</dfn>	0x84	       /* W   Interrupt enable		     */</u></td></tr>
<tr><th id="89">89</th><td><u>#define     <dfn class="macro" id="_M/ALL_INTERRUPTS" data-ref="_M/ALL_INTERRUPTS">ALL_INTERRUPTS</dfn>  0xff</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/TUL_STAT0" data-ref="_M/TUL_STAT0">TUL_STAT0</dfn>	0x85	       /* R   Status 0			     */</u></td></tr>
<tr><th id="91">91</th><td><u>#define     <dfn class="macro" id="_M/INTPD" data-ref="_M/INTPD">INTPD</dfn>	    0x80       /*     Interrupt pending		     */</u></td></tr>
<tr><th id="92">92</th><td><u>#define     <dfn class="macro" id="_M/SQACT" data-ref="_M/SQACT">SQACT</dfn>	    0x40       /*     Sequencer active		     */</u></td></tr>
<tr><th id="93">93</th><td><u>#define     <dfn class="macro" id="_M/XFCZ" data-ref="_M/XFCZ">XFCZ</dfn>	    0x20       /*     Xfer counter zero		     */</u></td></tr>
<tr><th id="94">94</th><td><u>#define     <dfn class="macro" id="_M/SFEMP" data-ref="_M/SFEMP">SFEMP</dfn>	    0x10       /*     FIFO empty		     */</u></td></tr>
<tr><th id="95">95</th><td><u>#define     <dfn class="macro" id="_M/SPERR" data-ref="_M/SPERR">SPERR</dfn>	    0x08       /*     SCSI parity error		     */</u></td></tr>
<tr><th id="96">96</th><td><u>#define     <dfn class="macro" id="_M/PH_MASK" data-ref="_M/PH_MASK">PH_MASK</dfn>	    0x07       /*     SCSI phase mask		     */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/TUL_SCTRL0" data-ref="_M/TUL_SCTRL0">TUL_SCTRL0</dfn>	0x85	       /* W   Control 0			     */</u></td></tr>
<tr><th id="98">98</th><td><u>#define     <dfn class="macro" id="_M/RSSQC" data-ref="_M/RSSQC">RSSQC</dfn>	    0x20       /*     Reset sequence counter	     */</u></td></tr>
<tr><th id="99">99</th><td><u>#define     <dfn class="macro" id="_M/RSFIFO" data-ref="_M/RSFIFO">RSFIFO</dfn>	    0x10       /*     Flush FIFO		     */</u></td></tr>
<tr><th id="100">100</th><td><u>#define     <dfn class="macro" id="_M/CMDAB" data-ref="_M/CMDAB">CMDAB</dfn>	    0x04       /*     Abort command (sequence)	     */</u></td></tr>
<tr><th id="101">101</th><td><u>#define     <dfn class="macro" id="_M/RSMOD" data-ref="_M/RSMOD">RSMOD</dfn>	    0x02       /*     Reset SCSI Chip		     */</u></td></tr>
<tr><th id="102">102</th><td><u>#define     <dfn class="macro" id="_M/RSCSI" data-ref="_M/RSCSI">RSCSI</dfn>	    0x01       /*     Reset SCSI Bus		     */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/TUL_STAT1" data-ref="_M/TUL_STAT1">TUL_STAT1</dfn>	0x86	       /* R   Status 1			     */</u></td></tr>
<tr><th id="104">104</th><td><u>#define     <dfn class="macro" id="_M/STRCV" data-ref="_M/STRCV">STRCV</dfn>	    0x80       /*     Status received		     */</u></td></tr>
<tr><th id="105">105</th><td><u>#define     <dfn class="macro" id="_M/MSGST" data-ref="_M/MSGST">MSGST</dfn>	    0x40       /*     Message sent		     */</u></td></tr>
<tr><th id="106">106</th><td><u>#define     <dfn class="macro" id="_M/CPDNE" data-ref="_M/CPDNE">CPDNE</dfn>	    0x20       /*     Data phase done		     */</u></td></tr>
<tr><th id="107">107</th><td><u>#define     <dfn class="macro" id="_M/DPHDN" data-ref="_M/DPHDN">DPHDN</dfn>	    0x10       /*     Data phase done		     */</u></td></tr>
<tr><th id="108">108</th><td><u>#define     <dfn class="macro" id="_M/STSNT" data-ref="_M/STSNT">STSNT</dfn>	    0x08       /*     Status sent		     */</u></td></tr>
<tr><th id="109">109</th><td><u>#define     <dfn class="macro" id="_M/SXCMP" data-ref="_M/SXCMP">SXCMP</dfn>	    0x04       /*     Xfer completed		     */</u></td></tr>
<tr><th id="110">110</th><td><u>#define     <dfn class="macro" id="_M/SLCMP" data-ref="_M/SLCMP">SLCMP</dfn>	    0x02       /*     Selection completed	     */</u></td></tr>
<tr><th id="111">111</th><td><u>#define     <dfn class="macro" id="_M/ARBCMP" data-ref="_M/ARBCMP">ARBCMP</dfn>	    0x01       /*     Arbitration completed	     */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/TUL_SCTRL1" data-ref="_M/TUL_SCTRL1">TUL_SCTRL1</dfn>	0x86	       /* W   Control 1			     */</u></td></tr>
<tr><th id="113">113</th><td><u>#define     <dfn class="macro" id="_M/ENSCAM" data-ref="_M/ENSCAM">ENSCAM</dfn>	    0x80       /*     Enable SCAM		     */</u></td></tr>
<tr><th id="114">114</th><td><u>#define     <dfn class="macro" id="_M/NIDARB" data-ref="_M/NIDARB">NIDARB</dfn>	    0x40       /*     No ID for Arbitration	     */</u></td></tr>
<tr><th id="115">115</th><td><u>#define     <dfn class="macro" id="_M/ENLRS" data-ref="_M/ENLRS">ENLRS</dfn>	    0x20       /*     Low Level Reselect	     */</u></td></tr>
<tr><th id="116">116</th><td><u>#define     <dfn class="macro" id="_M/PWDN" data-ref="_M/PWDN">PWDN</dfn>	    0x10       /*     Power down mode		     */</u></td></tr>
<tr><th id="117">117</th><td><u>#define     <dfn class="macro" id="_M/WCPU" data-ref="_M/WCPU">WCPU</dfn>	    0x08       /*     Wide CPU			     */</u></td></tr>
<tr><th id="118">118</th><td><u>#define     <dfn class="macro" id="_M/EHRSL" data-ref="_M/EHRSL">EHRSL</dfn>	    0x04       /*     Enable HW reselect	     */</u></td></tr>
<tr><th id="119">119</th><td><u>#define     <dfn class="macro" id="_M/ESBUSOUT" data-ref="_M/ESBUSOUT">ESBUSOUT</dfn>	    0x02       /*     Enable SCSI data bus out latch */</u></td></tr>
<tr><th id="120">120</th><td><u>#define     <dfn class="macro" id="_M/ESBUSIN" data-ref="_M/ESBUSIN">ESBUSIN</dfn>	    0x01       /*     Enable SCSI data bus in latch  */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/TUL_SSTATUS2" data-ref="_M/TUL_SSTATUS2">TUL_SSTATUS2</dfn>	0x87	       /* R   Status 2			     */</u></td></tr>
<tr><th id="122">122</th><td><u>#define     <dfn class="macro" id="_M/SABRT" data-ref="_M/SABRT">SABRT</dfn>	    0x80       /*     Command aborted		     */</u></td></tr>
<tr><th id="123">123</th><td><u>#define     <dfn class="macro" id="_M/OSCZ" data-ref="_M/OSCZ">OSCZ</dfn>	    0x40       /*     Offset counter zero	     */</u></td></tr>
<tr><th id="124">124</th><td><u>#define     <dfn class="macro" id="_M/SFFUL" data-ref="_M/SFFUL">SFFUL</dfn>	    0x20       /*     FIFO full			     */</u></td></tr>
<tr><th id="125">125</th><td><u>#define     <dfn class="macro" id="_M/TMCZ" data-ref="_M/TMCZ">TMCZ</dfn>	    0x10       /*     Timeout counter zero	     */</u></td></tr>
<tr><th id="126">126</th><td><u>#define     <dfn class="macro" id="_M/BSYGN" data-ref="_M/BSYGN">BSYGN</dfn>	    0x08       /*     Busy release		     */</u></td></tr>
<tr><th id="127">127</th><td><u>#define     <dfn class="macro" id="_M/PHMIS" data-ref="_M/PHMIS">PHMIS</dfn>	    0x04       /*     Phase mismatch		     */</u></td></tr>
<tr><th id="128">128</th><td><u>#define     <dfn class="macro" id="_M/SBEN" data-ref="_M/SBEN">SBEN</dfn>	    0x02       /*     SCSI data bus enable	     */</u></td></tr>
<tr><th id="129">129</th><td><u>#define     <dfn class="macro" id="_M/SRST" data-ref="_M/SRST">SRST</dfn>	    0x01       /*     SCSI bus reset in progress     */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/TUL_SCONFIG0" data-ref="_M/TUL_SCONFIG0">TUL_SCONFIG0</dfn>	0x87	       /* W   Configuration		     */</u></td></tr>
<tr><th id="131">131</th><td><u>#define     <dfn class="macro" id="_M/PHLAT" data-ref="_M/PHLAT">PHLAT</dfn>	    0x80       /*     Enable phase latch	     */</u></td></tr>
<tr><th id="132">132</th><td><u>#define     <dfn class="macro" id="_M/ITMOD" data-ref="_M/ITMOD">ITMOD</dfn>	    0x40       /*     Initiator mode		     */</u></td></tr>
<tr><th id="133">133</th><td><u>#define     <dfn class="macro" id="_M/SPCHK" data-ref="_M/SPCHK">SPCHK</dfn>	    0x20       /*     Enable SCSI parity	     */</u></td></tr>
<tr><th id="134">134</th><td><u>#define     <dfn class="macro" id="_M/ADMA8" data-ref="_M/ADMA8">ADMA8</dfn>	    0x10       /*     Alternate dma 8-bits mode	     */</u></td></tr>
<tr><th id="135">135</th><td><u>#define     <dfn class="macro" id="_M/ADMAW" data-ref="_M/ADMAW">ADMAW</dfn>	    0x08       /*     Alternate dma 16-bits mode     */</u></td></tr>
<tr><th id="136">136</th><td><u>#define     <dfn class="macro" id="_M/EDACK" data-ref="_M/EDACK">EDACK</dfn>	    0x04       /*     Enable DACK in wide SCSI xfer  */</u></td></tr>
<tr><th id="137">137</th><td><u>#define     <dfn class="macro" id="_M/ALTPD" data-ref="_M/ALTPD">ALTPD</dfn>	    0x02       /*     Alternate sync period mode     */</u></td></tr>
<tr><th id="138">138</th><td><u>#define     <dfn class="macro" id="_M/DSRST" data-ref="_M/DSRST">DSRST</dfn>	    0x01       /*     Disable SCSI Reset signal	     */</u></td></tr>
<tr><th id="139">139</th><td><u>#define     <dfn class="macro" id="_M/SCONFIG0DEFAULT" data-ref="_M/SCONFIG0DEFAULT">SCONFIG0DEFAULT</dfn> (PHLAT | ITMOD | ALTPD | DSRST)</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/TUL_SOFSC" data-ref="_M/TUL_SOFSC">TUL_SOFSC</dfn>	0x88	       /* R   Offset			     */</u></td></tr>
<tr><th id="141">141</th><td><u>#define     <dfn class="macro" id="_M/PERIOD_WIDE_SCSI" data-ref="_M/PERIOD_WIDE_SCSI">PERIOD_WIDE_SCSI</dfn>	0x80   /*     Enable Wide SCSI               */</u></td></tr>
<tr><th id="142">142</th><td><u>#define     <dfn class="macro" id="_M/PERIOD_SYXPD" data-ref="_M/PERIOD_SYXPD">PERIOD_SYXPD</dfn>	0x70   /*     Synch. SCSI Xfer rate          */</u></td></tr>
<tr><th id="143">143</th><td><u>#define     <dfn class="macro" id="_M/PERIOD_SYOFS" data-ref="_M/PERIOD_SYOFS">PERIOD_SYOFS</dfn>	0x0f   /*     Synch. SCSI Offset             */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/TUL_SYNCM" data-ref="_M/TUL_SYNCM">TUL_SYNCM</dfn>	0x88	       /* W   Sync. Xfer Period &amp; Offset     */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/TUL_SBID" data-ref="_M/TUL_SBID">TUL_SBID</dfn>	0x89	       /* R   SCSI BUS ID		     */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/TUL_SID" data-ref="_M/TUL_SID">TUL_SID</dfn>		0x89	       /* W   SCSI ID			     */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/TUL_SALVC" data-ref="_M/TUL_SALVC">TUL_SALVC</dfn>	0x8A	       /* R   FIFO Avail Cnt/Identify Msg    */</u></td></tr>
<tr><th id="148">148</th><td><u>#define     <dfn class="macro" id="_M/IHA_MSG_IDENTIFY_LUNMASK" data-ref="_M/IHA_MSG_IDENTIFY_LUNMASK">IHA_MSG_IDENTIFY_LUNMASK</dfn> 0x07</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/TUL_STIMO" data-ref="_M/TUL_STIMO">TUL_STIMO</dfn>	0x8A	       /* W   Sel/Resel Time Out Register    */</u></td></tr>
<tr><th id="150">150</th><td><u>#define     <dfn class="macro" id="_M/STIMO_250MS" data-ref="_M/STIMO_250MS">STIMO_250MS</dfn>	153	       /*     in units of 1.6385us           */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/TUL_SDATI" data-ref="_M/TUL_SDATI">TUL_SDATI</dfn>	0x8B	       /* R   SCSI Bus contents		     */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/TUL_SDAT0" data-ref="_M/TUL_SDAT0">TUL_SDAT0</dfn>	0x8B	       /* W   SCSI Data Out		     */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/TUL_SFIFO" data-ref="_M/TUL_SFIFO">TUL_SFIFO</dfn>	0x8C	       /* R/W FIFO			     */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/TUL_SSIGI" data-ref="_M/TUL_SSIGI">TUL_SSIGI</dfn>	0x90	       /* R   SCSI signal in		     */</u></td></tr>
<tr><th id="155">155</th><td><u>#define     <dfn class="macro" id="_M/REQ" data-ref="_M/REQ">REQ</dfn>		    0x80       /*     REQ signal		     */</u></td></tr>
<tr><th id="156">156</th><td><u>#define     <dfn class="macro" id="_M/ACK" data-ref="_M/ACK">ACK</dfn>		    0x40       /*     ACK signal		     */</u></td></tr>
<tr><th id="157">157</th><td><u>#define     <dfn class="macro" id="_M/BSY" data-ref="_M/BSY">BSY</dfn>		    0x20       /*     BSY signal		     */</u></td></tr>
<tr><th id="158">158</th><td><u>#define     <dfn class="macro" id="_M/SEL" data-ref="_M/SEL">SEL</dfn>		    0x10       /*     SEL signal		     */</u></td></tr>
<tr><th id="159">159</th><td><u>#define     <dfn class="macro" id="_M/ATN" data-ref="_M/ATN">ATN</dfn>		    0x08       /*     ATN signal		     */</u></td></tr>
<tr><th id="160">160</th><td><u>#define     <dfn class="macro" id="_M/MSG" data-ref="_M/MSG">MSG</dfn>		    0x04       /*     MSG signal		     */</u></td></tr>
<tr><th id="161">161</th><td><u>#define     <dfn class="macro" id="_M/CD" data-ref="_M/CD">CD</dfn>		    0x02       /*     C/D signal		     */</u></td></tr>
<tr><th id="162">162</th><td><u>#define     <dfn class="macro" id="_M/IO" data-ref="_M/IO">IO</dfn>		    0x01       /*     I/O signal		     */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/TUL_SSIGO" data-ref="_M/TUL_SSIGO">TUL_SSIGO</dfn>	0x90	       /* W   SCSI signal out		     */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/TUL_SCMD" data-ref="_M/TUL_SCMD">TUL_SCMD</dfn>	0x91	       /* R/W SCSI Command		     */</u></td></tr>
<tr><th id="165">165</th><td><u>#define     <dfn class="macro" id="_M/NO_OP" data-ref="_M/NO_OP">NO_OP</dfn>	    0x00       /*     Place Holder for tulip_wait()  */</u></td></tr>
<tr><th id="166">166</th><td><u>#define     <dfn class="macro" id="_M/SEL_NOATN" data-ref="_M/SEL_NOATN">SEL_NOATN</dfn>	    0x01       /*     Select w/o ATN Sequence	     */</u></td></tr>
<tr><th id="167">167</th><td><u>#define     <dfn class="macro" id="_M/XF_FIFO_OUT" data-ref="_M/XF_FIFO_OUT">XF_FIFO_OUT</dfn>	    0x03       /*     FIFO Xfer Information out	     */</u></td></tr>
<tr><th id="168">168</th><td><u>#define     <dfn class="macro" id="_M/MSG_ACCEPT" data-ref="_M/MSG_ACCEPT">MSG_ACCEPT</dfn>	    0x0F       /*     Message Accept		     */</u></td></tr>
<tr><th id="169">169</th><td><u>#define     <dfn class="macro" id="_M/SEL_ATN" data-ref="_M/SEL_ATN">SEL_ATN</dfn>	    0x11       /*     Select w ATN Sequence	     */</u></td></tr>
<tr><th id="170">170</th><td><u>#define     <dfn class="macro" id="_M/SEL_ATNSTOP" data-ref="_M/SEL_ATNSTOP">SEL_ATNSTOP</dfn>	    0x12       /*     Select w ATN &amp; Stop Sequence   */</u></td></tr>
<tr><th id="171">171</th><td><u>#define     <dfn class="macro" id="_M/SELATNSTOP" data-ref="_M/SELATNSTOP">SELATNSTOP</dfn>	    0x1E       /*     Select w ATN &amp; Stop Sequence   */</u></td></tr>
<tr><th id="172">172</th><td><u>#define     <dfn class="macro" id="_M/SEL_ATN3" data-ref="_M/SEL_ATN3">SEL_ATN3</dfn>	    0x31       /*     Select w ATN3 Sequence	     */</u></td></tr>
<tr><th id="173">173</th><td><u>#define     <dfn class="macro" id="_M/XF_DMA_OUT" data-ref="_M/XF_DMA_OUT">XF_DMA_OUT</dfn>	    0x43       /*     DMA Xfer Information out	     */</u></td></tr>
<tr><th id="174">174</th><td><u>#define     <dfn class="macro" id="_M/EN_RESEL" data-ref="_M/EN_RESEL">EN_RESEL</dfn>	    0x80       /*     Enable Reselection	     */</u></td></tr>
<tr><th id="175">175</th><td><u>#define     <dfn class="macro" id="_M/XF_FIFO_IN" data-ref="_M/XF_FIFO_IN">XF_FIFO_IN</dfn>	    0x83       /*     FIFO Xfer Information in	     */</u></td></tr>
<tr><th id="176">176</th><td><u>#define     <dfn class="macro" id="_M/CMD_COMP" data-ref="_M/CMD_COMP">CMD_COMP</dfn>	    0x84       /*     Command Complete Sequence	     */</u></td></tr>
<tr><th id="177">177</th><td><u>#define     <dfn class="macro" id="_M/XF_DMA_IN" data-ref="_M/XF_DMA_IN">XF_DMA_IN</dfn>	    0xC3       /*     DMA Xfer Information in	     */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/TUL_STEST0" data-ref="_M/TUL_STEST0">TUL_STEST0</dfn>	0x92	       /* R/W Test0			     */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/TUL_STEST1" data-ref="_M/TUL_STEST1">TUL_STEST1</dfn>	0x93	       /* R/W Test1			     */</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i>/*</i></td></tr>
<tr><th id="182">182</th><td><i> *   Tulip (aka inic-940/950) DMA Registers</i></td></tr>
<tr><th id="183">183</th><td><i> */</i></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/TUL_DXPA" data-ref="_M/TUL_DXPA">TUL_DXPA</dfn>	0xC0	       /* R/W DMA      Xfer Physcl Addr	 0-31*/</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/TUL_DXPAE" data-ref="_M/TUL_DXPAE">TUL_DXPAE</dfn>	0xC4	       /* R/W DMA      Xfer Physcl Addr 32-63*/</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/TUL_DCXA" data-ref="_M/TUL_DCXA">TUL_DCXA</dfn>	0xC8	       /* R   DMA Curr Xfer Physcl Addr	 0-31*/</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/TUL_DCXAE" data-ref="_M/TUL_DCXAE">TUL_DCXAE</dfn>	0xCC	       /* R   DMA Curr Xfer Physcl Addr 32-63*/</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/TUL_DXC" data-ref="_M/TUL_DXC">TUL_DXC</dfn>		0xD0	       /* R/W DMA Xfer Counter		     */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/TUL_DCXC" data-ref="_M/TUL_DCXC">TUL_DCXC</dfn>	0xD4	       /* R   DMA Current Xfer Counter	     */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/TUL_DCMD" data-ref="_M/TUL_DCMD">TUL_DCMD</dfn>	0xD8	       /* R/W DMA Command Register	     */</u></td></tr>
<tr><th id="191">191</th><td><u>#define     <dfn class="macro" id="_M/SGXFR" data-ref="_M/SGXFR">SGXFR</dfn>	    0x80       /*     Scatter/Gather Xfer	     */</u></td></tr>
<tr><th id="192">192</th><td><u>#define     <dfn class="macro" id="_M/RSVD" data-ref="_M/RSVD">RSVD</dfn>	    0x40       /*     Reserved - always reads as 0   */</u></td></tr>
<tr><th id="193">193</th><td><u>#define     <dfn class="macro" id="_M/XDIR" data-ref="_M/XDIR">XDIR</dfn>	    0x20       /*     Xfer Direction 0/1 = out/in    */</u></td></tr>
<tr><th id="194">194</th><td><u>#define     <dfn class="macro" id="_M/BMTST" data-ref="_M/BMTST">BMTST</dfn>	    0x10       /*     Bus Master Test		     */</u></td></tr>
<tr><th id="195">195</th><td><u>#define     <dfn class="macro" id="_M/CLFIFO" data-ref="_M/CLFIFO">CLFIFO</dfn>	    0x08       /*     Clear FIFO		     */</u></td></tr>
<tr><th id="196">196</th><td><u>#define     <dfn class="macro" id="_M/ABTXFR" data-ref="_M/ABTXFR">ABTXFR</dfn>	    0x04       /*     Abort Xfer		     */</u></td></tr>
<tr><th id="197">197</th><td><u>#define     <dfn class="macro" id="_M/FRXFR" data-ref="_M/FRXFR">FRXFR</dfn>	    0x02       /*     Force Xfer		     */</u></td></tr>
<tr><th id="198">198</th><td><u>#define     <dfn class="macro" id="_M/STRXFR" data-ref="_M/STRXFR">STRXFR</dfn>	    0x01       /*     Start Xfer		     */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/TUL_ISTUS0" data-ref="_M/TUL_ISTUS0">TUL_ISTUS0</dfn>	0xDC	       /* R/W Interrupt Status Register	     */</u></td></tr>
<tr><th id="200">200</th><td><u>#define     <dfn class="macro" id="_M/DGINT" data-ref="_M/DGINT">DGINT</dfn>	    0x80       /*     DMA Global Interrupt	     */</u></td></tr>
<tr><th id="201">201</th><td><u>#define     <dfn class="macro" id="_M/RSVRD0" data-ref="_M/RSVRD0">RSVRD0</dfn>	    0x40       /*     Reserved			     */</u></td></tr>
<tr><th id="202">202</th><td><u>#define     <dfn class="macro" id="_M/RSVRD1" data-ref="_M/RSVRD1">RSVRD1</dfn>	    0x20       /*     Reserved			     */</u></td></tr>
<tr><th id="203">203</th><td><u>#define     <dfn class="macro" id="_M/SCMP" data-ref="_M/SCMP">SCMP</dfn>	    0x10       /*     SCSI Complete		     */</u></td></tr>
<tr><th id="204">204</th><td><u>#define     <dfn class="macro" id="_M/PXERR" data-ref="_M/PXERR">PXERR</dfn>	    0x08       /*     PCI Xfer Error		     */</u></td></tr>
<tr><th id="205">205</th><td><u>#define     <dfn class="macro" id="_M/DABT" data-ref="_M/DABT">DABT</dfn>	    0x04       /*     DMA Xfer Aborted		     */</u></td></tr>
<tr><th id="206">206</th><td><u>#define     <dfn class="macro" id="_M/FXCMP" data-ref="_M/FXCMP">FXCMP</dfn>	    0x02       /*     Forced Xfer Complete	     */</u></td></tr>
<tr><th id="207">207</th><td><u>#define     <dfn class="macro" id="_M/XCMP" data-ref="_M/XCMP">XCMP</dfn>	    0x01       /*     Bus Master Xfer Complete	     */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/TUL_ISTUS1" data-ref="_M/TUL_ISTUS1">TUL_ISTUS1</dfn>	0xDD	       /* R   DMA status Register	     */</u></td></tr>
<tr><th id="209">209</th><td><u>#define     <dfn class="macro" id="_M/SCBSY" data-ref="_M/SCBSY">SCBSY</dfn>	    0x08       /*     SCSI Busy			     */</u></td></tr>
<tr><th id="210">210</th><td><u>#define     <dfn class="macro" id="_M/FFULL" data-ref="_M/FFULL">FFULL</dfn>	    0x04       /*     FIFO Full			     */</u></td></tr>
<tr><th id="211">211</th><td><u>#define     <dfn class="macro" id="_M/FEMPT" data-ref="_M/FEMPT">FEMPT</dfn>	    0x02       /*     FIFO Empty		     */</u></td></tr>
<tr><th id="212">212</th><td><u>#define     <dfn class="macro" id="_M/XPEND" data-ref="_M/XPEND">XPEND</dfn>	    0x01       /*     Xfer pending		     */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/TUL_IMSK" data-ref="_M/TUL_IMSK">TUL_IMSK</dfn>	0xE0	       /* R/W Interrupt Mask Register	     */</u></td></tr>
<tr><th id="214">214</th><td><u>#define     <dfn class="macro" id="_M/MSCMP" data-ref="_M/MSCMP">MSCMP</dfn>	    0x10       /*     Mask SCSI Complete	     */</u></td></tr>
<tr><th id="215">215</th><td><u>#define     <dfn class="macro" id="_M/MPXFER" data-ref="_M/MPXFER">MPXFER</dfn>	    0x08       /*     Mask PCI Xfer Error	     */</u></td></tr>
<tr><th id="216">216</th><td><u>#define     <dfn class="macro" id="_M/MDABT" data-ref="_M/MDABT">MDABT</dfn>	    0x04       /*     Mask Bus Master Abort	     */</u></td></tr>
<tr><th id="217">217</th><td><u>#define     <dfn class="macro" id="_M/MFCMP" data-ref="_M/MFCMP">MFCMP</dfn>	    0x02       /*     Mask Force Xfer Complete	     */</u></td></tr>
<tr><th id="218">218</th><td><u>#define     <dfn class="macro" id="_M/MXCMP" data-ref="_M/MXCMP">MXCMP</dfn>	    0x01       /*     Mask Bus Master Xfer Complete  */</u></td></tr>
<tr><th id="219">219</th><td><u>#define     <dfn class="macro" id="_M/MASK_ALL" data-ref="_M/MASK_ALL">MASK_ALL</dfn>	    (MXCMP | MFCMP | MDABT | MPXFER | MSCMP)</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/TUL_DCTRL0" data-ref="_M/TUL_DCTRL0">TUL_DCTRL0</dfn>	0xE4	       /* R/W DMA Control Register	     */</u></td></tr>
<tr><th id="221">221</th><td><u>#define     <dfn class="macro" id="_M/SXSTP" data-ref="_M/SXSTP">SXSTP</dfn>	    0x80       /*     SCSI Xfer Stop		     */</u></td></tr>
<tr><th id="222">222</th><td><u>#define     <dfn class="macro" id="_M/RPMOD" data-ref="_M/RPMOD">RPMOD</dfn>	    0x40       /*     Reset PCI Module		     */</u></td></tr>
<tr><th id="223">223</th><td><u>#define     <dfn class="macro" id="_M/RSVRD2" data-ref="_M/RSVRD2">RSVRD2</dfn>	    0x20       /*     SCSI Xfer Stop		     */</u></td></tr>
<tr><th id="224">224</th><td><u>#define     <dfn class="macro" id="_M/PWDWN" data-ref="_M/PWDWN">PWDWN</dfn>	    0x10       /*     Power Down		     */</u></td></tr>
<tr><th id="225">225</th><td><u>#define     <dfn class="macro" id="_M/ENTM" data-ref="_M/ENTM">ENTM</dfn>	    0x08       /*     Enable SCSI Terminator Low     */</u></td></tr>
<tr><th id="226">226</th><td><u>#define     <dfn class="macro" id="_M/ENTMW" data-ref="_M/ENTMW">ENTMW</dfn>	    0x04       /*     Enable SCSI Terminator High    */</u></td></tr>
<tr><th id="227">227</th><td><u>#define     <dfn class="macro" id="_M/DISAFC" data-ref="_M/DISAFC">DISAFC</dfn>	    0x02       /*     Disable Auto Clear	     */</u></td></tr>
<tr><th id="228">228</th><td><u>#define     <dfn class="macro" id="_M/LEDCTL" data-ref="_M/LEDCTL">LEDCTL</dfn>	    0x01       /*     LED Control		     */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/TUL_DCTRL1" data-ref="_M/TUL_DCTRL1">TUL_DCTRL1</dfn>	0xE5	       /* R/W DMA Control Register 1	     */</u></td></tr>
<tr><th id="230">230</th><td><u>#define     <dfn class="macro" id="_M/SDWS" data-ref="_M/SDWS">SDWS</dfn>	    0x01       /*     SCSI DMA Wait State	     */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/TUL_DFIFO" data-ref="_M/TUL_DFIFO">TUL_DFIFO</dfn>	0xE8	       /* R/W DMA FIFO			     */</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/TUL_WCTRL" data-ref="_M/TUL_WCTRL">TUL_WCTRL</dfn>	0xF7	       /* ?/? Bus master wait state control  */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/TUL_DCTRL" data-ref="_M/TUL_DCTRL">TUL_DCTRL</dfn>	0xFB	       /* ?/? DMA delay control		     */</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='iha.c.html'>netbsd/sys/dev/ic/iha.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
