# osoc1_core_uarch
RV32 Core of RISCV is implemented in Hardware; Initially in Python , later in System Verilog
