5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd fsm5.1.vcd -o fsm5.1.cdd -y lib -v fsm5.1.v -F main
3 0 $root $root NA 0 0
3 0 main main fsm5.1.v 1 60
2 1 17 580061 1 32 4 0 0 STATE_IDLE
2 2 17 4a0053 5 1 c 0 0 next_state
2 3 17 4a0061 6 15 2014c 1 2 1 2 1102
2 4 17 3e0047 5 1 c 0 0 next_state
2 5 17 3e0062 6 31 2024c 3 4 3 2 772a
2 6 17 3d0063 6 26 2000c 5 0 3 2 772a
2 7 17 350038 1 0 20004 0 0 1 4 0
2 8 17 2a0033 1 32 4 0 0 STATE_IDLE
2 9 17 2a0038 1 31 20044 7 8 3 2 72a
2 10 17 290039 1 26 20004 9 0 3 2 72a
2 11 17 210039 7 1a 200cc 6 10 3 2 772a
2 12 17 210025 2 1 c 0 0 reset
2 13 17 210063 7 19 201cc 11 12 3 2 772a
2 14 17 18001c 0 1 400 0 0 state
2 15 17 180063 17 38 600e 13 14
2 16 17 110015 2e 1 c 0 0 clock
2 17 17 9000f 0 2a 20000 0 0 1 2 2
2 18 17 90015 46 27 2100a 16 17 1 2 2
2 19 22 3d0046 1 32 4 0 0 STATE_IDLE
2 20 22 300039 1 32 8 0 0 STATE_HEAD
2 21 22 1f0039 3 1a 2010c 19 20 2 2 130a
2 22 22 28002b 3 1 c 0 0 head
2 23 22 200024 3 1 c 0 0 valid
2 24 22 20002b 3 8 2024c 22 23 1 2 11102
2 25 22 1f0046 3 19 2024c 21 24 2 2 130a
2 26 22 12001b 0 1 400 0 0 next_state
2 27 22 120046 3 37 600e 25 26
2 28 23 3d0046 1 32 8 0 0 STATE_DATA
2 29 23 300039 1 32 8 0 0 STATE_TAIL
2 30 23 1f0039 1 1a 20208 28 29 2 2 300a
2 31 23 28002b 1 1 18 0 0 tail
2 32 23 200024 1 1 18 0 0 valid
2 33 23 20002b 1 8 20238 31 32 1 2 10002
2 34 23 1f0046 1 19 20238 30 33 2 2 300a
2 35 23 12001b 0 1 400 0 0 next_state
2 36 23 120046 1 37 602a 34 35
2 37 24 3d0046 0 32 10 0 0 STATE_DATA
2 38 24 300039 0 32 10 0 0 STATE_TAIL
2 39 24 1f0039 0 1a 20030 37 38 2 2 a
2 40 24 28002b 0 1 10 0 0 tail
2 41 24 200024 0 1 10 0 0 valid
2 42 24 20002b 0 8 20030 40 41 1 2 2
2 43 24 1f0046 0 19 20030 39 42 2 2 a
2 44 24 12001b 0 1 400 0 0 next_state
2 45 24 120046 0 37 6022 43 44
2 46 25 3d0046 1 32 4 0 0 STATE_IDLE
2 47 25 300039 1 32 8 0 0 STATE_HEAD
2 48 25 1f0039 1 1a 20104 46 47 2 2 30a
2 49 25 28002b 1 1 4 0 0 head
2 50 25 200024 1 1 4 0 0 valid
2 51 25 20002b 1 8 20044 49 50 1 2 1102
2 52 25 1f0046 1 19 20044 48 51 2 2 30a
2 53 25 12001b 0 1 400 0 0 next_state
2 54 25 120046 1 37 6006 52 53
2 55 25 5000e 1 32 8 0 0 STATE_TAIL
2 56 21 110011 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 57 21 f000f 5 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 58 21 90012 d 24 20e 56 57 state
2 59 25 0 2 2d 2420e 55 58 1 2 1102
2 60 24 5000e 1 32 8 0 0 STATE_DATA
2 61 24 0 2 2d 20206 60 58 1 2 102
2 62 23 5000e 1 32 8 0 0 STATE_HEAD
2 63 23 0 3 2d 2020e 62 58 1 2 1102
2 64 22 5000e 1 32 4 0 0 STATE_IDLE
2 65 22 0 6 2d 2014e 64 58 1 2 1102
2 66 19 230026 3 1 c 0 0 tail
2 67 19 230026 0 2a 20000 0 0 1 2 2
2 68 19 230026 3 29 20008 66 67 1 2 2
2 69 19 1a001e 3 1 c 0 0 valid
2 70 19 1a001e 0 2a 20000 0 0 1 2 2
2 71 19 1a001e 3 29 20008 69 70 1 2 2
2 72 19 120015 3 1 c 0 0 head
2 73 19 120015 0 2a 20000 0 0 1 2 2
2 74 19 120015 3 29 20008 72 73 1 2 2
2 75 19 9000d 5 1 c 0 0 state
2 76 19 9000d 0 2a 20000 0 0 1 2 2
2 77 19 9000d 5 29 20008 75 76 1 2 2
2 78 19 90015 6 2b 20008 74 77 1 2 2
2 79 19 9001e 6 2b 20008 71 78 1 2 2
2 80 19 90026 d 2b 2100a 68 79 1 2 2
2 81 29 160016 6 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 82 29 100017 6 23 c 0 81 state
2 83 29 7000c 0 1 400 0 0 msg_ip
2 84 29 70017 6 35 f00e 82 83
2 85 56 9000c 1 0 20004 0 0 1 4 0
2 86 56 10005 0 1 400 0 0 clock
2 87 56 1000c 1 37 1006 85 86
2 88 57 17001b 2d 1 1c 0 0 clock
2 89 57 160016 2d 1b 2002c 88 0 1 2 1102
2 90 57 e0012 0 1 400 0 0 clock
2 91 57 e001b 2d 37 602e 89 90
2 92 57 b000b 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 93 57 b000b 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 94 57 9000c 5b 2c 2000a 92 93 32 2 aa aa aa aa aa aa aa aa
2 95 0 0 5 1 f00e 0 0 next_state
2 96 0 0 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 97 0 0 6 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 98 0 0 6 24 f20e 96 97 state
1 STATE_IDLE 0 80000 1 0 31 0 2 1 0
1 STATE_HEAD 0 80000 1 0 31 0 2 1 1
1 STATE_DATA 0 80000 1 0 31 0 2 1 4
1 STATE_TAIL 0 80000 1 0 31 0 2 1 5
1 clock 8 83000f 1 0 0 0 1 1 1102
1 reset 9 3000f 1 0 0 0 1 1 1002
1 state 10 3000f 1 0 2 0 3 1 772a
1 next_state 11 83000f 1 0 1 0 2 1 330a
1 msg_ip 12 3000f 1 0 0 0 1 1 1102
1 head 13 3000f 1 0 0 0 1 1 1102
1 tail 14 3000f 1 0 0 0 1 1 1102
1 valid 15 3000f 1 0 0 0 1 1 1102
4 98 98 98
4 95 95 95
4 15 18 18
4 18 15 0
4 54 80 80
4 59 54 80
4 45 80 80
4 61 45 59
4 36 80 80
4 63 36 61
4 27 80 80
4 65 27 63
4 80 65 0
4 84 84 84
4 91 94 94
4 94 91 0
4 87 94 94
6 98 95 1 02,04,04,,01,81,81030106
