// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        layer2_out_din,
        layer2_out_full_n,
        layer2_out_write,
        p_read,
        p_read1,
        p_read2,
        layer2_out_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
output  [63:0] layer2_out_din;
input   layer2_out_full_n;
output   layer2_out_write;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
output   layer2_out_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer2_out_write;
reg layer2_out_blk_n;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
reg   [15:0] kernel_data_V_6_3;
reg   [15:0] kernel_data_V_6_0;
reg   [15:0] kernel_data_V_6_4;
reg   [15:0] kernel_data_V_6_1;
reg   [15:0] kernel_data_V_6_5;
reg   [15:0] kernel_data_V_6_2;
reg   [15:0] kernel_data_V_6_12;
reg   [15:0] kernel_data_V_6_9;
reg   [15:0] kernel_data_V_6_13;
reg   [15:0] kernel_data_V_6_10;
reg   [15:0] kernel_data_V_6_14;
reg   [15:0] kernel_data_V_6_11;
reg   [15:0] kernel_data_V_6_21;
reg   [15:0] kernel_data_V_6_18;
reg   [15:0] kernel_data_V_6_22;
reg   [15:0] kernel_data_V_6_19;
reg   [15:0] kernel_data_V_6_23;
reg   [15:0] kernel_data_V_6_20;
reg   [15:0] kernel_data_V_6_6;
reg   [15:0] kernel_data_V_6_7;
reg   [15:0] kernel_data_V_6_8;
reg   [15:0] kernel_data_V_6_15;
reg   [15:0] kernel_data_V_6_16;
reg   [15:0] kernel_data_V_6_17;
reg   [15:0] kernel_data_V_6_24;
reg   [15:0] kernel_data_V_6_25;
reg   [15:0] kernel_data_V_6_26;
reg   [31:0] sX_4;
reg   [31:0] sY_4;
reg   [31:0] pY_4;
reg   [31:0] pX_4;
reg   [0:0] icmp_ln289_reg_471;
reg   [0:0] and_ln289_1_reg_481;
reg   [31:0] pX_4_load_reg_460;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_predicate_op60_write_state9;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] add_ln313_fu_280_p2;
reg   [31:0] add_ln313_reg_465;
wire   [0:0] icmp_ln289_fu_290_p2;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] sY_4_load_reg_475;
wire   [0:0] and_ln289_1_fu_342_p2;
wire   [0:0] icmp_ln313_fu_348_p2;
reg   [0:0] icmp_ln313_reg_485;
wire   [31:0] select_ln328_fu_364_p3;
reg   [31:0] select_ln328_reg_489;
wire   [31:0] add_ln317_fu_384_p2;
reg   [31:0] add_ln317_reg_494;
wire   [0:0] icmp_ln317_fu_395_p2;
reg   [0:0] icmp_ln317_reg_500;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] select_ln323_fu_410_p3;
reg   [31:0] select_ln323_reg_504;
reg   [15:0] res_out_V_0_reg_509;
reg   [15:0] res_out_V_1_reg_514;
reg   [15:0] res_out_V_2_reg_519;
reg   [15:0] res_out_V_3_reg_524;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage7_subdone;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_return_0;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_return_1;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_return_2;
wire   [15:0] grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_return_3;
reg    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_ce;
reg    ap_predicate_op30_call_state2;
reg    ap_predicate_op39_call_state3;
reg    ap_predicate_op48_call_state4;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call0;
wire    ap_block_pp0_stage1_11001_ignoreCallOp30;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call0;
wire    ap_block_pp0_stage2_11001_ignoreCallOp39;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call0;
wire    ap_block_pp0_stage3_11001_ignoreCallOp48;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage4_iter0_ignore_call0;
wire    ap_block_pp0_stage4_11001_ignoreCallOp51;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage5_iter0_ignore_call0;
wire    ap_block_pp0_stage5_11001_ignoreCallOp52;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage6_iter0_ignore_call0;
wire    ap_block_pp0_stage6_11001_ignoreCallOp53;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage7_iter0_ignore_call0;
wire    ap_block_pp0_stage7_11001_ignoreCallOp54;
reg    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_start;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_done;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_idle;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_ready;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_3_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_3_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_0;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_0_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_4_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_4_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_1;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_1_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_5_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_5_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_2;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_2_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_12_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_12_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_9;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_9_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_13_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_13_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_10;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_10_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_14_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_14_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_11;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_11_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_21_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_21_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_18;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_18_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_22_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_22_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_19;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_19_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_23_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_23_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_20;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_20_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_6_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_6_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_7_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_7_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_8_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_8_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_15_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_15_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_16_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_16_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_17_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_17_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_24_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_24_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_25_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_25_o_ap_vld;
wire   [15:0] call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_26_o;
wire    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_26_o_ap_vld;
reg    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call4;
reg    ap_block_state9_pp0_stage0_iter1_ignore_call4;
reg    ap_block_pp0_stage0_11001_ignoreCallOp13;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage1;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] grp_fu_271_p0;
wire   [30:0] tmp_90_fu_305_p4;
wire   [30:0] tmp_91_fu_321_p4;
wire   [0:0] icmp_ln289_2_fu_315_p2;
wire   [0:0] icmp_ln289_3_fu_330_p2;
wire   [0:0] and_ln289_fu_336_p2;
wire   [0:0] grp_fu_271_p2;
wire   [31:0] add_ln328_fu_358_p2;
wire   [31:0] add_ln323_fu_405_p2;
wire    ap_block_pp0_stage7;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
wire    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_subdone;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_subdone;
wire    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
reg    ap_condition_550;
reg    ap_condition_744;
reg    ap_condition_748;
reg    ap_condition_751;
reg    ap_condition_754;
reg    ap_condition_758;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 kernel_data_V_6_3 = 16'd0;
#0 kernel_data_V_6_0 = 16'd0;
#0 kernel_data_V_6_4 = 16'd0;
#0 kernel_data_V_6_1 = 16'd0;
#0 kernel_data_V_6_5 = 16'd0;
#0 kernel_data_V_6_2 = 16'd0;
#0 kernel_data_V_6_12 = 16'd0;
#0 kernel_data_V_6_9 = 16'd0;
#0 kernel_data_V_6_13 = 16'd0;
#0 kernel_data_V_6_10 = 16'd0;
#0 kernel_data_V_6_14 = 16'd0;
#0 kernel_data_V_6_11 = 16'd0;
#0 kernel_data_V_6_21 = 16'd0;
#0 kernel_data_V_6_18 = 16'd0;
#0 kernel_data_V_6_22 = 16'd0;
#0 kernel_data_V_6_19 = 16'd0;
#0 kernel_data_V_6_23 = 16'd0;
#0 kernel_data_V_6_20 = 16'd0;
#0 kernel_data_V_6_6 = 16'd0;
#0 kernel_data_V_6_7 = 16'd0;
#0 kernel_data_V_6_8 = 16'd0;
#0 kernel_data_V_6_15 = 16'd0;
#0 kernel_data_V_6_16 = 16'd0;
#0 kernel_data_V_6_17 = 16'd0;
#0 kernel_data_V_6_24 = 16'd0;
#0 kernel_data_V_6_25 = 16'd0;
#0 kernel_data_V_6_26 = 16'd0;
#0 sX_4 = 32'd0;
#0 sY_4 = 32'd0;
#0 pY_4 = 32'd0;
#0 pX_4 = 32'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .kernel_data_V_6_0(kernel_data_V_6_0),
    .kernel_data_V_6_1(kernel_data_V_6_1),
    .kernel_data_V_6_2(kernel_data_V_6_2),
    .kernel_data_V_6_3(kernel_data_V_6_3),
    .kernel_data_V_6_4(kernel_data_V_6_4),
    .kernel_data_V_6_5(kernel_data_V_6_5),
    .kernel_data_V_6_6(kernel_data_V_6_6),
    .kernel_data_V_6_7(kernel_data_V_6_7),
    .kernel_data_V_6_8(kernel_data_V_6_8),
    .kernel_data_V_6_9(kernel_data_V_6_9),
    .kernel_data_V_6_10(kernel_data_V_6_10),
    .kernel_data_V_6_11(kernel_data_V_6_11),
    .kernel_data_V_6_12(kernel_data_V_6_12),
    .kernel_data_V_6_13(kernel_data_V_6_13),
    .kernel_data_V_6_14(kernel_data_V_6_14),
    .kernel_data_V_6_15(kernel_data_V_6_15),
    .kernel_data_V_6_16(kernel_data_V_6_16),
    .kernel_data_V_6_17(kernel_data_V_6_17),
    .kernel_data_V_6_18(kernel_data_V_6_18),
    .kernel_data_V_6_19(kernel_data_V_6_19),
    .kernel_data_V_6_20(kernel_data_V_6_20),
    .kernel_data_V_6_21(kernel_data_V_6_21),
    .kernel_data_V_6_22(kernel_data_V_6_22),
    .kernel_data_V_6_23(kernel_data_V_6_23),
    .kernel_data_V_6_24(kernel_data_V_6_24),
    .kernel_data_V_6_25(kernel_data_V_6_25),
    .kernel_data_V_6_26(kernel_data_V_6_26),
    .ap_return_0(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_return_3),
    .ap_ce(grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_ce)
);

myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_start),
    .ap_done(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_done),
    .ap_idle(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_idle),
    .ap_ready(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_ready),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .kernel_data_V_6_3_i(kernel_data_V_6_3),
    .kernel_data_V_6_3_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_3_o),
    .kernel_data_V_6_3_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_3_o_ap_vld),
    .kernel_data_V_6_0(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_0),
    .kernel_data_V_6_0_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_0_ap_vld),
    .kernel_data_V_6_4_i(kernel_data_V_6_4),
    .kernel_data_V_6_4_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_4_o),
    .kernel_data_V_6_4_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_4_o_ap_vld),
    .kernel_data_V_6_1(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_1),
    .kernel_data_V_6_1_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_1_ap_vld),
    .kernel_data_V_6_5_i(kernel_data_V_6_5),
    .kernel_data_V_6_5_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_5_o),
    .kernel_data_V_6_5_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_5_o_ap_vld),
    .kernel_data_V_6_2(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_2),
    .kernel_data_V_6_2_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_2_ap_vld),
    .kernel_data_V_6_12_i(kernel_data_V_6_12),
    .kernel_data_V_6_12_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_12_o),
    .kernel_data_V_6_12_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_12_o_ap_vld),
    .kernel_data_V_6_9(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_9),
    .kernel_data_V_6_9_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_9_ap_vld),
    .kernel_data_V_6_13_i(kernel_data_V_6_13),
    .kernel_data_V_6_13_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_13_o),
    .kernel_data_V_6_13_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_13_o_ap_vld),
    .kernel_data_V_6_10(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_10),
    .kernel_data_V_6_10_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_10_ap_vld),
    .kernel_data_V_6_14_i(kernel_data_V_6_14),
    .kernel_data_V_6_14_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_14_o),
    .kernel_data_V_6_14_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_14_o_ap_vld),
    .kernel_data_V_6_11(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_11),
    .kernel_data_V_6_11_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_11_ap_vld),
    .kernel_data_V_6_21_i(kernel_data_V_6_21),
    .kernel_data_V_6_21_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_21_o),
    .kernel_data_V_6_21_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_21_o_ap_vld),
    .kernel_data_V_6_18(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_18),
    .kernel_data_V_6_18_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_18_ap_vld),
    .kernel_data_V_6_22_i(kernel_data_V_6_22),
    .kernel_data_V_6_22_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_22_o),
    .kernel_data_V_6_22_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_22_o_ap_vld),
    .kernel_data_V_6_19(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_19),
    .kernel_data_V_6_19_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_19_ap_vld),
    .kernel_data_V_6_23_i(kernel_data_V_6_23),
    .kernel_data_V_6_23_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_23_o),
    .kernel_data_V_6_23_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_23_o_ap_vld),
    .kernel_data_V_6_20(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_20),
    .kernel_data_V_6_20_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_20_ap_vld),
    .kernel_data_V_6_6_i(kernel_data_V_6_6),
    .kernel_data_V_6_6_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_6_o),
    .kernel_data_V_6_6_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_6_o_ap_vld),
    .kernel_data_V_6_7_i(kernel_data_V_6_7),
    .kernel_data_V_6_7_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_7_o),
    .kernel_data_V_6_7_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_7_o_ap_vld),
    .kernel_data_V_6_8_i(kernel_data_V_6_8),
    .kernel_data_V_6_8_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_8_o),
    .kernel_data_V_6_8_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_8_o_ap_vld),
    .kernel_data_V_6_15_i(kernel_data_V_6_15),
    .kernel_data_V_6_15_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_15_o),
    .kernel_data_V_6_15_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_15_o_ap_vld),
    .kernel_data_V_6_16_i(kernel_data_V_6_16),
    .kernel_data_V_6_16_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_16_o),
    .kernel_data_V_6_16_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_16_o_ap_vld),
    .kernel_data_V_6_17_i(kernel_data_V_6_17),
    .kernel_data_V_6_17_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_17_o),
    .kernel_data_V_6_17_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_17_o_ap_vld),
    .kernel_data_V_6_24_i(kernel_data_V_6_24),
    .kernel_data_V_6_24_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_24_o),
    .kernel_data_V_6_24_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_24_o_ap_vld),
    .kernel_data_V_6_25_i(kernel_data_V_6_25),
    .kernel_data_V_6_25_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_25_o),
    .kernel_data_V_6_25_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_25_o_ap_vld),
    .kernel_data_V_6_26_i(kernel_data_V_6_26),
    .kernel_data_V_6_26_o(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_26_o),
    .kernel_data_V_6_26_o_ap_vld(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_26_o_ap_vld),
    .ap_ce(call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_550)) begin
        if ((icmp_ln313_fu_348_p2 == 1'd1)) begin
            pX_4 <= 32'd0;
        end else if ((icmp_ln313_fu_348_p2 == 1'd0)) begin
            pX_4 <= add_ln313_reg_465;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln313_reg_485 == 1'd1))) begin
        if ((1'b1 == ap_condition_748)) begin
            pY_4 <= add_ln317_reg_494;
        end else if ((1'b1 == ap_condition_744)) begin
            pY_4 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce))) begin
        if ((1'b1 == ap_condition_754)) begin
            sX_4 <= 32'd0;
        end else if ((1'b1 == ap_condition_751)) begin
            sX_4 <= select_ln328_reg_489;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln313_reg_485 == 1'd1))) begin
        if ((1'b1 == ap_condition_758)) begin
            sY_4 <= select_ln323_reg_504;
        end else if ((1'b1 == ap_condition_744)) begin
            sY_4 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln313_reg_465 <= add_ln313_fu_280_p2;
        pX_4_load_reg_460 <= pX_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln313_fu_348_p2 == 1'd1))) begin
        add_ln317_reg_494 <= add_ln317_fu_384_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln289_fu_290_p2 == 1'd1))) begin
        and_ln289_1_reg_481 <= and_ln289_1_fu_342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln289_reg_471 <= icmp_ln289_fu_290_p2;
        icmp_ln313_reg_485 <= icmp_ln313_fu_348_p2;
        sY_4_load_reg_475 <= sY_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln313_reg_485 == 1'd1))) begin
        icmp_ln317_reg_500 <= icmp_ln317_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_0_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_0 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_1_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_1 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_1;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_10_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_10 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_10;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_11_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_11 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_11;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_12_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_12 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_12_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_13_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_13 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_13_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_14_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_14 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_14_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_15_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_15 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_15_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_16_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_16 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_16_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_17_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_17 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_17_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_18_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_18 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_18;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_19_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_19 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_19;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_2_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_2 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_2;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_20_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_20 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_20;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_21_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_21 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_21_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_22_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_22 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_22_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_23_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_23 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_23_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_24_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_24 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_24_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_25_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_25 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_25_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_26_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_26 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_26_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_3_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_3 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_4_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_4 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_4_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_5_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_5 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_5_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_6_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_6 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_6_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_7_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_7 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_7_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_8_o_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_8 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_8_o;
    end
end

always @ (posedge ap_clk) begin
    if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_9_ap_vld == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_6_9 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_kernel_data_V_6_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln289_1_reg_481) & (icmp_ln289_reg_471 == 1'd1))) begin
        res_out_V_0_reg_509 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_return_0;
        res_out_V_1_reg_514 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_return_1;
        res_out_V_2_reg_519 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_return_2;
        res_out_V_3_reg_524 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln317_fu_395_p2 == 1'd0) & (icmp_ln313_reg_485 == 1'd1))) begin
        select_ln323_reg_504 <= select_ln323_fu_410_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln313_fu_348_p2 == 1'd0))) begin
        select_ln328_reg_489 <= select_ln328_fu_364_p3;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp13) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_ce = 1'b1;
    end else begin
        call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_start = 1'b1;
    end else begin
        call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp54) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp53) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp39) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp30) & (1'b1 == ap_CS_fsm_pp0_stage1))))) begin
        grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_271_p0 = sY_4_load_reg_475;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_271_p0 = sY_4;
        end else begin
            grp_fu_271_p0 = 'bx;
        end
    end else begin
        grp_fu_271_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln289_1_reg_481) & (icmp_ln289_reg_471 == 1'd1))) begin
        layer2_out_blk_n = layer2_out_full_n;
    end else begin
        layer2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op60_write_state9 == 1'b1))) begin
        layer2_out_write = 1'b1;
    end else begin
        layer2_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to1 == 1'b1) & (ap_start == 1'b0)) & (ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln313_fu_280_p2 = (pX_4 + 32'd1);

assign add_ln317_fu_384_p2 = (pY_4 + 32'd1);

assign add_ln323_fu_405_p2 = (sY_4_load_reg_475 + 32'd1);

assign add_ln328_fu_358_p2 = (sX_4 + 32'd1);

assign and_ln289_1_fu_342_p2 = (grp_fu_271_p2 & and_ln289_fu_336_p2);

assign and_ln289_fu_336_p2 = (icmp_ln289_3_fu_330_p2 & icmp_ln289_2_fu_315_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((layer2_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op60_write_state9 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((layer2_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op60_write_state9 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp13 = ((layer2_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op60_write_state9 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((layer2_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op60_write_state9 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp30 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp39 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp48 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4_11001_ignoreCallOp51 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5_11001_ignoreCallOp52 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6_11001_ignoreCallOp53 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp54 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = ((layer2_out_full_n == 1'b0) & (ap_predicate_op60_write_state9 == 1'b1));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1_ignore_call4 = ((layer2_out_full_n == 1'b0) & (ap_predicate_op60_write_state9 == 1'b1));
end

always @ (*) begin
    ap_condition_550 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_744 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln317_reg_500 == 1'd1));
end

always @ (*) begin
    ap_condition_748 = ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln317_fu_395_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_751 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln313_reg_485 == 1'd0));
end

always @ (*) begin
    ap_condition_754 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln313_fu_348_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_758 = ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln317_reg_500 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op30_call_state2 = ((icmp_ln289_fu_290_p2 == 1'd1) & (1'd1 == and_ln289_1_fu_342_p2));
end

always @ (*) begin
    ap_predicate_op39_call_state3 = ((1'd1 == and_ln289_1_reg_481) & (icmp_ln289_reg_471 == 1'd1));
end

always @ (*) begin
    ap_predicate_op48_call_state4 = ((1'd1 == and_ln289_1_reg_481) & (icmp_ln289_reg_471 == 1'd1));
end

always @ (*) begin
    ap_predicate_op60_write_state9 = ((1'd1 == and_ln289_1_reg_481) & (icmp_ln289_reg_471 == 1'd1));
end

assign grp_fu_271_p2 = ((grp_fu_271_p0 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln289_2_fu_315_p2 = (($signed(tmp_90_fu_305_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_3_fu_330_p2 = (($signed(tmp_91_fu_321_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_290_p2 = ((sX_4 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_348_p2 = ((add_ln313_reg_465 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_395_p2 = ((add_ln317_reg_494 == 32'd64) ? 1'b1 : 1'b0);

assign layer2_out_din = {{{{res_out_V_3_reg_524}, {res_out_V_2_reg_519}}, {res_out_V_1_reg_514}}, {res_out_V_0_reg_509}};

assign select_ln323_fu_410_p3 = ((grp_fu_271_p2[0:0] == 1'b1) ? 32'd2 : add_ln323_fu_405_p2);

assign select_ln328_fu_364_p3 = ((icmp_ln289_fu_290_p2[0:0] == 1'b1) ? 32'd2 : add_ln328_fu_358_p2);

assign tmp_90_fu_305_p4 = {{pY_4[31:1]}};

assign tmp_91_fu_321_p4 = {{pX_4_load_reg_460[31:1]}};

endmodule //myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s
