
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fallocate_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401280 <.init>:
  401280:	stp	x29, x30, [sp, #-16]!
  401284:	mov	x29, sp
  401288:	bl	401fe0 <ferror@plt+0x9c0>
  40128c:	ldp	x29, x30, [sp], #16
  401290:	ret

Disassembly of section .plt:

00000000004012a0 <memcpy@plt-0x20>:
  4012a0:	stp	x16, x30, [sp, #-16]!
  4012a4:	adrp	x16, 414000 <ferror@plt+0x129e0>
  4012a8:	ldr	x17, [x16, #4088]
  4012ac:	add	x16, x16, #0xff8
  4012b0:	br	x17
  4012b4:	nop
  4012b8:	nop
  4012bc:	nop

00000000004012c0 <memcpy@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4012c4:	ldr	x17, [x16]
  4012c8:	add	x16, x16, #0x0
  4012cc:	br	x17

00000000004012d0 <_exit@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4012d4:	ldr	x17, [x16, #8]
  4012d8:	add	x16, x16, #0x8
  4012dc:	br	x17

00000000004012e0 <strtoul@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4012e4:	ldr	x17, [x16, #16]
  4012e8:	add	x16, x16, #0x10
  4012ec:	br	x17

00000000004012f0 <strlen@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4012f4:	ldr	x17, [x16, #24]
  4012f8:	add	x16, x16, #0x18
  4012fc:	br	x17

0000000000401300 <fputs@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401304:	ldr	x17, [x16, #32]
  401308:	add	x16, x16, #0x20
  40130c:	br	x17

0000000000401310 <exit@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401314:	ldr	x17, [x16, #40]
  401318:	add	x16, x16, #0x28
  40131c:	br	x17

0000000000401320 <dup@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401324:	ldr	x17, [x16, #48]
  401328:	add	x16, x16, #0x30
  40132c:	br	x17

0000000000401330 <posix_fallocate@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401334:	ldr	x17, [x16, #56]
  401338:	add	x16, x16, #0x38
  40133c:	br	x17

0000000000401340 <strtoimax@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401344:	ldr	x17, [x16, #64]
  401348:	add	x16, x16, #0x40
  40134c:	br	x17

0000000000401350 <strtod@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401354:	ldr	x17, [x16, #72]
  401358:	add	x16, x16, #0x48
  40135c:	br	x17

0000000000401360 <__cxa_atexit@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401364:	ldr	x17, [x16, #80]
  401368:	add	x16, x16, #0x50
  40136c:	br	x17

0000000000401370 <fputc@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401374:	ldr	x17, [x16, #88]
  401378:	add	x16, x16, #0x58
  40137c:	br	x17

0000000000401380 <lseek@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401384:	ldr	x17, [x16, #96]
  401388:	add	x16, x16, #0x60
  40138c:	br	x17

0000000000401390 <snprintf@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401394:	ldr	x17, [x16, #104]
  401398:	add	x16, x16, #0x68
  40139c:	br	x17

00000000004013a0 <localeconv@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4013a4:	ldr	x17, [x16, #112]
  4013a8:	add	x16, x16, #0x70
  4013ac:	br	x17

00000000004013b0 <fileno@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4013b4:	ldr	x17, [x16, #120]
  4013b8:	add	x16, x16, #0x78
  4013bc:	br	x17

00000000004013c0 <fsync@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4013c4:	ldr	x17, [x16, #128]
  4013c8:	add	x16, x16, #0x80
  4013cc:	br	x17

00000000004013d0 <malloc@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4013d4:	ldr	x17, [x16, #136]
  4013d8:	add	x16, x16, #0x88
  4013dc:	br	x17

00000000004013e0 <open@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4013e4:	ldr	x17, [x16, #144]
  4013e8:	add	x16, x16, #0x90
  4013ec:	br	x17

00000000004013f0 <strncmp@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4013f4:	ldr	x17, [x16, #152]
  4013f8:	add	x16, x16, #0x98
  4013fc:	br	x17

0000000000401400 <bindtextdomain@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401404:	ldr	x17, [x16, #160]
  401408:	add	x16, x16, #0xa0
  40140c:	br	x17

0000000000401410 <__libc_start_main@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401414:	ldr	x17, [x16, #168]
  401418:	add	x16, x16, #0xa8
  40141c:	br	x17

0000000000401420 <fgetc@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401424:	ldr	x17, [x16, #176]
  401428:	add	x16, x16, #0xb0
  40142c:	br	x17

0000000000401430 <getpagesize@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401434:	ldr	x17, [x16, #184]
  401438:	add	x16, x16, #0xb8
  40143c:	br	x17

0000000000401440 <strdup@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401444:	ldr	x17, [x16, #192]
  401448:	add	x16, x16, #0xc0
  40144c:	br	x17

0000000000401450 <close@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401454:	ldr	x17, [x16, #200]
  401458:	add	x16, x16, #0xc8
  40145c:	br	x17

0000000000401460 <__gmon_start__@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401464:	ldr	x17, [x16, #208]
  401468:	add	x16, x16, #0xd0
  40146c:	br	x17

0000000000401470 <strtoumax@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401474:	ldr	x17, [x16, #216]
  401478:	add	x16, x16, #0xd8
  40147c:	br	x17

0000000000401480 <abort@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401484:	ldr	x17, [x16, #224]
  401488:	add	x16, x16, #0xe0
  40148c:	br	x17

0000000000401490 <posix_fadvise@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401494:	ldr	x17, [x16, #232]
  401498:	add	x16, x16, #0xe8
  40149c:	br	x17

00000000004014a0 <textdomain@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4014a4:	ldr	x17, [x16, #240]
  4014a8:	add	x16, x16, #0xf0
  4014ac:	br	x17

00000000004014b0 <getopt_long@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4014b4:	ldr	x17, [x16, #248]
  4014b8:	add	x16, x16, #0xf8
  4014bc:	br	x17

00000000004014c0 <strcmp@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4014c4:	ldr	x17, [x16, #256]
  4014c8:	add	x16, x16, #0x100
  4014cc:	br	x17

00000000004014d0 <warn@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4014d4:	ldr	x17, [x16, #264]
  4014d8:	add	x16, x16, #0x108
  4014dc:	br	x17

00000000004014e0 <__ctype_b_loc@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4014e4:	ldr	x17, [x16, #272]
  4014e8:	add	x16, x16, #0x110
  4014ec:	br	x17

00000000004014f0 <strtol@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4014f4:	ldr	x17, [x16, #280]
  4014f8:	add	x16, x16, #0x118
  4014fc:	br	x17

0000000000401500 <free@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401504:	ldr	x17, [x16, #288]
  401508:	add	x16, x16, #0x120
  40150c:	br	x17

0000000000401510 <vasprintf@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401514:	ldr	x17, [x16, #296]
  401518:	add	x16, x16, #0x128
  40151c:	br	x17

0000000000401520 <strndup@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401524:	ldr	x17, [x16, #304]
  401528:	add	x16, x16, #0x130
  40152c:	br	x17

0000000000401530 <strspn@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401534:	ldr	x17, [x16, #312]
  401538:	add	x16, x16, #0x138
  40153c:	br	x17

0000000000401540 <strchr@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401544:	ldr	x17, [x16, #320]
  401548:	add	x16, x16, #0x140
  40154c:	br	x17

0000000000401550 <pread@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401554:	ldr	x17, [x16, #328]
  401558:	add	x16, x16, #0x148
  40155c:	br	x17

0000000000401560 <fflush@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401564:	ldr	x17, [x16, #336]
  401568:	add	x16, x16, #0x150
  40156c:	br	x17

0000000000401570 <warnx@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401574:	ldr	x17, [x16, #344]
  401578:	add	x16, x16, #0x158
  40157c:	br	x17

0000000000401580 <__fxstat@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401584:	ldr	x17, [x16, #352]
  401588:	add	x16, x16, #0x160
  40158c:	br	x17

0000000000401590 <dcgettext@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401594:	ldr	x17, [x16, #360]
  401598:	add	x16, x16, #0x168
  40159c:	br	x17

00000000004015a0 <errx@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4015a4:	ldr	x17, [x16, #368]
  4015a8:	add	x16, x16, #0x170
  4015ac:	br	x17

00000000004015b0 <fallocate@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4015b4:	ldr	x17, [x16, #376]
  4015b8:	add	x16, x16, #0x178
  4015bc:	br	x17

00000000004015c0 <strcspn@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4015c4:	ldr	x17, [x16, #384]
  4015c8:	add	x16, x16, #0x180
  4015cc:	br	x17

00000000004015d0 <printf@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4015d4:	ldr	x17, [x16, #392]
  4015d8:	add	x16, x16, #0x188
  4015dc:	br	x17

00000000004015e0 <__errno_location@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4015e4:	ldr	x17, [x16, #400]
  4015e8:	add	x16, x16, #0x190
  4015ec:	br	x17

00000000004015f0 <fprintf@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4015f4:	ldr	x17, [x16, #408]
  4015f8:	add	x16, x16, #0x198
  4015fc:	br	x17

0000000000401600 <err@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401604:	ldr	x17, [x16, #416]
  401608:	add	x16, x16, #0x1a0
  40160c:	br	x17

0000000000401610 <setlocale@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401614:	ldr	x17, [x16, #424]
  401618:	add	x16, x16, #0x1a8
  40161c:	br	x17

0000000000401620 <ferror@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401624:	ldr	x17, [x16, #432]
  401628:	add	x16, x16, #0x1b0
  40162c:	br	x17

Disassembly of section .text:

0000000000401630 <.text>:
  401630:	stp	x29, x30, [sp, #-288]!
  401634:	mov	x29, sp
  401638:	stp	x19, x20, [sp, #16]
  40163c:	adrp	x19, 403000 <ferror@plt+0x19e0>
  401640:	add	x19, x19, #0xac7
  401644:	stp	x21, x22, [sp, #32]
  401648:	mov	w22, w0
  40164c:	mov	w0, #0x6                   	// #6
  401650:	stp	x23, x24, [sp, #48]
  401654:	mov	x23, x1
  401658:	adrp	x1, 403000 <ferror@plt+0x19e0>
  40165c:	add	x1, x1, #0xd8f
  401660:	stp	x25, x26, [sp, #64]
  401664:	adrp	x20, 404000 <ferror@plt+0x29e0>
  401668:	stp	x27, x28, [sp, #80]
  40166c:	adrp	x26, 403000 <ferror@plt+0x19e0>
  401670:	add	x20, x20, #0x48
  401674:	stp	xzr, xzr, [sp, #144]
  401678:	bl	401610 <setlocale@plt>
  40167c:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401680:	add	x1, x1, #0xab5
  401684:	mov	x0, x19
  401688:	bl	401400 <bindtextdomain@plt>
  40168c:	add	x26, x26, #0xe6f
  401690:	mov	x0, x19
  401694:	adrp	x27, 404000 <ferror@plt+0x29e0>
  401698:	bl	4014a0 <textdomain@plt>
  40169c:	mov	x28, #0x0                   	// #0
  4016a0:	adrp	x0, 402000 <ferror@plt+0x9e0>
  4016a4:	add	x0, x0, #0x128
  4016a8:	bl	403a20 <ferror@plt+0x2400>
  4016ac:	mov	x19, #0xfffffffffffffffe    	// #-2
  4016b0:	add	x0, x27, #0x18
  4016b4:	mov	w25, #0x0                   	// #0
  4016b8:	mov	w24, #0x0                   	// #0
  4016bc:	mov	w21, #0x0                   	// #0
  4016c0:	str	x0, [sp, #104]
  4016c4:	mov	x3, x20
  4016c8:	mov	x2, x26
  4016cc:	mov	x1, x23
  4016d0:	mov	w0, w22
  4016d4:	mov	x4, #0x0                   	// #0
  4016d8:	bl	4014b0 <getopt_long@plt>
  4016dc:	cmn	w0, #0x1
  4016e0:	b.eq	401b28 <ferror@plt+0x508>  // b.none
  4016e4:	add	x27, x20, #0x1a0
  4016e8:	add	x1, sp, #0x90
  4016ec:	b	401720 <ferror@plt+0x100>
  4016f0:	b.eq	40170c <ferror@plt+0xec>  // b.none
  4016f4:	add	x2, x2, #0x4
  4016f8:	ldr	w3, [x2]
  4016fc:	cbz	w3, 401718 <ferror@plt+0xf8>
  401700:	cmp	w0, w3
  401704:	b.ge	4016f0 <ferror@plt+0xd0>  // b.tcont
  401708:	b	401718 <ferror@plt+0xf8>
  40170c:	ldr	w2, [x1]
  401710:	cbnz	w2, 401758 <ferror@plt+0x138>
  401714:	str	w0, [x1]
  401718:	add	x27, x27, #0x40
  40171c:	add	x1, x1, #0x4
  401720:	ldr	w2, [x27]
  401724:	cbz	w2, 401730 <ferror@plt+0x110>
  401728:	cmp	w0, w2
  40172c:	b.ge	401808 <ferror@plt+0x1e8>  // b.tcont
  401730:	cmp	w0, #0x56
  401734:	b.eq	401ac0 <ferror@plt+0x4a0>  // b.none
  401738:	sub	w0, w0, #0x63
  40173c:	cmp	w0, #0x17
  401740:	b.hi	401aec <ferror@plt+0x4cc>  // b.pmore
  401744:	ldr	x1, [sp, #104]
  401748:	ldrh	w0, [x1, w0, uxtw #1]
  40174c:	adr	x1, 401758 <ferror@plt+0x138>
  401750:	add	x0, x1, w0, sxth #2
  401754:	br	x0
  401758:	cmp	w0, w2
  40175c:	b.eq	401718 <ferror@plt+0xf8>  // b.none
  401760:	adrp	x19, 415000 <ferror@plt+0x139e0>
  401764:	mov	w2, #0x5                   	// #5
  401768:	adrp	x1, 403000 <ferror@plt+0x19e0>
  40176c:	mov	x0, #0x0                   	// #0
  401770:	ldr	x21, [x19, #464]
  401774:	add	x1, x1, #0xad2
  401778:	bl	401590 <dcgettext@plt>
  40177c:	adrp	x23, 403000 <ferror@plt+0x19e0>
  401780:	adrp	x1, 415000 <ferror@plt+0x139e0>
  401784:	adrp	x22, 403000 <ferror@plt+0x19e0>
  401788:	add	x23, x23, #0xaf4
  40178c:	add	x22, x22, #0xfab
  401790:	ldr	x2, [x1, #496]
  401794:	mov	x1, x0
  401798:	mov	x0, x21
  40179c:	mov	x21, #0x0                   	// #0
  4017a0:	bl	4015f0 <fprintf@plt>
  4017a4:	ldr	w0, [x27, x21]
  4017a8:	cbz	w0, 4017f4 <ferror@plt+0x1d4>
  4017ac:	mov	x1, x20
  4017b0:	b	4017c4 <ferror@plt+0x1a4>
  4017b4:	ldr	w3, [x1, #24]
  4017b8:	cmp	w0, w3
  4017bc:	b.eq	401f50 <ferror@plt+0x930>  // b.none
  4017c0:	add	x1, x1, #0x20
  4017c4:	ldr	x2, [x1]
  4017c8:	cbnz	x2, 4017b4 <ferror@plt+0x194>
  4017cc:	sub	w1, w0, #0x21
  4017d0:	cmp	w1, #0x5d
  4017d4:	b.hi	4017e8 <ferror@plt+0x1c8>  // b.pmore
  4017d8:	mov	w2, w0
  4017dc:	mov	x1, x23
  4017e0:	ldr	x0, [x19, #464]
  4017e4:	bl	4015f0 <fprintf@plt>
  4017e8:	add	x21, x21, #0x4
  4017ec:	cmp	x21, #0x3c
  4017f0:	b.ne	4017a4 <ferror@plt+0x184>  // b.any
  4017f4:	ldr	x1, [x19, #464]
  4017f8:	mov	w0, #0xa                   	// #10
  4017fc:	bl	401370 <fputc@plt>
  401800:	mov	w0, #0x1                   	// #1
  401804:	b	401abc <ferror@plt+0x49c>
  401808:	mov	x2, x27
  40180c:	b	4016f8 <ferror@plt+0xd8>
  401810:	mov	w25, #0x1                   	// #1
  401814:	b	4016c4 <ferror@plt+0xa4>
  401818:	orr	w21, w21, #0x8
  40181c:	b	4016c4 <ferror@plt+0xa4>
  401820:	orr	w21, w21, #0x20
  401824:	b	4016c4 <ferror@plt+0xa4>
  401828:	adrp	x0, 415000 <ferror@plt+0x139e0>
  40182c:	add	x1, sp, #0xa0
  401830:	ldr	x0, [x0, #472]
  401834:	bl	402770 <ferror@plt+0x1150>
  401838:	cmp	w0, #0x0
  40183c:	ldr	x19, [sp, #160]
  401840:	csinv	x19, x19, xzr, eq  // eq = none
  401844:	b	4016c4 <ferror@plt+0xa4>
  401848:	orr	w21, w21, #0x1
  40184c:	b	4016c4 <ferror@plt+0xa4>
  401850:	adrp	x0, 415000 <ferror@plt+0x139e0>
  401854:	add	x1, sp, #0xa0
  401858:	ldr	x0, [x0, #472]
  40185c:	bl	402770 <ferror@plt+0x1150>
  401860:	cmp	w0, #0x0
  401864:	ldr	x5, [sp, #160]
  401868:	csinv	x28, x5, xzr, eq  // eq = none
  40186c:	b	4016c4 <ferror@plt+0xa4>
  401870:	orr	w21, w21, #0x3
  401874:	b	4016c4 <ferror@plt+0xa4>
  401878:	orr	w21, w21, #0x10
  40187c:	b	4016c4 <ferror@plt+0xa4>
  401880:	adrp	x1, 415000 <ferror@plt+0x139e0>
  401884:	ldr	w0, [x1, #512]
  401888:	add	w0, w0, #0x1
  40188c:	str	w0, [x1, #512]
  401890:	b	4016c4 <ferror@plt+0xa4>
  401894:	adrp	x0, 415000 <ferror@plt+0x139e0>
  401898:	mov	w2, #0x5                   	// #5
  40189c:	adrp	x1, 403000 <ferror@plt+0x19e0>
  4018a0:	add	x1, x1, #0xaf9
  4018a4:	ldr	x19, [x0, #488]
  4018a8:	mov	x0, #0x0                   	// #0
  4018ac:	bl	401590 <dcgettext@plt>
  4018b0:	mov	x1, x19
  4018b4:	bl	401300 <fputs@plt>
  4018b8:	mov	w2, #0x5                   	// #5
  4018bc:	adrp	x1, 403000 <ferror@plt+0x19e0>
  4018c0:	mov	x0, #0x0                   	// #0
  4018c4:	add	x1, x1, #0xb02
  4018c8:	bl	401590 <dcgettext@plt>
  4018cc:	adrp	x1, 415000 <ferror@plt+0x139e0>
  4018d0:	ldr	x2, [x1, #496]
  4018d4:	mov	x1, x0
  4018d8:	mov	x0, x19
  4018dc:	bl	4015f0 <fprintf@plt>
  4018e0:	mov	x1, x19
  4018e4:	mov	w0, #0xa                   	// #10
  4018e8:	bl	401370 <fputc@plt>
  4018ec:	mov	w2, #0x5                   	// #5
  4018f0:	adrp	x1, 403000 <ferror@plt+0x19e0>
  4018f4:	mov	x0, #0x0                   	// #0
  4018f8:	add	x1, x1, #0xb1c
  4018fc:	bl	401590 <dcgettext@plt>
  401900:	mov	x1, x19
  401904:	bl	401300 <fputs@plt>
  401908:	mov	w2, #0x5                   	// #5
  40190c:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401910:	mov	x0, #0x0                   	// #0
  401914:	add	x1, x1, #0xb54
  401918:	bl	401590 <dcgettext@plt>
  40191c:	mov	x1, x19
  401920:	bl	401300 <fputs@plt>
  401924:	mov	w2, #0x5                   	// #5
  401928:	adrp	x1, 403000 <ferror@plt+0x19e0>
  40192c:	mov	x0, #0x0                   	// #0
  401930:	add	x1, x1, #0xb5f
  401934:	bl	401590 <dcgettext@plt>
  401938:	mov	x1, x19
  40193c:	bl	401300 <fputs@plt>
  401940:	mov	w2, #0x5                   	// #5
  401944:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401948:	mov	x0, #0x0                   	// #0
  40194c:	add	x1, x1, #0xb93
  401950:	bl	401590 <dcgettext@plt>
  401954:	mov	x1, x19
  401958:	bl	401300 <fputs@plt>
  40195c:	mov	w2, #0x5                   	// #5
  401960:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401964:	mov	x0, #0x0                   	// #0
  401968:	add	x1, x1, #0xbcf
  40196c:	bl	401590 <dcgettext@plt>
  401970:	mov	x1, x19
  401974:	bl	401300 <fputs@plt>
  401978:	mov	w2, #0x5                   	// #5
  40197c:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401980:	mov	x0, #0x0                   	// #0
  401984:	add	x1, x1, #0xc15
  401988:	bl	401590 <dcgettext@plt>
  40198c:	mov	x1, x19
  401990:	bl	401300 <fputs@plt>
  401994:	mov	w2, #0x5                   	// #5
  401998:	adrp	x1, 403000 <ferror@plt+0x19e0>
  40199c:	mov	x0, #0x0                   	// #0
  4019a0:	add	x1, x1, #0xc52
  4019a4:	bl	401590 <dcgettext@plt>
  4019a8:	mov	x1, x19
  4019ac:	bl	401300 <fputs@plt>
  4019b0:	mov	w2, #0x5                   	// #5
  4019b4:	adrp	x1, 403000 <ferror@plt+0x19e0>
  4019b8:	mov	x0, #0x0                   	// #0
  4019bc:	add	x1, x1, #0xc90
  4019c0:	bl	401590 <dcgettext@plt>
  4019c4:	mov	x1, x19
  4019c8:	bl	401300 <fputs@plt>
  4019cc:	mov	w2, #0x5                   	// #5
  4019d0:	adrp	x1, 403000 <ferror@plt+0x19e0>
  4019d4:	mov	x0, #0x0                   	// #0
  4019d8:	add	x1, x1, #0xccd
  4019dc:	bl	401590 <dcgettext@plt>
  4019e0:	mov	x1, x19
  4019e4:	bl	401300 <fputs@plt>
  4019e8:	mov	w2, #0x5                   	// #5
  4019ec:	adrp	x1, 403000 <ferror@plt+0x19e0>
  4019f0:	mov	x0, #0x0                   	// #0
  4019f4:	add	x1, x1, #0xd0d
  4019f8:	bl	401590 <dcgettext@plt>
  4019fc:	mov	x1, x19
  401a00:	bl	401300 <fputs@plt>
  401a04:	mov	w2, #0x5                   	// #5
  401a08:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401a0c:	mov	x0, #0x0                   	// #0
  401a10:	add	x1, x1, #0xd4a
  401a14:	bl	401590 <dcgettext@plt>
  401a18:	mov	x1, x19
  401a1c:	bl	401300 <fputs@plt>
  401a20:	mov	w2, #0x5                   	// #5
  401a24:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401a28:	mov	x0, #0x0                   	// #0
  401a2c:	add	x1, x1, #0xd90
  401a30:	bl	401590 <dcgettext@plt>
  401a34:	mov	x1, x19
  401a38:	bl	401300 <fputs@plt>
  401a3c:	mov	x1, x19
  401a40:	mov	w0, #0xa                   	// #10
  401a44:	bl	401370 <fputc@plt>
  401a48:	mov	w2, #0x5                   	// #5
  401a4c:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401a50:	mov	x0, #0x0                   	// #0
  401a54:	add	x1, x1, #0xdb4
  401a58:	bl	401590 <dcgettext@plt>
  401a5c:	mov	x19, x0
  401a60:	mov	w2, #0x5                   	// #5
  401a64:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401a68:	mov	x0, #0x0                   	// #0
  401a6c:	add	x1, x1, #0xdc6
  401a70:	bl	401590 <dcgettext@plt>
  401a74:	mov	x4, x0
  401a78:	adrp	x3, 403000 <ferror@plt+0x19e0>
  401a7c:	add	x3, x3, #0xdd6
  401a80:	mov	x2, x19
  401a84:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401a88:	adrp	x0, 403000 <ferror@plt+0x19e0>
  401a8c:	add	x1, x1, #0xde5
  401a90:	add	x0, x0, #0xdf1
  401a94:	bl	4015d0 <printf@plt>
  401a98:	mov	w2, #0x5                   	// #5
  401a9c:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401aa0:	mov	x0, #0x0                   	// #0
  401aa4:	add	x1, x1, #0xe02
  401aa8:	bl	401590 <dcgettext@plt>
  401aac:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401ab0:	add	x1, x1, #0xe1d
  401ab4:	bl	4015d0 <printf@plt>
  401ab8:	mov	w0, #0x0                   	// #0
  401abc:	bl	401310 <exit@plt>
  401ac0:	mov	w2, #0x5                   	// #5
  401ac4:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401ac8:	mov	x0, #0x0                   	// #0
  401acc:	add	x1, x1, #0xe2a
  401ad0:	bl	401590 <dcgettext@plt>
  401ad4:	adrp	x1, 415000 <ferror@plt+0x139e0>
  401ad8:	adrp	x2, 403000 <ferror@plt+0x19e0>
  401adc:	add	x2, x2, #0xe36
  401ae0:	ldr	x1, [x1, #496]
  401ae4:	bl	4015d0 <printf@plt>
  401ae8:	b	401ab8 <ferror@plt+0x498>
  401aec:	adrp	x0, 415000 <ferror@plt+0x139e0>
  401af0:	mov	w2, #0x5                   	// #5
  401af4:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401af8:	add	x1, x1, #0xe48
  401afc:	ldr	x19, [x0, #464]
  401b00:	mov	x0, #0x0                   	// #0
  401b04:	bl	401590 <dcgettext@plt>
  401b08:	adrp	x1, 415000 <ferror@plt+0x139e0>
  401b0c:	ldr	x2, [x1, #496]
  401b10:	mov	x1, x0
  401b14:	mov	x0, x19
  401b18:	bl	4015f0 <fprintf@plt>
  401b1c:	b	401800 <ferror@plt+0x1e0>
  401b20:	mov	w24, #0x1                   	// #1
  401b24:	b	4016c4 <ferror@plt+0xa4>
  401b28:	adrp	x1, 415000 <ferror@plt+0x139e0>
  401b2c:	ldr	w0, [x1, #480]
  401b30:	cmp	w0, w22
  401b34:	b.ne	401b58 <ferror@plt+0x538>  // b.any
  401b38:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401b3c:	add	x1, x1, #0xe7e
  401b40:	mov	w2, #0x5                   	// #5
  401b44:	mov	x0, #0x0                   	// #0
  401b48:	bl	401590 <dcgettext@plt>
  401b4c:	mov	x1, x0
  401b50:	mov	w0, #0x1                   	// #1
  401b54:	bl	4015a0 <errx@plt>
  401b58:	add	w2, w0, #0x1
  401b5c:	str	w2, [x1, #480]
  401b60:	adrp	x1, 415000 <ferror@plt+0x139e0>
  401b64:	str	x1, [sp, #120]
  401b68:	ldr	x0, [x23, w0, sxtw #3]
  401b6c:	add	x23, x1, #0x200
  401b70:	cmp	w2, w22
  401b74:	str	x0, [x23, #8]
  401b78:	b.eq	401b8c <ferror@plt+0x56c>  // b.none
  401b7c:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401b80:	mov	w2, #0x5                   	// #5
  401b84:	add	x1, x1, #0xe94
  401b88:	b	401b44 <ferror@plt+0x524>
  401b8c:	cmn	x19, #0x2
  401b90:	cbz	w24, 401bac <ferror@plt+0x58c>
  401b94:	b.eq	401f60 <ferror@plt+0x940>  // b.none
  401b98:	tbz	x19, #63, 401f64 <ferror@plt+0x944>
  401b9c:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401ba0:	mov	w2, #0x5                   	// #5
  401ba4:	add	x1, x1, #0xeb3
  401ba8:	b	401b44 <ferror@plt+0x524>
  401bac:	b.ne	401bc0 <ferror@plt+0x5a0>  // b.any
  401bb0:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401bb4:	mov	w2, #0x5                   	// #5
  401bb8:	add	x1, x1, #0xed2
  401bbc:	b	401b44 <ferror@plt+0x524>
  401bc0:	cmp	x19, #0x0
  401bc4:	b.le	401b9c <ferror@plt+0x57c>
  401bc8:	tbz	x28, #63, 401bdc <ferror@plt+0x5bc>
  401bcc:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401bd0:	mov	w2, #0x5                   	// #5
  401bd4:	add	x1, x1, #0xeef
  401bd8:	b	401b44 <ferror@plt+0x524>
  401bdc:	cmp	w21, #0x0
  401be0:	mov	w1, #0x42                  	// #66
  401be4:	mov	w2, #0x2                   	// #2
  401be8:	csel	w1, w1, w2, eq  // eq = none
  401bec:	mov	w2, #0x1b6                 	// #438
  401bf0:	bl	4013e0 <open@plt>
  401bf4:	mov	w20, w0
  401bf8:	tbz	w0, #31, 401c1c <ferror@plt+0x5fc>
  401bfc:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401c00:	add	x1, x1, #0xf0e
  401c04:	mov	w2, #0x5                   	// #5
  401c08:	mov	x0, #0x0                   	// #0
  401c0c:	bl	401590 <dcgettext@plt>
  401c10:	mov	x1, x0
  401c14:	ldr	x2, [x23, #8]
  401c18:	b	401cb0 <ferror@plt+0x690>
  401c1c:	cbz	w24, 401f08 <ferror@plt+0x8e8>
  401c20:	cbz	x19, 401c28 <ferror@plt+0x608>
  401c24:	add	x19, x19, x28
  401c28:	bl	401430 <getpagesize@plt>
  401c2c:	lsl	w24, w0, #8
  401c30:	add	x1, sp, #0xa0
  401c34:	sxtw	x0, w24
  401c38:	str	x0, [sp, #104]
  401c3c:	mov	w0, w20
  401c40:	bl	403a30 <ferror@plt+0x2410>
  401c44:	cbz	w0, 401c58 <ferror@plt+0x638>
  401c48:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401c4c:	mov	w2, #0x5                   	// #5
  401c50:	add	x1, x1, #0xf1d
  401c54:	b	401c08 <ferror@plt+0x5e8>
  401c58:	ldrsw	x0, [sp, #216]
  401c5c:	mov	x1, x28
  401c60:	mov	w2, #0x0                   	// #0
  401c64:	str	x0, [sp, #112]
  401c68:	mov	w0, w20
  401c6c:	bl	401380 <lseek@plt>
  401c70:	tbz	x0, #63, 401c84 <ferror@plt+0x664>
  401c74:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401c78:	mov	w2, #0x5                   	// #5
  401c7c:	add	x1, x1, #0xf2f
  401c80:	b	401c08 <ferror@plt+0x5e8>
  401c84:	ldr	x0, [sp, #112]
  401c88:	add	x21, x0, #0x8
  401c8c:	mov	x0, x21
  401c90:	bl	4013d0 <malloc@plt>
  401c94:	cmp	x0, #0x0
  401c98:	mov	x22, x0
  401c9c:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  401ca0:	b.eq	401ef4 <ferror@plt+0x8d4>  // b.none
  401ca4:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401ca8:	mov	x2, x21
  401cac:	add	x1, x1, #0xf41
  401cb0:	mov	w0, #0x1                   	// #1
  401cb4:	bl	401600 <err@plt>
  401cb8:	cmp	x19, #0x0
  401cbc:	cset	w3, ne  // ne = any
  401cc0:	str	w3, [sp, #128]
  401cc4:	cmp	w3, #0x0
  401cc8:	ccmp	x28, x19, #0x1, ne  // ne = any
  401ccc:	b.ge	401d98 <ferror@plt+0x778>  // b.tcont
  401cd0:	mov	x1, x28
  401cd4:	mov	w0, w20
  401cd8:	mov	w2, #0x4                   	// #4
  401cdc:	bl	401380 <lseek@plt>
  401ce0:	ldr	w3, [sp, #128]
  401ce4:	cmp	w3, #0x0
  401ce8:	ccmp	x19, x0, #0x0, ne  // ne = any
  401cec:	csel	x24, x0, x19, ge  // ge = tcont
  401cf0:	cmp	x28, #0x0
  401cf4:	ccmp	x24, #0x0, #0x1, ge  // ge = tcont
  401cf8:	b.lt	401d98 <ferror@plt+0x778>  // b.tstop
  401cfc:	mov	x2, x24
  401d00:	mov	x1, x28
  401d04:	mov	w0, w20
  401d08:	mov	w3, #0x2                   	// #2
  401d0c:	bl	401490 <posix_fadvise@plt>
  401d10:	cmp	x24, x28
  401d14:	b.le	401d44 <ferror@plt+0x724>
  401d18:	ldr	x2, [sp, #112]
  401d1c:	mov	x3, x28
  401d20:	mov	x1, x22
  401d24:	mov	w0, w20
  401d28:	bl	401550 <pread@plt>
  401d2c:	mov	x6, x0
  401d30:	cmp	x0, #0x0
  401d34:	b.ge	401e34 <ferror@plt+0x814>  // b.tcont
  401d38:	bl	4015e0 <__errno_location@plt>
  401d3c:	ldr	w0, [x0]
  401d40:	cbnz	w0, 401e24 <ferror@plt+0x804>
  401d44:	cbz	x21, 401d60 <ferror@plt+0x740>
  401d48:	add	x25, x25, x21
  401d4c:	mov	x3, x21
  401d50:	mov	x2, x26
  401d54:	mov	w0, w20
  401d58:	mov	w1, #0x3                   	// #3
  401d5c:	bl	40219c <ferror@plt+0xb7c>
  401d60:	cmp	x19, #0x0
  401d64:	ccmp	x28, x19, #0x1, ne  // ne = any
  401d68:	b.ge	401d98 <ferror@plt+0x778>  // b.tcont
  401d6c:	mov	x1, x28
  401d70:	mov	w0, w20
  401d74:	mov	w2, #0x3                   	// #3
  401d78:	bl	401380 <lseek@plt>
  401d7c:	mov	x28, x0
  401d80:	cmn	x0, #0x1
  401d84:	b.ne	401cb8 <ferror@plt+0x698>  // b.any
  401d88:	bl	4015e0 <__errno_location@plt>
  401d8c:	ldr	w0, [x0]
  401d90:	cmp	w0, #0x6
  401d94:	b.ne	401cb8 <ferror@plt+0x698>  // b.any
  401d98:	mov	x0, x22
  401d9c:	bl	401500 <free@plt>
  401da0:	ldr	x0, [sp, #120]
  401da4:	ldr	w0, [x0, #512]
  401da8:	cbz	w0, 401df8 <ferror@plt+0x7d8>
  401dac:	mov	x1, x25
  401db0:	mov	w0, #0x3                   	// #3
  401db4:	bl	403018 <ferror@plt+0x19f8>
  401db8:	mov	x19, x0
  401dbc:	adrp	x0, 415000 <ferror@plt+0x139e0>
  401dc0:	mov	w2, #0x5                   	// #5
  401dc4:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401dc8:	add	x1, x1, #0xf6b
  401dcc:	ldr	x21, [x0, #488]
  401dd0:	mov	x0, #0x0                   	// #0
  401dd4:	bl	401590 <dcgettext@plt>
  401dd8:	mov	x1, x0
  401ddc:	ldr	x2, [x23, #8]
  401de0:	mov	x4, x25
  401de4:	mov	x3, x19
  401de8:	mov	x0, x21
  401dec:	bl	4015f0 <fprintf@plt>
  401df0:	mov	x0, x19
  401df4:	bl	401500 <free@plt>
  401df8:	mov	w0, w20
  401dfc:	bl	4013c0 <fsync@plt>
  401e00:	mov	w19, w0
  401e04:	mov	w0, w20
  401e08:	bl	401450 <close@plt>
  401e0c:	orr	w19, w19, w0
  401e10:	cbz	w19, 401f70 <ferror@plt+0x950>
  401e14:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401e18:	mov	w2, #0x5                   	// #5
  401e1c:	add	x1, x1, #0xf9a
  401e20:	b	401c08 <ferror@plt+0x5e8>
  401e24:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	add	x1, x1, #0xf5b
  401e30:	b	401c08 <ferror@plt+0x5e8>
  401e34:	b.eq	401d44 <ferror@plt+0x724>  // b.none
  401e38:	sub	x0, x24, x0
  401e3c:	cmp	x28, x0
  401e40:	b.le	401e50 <ferror@plt+0x830>
  401e44:	sub	x6, x24, x28
  401e48:	cmp	x6, #0x0
  401e4c:	b.le	401d44 <ferror@plt+0x724>
  401e50:	add	x2, x22, x6
  401e54:	mov	x1, x22
  401e58:	mov	x0, #0x101010101010101     	// #72340172838076673
  401e5c:	str	x0, [x22, x6]
  401e60:	mov	x0, x1
  401e64:	ldr	x3, [x1], #8
  401e68:	cbz	x3, 401e60 <ferror@plt+0x840>
  401e6c:	ldrsb	w1, [x0], #1
  401e70:	cbz	w1, 401e6c <ferror@plt+0x84c>
  401e74:	cmp	x2, x0
  401e78:	b.cs	401ec4 <ferror@plt+0x8a4>  // b.hs, b.nlast
  401e7c:	cmp	x21, #0x0
  401e80:	add	x21, x21, x6
  401e84:	csel	x26, x26, x28, ne  // ne = any
  401e88:	ldr	x0, [sp, #104]
  401e8c:	sub	x2, x28, x27
  401e90:	cmp	x2, x0
  401e94:	b.le	401ebc <ferror@plt+0x89c>
  401e98:	udiv	x2, x2, x0
  401e9c:	mov	x1, x27
  401ea0:	mov	w3, #0x4                   	// #4
  401ea4:	mul	x2, x0, x2
  401ea8:	mov	w0, w20
  401eac:	stp	x2, x6, [sp, #128]
  401eb0:	bl	401490 <posix_fadvise@plt>
  401eb4:	ldp	x2, x6, [sp, #128]
  401eb8:	add	x27, x27, x2
  401ebc:	add	x28, x28, x6
  401ec0:	b	401d10 <ferror@plt+0x6f0>
  401ec4:	cbz	x21, 401e88 <ferror@plt+0x868>
  401ec8:	mov	x3, x21
  401ecc:	mov	x2, x26
  401ed0:	mov	w0, w20
  401ed4:	mov	w1, #0x3                   	// #3
  401ed8:	str	x6, [sp, #128]
  401edc:	bl	40219c <ferror@plt+0xb7c>
  401ee0:	add	x25, x25, x21
  401ee4:	mov	x26, #0x0                   	// #0
  401ee8:	mov	x21, #0x0                   	// #0
  401eec:	ldr	x6, [sp, #128]
  401ef0:	b	401e88 <ferror@plt+0x868>
  401ef4:	mov	x27, x28
  401ef8:	mov	x25, #0x0                   	// #0
  401efc:	mov	x21, #0x0                   	// #0
  401f00:	mov	x26, #0x0                   	// #0
  401f04:	b	401d60 <ferror@plt+0x740>
  401f08:	cbz	w25, 401f3c <ferror@plt+0x91c>
  401f0c:	mov	x2, x19
  401f10:	mov	x1, x28
  401f14:	bl	401330 <posix_fallocate@plt>
  401f18:	tbz	w0, #31, 401df8 <ferror@plt+0x7d8>
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	adrp	x1, 403000 <ferror@plt+0x19e0>
  401f24:	mov	x0, #0x0                   	// #0
  401f28:	add	x1, x1, #0xaa4
  401f2c:	bl	401590 <dcgettext@plt>
  401f30:	mov	x1, x0
  401f34:	mov	w0, #0x1                   	// #1
  401f38:	bl	401600 <err@plt>
  401f3c:	mov	x3, x19
  401f40:	mov	x2, x28
  401f44:	mov	w1, w21
  401f48:	bl	40219c <ferror@plt+0xb7c>
  401f4c:	b	401df8 <ferror@plt+0x7d8>
  401f50:	ldr	x0, [x19, #464]
  401f54:	mov	x1, x22
  401f58:	bl	4015f0 <fprintf@plt>
  401f5c:	b	4017e8 <ferror@plt+0x1c8>
  401f60:	mov	x19, #0x0                   	// #0
  401f64:	tbnz	x28, #63, 401bcc <ferror@plt+0x5ac>
  401f68:	mov	w1, #0x2                   	// #2
  401f6c:	b	401bec <ferror@plt+0x5cc>
  401f70:	mov	w0, #0x0                   	// #0
  401f74:	ldp	x19, x20, [sp, #16]
  401f78:	ldp	x21, x22, [sp, #32]
  401f7c:	ldp	x23, x24, [sp, #48]
  401f80:	ldp	x25, x26, [sp, #64]
  401f84:	ldp	x27, x28, [sp, #80]
  401f88:	ldp	x29, x30, [sp], #288
  401f8c:	ret
  401f90:	mov	x29, #0x0                   	// #0
  401f94:	mov	x30, #0x0                   	// #0
  401f98:	mov	x5, x0
  401f9c:	ldr	x1, [sp]
  401fa0:	add	x2, sp, #0x8
  401fa4:	mov	x6, sp
  401fa8:	movz	x0, #0x0, lsl #48
  401fac:	movk	x0, #0x0, lsl #32
  401fb0:	movk	x0, #0x40, lsl #16
  401fb4:	movk	x0, #0x1630
  401fb8:	movz	x3, #0x0, lsl #48
  401fbc:	movk	x3, #0x0, lsl #32
  401fc0:	movk	x3, #0x40, lsl #16
  401fc4:	movk	x3, #0x3998
  401fc8:	movz	x4, #0x0, lsl #48
  401fcc:	movk	x4, #0x0, lsl #32
  401fd0:	movk	x4, #0x40, lsl #16
  401fd4:	movk	x4, #0x3a18
  401fd8:	bl	401410 <__libc_start_main@plt>
  401fdc:	bl	401480 <abort@plt>
  401fe0:	adrp	x0, 414000 <ferror@plt+0x129e0>
  401fe4:	ldr	x0, [x0, #4064]
  401fe8:	cbz	x0, 401ff0 <ferror@plt+0x9d0>
  401fec:	b	401460 <__gmon_start__@plt>
  401ff0:	ret
  401ff4:	adrp	x0, 415000 <ferror@plt+0x139e0>
  401ff8:	add	x1, x0, #0x1d0
  401ffc:	adrp	x0, 415000 <ferror@plt+0x139e0>
  402000:	add	x0, x0, #0x1d0
  402004:	cmp	x1, x0
  402008:	b.eq	402034 <ferror@plt+0xa14>  // b.none
  40200c:	sub	sp, sp, #0x10
  402010:	adrp	x1, 403000 <ferror@plt+0x19e0>
  402014:	ldr	x1, [x1, #2648]
  402018:	str	x1, [sp, #8]
  40201c:	cbz	x1, 40202c <ferror@plt+0xa0c>
  402020:	mov	x16, x1
  402024:	add	sp, sp, #0x10
  402028:	br	x16
  40202c:	add	sp, sp, #0x10
  402030:	ret
  402034:	ret
  402038:	adrp	x0, 415000 <ferror@plt+0x139e0>
  40203c:	add	x1, x0, #0x1d0
  402040:	adrp	x0, 415000 <ferror@plt+0x139e0>
  402044:	add	x0, x0, #0x1d0
  402048:	sub	x1, x1, x0
  40204c:	mov	x2, #0x2                   	// #2
  402050:	asr	x1, x1, #3
  402054:	sdiv	x1, x1, x2
  402058:	cbz	x1, 402084 <ferror@plt+0xa64>
  40205c:	sub	sp, sp, #0x10
  402060:	adrp	x2, 403000 <ferror@plt+0x19e0>
  402064:	ldr	x2, [x2, #2656]
  402068:	str	x2, [sp, #8]
  40206c:	cbz	x2, 40207c <ferror@plt+0xa5c>
  402070:	mov	x16, x2
  402074:	add	sp, sp, #0x10
  402078:	br	x16
  40207c:	add	sp, sp, #0x10
  402080:	ret
  402084:	ret
  402088:	stp	x29, x30, [sp, #-32]!
  40208c:	mov	x29, sp
  402090:	str	x19, [sp, #16]
  402094:	adrp	x19, 415000 <ferror@plt+0x139e0>
  402098:	ldrb	w0, [x19, #504]
  40209c:	cbnz	w0, 4020ac <ferror@plt+0xa8c>
  4020a0:	bl	401ff4 <ferror@plt+0x9d4>
  4020a4:	mov	w0, #0x1                   	// #1
  4020a8:	strb	w0, [x19, #504]
  4020ac:	ldr	x19, [sp, #16]
  4020b0:	ldp	x29, x30, [sp], #32
  4020b4:	ret
  4020b8:	b	402038 <ferror@plt+0xa18>
  4020bc:	stp	x29, x30, [sp, #-32]!
  4020c0:	mov	x29, sp
  4020c4:	stp	x19, x20, [sp, #16]
  4020c8:	mov	x19, x0
  4020cc:	bl	4015e0 <__errno_location@plt>
  4020d0:	str	wzr, [x0]
  4020d4:	mov	x20, x0
  4020d8:	mov	x0, x19
  4020dc:	bl	401620 <ferror@plt>
  4020e0:	cbz	w0, 4020fc <ferror@plt+0xadc>
  4020e4:	ldr	w0, [x20]
  4020e8:	cmp	w0, #0x9
  4020ec:	csetm	w0, ne  // ne = any
  4020f0:	ldp	x19, x20, [sp, #16]
  4020f4:	ldp	x29, x30, [sp], #32
  4020f8:	ret
  4020fc:	mov	x0, x19
  402100:	bl	401560 <fflush@plt>
  402104:	cbnz	w0, 4020e4 <ferror@plt+0xac4>
  402108:	mov	x0, x19
  40210c:	bl	4013b0 <fileno@plt>
  402110:	tbnz	w0, #31, 4020e4 <ferror@plt+0xac4>
  402114:	bl	401320 <dup@plt>
  402118:	tbnz	w0, #31, 4020e4 <ferror@plt+0xac4>
  40211c:	bl	401450 <close@plt>
  402120:	cbz	w0, 4020f0 <ferror@plt+0xad0>
  402124:	b	4020e4 <ferror@plt+0xac4>
  402128:	stp	x29, x30, [sp, #-16]!
  40212c:	adrp	x0, 415000 <ferror@plt+0x139e0>
  402130:	mov	x29, sp
  402134:	ldr	x0, [x0, #488]
  402138:	bl	4020bc <ferror@plt+0xa9c>
  40213c:	cbz	w0, 402184 <ferror@plt+0xb64>
  402140:	bl	4015e0 <__errno_location@plt>
  402144:	ldr	w0, [x0]
  402148:	cmp	w0, #0x20
  40214c:	b.eq	402184 <ferror@plt+0xb64>  // b.none
  402150:	adrp	x1, 403000 <ferror@plt+0x19e0>
  402154:	mov	w2, #0x5                   	// #5
  402158:	add	x1, x1, #0xa68
  40215c:	cbz	w0, 402174 <ferror@plt+0xb54>
  402160:	mov	x0, #0x0                   	// #0
  402164:	bl	401590 <dcgettext@plt>
  402168:	bl	4014d0 <warn@plt>
  40216c:	mov	w0, #0x1                   	// #1
  402170:	bl	4012d0 <_exit@plt>
  402174:	mov	x0, #0x0                   	// #0
  402178:	bl	401590 <dcgettext@plt>
  40217c:	bl	401570 <warnx@plt>
  402180:	b	40216c <ferror@plt+0xb4c>
  402184:	adrp	x0, 415000 <ferror@plt+0x139e0>
  402188:	ldr	x0, [x0, #464]
  40218c:	bl	4020bc <ferror@plt+0xa9c>
  402190:	cbnz	w0, 40216c <ferror@plt+0xb4c>
  402194:	ldp	x29, x30, [sp], #16
  402198:	ret
  40219c:	stp	x29, x30, [sp, #-32]!
  4021a0:	mov	x29, sp
  4021a4:	str	x19, [sp, #16]
  4021a8:	mov	w19, w1
  4021ac:	bl	4015b0 <fallocate@plt>
  4021b0:	tbz	w0, #31, 402208 <ferror@plt+0xbe8>
  4021b4:	tbz	w19, #0, 4021e8 <ferror@plt+0xbc8>
  4021b8:	bl	4015e0 <__errno_location@plt>
  4021bc:	ldr	w0, [x0]
  4021c0:	cmp	w0, #0x5f
  4021c4:	b.ne	4021e8 <ferror@plt+0xbc8>  // b.any
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	adrp	x1, 403000 <ferror@plt+0x19e0>
  4021d0:	mov	x0, #0x0                   	// #0
  4021d4:	add	x1, x1, #0xa74
  4021d8:	bl	401590 <dcgettext@plt>
  4021dc:	mov	x1, x0
  4021e0:	mov	w0, #0x1                   	// #1
  4021e4:	bl	4015a0 <errx@plt>
  4021e8:	mov	w2, #0x5                   	// #5
  4021ec:	adrp	x1, 403000 <ferror@plt+0x19e0>
  4021f0:	mov	x0, #0x0                   	// #0
  4021f4:	add	x1, x1, #0xaa4
  4021f8:	bl	401590 <dcgettext@plt>
  4021fc:	mov	x1, x0
  402200:	mov	w0, #0x1                   	// #1
  402204:	bl	401600 <err@plt>
  402208:	ldr	x19, [sp, #16]
  40220c:	ldp	x29, x30, [sp], #32
  402210:	ret
  402214:	str	xzr, [x1]
  402218:	cbz	x0, 402250 <ferror@plt+0xc30>
  40221c:	ldrsb	w2, [x0]
  402220:	cmp	w2, #0x2f
  402224:	b.ne	402270 <ferror@plt+0xc50>  // b.any
  402228:	ldrsb	w2, [x0, #1]
  40222c:	cmp	w2, #0x2f
  402230:	b.eq	402254 <ferror@plt+0xc34>  // b.none
  402234:	mov	x2, #0x1                   	// #1
  402238:	str	x2, [x1]
  40223c:	add	x2, x0, x2
  402240:	ldrsb	w3, [x2]
  402244:	cmp	w3, #0x2f
  402248:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40224c:	b.ne	40225c <ferror@plt+0xc3c>  // b.any
  402250:	ret
  402254:	add	x0, x0, #0x1
  402258:	b	402218 <ferror@plt+0xbf8>
  40225c:	ldr	x3, [x1]
  402260:	add	x2, x2, #0x1
  402264:	add	x3, x3, #0x1
  402268:	str	x3, [x1]
  40226c:	b	402240 <ferror@plt+0xc20>
  402270:	cbnz	w2, 402234 <ferror@plt+0xc14>
  402274:	mov	x0, #0x0                   	// #0
  402278:	b	402250 <ferror@plt+0xc30>
  40227c:	stp	x29, x30, [sp, #-64]!
  402280:	mov	x29, sp
  402284:	stp	x21, x22, [sp, #32]
  402288:	mov	x22, x0
  40228c:	str	x23, [sp, #48]
  402290:	mov	x23, x1
  402294:	stp	x19, x20, [sp, #16]
  402298:	mov	x20, #0x0                   	// #0
  40229c:	mov	w19, #0x0                   	// #0
  4022a0:	ldrsb	w1, [x22, x20]
  4022a4:	mov	w21, w20
  4022a8:	cbz	w1, 4022c4 <ferror@plt+0xca4>
  4022ac:	cbnz	w19, 4022e0 <ferror@plt+0xcc0>
  4022b0:	cmp	w1, #0x5c
  4022b4:	b.eq	4022ec <ferror@plt+0xccc>  // b.none
  4022b8:	mov	x0, x23
  4022bc:	bl	401540 <strchr@plt>
  4022c0:	cbz	x0, 4022e4 <ferror@plt+0xcc4>
  4022c4:	sub	w0, w21, w19
  4022c8:	ldp	x19, x20, [sp, #16]
  4022cc:	sxtw	x0, w0
  4022d0:	ldp	x21, x22, [sp, #32]
  4022d4:	ldr	x23, [sp, #48]
  4022d8:	ldp	x29, x30, [sp], #64
  4022dc:	ret
  4022e0:	mov	w19, #0x0                   	// #0
  4022e4:	add	x20, x20, #0x1
  4022e8:	b	4022a0 <ferror@plt+0xc80>
  4022ec:	mov	w19, #0x1                   	// #1
  4022f0:	b	4022e4 <ferror@plt+0xcc4>
  4022f4:	stp	x29, x30, [sp, #-64]!
  4022f8:	mov	x29, sp
  4022fc:	stp	x19, x20, [sp, #16]
  402300:	mov	x19, x0
  402304:	stp	x21, x22, [sp, #32]
  402308:	mov	x21, x1
  40230c:	mov	w22, w2
  402310:	str	xzr, [sp, #56]
  402314:	bl	4015e0 <__errno_location@plt>
  402318:	str	wzr, [x0]
  40231c:	mov	x20, x0
  402320:	cbz	x19, 40235c <ferror@plt+0xd3c>
  402324:	ldrsb	w0, [x19]
  402328:	cbz	w0, 40235c <ferror@plt+0xd3c>
  40232c:	add	x1, sp, #0x38
  402330:	mov	w2, w22
  402334:	mov	x0, x19
  402338:	bl	401470 <strtoumax@plt>
  40233c:	ldr	w1, [x20]
  402340:	cbnz	w1, 40235c <ferror@plt+0xd3c>
  402344:	ldr	x1, [sp, #56]
  402348:	cmp	x1, x19
  40234c:	b.eq	40235c <ferror@plt+0xd3c>  // b.none
  402350:	cbz	x1, 402388 <ferror@plt+0xd68>
  402354:	ldrsb	w1, [x1]
  402358:	cbz	w1, 402388 <ferror@plt+0xd68>
  40235c:	ldr	w1, [x20]
  402360:	adrp	x0, 415000 <ferror@plt+0x139e0>
  402364:	mov	x3, x19
  402368:	mov	x2, x21
  40236c:	cmp	w1, #0x22
  402370:	ldr	w0, [x0, #456]
  402374:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402378:	add	x1, x1, #0x2e8
  40237c:	b.ne	402384 <ferror@plt+0xd64>  // b.any
  402380:	bl	401600 <err@plt>
  402384:	bl	4015a0 <errx@plt>
  402388:	ldp	x19, x20, [sp, #16]
  40238c:	ldp	x21, x22, [sp, #32]
  402390:	ldp	x29, x30, [sp], #64
  402394:	ret
  402398:	stp	x29, x30, [sp, #-32]!
  40239c:	mov	x29, sp
  4023a0:	stp	x19, x20, [sp, #16]
  4023a4:	mov	x19, x1
  4023a8:	mov	x20, x0
  4023ac:	bl	4015e0 <__errno_location@plt>
  4023b0:	mov	w1, #0x22                  	// #34
  4023b4:	str	w1, [x0]
  4023b8:	adrp	x0, 415000 <ferror@plt+0x139e0>
  4023bc:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4023c0:	mov	x3, x20
  4023c4:	mov	x2, x19
  4023c8:	ldr	w0, [x0, #456]
  4023cc:	add	x1, x1, #0x2e8
  4023d0:	bl	401600 <err@plt>
  4023d4:	stp	x29, x30, [sp, #-32]!
  4023d8:	mov	x29, sp
  4023dc:	stp	x19, x20, [sp, #16]
  4023e0:	mov	x20, x1
  4023e4:	mov	x19, x0
  4023e8:	bl	4022f4 <ferror@plt+0xcd4>
  4023ec:	mov	x1, #0xffffffff            	// #4294967295
  4023f0:	cmp	x0, x1
  4023f4:	b.ls	402404 <ferror@plt+0xde4>  // b.plast
  4023f8:	mov	x1, x20
  4023fc:	mov	x0, x19
  402400:	bl	402398 <ferror@plt+0xd78>
  402404:	ldp	x19, x20, [sp, #16]
  402408:	ldp	x29, x30, [sp], #32
  40240c:	ret
  402410:	adrp	x1, 415000 <ferror@plt+0x139e0>
  402414:	str	w0, [x1, #456]
  402418:	ret
  40241c:	stp	x29, x30, [sp, #-128]!
  402420:	mov	x29, sp
  402424:	stp	x19, x20, [sp, #16]
  402428:	stp	x21, x22, [sp, #32]
  40242c:	stp	x23, x24, [sp, #48]
  402430:	stp	x25, x26, [sp, #64]
  402434:	stp	x27, x28, [sp, #80]
  402438:	str	xzr, [x1]
  40243c:	cbnz	x0, 402454 <ferror@plt+0xe34>
  402440:	mov	w23, #0xffffffea            	// #-22
  402444:	bl	4015e0 <__errno_location@plt>
  402448:	neg	w1, w23
  40244c:	str	w1, [x0]
  402450:	b	402750 <ferror@plt+0x1130>
  402454:	mov	x21, x0
  402458:	ldrsb	w0, [x0]
  40245c:	cbz	w0, 402440 <ferror@plt+0xe20>
  402460:	mov	x20, x1
  402464:	mov	x22, x2
  402468:	bl	4014e0 <__ctype_b_loc@plt>
  40246c:	mov	x25, x0
  402470:	mov	x0, x21
  402474:	ldr	x3, [x25]
  402478:	ldrb	w2, [x0]
  40247c:	ldrsb	w1, [x0]
  402480:	ldrh	w2, [x3, x2, lsl #1]
  402484:	tbnz	w2, #13, 4024e8 <ferror@plt+0xec8>
  402488:	cmp	w1, #0x2d
  40248c:	b.eq	402440 <ferror@plt+0xe20>  // b.none
  402490:	bl	4015e0 <__errno_location@plt>
  402494:	mov	x24, x0
  402498:	add	x26, sp, #0x78
  40249c:	mov	x0, x21
  4024a0:	mov	x1, x26
  4024a4:	mov	w2, #0x0                   	// #0
  4024a8:	str	wzr, [x24]
  4024ac:	str	xzr, [sp, #120]
  4024b0:	bl	401470 <strtoumax@plt>
  4024b4:	ldr	w23, [x24]
  4024b8:	ldr	x28, [sp, #120]
  4024bc:	mov	x19, x0
  4024c0:	cmp	x28, x21
  4024c4:	b.eq	4024d8 <ferror@plt+0xeb8>  // b.none
  4024c8:	cbz	w23, 4024f0 <ferror@plt+0xed0>
  4024cc:	sub	x0, x0, #0x1
  4024d0:	cmn	x0, #0x3
  4024d4:	b.ls	4024f0 <ferror@plt+0xed0>  // b.plast
  4024d8:	cbz	w23, 402440 <ferror@plt+0xe20>
  4024dc:	neg	w23, w23
  4024e0:	tbnz	w23, #31, 402444 <ferror@plt+0xe24>
  4024e4:	b	402750 <ferror@plt+0x1130>
  4024e8:	add	x0, x0, #0x1
  4024ec:	b	402478 <ferror@plt+0xe58>
  4024f0:	cbz	x28, 402748 <ferror@plt+0x1128>
  4024f4:	ldrsb	w0, [x28]
  4024f8:	cbz	w0, 402748 <ferror@plt+0x1128>
  4024fc:	mov	w21, #0x0                   	// #0
  402500:	mov	x27, #0x0                   	// #0
  402504:	ldrsb	w0, [x28, #1]
  402508:	cmp	w0, #0x69
  40250c:	b.ne	4025e4 <ferror@plt+0xfc4>  // b.any
  402510:	ldrsb	w0, [x28, #2]
  402514:	and	w0, w0, #0xffffffdf
  402518:	cmp	w0, #0x42
  40251c:	b.ne	402528 <ferror@plt+0xf08>  // b.any
  402520:	ldrsb	w0, [x28, #3]
  402524:	cbz	w0, 4026f0 <ferror@plt+0x10d0>
  402528:	bl	4013a0 <localeconv@plt>
  40252c:	mov	x3, x0
  402530:	cbz	x0, 4026cc <ferror@plt+0x10ac>
  402534:	ldr	x3, [x0]
  402538:	cbz	x3, 4026cc <ferror@plt+0x10ac>
  40253c:	mov	x0, x3
  402540:	str	x3, [sp, #104]
  402544:	bl	4012f0 <strlen@plt>
  402548:	mov	x23, x0
  40254c:	ldr	x3, [sp, #104]
  402550:	cbnz	x27, 402440 <ferror@plt+0xe20>
  402554:	ldrsb	w0, [x28]
  402558:	cbz	w0, 402440 <ferror@plt+0xe20>
  40255c:	cbz	x3, 402440 <ferror@plt+0xe20>
  402560:	mov	x2, x23
  402564:	mov	x1, x28
  402568:	mov	x0, x3
  40256c:	bl	4013f0 <strncmp@plt>
  402570:	cbnz	w0, 402440 <ferror@plt+0xe20>
  402574:	add	x23, x28, x23
  402578:	sub	w1, w21, w23
  40257c:	ldrsb	w0, [x23]
  402580:	add	w21, w1, w23
  402584:	cmp	w0, #0x30
  402588:	b.eq	4026d4 <ferror@plt+0x10b4>  // b.none
  40258c:	ldr	x1, [x25]
  402590:	ldrh	w0, [x1, w0, sxtw #1]
  402594:	tbz	w0, #11, 4026dc <ferror@plt+0x10bc>
  402598:	str	wzr, [x24]
  40259c:	mov	x0, x23
  4025a0:	mov	x1, x26
  4025a4:	mov	w2, #0x0                   	// #0
  4025a8:	str	xzr, [sp, #120]
  4025ac:	bl	401470 <strtoumax@plt>
  4025b0:	mov	x27, x0
  4025b4:	ldr	x0, [sp, #120]
  4025b8:	cmp	x0, x23
  4025bc:	ldr	w23, [x24]
  4025c0:	b.eq	4024d8 <ferror@plt+0xeb8>  // b.none
  4025c4:	cbz	w23, 4026e8 <ferror@plt+0x10c8>
  4025c8:	sub	x1, x27, #0x1
  4025cc:	cmn	x1, #0x3
  4025d0:	b.hi	4024d8 <ferror@plt+0xeb8>  // b.pmore
  4025d4:	cbz	x0, 402440 <ferror@plt+0xe20>
  4025d8:	ldrsb	w0, [x0]
  4025dc:	cbnz	w0, 4026e0 <ferror@plt+0x10c0>
  4025e0:	b	402440 <ferror@plt+0xe20>
  4025e4:	and	w1, w0, #0xffffffdf
  4025e8:	cmp	w1, #0x42
  4025ec:	b.ne	402524 <ferror@plt+0xf04>  // b.any
  4025f0:	ldrsb	w0, [x28, #2]
  4025f4:	cbnz	w0, 402528 <ferror@plt+0xf08>
  4025f8:	mov	w24, #0x3e8                 	// #1000
  4025fc:	adrp	x3, 404000 <ferror@plt+0x29e0>
  402600:	ldrsb	w25, [x28]
  402604:	add	x23, x3, #0x2f1
  402608:	mov	w1, w25
  40260c:	mov	x0, x23
  402610:	bl	401540 <strchr@plt>
  402614:	mov	x3, x0
  402618:	cbz	x0, 4026f8 <ferror@plt+0x10d8>
  40261c:	sub	x3, x3, x23
  402620:	sxtw	x4, w24
  402624:	add	w3, w3, #0x1
  402628:	mov	w1, w3
  40262c:	mov	w0, w3
  402630:	cbnz	w0, 402718 <ferror@plt+0x10f8>
  402634:	mov	w23, #0x0                   	// #0
  402638:	cbz	x22, 402640 <ferror@plt+0x1020>
  40263c:	str	w3, [x22]
  402640:	cmp	x27, #0x0
  402644:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402648:	b.eq	4026c4 <ferror@plt+0x10a4>  // b.none
  40264c:	sxtw	x0, w24
  402650:	mov	x2, #0x1                   	// #1
  402654:	umulh	x3, x2, x0
  402658:	sub	w1, w1, #0x1
  40265c:	cbnz	x3, 402668 <ferror@plt+0x1048>
  402660:	mul	x2, x2, x0
  402664:	cbnz	w1, 402654 <ferror@plt+0x1034>
  402668:	mov	x0, #0xa                   	// #10
  40266c:	mov	x1, x0
  402670:	cmp	x27, x0
  402674:	b.hi	402734 <ferror@plt+0x1114>  // b.pmore
  402678:	mov	w1, #0x0                   	// #0
  40267c:	mov	x3, #0xa                   	// #10
  402680:	cmp	w21, w1
  402684:	b.ne	40273c <ferror@plt+0x111c>  // b.any
  402688:	mov	x3, #0x1                   	// #1
  40268c:	mov	x4, #0xa                   	// #10
  402690:	udiv	x1, x27, x4
  402694:	mov	x6, x27
  402698:	msub	x5, x1, x4, x27
  40269c:	mov	x27, x1
  4026a0:	mov	x1, x3
  4026a4:	mul	x3, x3, x4
  4026a8:	cbz	x5, 4026bc <ferror@plt+0x109c>
  4026ac:	udiv	x1, x0, x1
  4026b0:	udiv	x1, x1, x5
  4026b4:	udiv	x1, x2, x1
  4026b8:	add	x19, x19, x1
  4026bc:	cmp	x6, #0x9
  4026c0:	b.hi	402690 <ferror@plt+0x1070>  // b.pmore
  4026c4:	str	x19, [x20]
  4026c8:	b	4024e0 <ferror@plt+0xec0>
  4026cc:	mov	x23, #0x0                   	// #0
  4026d0:	b	402550 <ferror@plt+0xf30>
  4026d4:	add	x23, x23, #0x1
  4026d8:	b	40257c <ferror@plt+0xf5c>
  4026dc:	str	x23, [sp, #120]
  4026e0:	ldr	x28, [sp, #120]
  4026e4:	b	402504 <ferror@plt+0xee4>
  4026e8:	cbnz	x27, 4025d4 <ferror@plt+0xfb4>
  4026ec:	b	4026e0 <ferror@plt+0x10c0>
  4026f0:	mov	w24, #0x400                 	// #1024
  4026f4:	b	4025fc <ferror@plt+0xfdc>
  4026f8:	adrp	x3, 404000 <ferror@plt+0x29e0>
  4026fc:	add	x23, x3, #0x2fa
  402700:	mov	w1, w25
  402704:	mov	x0, x23
  402708:	bl	401540 <strchr@plt>
  40270c:	mov	x3, x0
  402710:	cbnz	x0, 40261c <ferror@plt+0xffc>
  402714:	b	402440 <ferror@plt+0xe20>
  402718:	umulh	x2, x19, x4
  40271c:	sub	w0, w0, #0x1
  402720:	cbnz	x2, 40272c <ferror@plt+0x110c>
  402724:	mul	x19, x19, x4
  402728:	b	402630 <ferror@plt+0x1010>
  40272c:	mov	w23, #0xffffffde            	// #-34
  402730:	b	402638 <ferror@plt+0x1018>
  402734:	mul	x0, x0, x1
  402738:	b	402670 <ferror@plt+0x1050>
  40273c:	mul	x0, x0, x3
  402740:	add	w1, w1, #0x1
  402744:	b	402680 <ferror@plt+0x1060>
  402748:	mov	w23, #0x0                   	// #0
  40274c:	str	x19, [x20]
  402750:	mov	w0, w23
  402754:	ldp	x19, x20, [sp, #16]
  402758:	ldp	x21, x22, [sp, #32]
  40275c:	ldp	x23, x24, [sp, #48]
  402760:	ldp	x25, x26, [sp, #64]
  402764:	ldp	x27, x28, [sp, #80]
  402768:	ldp	x29, x30, [sp], #128
  40276c:	ret
  402770:	mov	x2, #0x0                   	// #0
  402774:	b	40241c <ferror@plt+0xdfc>
  402778:	stp	x29, x30, [sp, #-48]!
  40277c:	mov	x29, sp
  402780:	stp	x19, x20, [sp, #16]
  402784:	mov	x20, x1
  402788:	mov	x19, x0
  40278c:	stp	x21, x22, [sp, #32]
  402790:	mov	x21, x0
  402794:	cbz	x19, 4027f0 <ferror@plt+0x11d0>
  402798:	ldrsb	w22, [x19]
  40279c:	cbnz	w22, 4027cc <ferror@plt+0x11ac>
  4027a0:	cbnz	x20, 4027f4 <ferror@plt+0x11d4>
  4027a4:	cmp	x19, #0x0
  4027a8:	ccmp	x21, x19, #0x2, ne  // ne = any
  4027ac:	b.cs	4027b8 <ferror@plt+0x1198>  // b.hs, b.nlast
  4027b0:	ldrsb	w0, [x19]
  4027b4:	cbz	w0, 4027e8 <ferror@plt+0x11c8>
  4027b8:	mov	w0, #0x0                   	// #0
  4027bc:	ldp	x19, x20, [sp, #16]
  4027c0:	ldp	x21, x22, [sp, #32]
  4027c4:	ldp	x29, x30, [sp], #48
  4027c8:	ret
  4027cc:	bl	4014e0 <__ctype_b_loc@plt>
  4027d0:	ubfiz	x22, x22, #1, #8
  4027d4:	ldr	x0, [x0]
  4027d8:	ldrh	w0, [x0, x22]
  4027dc:	tbz	w0, #11, 4027a0 <ferror@plt+0x1180>
  4027e0:	add	x19, x19, #0x1
  4027e4:	b	402794 <ferror@plt+0x1174>
  4027e8:	mov	w0, #0x1                   	// #1
  4027ec:	b	4027bc <ferror@plt+0x119c>
  4027f0:	cbz	x20, 4027b8 <ferror@plt+0x1198>
  4027f4:	str	x19, [x20]
  4027f8:	b	4027a4 <ferror@plt+0x1184>
  4027fc:	stp	x29, x30, [sp, #-48]!
  402800:	mov	x29, sp
  402804:	stp	x19, x20, [sp, #16]
  402808:	mov	x20, x1
  40280c:	mov	x19, x0
  402810:	stp	x21, x22, [sp, #32]
  402814:	mov	x21, x0
  402818:	cbz	x19, 402874 <ferror@plt+0x1254>
  40281c:	ldrsb	w22, [x19]
  402820:	cbnz	w22, 402850 <ferror@plt+0x1230>
  402824:	cbnz	x20, 402878 <ferror@plt+0x1258>
  402828:	cmp	x19, #0x0
  40282c:	ccmp	x21, x19, #0x2, ne  // ne = any
  402830:	b.cs	40283c <ferror@plt+0x121c>  // b.hs, b.nlast
  402834:	ldrsb	w0, [x19]
  402838:	cbz	w0, 40286c <ferror@plt+0x124c>
  40283c:	mov	w0, #0x0                   	// #0
  402840:	ldp	x19, x20, [sp, #16]
  402844:	ldp	x21, x22, [sp, #32]
  402848:	ldp	x29, x30, [sp], #48
  40284c:	ret
  402850:	bl	4014e0 <__ctype_b_loc@plt>
  402854:	ubfiz	x22, x22, #1, #8
  402858:	ldr	x0, [x0]
  40285c:	ldrh	w0, [x0, x22]
  402860:	tbz	w0, #12, 402824 <ferror@plt+0x1204>
  402864:	add	x19, x19, #0x1
  402868:	b	402818 <ferror@plt+0x11f8>
  40286c:	mov	w0, #0x1                   	// #1
  402870:	b	402840 <ferror@plt+0x1220>
  402874:	cbz	x20, 40283c <ferror@plt+0x121c>
  402878:	str	x19, [x20]
  40287c:	b	402828 <ferror@plt+0x1208>
  402880:	stp	x29, x30, [sp, #-128]!
  402884:	mov	x29, sp
  402888:	stp	x19, x20, [sp, #16]
  40288c:	mov	x19, x0
  402890:	add	x0, sp, #0x80
  402894:	mov	x20, x1
  402898:	stp	x21, x22, [sp, #32]
  40289c:	add	x21, sp, #0x80
  4028a0:	stp	x0, x0, [sp, #48]
  4028a4:	add	x0, sp, #0x50
  4028a8:	str	x0, [sp, #64]
  4028ac:	mov	w0, #0xffffffd0            	// #-48
  4028b0:	str	w0, [sp, #72]
  4028b4:	str	wzr, [sp, #76]
  4028b8:	stp	x2, x3, [sp, #80]
  4028bc:	stp	x4, x5, [sp, #96]
  4028c0:	stp	x6, x7, [sp, #112]
  4028c4:	ldr	w1, [sp, #72]
  4028c8:	ldr	x0, [sp, #48]
  4028cc:	tbnz	w1, #31, 402930 <ferror@plt+0x1310>
  4028d0:	add	x1, x0, #0xf
  4028d4:	and	x1, x1, #0xfffffffffffffff8
  4028d8:	str	x1, [sp, #48]
  4028dc:	ldr	x1, [x0]
  4028e0:	cbz	x1, 402960 <ferror@plt+0x1340>
  4028e4:	ldr	w2, [sp, #72]
  4028e8:	ldr	x0, [sp, #48]
  4028ec:	tbnz	w2, #31, 402948 <ferror@plt+0x1328>
  4028f0:	add	x2, x0, #0xf
  4028f4:	and	x2, x2, #0xfffffffffffffff8
  4028f8:	str	x2, [sp, #48]
  4028fc:	ldr	x22, [x0]
  402900:	cbz	x22, 402960 <ferror@plt+0x1340>
  402904:	mov	x0, x19
  402908:	bl	4014c0 <strcmp@plt>
  40290c:	cbz	w0, 40297c <ferror@plt+0x135c>
  402910:	mov	x1, x22
  402914:	mov	x0, x19
  402918:	bl	4014c0 <strcmp@plt>
  40291c:	cbnz	w0, 4028c4 <ferror@plt+0x12a4>
  402920:	ldp	x19, x20, [sp, #16]
  402924:	ldp	x21, x22, [sp, #32]
  402928:	ldp	x29, x30, [sp], #128
  40292c:	ret
  402930:	add	w2, w1, #0x8
  402934:	str	w2, [sp, #72]
  402938:	cmp	w2, #0x0
  40293c:	b.gt	4028d0 <ferror@plt+0x12b0>
  402940:	add	x0, x21, w1, sxtw
  402944:	b	4028dc <ferror@plt+0x12bc>
  402948:	add	w3, w2, #0x8
  40294c:	str	w3, [sp, #72]
  402950:	cmp	w3, #0x0
  402954:	b.gt	4028f0 <ferror@plt+0x12d0>
  402958:	add	x0, x21, w2, sxtw
  40295c:	b	4028fc <ferror@plt+0x12dc>
  402960:	adrp	x0, 415000 <ferror@plt+0x139e0>
  402964:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402968:	mov	x3, x19
  40296c:	mov	x2, x20
  402970:	ldr	w0, [x0, #456]
  402974:	add	x1, x1, #0x2e8
  402978:	bl	4015a0 <errx@plt>
  40297c:	mov	w0, #0x1                   	// #1
  402980:	b	402920 <ferror@plt+0x1300>
  402984:	add	x1, x0, x1
  402988:	sxtb	w2, w2
  40298c:	cmp	x0, x1
  402990:	b.eq	40299c <ferror@plt+0x137c>  // b.none
  402994:	ldrsb	w3, [x0]
  402998:	cbnz	w3, 4029a4 <ferror@plt+0x1384>
  40299c:	mov	x0, #0x0                   	// #0
  4029a0:	ret
  4029a4:	cmp	w2, w3
  4029a8:	b.eq	4029a0 <ferror@plt+0x1380>  // b.none
  4029ac:	add	x0, x0, #0x1
  4029b0:	b	40298c <ferror@plt+0x136c>
  4029b4:	stp	x29, x30, [sp, #-32]!
  4029b8:	mov	w2, #0xa                   	// #10
  4029bc:	mov	x29, sp
  4029c0:	stp	x19, x20, [sp, #16]
  4029c4:	mov	x20, x1
  4029c8:	mov	x19, x0
  4029cc:	bl	4023d4 <ferror@plt+0xdb4>
  4029d0:	mov	w1, #0xffff                	// #65535
  4029d4:	cmp	w0, w1
  4029d8:	b.ls	4029e8 <ferror@plt+0x13c8>  // b.plast
  4029dc:	mov	x1, x20
  4029e0:	mov	x0, x19
  4029e4:	bl	402398 <ferror@plt+0xd78>
  4029e8:	ldp	x19, x20, [sp, #16]
  4029ec:	ldp	x29, x30, [sp], #32
  4029f0:	ret
  4029f4:	stp	x29, x30, [sp, #-32]!
  4029f8:	mov	w2, #0x10                  	// #16
  4029fc:	mov	x29, sp
  402a00:	stp	x19, x20, [sp, #16]
  402a04:	mov	x20, x1
  402a08:	mov	x19, x0
  402a0c:	bl	4023d4 <ferror@plt+0xdb4>
  402a10:	mov	w1, #0xffff                	// #65535
  402a14:	cmp	w0, w1
  402a18:	b.ls	402a28 <ferror@plt+0x1408>  // b.plast
  402a1c:	mov	x1, x20
  402a20:	mov	x0, x19
  402a24:	bl	402398 <ferror@plt+0xd78>
  402a28:	ldp	x19, x20, [sp, #16]
  402a2c:	ldp	x29, x30, [sp], #32
  402a30:	ret
  402a34:	mov	w2, #0xa                   	// #10
  402a38:	b	4023d4 <ferror@plt+0xdb4>
  402a3c:	mov	w2, #0x10                  	// #16
  402a40:	b	4023d4 <ferror@plt+0xdb4>
  402a44:	stp	x29, x30, [sp, #-64]!
  402a48:	mov	x29, sp
  402a4c:	stp	x19, x20, [sp, #16]
  402a50:	mov	x19, x0
  402a54:	str	x21, [sp, #32]
  402a58:	mov	x21, x1
  402a5c:	str	xzr, [sp, #56]
  402a60:	bl	4015e0 <__errno_location@plt>
  402a64:	str	wzr, [x0]
  402a68:	mov	x20, x0
  402a6c:	cbz	x19, 402aa8 <ferror@plt+0x1488>
  402a70:	ldrsb	w0, [x19]
  402a74:	cbz	w0, 402aa8 <ferror@plt+0x1488>
  402a78:	add	x1, sp, #0x38
  402a7c:	mov	x0, x19
  402a80:	mov	w2, #0xa                   	// #10
  402a84:	bl	401340 <strtoimax@plt>
  402a88:	ldr	w1, [x20]
  402a8c:	cbnz	w1, 402aa8 <ferror@plt+0x1488>
  402a90:	ldr	x1, [sp, #56]
  402a94:	cmp	x1, x19
  402a98:	b.eq	402aa8 <ferror@plt+0x1488>  // b.none
  402a9c:	cbz	x1, 402ad4 <ferror@plt+0x14b4>
  402aa0:	ldrsb	w1, [x1]
  402aa4:	cbz	w1, 402ad4 <ferror@plt+0x14b4>
  402aa8:	ldr	w1, [x20]
  402aac:	adrp	x0, 415000 <ferror@plt+0x139e0>
  402ab0:	mov	x3, x19
  402ab4:	mov	x2, x21
  402ab8:	cmp	w1, #0x22
  402abc:	ldr	w0, [x0, #456]
  402ac0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402ac4:	add	x1, x1, #0x2e8
  402ac8:	b.ne	402ad0 <ferror@plt+0x14b0>  // b.any
  402acc:	bl	401600 <err@plt>
  402ad0:	bl	4015a0 <errx@plt>
  402ad4:	ldp	x19, x20, [sp, #16]
  402ad8:	ldr	x21, [sp, #32]
  402adc:	ldp	x29, x30, [sp], #64
  402ae0:	ret
  402ae4:	stp	x29, x30, [sp, #-32]!
  402ae8:	mov	x29, sp
  402aec:	stp	x19, x20, [sp, #16]
  402af0:	mov	x19, x1
  402af4:	mov	x20, x0
  402af8:	bl	402a44 <ferror@plt+0x1424>
  402afc:	mov	x1, #0x80000000            	// #2147483648
  402b00:	add	x1, x0, x1
  402b04:	mov	x2, #0xffffffff            	// #4294967295
  402b08:	cmp	x1, x2
  402b0c:	b.ls	402b38 <ferror@plt+0x1518>  // b.plast
  402b10:	bl	4015e0 <__errno_location@plt>
  402b14:	mov	w1, #0x22                  	// #34
  402b18:	str	w1, [x0]
  402b1c:	adrp	x0, 415000 <ferror@plt+0x139e0>
  402b20:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402b24:	mov	x3, x20
  402b28:	mov	x2, x19
  402b2c:	ldr	w0, [x0, #456]
  402b30:	add	x1, x1, #0x2e8
  402b34:	bl	401600 <err@plt>
  402b38:	ldp	x19, x20, [sp, #16]
  402b3c:	ldp	x29, x30, [sp], #32
  402b40:	ret
  402b44:	stp	x29, x30, [sp, #-32]!
  402b48:	mov	x29, sp
  402b4c:	stp	x19, x20, [sp, #16]
  402b50:	mov	x19, x1
  402b54:	mov	x20, x0
  402b58:	bl	402ae4 <ferror@plt+0x14c4>
  402b5c:	add	w2, w0, #0x8, lsl #12
  402b60:	mov	w1, #0xffff                	// #65535
  402b64:	cmp	w2, w1
  402b68:	b.ls	402b94 <ferror@plt+0x1574>  // b.plast
  402b6c:	bl	4015e0 <__errno_location@plt>
  402b70:	mov	w1, #0x22                  	// #34
  402b74:	str	w1, [x0]
  402b78:	adrp	x0, 415000 <ferror@plt+0x139e0>
  402b7c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402b80:	mov	x3, x20
  402b84:	mov	x2, x19
  402b88:	ldr	w0, [x0, #456]
  402b8c:	add	x1, x1, #0x2e8
  402b90:	bl	401600 <err@plt>
  402b94:	ldp	x19, x20, [sp, #16]
  402b98:	ldp	x29, x30, [sp], #32
  402b9c:	ret
  402ba0:	mov	w2, #0xa                   	// #10
  402ba4:	b	4022f4 <ferror@plt+0xcd4>
  402ba8:	mov	w2, #0x10                  	// #16
  402bac:	b	4022f4 <ferror@plt+0xcd4>
  402bb0:	stp	x29, x30, [sp, #-64]!
  402bb4:	mov	x29, sp
  402bb8:	stp	x19, x20, [sp, #16]
  402bbc:	mov	x19, x0
  402bc0:	str	x21, [sp, #32]
  402bc4:	mov	x21, x1
  402bc8:	str	xzr, [sp, #56]
  402bcc:	bl	4015e0 <__errno_location@plt>
  402bd0:	str	wzr, [x0]
  402bd4:	mov	x20, x0
  402bd8:	cbz	x19, 402c10 <ferror@plt+0x15f0>
  402bdc:	ldrsb	w0, [x19]
  402be0:	cbz	w0, 402c10 <ferror@plt+0x15f0>
  402be4:	mov	x0, x19
  402be8:	add	x1, sp, #0x38
  402bec:	bl	401350 <strtod@plt>
  402bf0:	ldr	w0, [x20]
  402bf4:	cbnz	w0, 402c10 <ferror@plt+0x15f0>
  402bf8:	ldr	x0, [sp, #56]
  402bfc:	cmp	x0, x19
  402c00:	b.eq	402c10 <ferror@plt+0x15f0>  // b.none
  402c04:	cbz	x0, 402c3c <ferror@plt+0x161c>
  402c08:	ldrsb	w0, [x0]
  402c0c:	cbz	w0, 402c3c <ferror@plt+0x161c>
  402c10:	ldr	w1, [x20]
  402c14:	adrp	x0, 415000 <ferror@plt+0x139e0>
  402c18:	mov	x3, x19
  402c1c:	mov	x2, x21
  402c20:	cmp	w1, #0x22
  402c24:	ldr	w0, [x0, #456]
  402c28:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402c2c:	add	x1, x1, #0x2e8
  402c30:	b.ne	402c38 <ferror@plt+0x1618>  // b.any
  402c34:	bl	401600 <err@plt>
  402c38:	bl	4015a0 <errx@plt>
  402c3c:	ldp	x19, x20, [sp, #16]
  402c40:	ldr	x21, [sp, #32]
  402c44:	ldp	x29, x30, [sp], #64
  402c48:	ret
  402c4c:	stp	x29, x30, [sp, #-64]!
  402c50:	mov	x29, sp
  402c54:	stp	x19, x20, [sp, #16]
  402c58:	mov	x19, x0
  402c5c:	str	x21, [sp, #32]
  402c60:	mov	x21, x1
  402c64:	str	xzr, [sp, #56]
  402c68:	bl	4015e0 <__errno_location@plt>
  402c6c:	str	wzr, [x0]
  402c70:	mov	x20, x0
  402c74:	cbz	x19, 402cb0 <ferror@plt+0x1690>
  402c78:	ldrsb	w0, [x19]
  402c7c:	cbz	w0, 402cb0 <ferror@plt+0x1690>
  402c80:	add	x1, sp, #0x38
  402c84:	mov	x0, x19
  402c88:	mov	w2, #0xa                   	// #10
  402c8c:	bl	4014f0 <strtol@plt>
  402c90:	ldr	w1, [x20]
  402c94:	cbnz	w1, 402cb0 <ferror@plt+0x1690>
  402c98:	ldr	x1, [sp, #56]
  402c9c:	cmp	x1, x19
  402ca0:	b.eq	402cb0 <ferror@plt+0x1690>  // b.none
  402ca4:	cbz	x1, 402cdc <ferror@plt+0x16bc>
  402ca8:	ldrsb	w1, [x1]
  402cac:	cbz	w1, 402cdc <ferror@plt+0x16bc>
  402cb0:	ldr	w1, [x20]
  402cb4:	adrp	x0, 415000 <ferror@plt+0x139e0>
  402cb8:	mov	x3, x19
  402cbc:	mov	x2, x21
  402cc0:	cmp	w1, #0x22
  402cc4:	ldr	w0, [x0, #456]
  402cc8:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402ccc:	add	x1, x1, #0x2e8
  402cd0:	b.ne	402cd8 <ferror@plt+0x16b8>  // b.any
  402cd4:	bl	401600 <err@plt>
  402cd8:	bl	4015a0 <errx@plt>
  402cdc:	ldp	x19, x20, [sp, #16]
  402ce0:	ldr	x21, [sp, #32]
  402ce4:	ldp	x29, x30, [sp], #64
  402ce8:	ret
  402cec:	stp	x29, x30, [sp, #-64]!
  402cf0:	mov	x29, sp
  402cf4:	stp	x19, x20, [sp, #16]
  402cf8:	mov	x19, x0
  402cfc:	str	x21, [sp, #32]
  402d00:	mov	x21, x1
  402d04:	str	xzr, [sp, #56]
  402d08:	bl	4015e0 <__errno_location@plt>
  402d0c:	str	wzr, [x0]
  402d10:	mov	x20, x0
  402d14:	cbz	x19, 402d50 <ferror@plt+0x1730>
  402d18:	ldrsb	w0, [x19]
  402d1c:	cbz	w0, 402d50 <ferror@plt+0x1730>
  402d20:	add	x1, sp, #0x38
  402d24:	mov	x0, x19
  402d28:	mov	w2, #0xa                   	// #10
  402d2c:	bl	4012e0 <strtoul@plt>
  402d30:	ldr	w1, [x20]
  402d34:	cbnz	w1, 402d50 <ferror@plt+0x1730>
  402d38:	ldr	x1, [sp, #56]
  402d3c:	cmp	x1, x19
  402d40:	b.eq	402d50 <ferror@plt+0x1730>  // b.none
  402d44:	cbz	x1, 402d7c <ferror@plt+0x175c>
  402d48:	ldrsb	w1, [x1]
  402d4c:	cbz	w1, 402d7c <ferror@plt+0x175c>
  402d50:	ldr	w1, [x20]
  402d54:	adrp	x0, 415000 <ferror@plt+0x139e0>
  402d58:	mov	x3, x19
  402d5c:	mov	x2, x21
  402d60:	cmp	w1, #0x22
  402d64:	ldr	w0, [x0, #456]
  402d68:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402d6c:	add	x1, x1, #0x2e8
  402d70:	b.ne	402d78 <ferror@plt+0x1758>  // b.any
  402d74:	bl	401600 <err@plt>
  402d78:	bl	4015a0 <errx@plt>
  402d7c:	ldp	x19, x20, [sp, #16]
  402d80:	ldr	x21, [sp, #32]
  402d84:	ldp	x29, x30, [sp], #64
  402d88:	ret
  402d8c:	stp	x29, x30, [sp, #-48]!
  402d90:	mov	x29, sp
  402d94:	stp	x19, x20, [sp, #16]
  402d98:	mov	x19, x1
  402d9c:	mov	x20, x0
  402da0:	add	x1, sp, #0x28
  402da4:	bl	402770 <ferror@plt+0x1150>
  402da8:	cbnz	w0, 402dbc <ferror@plt+0x179c>
  402dac:	ldp	x19, x20, [sp, #16]
  402db0:	ldr	x0, [sp, #40]
  402db4:	ldp	x29, x30, [sp], #48
  402db8:	ret
  402dbc:	bl	4015e0 <__errno_location@plt>
  402dc0:	mov	x1, x0
  402dc4:	adrp	x0, 415000 <ferror@plt+0x139e0>
  402dc8:	mov	x3, x20
  402dcc:	ldr	w2, [x1]
  402dd0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402dd4:	ldr	w0, [x0, #456]
  402dd8:	cbz	w2, 402de8 <ferror@plt+0x17c8>
  402ddc:	mov	x2, x19
  402de0:	add	x1, x1, #0x2e8
  402de4:	bl	401600 <err@plt>
  402de8:	mov	x2, x19
  402dec:	add	x1, x1, #0x2e8
  402df0:	bl	4015a0 <errx@plt>
  402df4:	stp	x29, x30, [sp, #-32]!
  402df8:	mov	x29, sp
  402dfc:	str	x19, [sp, #16]
  402e00:	mov	x19, x1
  402e04:	mov	x1, x2
  402e08:	bl	402bb0 <ferror@plt+0x1590>
  402e0c:	fcvtzs	d1, d0
  402e10:	mov	x0, #0x848000000000        	// #145685290680320
  402e14:	movk	x0, #0x412e, lsl #48
  402e18:	str	d1, [x19]
  402e1c:	scvtf	d1, d1
  402e20:	fsub	d0, d0, d1
  402e24:	fmov	d1, x0
  402e28:	fmul	d0, d0, d1
  402e2c:	fcvtzs	d0, d0
  402e30:	str	d0, [x19, #8]
  402e34:	ldr	x19, [sp, #16]
  402e38:	ldp	x29, x30, [sp], #32
  402e3c:	ret
  402e40:	mov	w3, w0
  402e44:	mov	x0, x1
  402e48:	and	w1, w3, #0xf000
  402e4c:	cmp	w1, #0x4, lsl #12
  402e50:	b.ne	402f80 <ferror@plt+0x1960>  // b.any
  402e54:	mov	w1, #0x64                  	// #100
  402e58:	mov	w2, #0x1                   	// #1
  402e5c:	strb	w1, [x0]
  402e60:	and	x4, x2, #0xffff
  402e64:	add	w5, w2, #0x1
  402e68:	and	x5, x5, #0x3
  402e6c:	tst	x3, #0x100
  402e70:	mov	w6, #0x2d                  	// #45
  402e74:	mov	w1, #0x72                  	// #114
  402e78:	csel	w1, w1, w6, ne  // ne = any
  402e7c:	tst	x3, #0x80
  402e80:	strb	w1, [x0, x4]
  402e84:	mov	w1, #0x77                  	// #119
  402e88:	csel	w1, w1, w6, ne  // ne = any
  402e8c:	strb	w1, [x0, x5]
  402e90:	add	w4, w2, #0x2
  402e94:	and	w1, w3, #0x40
  402e98:	and	w4, w4, #0xffff
  402e9c:	tbz	w3, #11, 402fe8 <ferror@plt+0x19c8>
  402ea0:	cmp	w1, #0x0
  402ea4:	mov	w5, #0x53                  	// #83
  402ea8:	mov	w1, #0x73                  	// #115
  402eac:	csel	w1, w1, w5, ne  // ne = any
  402eb0:	and	x4, x4, #0xffff
  402eb4:	add	w5, w2, #0x3
  402eb8:	and	x5, x5, #0x7
  402ebc:	tst	x3, #0x20
  402ec0:	mov	w6, #0x2d                  	// #45
  402ec4:	strb	w1, [x0, x4]
  402ec8:	add	w4, w2, #0x4
  402ecc:	and	x4, x4, #0xf
  402ed0:	mov	w1, #0x72                  	// #114
  402ed4:	csel	w1, w1, w6, ne  // ne = any
  402ed8:	tst	x3, #0x10
  402edc:	strb	w1, [x0, x5]
  402ee0:	mov	w1, #0x77                  	// #119
  402ee4:	csel	w1, w1, w6, ne  // ne = any
  402ee8:	strb	w1, [x0, x4]
  402eec:	add	w5, w2, #0x5
  402ef0:	and	w1, w3, #0x8
  402ef4:	and	w5, w5, #0xffff
  402ef8:	tbz	w3, #10, 402ff8 <ferror@plt+0x19d8>
  402efc:	cmp	w1, #0x0
  402f00:	mov	w4, #0x53                  	// #83
  402f04:	mov	w1, #0x73                  	// #115
  402f08:	csel	w1, w1, w4, ne  // ne = any
  402f0c:	and	x5, x5, #0xffff
  402f10:	add	w4, w2, #0x6
  402f14:	and	x4, x4, #0xf
  402f18:	tst	x3, #0x4
  402f1c:	mov	w6, #0x2d                  	// #45
  402f20:	strb	w1, [x0, x5]
  402f24:	add	w5, w2, #0x7
  402f28:	and	x5, x5, #0xf
  402f2c:	mov	w1, #0x72                  	// #114
  402f30:	csel	w1, w1, w6, ne  // ne = any
  402f34:	tst	x3, #0x2
  402f38:	strb	w1, [x0, x4]
  402f3c:	mov	w1, #0x77                  	// #119
  402f40:	csel	w1, w1, w6, ne  // ne = any
  402f44:	strb	w1, [x0, x5]
  402f48:	add	w4, w2, #0x8
  402f4c:	and	w1, w3, #0x1
  402f50:	and	w4, w4, #0xffff
  402f54:	tbz	w3, #9, 403008 <ferror@plt+0x19e8>
  402f58:	cmp	w1, #0x0
  402f5c:	mov	w3, #0x54                  	// #84
  402f60:	mov	w1, #0x74                  	// #116
  402f64:	csel	w1, w1, w3, ne  // ne = any
  402f68:	and	x3, x4, #0xffff
  402f6c:	add	w2, w2, #0x9
  402f70:	and	x2, x2, #0xffff
  402f74:	strb	w1, [x0, x3]
  402f78:	strb	wzr, [x0, x2]
  402f7c:	ret
  402f80:	cmp	w1, #0xa, lsl #12
  402f84:	b.ne	402f90 <ferror@plt+0x1970>  // b.any
  402f88:	mov	w1, #0x6c                  	// #108
  402f8c:	b	402e58 <ferror@plt+0x1838>
  402f90:	cmp	w1, #0x2, lsl #12
  402f94:	b.ne	402fa0 <ferror@plt+0x1980>  // b.any
  402f98:	mov	w1, #0x63                  	// #99
  402f9c:	b	402e58 <ferror@plt+0x1838>
  402fa0:	cmp	w1, #0x6, lsl #12
  402fa4:	b.ne	402fb0 <ferror@plt+0x1990>  // b.any
  402fa8:	mov	w1, #0x62                  	// #98
  402fac:	b	402e58 <ferror@plt+0x1838>
  402fb0:	cmp	w1, #0xc, lsl #12
  402fb4:	b.ne	402fc0 <ferror@plt+0x19a0>  // b.any
  402fb8:	mov	w1, #0x73                  	// #115
  402fbc:	b	402e58 <ferror@plt+0x1838>
  402fc0:	cmp	w1, #0x1, lsl #12
  402fc4:	b.ne	402fd0 <ferror@plt+0x19b0>  // b.any
  402fc8:	mov	w1, #0x70                  	// #112
  402fcc:	b	402e58 <ferror@plt+0x1838>
  402fd0:	cmp	w1, #0x8, lsl #12
  402fd4:	b.ne	402fe0 <ferror@plt+0x19c0>  // b.any
  402fd8:	mov	w1, #0x2d                  	// #45
  402fdc:	b	402e58 <ferror@plt+0x1838>
  402fe0:	mov	w2, #0x0                   	// #0
  402fe4:	b	402e60 <ferror@plt+0x1840>
  402fe8:	cmp	w1, #0x0
  402fec:	mov	w1, #0x78                  	// #120
  402ff0:	csel	w1, w1, w6, ne  // ne = any
  402ff4:	b	402eb0 <ferror@plt+0x1890>
  402ff8:	cmp	w1, #0x0
  402ffc:	mov	w1, #0x78                  	// #120
  403000:	csel	w1, w1, w6, ne  // ne = any
  403004:	b	402f0c <ferror@plt+0x18ec>
  403008:	cmp	w1, #0x0
  40300c:	mov	w1, #0x78                  	// #120
  403010:	csel	w1, w1, w6, ne  // ne = any
  403014:	b	402f68 <ferror@plt+0x1948>
  403018:	stp	x29, x30, [sp, #-96]!
  40301c:	mov	x29, sp
  403020:	stp	x19, x20, [sp, #16]
  403024:	stp	x21, x22, [sp, #32]
  403028:	add	x21, sp, #0x38
  40302c:	tbz	w0, #1, 403140 <ferror@plt+0x1b20>
  403030:	add	x4, x21, #0x1
  403034:	mov	w2, #0x20                  	// #32
  403038:	strb	w2, [sp, #56]
  40303c:	mov	w2, #0xa                   	// #10
  403040:	mov	x3, #0x1                   	// #1
  403044:	lsl	x5, x3, x2
  403048:	cmp	x1, x5
  40304c:	b.cc	40305c <ferror@plt+0x1a3c>  // b.lo, b.ul, b.last
  403050:	add	w2, w2, #0xa
  403054:	cmp	w2, #0x46
  403058:	b.ne	403044 <ferror@plt+0x1a24>  // b.any
  40305c:	subs	w5, w2, #0xa
  403060:	b.eq	403148 <ferror@plt+0x1b28>  // b.none
  403064:	mov	w3, #0xa                   	// #10
  403068:	udiv	w3, w5, w3
  40306c:	sxtw	x3, w3
  403070:	adrp	x6, 404000 <ferror@plt+0x29e0>
  403074:	add	x6, x6, #0x305
  403078:	ldrsb	w6, [x3, x6]
  40307c:	cbz	w5, 403150 <ferror@plt+0x1b30>
  403080:	mov	x19, #0xffffffffffffffff    	// #-1
  403084:	lsr	x20, x1, x5
  403088:	lsl	x19, x19, x5
  40308c:	bic	x1, x1, x19
  403090:	mov	x3, x4
  403094:	strb	w6, [x3], #1
  403098:	tbz	w0, #0, 4030b0 <ferror@plt+0x1a90>
  40309c:	cmp	w6, #0x42
  4030a0:	b.eq	4030b0 <ferror@plt+0x1a90>  // b.none
  4030a4:	add	x3, x4, #0x3
  4030a8:	mov	w5, #0x4269                	// #17001
  4030ac:	sturh	w5, [x4, #1]
  4030b0:	strb	wzr, [x3]
  4030b4:	add	x22, sp, #0x40
  4030b8:	cbz	x1, 403174 <ferror@plt+0x1b54>
  4030bc:	sub	w2, w2, #0x14
  4030c0:	lsr	x1, x1, x2
  4030c4:	tbz	w0, #2, 40315c <ferror@plt+0x1b3c>
  4030c8:	add	x1, x1, #0x5
  4030cc:	mov	x0, #0xa                   	// #10
  4030d0:	udiv	x19, x1, x0
  4030d4:	udiv	x1, x19, x0
  4030d8:	msub	x0, x1, x0, x19
  4030dc:	cmp	x0, #0x0
  4030e0:	csel	x19, x19, x1, ne  // ne = any
  4030e4:	cbz	x19, 403174 <ferror@plt+0x1b54>
  4030e8:	bl	4013a0 <localeconv@plt>
  4030ec:	cbz	x0, 403100 <ferror@plt+0x1ae0>
  4030f0:	ldr	x4, [x0]
  4030f4:	cbz	x4, 403100 <ferror@plt+0x1ae0>
  4030f8:	ldrsb	w1, [x4]
  4030fc:	cbnz	w1, 403108 <ferror@plt+0x1ae8>
  403100:	adrp	x0, 404000 <ferror@plt+0x29e0>
  403104:	add	x4, x0, #0x303
  403108:	adrp	x2, 404000 <ferror@plt+0x29e0>
  40310c:	mov	x6, x21
  403110:	mov	x5, x19
  403114:	mov	w3, w20
  403118:	add	x2, x2, #0x30d
  40311c:	mov	x0, x22
  403120:	mov	x1, #0x20                  	// #32
  403124:	bl	401390 <snprintf@plt>
  403128:	mov	x0, x22
  40312c:	bl	401440 <strdup@plt>
  403130:	ldp	x19, x20, [sp, #16]
  403134:	ldp	x21, x22, [sp, #32]
  403138:	ldp	x29, x30, [sp], #96
  40313c:	ret
  403140:	mov	x4, x21
  403144:	b	40303c <ferror@plt+0x1a1c>
  403148:	mov	x3, #0x0                   	// #0
  40314c:	b	403070 <ferror@plt+0x1a50>
  403150:	mov	w20, w1
  403154:	mov	x1, #0x0                   	// #0
  403158:	b	403090 <ferror@plt+0x1a70>
  40315c:	add	x1, x1, #0x32
  403160:	mov	x19, #0x64                  	// #100
  403164:	udiv	x19, x1, x19
  403168:	cmp	x19, #0xa
  40316c:	b.ne	4030e4 <ferror@plt+0x1ac4>  // b.any
  403170:	add	w20, w20, #0x1
  403174:	mov	x4, x21
  403178:	mov	w3, w20
  40317c:	mov	x0, x22
  403180:	adrp	x2, 404000 <ferror@plt+0x29e0>
  403184:	mov	x1, #0x20                  	// #32
  403188:	add	x2, x2, #0x317
  40318c:	bl	401390 <snprintf@plt>
  403190:	b	403128 <ferror@plt+0x1b08>
  403194:	cbnz	x0, 4031b8 <ferror@plt+0x1b98>
  403198:	mov	w0, #0xffffffff            	// #-1
  40319c:	ret
  4031a0:	mov	w0, #0xffffffff            	// #-1
  4031a4:	ldp	x19, x20, [sp, #16]
  4031a8:	ldp	x21, x22, [sp, #32]
  4031ac:	ldp	x23, x24, [sp, #48]
  4031b0:	ldp	x29, x30, [sp], #64
  4031b4:	ret
  4031b8:	stp	x29, x30, [sp, #-64]!
  4031bc:	mov	x29, sp
  4031c0:	stp	x19, x20, [sp, #16]
  4031c4:	mov	x19, x0
  4031c8:	stp	x21, x22, [sp, #32]
  4031cc:	stp	x23, x24, [sp, #48]
  4031d0:	ldrsb	w0, [x0]
  4031d4:	cbz	w0, 4031a0 <ferror@plt+0x1b80>
  4031d8:	cmp	x1, #0x0
  4031dc:	mov	x22, x1
  4031e0:	mov	x23, x2
  4031e4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4031e8:	b.eq	4031a0 <ferror@plt+0x1b80>  // b.none
  4031ec:	mov	x24, x3
  4031f0:	cbz	x3, 4031a0 <ferror@plt+0x1b80>
  4031f4:	mov	x0, #0x0                   	// #0
  4031f8:	mov	x20, #0x0                   	// #0
  4031fc:	ldrsb	w1, [x19]
  403200:	cbnz	w1, 40320c <ferror@plt+0x1bec>
  403204:	mov	x0, x20
  403208:	b	4031a4 <ferror@plt+0x1b84>
  40320c:	cmp	x23, x20
  403210:	b.ls	403274 <ferror@plt+0x1c54>  // b.plast
  403214:	cmp	x0, #0x0
  403218:	csel	x0, x0, x19, ne  // ne = any
  40321c:	cmp	w1, #0x2c
  403220:	ldrsb	w1, [x19, #1]
  403224:	csel	x21, x19, xzr, eq  // eq = none
  403228:	cbnz	w1, 403268 <ferror@plt+0x1c48>
  40322c:	add	x21, x19, #0x1
  403230:	cmp	x0, x21
  403234:	b.cs	4031a0 <ferror@plt+0x1b80>  // b.hs, b.nlast
  403238:	sub	x1, x21, x0
  40323c:	blr	x24
  403240:	mov	w1, w0
  403244:	cmn	w0, #0x1
  403248:	b.eq	4031a0 <ferror@plt+0x1b80>  // b.none
  40324c:	str	w1, [x22, x20, lsl #2]
  403250:	add	x0, x20, #0x1
  403254:	ldrsb	w1, [x21]
  403258:	cbz	w1, 4031a4 <ferror@plt+0x1b84>
  40325c:	mov	x20, x0
  403260:	mov	x0, #0x0                   	// #0
  403264:	b	40326c <ferror@plt+0x1c4c>
  403268:	cbnz	x21, 403230 <ferror@plt+0x1c10>
  40326c:	add	x19, x19, #0x1
  403270:	b	4031fc <ferror@plt+0x1bdc>
  403274:	mov	w0, #0xfffffffe            	// #-2
  403278:	b	4031a4 <ferror@plt+0x1b84>
  40327c:	cbz	x0, 4032f0 <ferror@plt+0x1cd0>
  403280:	stp	x29, x30, [sp, #-32]!
  403284:	mov	x29, sp
  403288:	str	x19, [sp, #16]
  40328c:	mov	x19, x3
  403290:	mov	x3, x4
  403294:	ldrsb	w4, [x0]
  403298:	cbz	w4, 4032f8 <ferror@plt+0x1cd8>
  40329c:	cbz	x19, 4032f8 <ferror@plt+0x1cd8>
  4032a0:	ldr	x5, [x19]
  4032a4:	cmp	x5, x2
  4032a8:	b.hi	4032f8 <ferror@plt+0x1cd8>  // b.pmore
  4032ac:	cmp	w4, #0x2b
  4032b0:	b.ne	4032e8 <ferror@plt+0x1cc8>  // b.any
  4032b4:	add	x0, x0, #0x1
  4032b8:	ldr	x4, [x19]
  4032bc:	sub	x2, x2, x4
  4032c0:	add	x1, x1, x4, lsl #2
  4032c4:	bl	403194 <ferror@plt+0x1b74>
  4032c8:	cmp	w0, #0x0
  4032cc:	b.le	4032dc <ferror@plt+0x1cbc>
  4032d0:	ldr	x1, [x19]
  4032d4:	add	x1, x1, w0, sxtw
  4032d8:	str	x1, [x19]
  4032dc:	ldr	x19, [sp, #16]
  4032e0:	ldp	x29, x30, [sp], #32
  4032e4:	ret
  4032e8:	str	xzr, [x19]
  4032ec:	b	4032b8 <ferror@plt+0x1c98>
  4032f0:	mov	w0, #0xffffffff            	// #-1
  4032f4:	ret
  4032f8:	mov	w0, #0xffffffff            	// #-1
  4032fc:	b	4032dc <ferror@plt+0x1cbc>
  403300:	cmp	x0, #0x0
  403304:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403308:	b.eq	4033c0 <ferror@plt+0x1da0>  // b.none
  40330c:	stp	x29, x30, [sp, #-64]!
  403310:	mov	x29, sp
  403314:	stp	x19, x20, [sp, #16]
  403318:	mov	x20, x1
  40331c:	stp	x21, x22, [sp, #32]
  403320:	str	x23, [sp, #48]
  403324:	cbz	x1, 4033c8 <ferror@plt+0x1da8>
  403328:	mov	x22, x2
  40332c:	mov	x19, x0
  403330:	mov	w23, #0x1                   	// #1
  403334:	mov	x0, #0x0                   	// #0
  403338:	ldrsb	w1, [x19]
  40333c:	cbz	w1, 403394 <ferror@plt+0x1d74>
  403340:	cmp	x0, #0x0
  403344:	csel	x0, x0, x19, ne  // ne = any
  403348:	cmp	w1, #0x2c
  40334c:	ldrsb	w1, [x19, #1]
  403350:	csel	x21, x19, xzr, eq  // eq = none
  403354:	cbnz	w1, 4033ac <ferror@plt+0x1d8c>
  403358:	add	x21, x19, #0x1
  40335c:	cmp	x0, x21
  403360:	b.cs	4033d0 <ferror@plt+0x1db0>  // b.hs, b.nlast
  403364:	sub	x1, x21, x0
  403368:	blr	x22
  40336c:	tbnz	w0, #31, 403398 <ferror@plt+0x1d78>
  403370:	asr	w1, w0, #3
  403374:	and	w3, w0, #0x7
  403378:	sxtw	x1, w1
  40337c:	lsl	w3, w23, w3
  403380:	ldrb	w0, [x20, x1]
  403384:	orr	w3, w3, w0
  403388:	strb	w3, [x20, x1]
  40338c:	ldrsb	w0, [x21]
  403390:	cbnz	w0, 4033b8 <ferror@plt+0x1d98>
  403394:	mov	w0, #0x0                   	// #0
  403398:	ldp	x19, x20, [sp, #16]
  40339c:	ldp	x21, x22, [sp, #32]
  4033a0:	ldr	x23, [sp, #48]
  4033a4:	ldp	x29, x30, [sp], #64
  4033a8:	ret
  4033ac:	cbnz	x21, 40335c <ferror@plt+0x1d3c>
  4033b0:	add	x19, x19, #0x1
  4033b4:	b	403338 <ferror@plt+0x1d18>
  4033b8:	mov	x0, #0x0                   	// #0
  4033bc:	b	4033b0 <ferror@plt+0x1d90>
  4033c0:	mov	w0, #0xffffffea            	// #-22
  4033c4:	ret
  4033c8:	mov	w0, #0xffffffea            	// #-22
  4033cc:	b	403398 <ferror@plt+0x1d78>
  4033d0:	mov	w0, #0xffffffff            	// #-1
  4033d4:	b	403398 <ferror@plt+0x1d78>
  4033d8:	cmp	x0, #0x0
  4033dc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4033e0:	b.eq	40347c <ferror@plt+0x1e5c>  // b.none
  4033e4:	stp	x29, x30, [sp, #-48]!
  4033e8:	mov	x29, sp
  4033ec:	stp	x19, x20, [sp, #16]
  4033f0:	mov	x20, x1
  4033f4:	stp	x21, x22, [sp, #32]
  4033f8:	cbz	x1, 403484 <ferror@plt+0x1e64>
  4033fc:	mov	x22, x2
  403400:	mov	x19, x0
  403404:	mov	x0, #0x0                   	// #0
  403408:	ldrsb	w1, [x19]
  40340c:	cbz	w1, 403454 <ferror@plt+0x1e34>
  403410:	cmp	x0, #0x0
  403414:	csel	x0, x0, x19, ne  // ne = any
  403418:	cmp	w1, #0x2c
  40341c:	ldrsb	w1, [x19, #1]
  403420:	csel	x21, x19, xzr, eq  // eq = none
  403424:	cbnz	w1, 403468 <ferror@plt+0x1e48>
  403428:	add	x21, x19, #0x1
  40342c:	cmp	x0, x21
  403430:	b.cs	40348c <ferror@plt+0x1e6c>  // b.hs, b.nlast
  403434:	sub	x1, x21, x0
  403438:	blr	x22
  40343c:	tbnz	x0, #63, 403458 <ferror@plt+0x1e38>
  403440:	ldr	x1, [x20]
  403444:	orr	x0, x1, x0
  403448:	str	x0, [x20]
  40344c:	ldrsb	w0, [x21]
  403450:	cbnz	w0, 403474 <ferror@plt+0x1e54>
  403454:	mov	w0, #0x0                   	// #0
  403458:	ldp	x19, x20, [sp, #16]
  40345c:	ldp	x21, x22, [sp, #32]
  403460:	ldp	x29, x30, [sp], #48
  403464:	ret
  403468:	cbnz	x21, 40342c <ferror@plt+0x1e0c>
  40346c:	add	x19, x19, #0x1
  403470:	b	403408 <ferror@plt+0x1de8>
  403474:	mov	x0, #0x0                   	// #0
  403478:	b	40346c <ferror@plt+0x1e4c>
  40347c:	mov	w0, #0xffffffea            	// #-22
  403480:	ret
  403484:	mov	w0, #0xffffffea            	// #-22
  403488:	b	403458 <ferror@plt+0x1e38>
  40348c:	mov	w0, #0xffffffff            	// #-1
  403490:	b	403458 <ferror@plt+0x1e38>
  403494:	stp	x29, x30, [sp, #-80]!
  403498:	mov	x29, sp
  40349c:	stp	x19, x20, [sp, #16]
  4034a0:	stp	x21, x22, [sp, #32]
  4034a4:	stp	x23, x24, [sp, #48]
  4034a8:	str	xzr, [sp, #72]
  4034ac:	cbnz	x0, 4034c8 <ferror@plt+0x1ea8>
  4034b0:	mov	w0, #0x0                   	// #0
  4034b4:	ldp	x19, x20, [sp, #16]
  4034b8:	ldp	x21, x22, [sp, #32]
  4034bc:	ldp	x23, x24, [sp, #48]
  4034c0:	ldp	x29, x30, [sp], #80
  4034c4:	ret
  4034c8:	str	w3, [x1]
  4034cc:	mov	x19, x0
  4034d0:	str	w3, [x2]
  4034d4:	mov	x23, x1
  4034d8:	mov	x21, x2
  4034dc:	mov	w22, w3
  4034e0:	bl	4015e0 <__errno_location@plt>
  4034e4:	str	wzr, [x0]
  4034e8:	mov	x20, x0
  4034ec:	add	x24, sp, #0x48
  4034f0:	ldrsb	w0, [x19]
  4034f4:	cmp	w0, #0x3a
  4034f8:	b.ne	40353c <ferror@plt+0x1f1c>  // b.any
  4034fc:	add	x19, x19, #0x1
  403500:	mov	x1, x24
  403504:	mov	x0, x19
  403508:	mov	w2, #0xa                   	// #10
  40350c:	bl	4014f0 <strtol@plt>
  403510:	str	w0, [x21]
  403514:	ldr	w0, [x20]
  403518:	cbnz	w0, 403534 <ferror@plt+0x1f14>
  40351c:	ldr	x0, [sp, #72]
  403520:	cbz	x0, 403534 <ferror@plt+0x1f14>
  403524:	ldrsb	w1, [x0]
  403528:	cbnz	w1, 403534 <ferror@plt+0x1f14>
  40352c:	cmp	x0, x19
  403530:	b.ne	4034b0 <ferror@plt+0x1e90>  // b.any
  403534:	mov	w0, #0xffffffff            	// #-1
  403538:	b	4034b4 <ferror@plt+0x1e94>
  40353c:	mov	x1, x24
  403540:	mov	x0, x19
  403544:	mov	w2, #0xa                   	// #10
  403548:	bl	4014f0 <strtol@plt>
  40354c:	str	w0, [x23]
  403550:	str	w0, [x21]
  403554:	ldr	w0, [x20]
  403558:	cbnz	w0, 403534 <ferror@plt+0x1f14>
  40355c:	ldr	x4, [sp, #72]
  403560:	cbz	x4, 403534 <ferror@plt+0x1f14>
  403564:	cmp	x4, x19
  403568:	b.eq	403534 <ferror@plt+0x1f14>  // b.none
  40356c:	ldrsb	w1, [x4]
  403570:	cmp	w1, #0x3a
  403574:	b.ne	403588 <ferror@plt+0x1f68>  // b.any
  403578:	ldrsb	w1, [x4, #1]
  40357c:	cbnz	w1, 403590 <ferror@plt+0x1f70>
  403580:	str	w22, [x21]
  403584:	b	4034b4 <ferror@plt+0x1e94>
  403588:	cmp	w1, #0x2d
  40358c:	b.ne	4034b0 <ferror@plt+0x1e90>  // b.any
  403590:	add	x19, x4, #0x1
  403594:	str	wzr, [x20]
  403598:	str	xzr, [sp, #72]
  40359c:	b	403500 <ferror@plt+0x1ee0>
  4035a0:	stp	x29, x30, [sp, #-80]!
  4035a4:	mov	x29, sp
  4035a8:	stp	x19, x20, [sp, #16]
  4035ac:	mov	x19, x1
  4035b0:	stp	x21, x22, [sp, #32]
  4035b4:	add	x22, sp, #0x40
  4035b8:	str	x23, [sp, #48]
  4035bc:	add	x23, sp, #0x48
  4035c0:	cmp	x0, #0x0
  4035c4:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4035c8:	b.ne	4035d4 <ferror@plt+0x1fb4>  // b.any
  4035cc:	mov	w0, #0x0                   	// #0
  4035d0:	b	40365c <ferror@plt+0x203c>
  4035d4:	mov	x1, x22
  4035d8:	bl	402214 <ferror@plt+0xbf4>
  4035dc:	mov	x1, x23
  4035e0:	mov	x20, x0
  4035e4:	mov	x0, x19
  4035e8:	bl	402214 <ferror@plt+0xbf4>
  4035ec:	mov	x19, x0
  4035f0:	ldp	x21, x0, [sp, #64]
  4035f4:	adds	x1, x21, x0
  4035f8:	b.eq	403658 <ferror@plt+0x2038>  // b.none
  4035fc:	cmp	x1, #0x1
  403600:	b.ne	403624 <ferror@plt+0x2004>  // b.any
  403604:	cbz	x20, 403614 <ferror@plt+0x1ff4>
  403608:	ldrsb	w1, [x20]
  40360c:	cmp	w1, #0x2f
  403610:	b.eq	403658 <ferror@plt+0x2038>  // b.none
  403614:	cbz	x19, 4035cc <ferror@plt+0x1fac>
  403618:	ldrsb	w1, [x19]
  40361c:	cmp	w1, #0x2f
  403620:	b.eq	403658 <ferror@plt+0x2038>  // b.none
  403624:	cmp	x20, #0x0
  403628:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  40362c:	b.eq	4035cc <ferror@plt+0x1fac>  // b.none
  403630:	cmp	x21, x0
  403634:	b.ne	4035cc <ferror@plt+0x1fac>  // b.any
  403638:	mov	x2, x21
  40363c:	mov	x1, x19
  403640:	mov	x0, x20
  403644:	bl	4013f0 <strncmp@plt>
  403648:	cbnz	w0, 4035cc <ferror@plt+0x1fac>
  40364c:	add	x0, x20, x21
  403650:	add	x19, x19, x21
  403654:	b	4035c0 <ferror@plt+0x1fa0>
  403658:	mov	w0, #0x1                   	// #1
  40365c:	ldp	x19, x20, [sp, #16]
  403660:	ldp	x21, x22, [sp, #32]
  403664:	ldr	x23, [sp, #48]
  403668:	ldp	x29, x30, [sp], #80
  40366c:	ret
  403670:	stp	x29, x30, [sp, #-64]!
  403674:	mov	x29, sp
  403678:	stp	x19, x20, [sp, #16]
  40367c:	stp	x21, x22, [sp, #32]
  403680:	mov	x21, x1
  403684:	orr	x1, x0, x1
  403688:	stp	x23, x24, [sp, #48]
  40368c:	cbnz	x1, 4036ac <ferror@plt+0x208c>
  403690:	adrp	x0, 403000 <ferror@plt+0x19e0>
  403694:	add	x0, x0, #0xd8f
  403698:	ldp	x19, x20, [sp, #16]
  40369c:	ldp	x21, x22, [sp, #32]
  4036a0:	ldp	x23, x24, [sp, #48]
  4036a4:	ldp	x29, x30, [sp], #64
  4036a8:	b	401440 <strdup@plt>
  4036ac:	mov	x23, x0
  4036b0:	mov	x22, x2
  4036b4:	cbnz	x0, 4036d4 <ferror@plt+0x20b4>
  4036b8:	mov	x0, x21
  4036bc:	mov	x1, x2
  4036c0:	ldp	x19, x20, [sp, #16]
  4036c4:	ldp	x21, x22, [sp, #32]
  4036c8:	ldp	x23, x24, [sp, #48]
  4036cc:	ldp	x29, x30, [sp], #64
  4036d0:	b	401520 <strndup@plt>
  4036d4:	cbz	x21, 403698 <ferror@plt+0x2078>
  4036d8:	bl	4012f0 <strlen@plt>
  4036dc:	mov	x20, x0
  4036e0:	mvn	x0, x0
  4036e4:	cmp	x22, x0
  4036e8:	b.hi	403738 <ferror@plt+0x2118>  // b.pmore
  4036ec:	add	x24, x22, x20
  4036f0:	add	x0, x24, #0x1
  4036f4:	bl	4013d0 <malloc@plt>
  4036f8:	mov	x19, x0
  4036fc:	cbz	x0, 403720 <ferror@plt+0x2100>
  403700:	mov	x2, x20
  403704:	mov	x1, x23
  403708:	bl	4012c0 <memcpy@plt>
  40370c:	mov	x2, x22
  403710:	mov	x1, x21
  403714:	add	x0, x19, x20
  403718:	bl	4012c0 <memcpy@plt>
  40371c:	strb	wzr, [x19, x24]
  403720:	mov	x0, x19
  403724:	ldp	x19, x20, [sp, #16]
  403728:	ldp	x21, x22, [sp, #32]
  40372c:	ldp	x23, x24, [sp, #48]
  403730:	ldp	x29, x30, [sp], #64
  403734:	ret
  403738:	mov	x19, #0x0                   	// #0
  40373c:	b	403720 <ferror@plt+0x2100>
  403740:	stp	x29, x30, [sp, #-32]!
  403744:	mov	x29, sp
  403748:	stp	x19, x20, [sp, #16]
  40374c:	mov	x20, x0
  403750:	mov	x19, x1
  403754:	cbz	x1, 403778 <ferror@plt+0x2158>
  403758:	mov	x0, x1
  40375c:	bl	4012f0 <strlen@plt>
  403760:	mov	x2, x0
  403764:	mov	x1, x19
  403768:	mov	x0, x20
  40376c:	ldp	x19, x20, [sp, #16]
  403770:	ldp	x29, x30, [sp], #32
  403774:	b	403670 <ferror@plt+0x2050>
  403778:	mov	x2, #0x0                   	// #0
  40377c:	b	403764 <ferror@plt+0x2144>
  403780:	stp	x29, x30, [sp, #-288]!
  403784:	mov	x29, sp
  403788:	str	x19, [sp, #16]
  40378c:	mov	x19, x0
  403790:	add	x0, sp, #0x120
  403794:	stp	x0, x0, [sp, #80]
  403798:	add	x0, sp, #0xf0
  40379c:	str	x0, [sp, #96]
  4037a0:	mov	w0, #0xffffffd0            	// #-48
  4037a4:	str	w0, [sp, #104]
  4037a8:	mov	w0, #0xffffff80            	// #-128
  4037ac:	str	w0, [sp, #108]
  4037b0:	add	x0, sp, #0x48
  4037b4:	stp	x2, x3, [sp, #240]
  4037b8:	ldp	x2, x3, [sp, #80]
  4037bc:	stp	x2, x3, [sp, #32]
  4037c0:	ldp	x2, x3, [sp, #96]
  4037c4:	stp	x2, x3, [sp, #48]
  4037c8:	add	x2, sp, #0x20
  4037cc:	str	q0, [sp, #112]
  4037d0:	str	q1, [sp, #128]
  4037d4:	str	q2, [sp, #144]
  4037d8:	str	q3, [sp, #160]
  4037dc:	str	q4, [sp, #176]
  4037e0:	str	q5, [sp, #192]
  4037e4:	str	q6, [sp, #208]
  4037e8:	str	q7, [sp, #224]
  4037ec:	stp	x4, x5, [sp, #256]
  4037f0:	stp	x6, x7, [sp, #272]
  4037f4:	bl	401510 <vasprintf@plt>
  4037f8:	tbnz	w0, #31, 403828 <ferror@plt+0x2208>
  4037fc:	ldr	x1, [sp, #72]
  403800:	sxtw	x2, w0
  403804:	mov	x0, x19
  403808:	bl	403670 <ferror@plt+0x2050>
  40380c:	mov	x19, x0
  403810:	ldr	x0, [sp, #72]
  403814:	bl	401500 <free@plt>
  403818:	mov	x0, x19
  40381c:	ldr	x19, [sp, #16]
  403820:	ldp	x29, x30, [sp], #288
  403824:	ret
  403828:	mov	x19, #0x0                   	// #0
  40382c:	b	403818 <ferror@plt+0x21f8>
  403830:	stp	x29, x30, [sp, #-80]!
  403834:	mov	x29, sp
  403838:	stp	x23, x24, [sp, #48]
  40383c:	ldr	x23, [x0]
  403840:	stp	x19, x20, [sp, #16]
  403844:	mov	x20, x0
  403848:	stp	x21, x22, [sp, #32]
  40384c:	ldrsb	w0, [x23]
  403850:	cbz	w0, 40387c <ferror@plt+0x225c>
  403854:	mov	x0, x23
  403858:	mov	x22, x1
  40385c:	mov	x21, x2
  403860:	mov	w24, w3
  403864:	mov	x1, x2
  403868:	bl	401530 <strspn@plt>
  40386c:	add	x19, x23, x0
  403870:	ldrsb	w23, [x23, x0]
  403874:	cbnz	w23, 403884 <ferror@plt+0x2264>
  403878:	str	x19, [x20]
  40387c:	mov	x19, #0x0                   	// #0
  403880:	b	4038f0 <ferror@plt+0x22d0>
  403884:	cbz	w24, 403938 <ferror@plt+0x2318>
  403888:	adrp	x0, 404000 <ferror@plt+0x29e0>
  40388c:	mov	w1, w23
  403890:	add	x0, x0, #0x31c
  403894:	bl	401540 <strchr@plt>
  403898:	cbz	x0, 403908 <ferror@plt+0x22e8>
  40389c:	add	x1, sp, #0x48
  4038a0:	add	x24, x19, #0x1
  4038a4:	mov	x0, x24
  4038a8:	strb	w23, [sp, #72]
  4038ac:	strb	wzr, [sp, #73]
  4038b0:	bl	40227c <ferror@plt+0xc5c>
  4038b4:	add	x1, x19, x0
  4038b8:	str	x0, [x22]
  4038bc:	ldrsb	w1, [x1, #1]
  4038c0:	cbz	w1, 403878 <ferror@plt+0x2258>
  4038c4:	cmp	w23, w1
  4038c8:	b.ne	403878 <ferror@plt+0x2258>  // b.any
  4038cc:	add	x0, x0, #0x2
  4038d0:	add	x22, x19, x0
  4038d4:	ldrsb	w1, [x19, x0]
  4038d8:	cbz	w1, 4038e8 <ferror@plt+0x22c8>
  4038dc:	mov	x0, x21
  4038e0:	bl	401540 <strchr@plt>
  4038e4:	cbz	x0, 403878 <ferror@plt+0x2258>
  4038e8:	mov	x19, x24
  4038ec:	str	x22, [x20]
  4038f0:	mov	x0, x19
  4038f4:	ldp	x19, x20, [sp, #16]
  4038f8:	ldp	x21, x22, [sp, #32]
  4038fc:	ldp	x23, x24, [sp, #48]
  403900:	ldp	x29, x30, [sp], #80
  403904:	ret
  403908:	mov	x1, x21
  40390c:	mov	x0, x19
  403910:	bl	40227c <ferror@plt+0xc5c>
  403914:	str	x0, [x22]
  403918:	add	x22, x19, x0
  40391c:	ldrsb	w1, [x19, x0]
  403920:	cbz	w1, 403930 <ferror@plt+0x2310>
  403924:	mov	x0, x21
  403928:	bl	401540 <strchr@plt>
  40392c:	cbz	x0, 403878 <ferror@plt+0x2258>
  403930:	str	x22, [x20]
  403934:	b	4038f0 <ferror@plt+0x22d0>
  403938:	mov	x1, x21
  40393c:	mov	x0, x19
  403940:	bl	4015c0 <strcspn@plt>
  403944:	str	x0, [x22]
  403948:	add	x0, x19, x0
  40394c:	str	x0, [x20]
  403950:	b	4038f0 <ferror@plt+0x22d0>
  403954:	stp	x29, x30, [sp, #-32]!
  403958:	mov	x29, sp
  40395c:	str	x19, [sp, #16]
  403960:	mov	x19, x0
  403964:	mov	x0, x19
  403968:	bl	401420 <fgetc@plt>
  40396c:	cmn	w0, #0x1
  403970:	b.eq	40398c <ferror@plt+0x236c>  // b.none
  403974:	cmp	w0, #0xa
  403978:	b.ne	403964 <ferror@plt+0x2344>  // b.any
  40397c:	mov	w0, #0x0                   	// #0
  403980:	ldr	x19, [sp, #16]
  403984:	ldp	x29, x30, [sp], #32
  403988:	ret
  40398c:	mov	w0, #0x1                   	// #1
  403990:	b	403980 <ferror@plt+0x2360>
  403994:	nop
  403998:	stp	x29, x30, [sp, #-64]!
  40399c:	mov	x29, sp
  4039a0:	stp	x19, x20, [sp, #16]
  4039a4:	adrp	x20, 414000 <ferror@plt+0x129e0>
  4039a8:	add	x20, x20, #0xdf0
  4039ac:	stp	x21, x22, [sp, #32]
  4039b0:	adrp	x21, 414000 <ferror@plt+0x129e0>
  4039b4:	add	x21, x21, #0xde8
  4039b8:	sub	x20, x20, x21
  4039bc:	mov	w22, w0
  4039c0:	stp	x23, x24, [sp, #48]
  4039c4:	mov	x23, x1
  4039c8:	mov	x24, x2
  4039cc:	bl	401280 <memcpy@plt-0x40>
  4039d0:	cmp	xzr, x20, asr #3
  4039d4:	b.eq	403a00 <ferror@plt+0x23e0>  // b.none
  4039d8:	asr	x20, x20, #3
  4039dc:	mov	x19, #0x0                   	// #0
  4039e0:	ldr	x3, [x21, x19, lsl #3]
  4039e4:	mov	x2, x24
  4039e8:	add	x19, x19, #0x1
  4039ec:	mov	x1, x23
  4039f0:	mov	w0, w22
  4039f4:	blr	x3
  4039f8:	cmp	x20, x19
  4039fc:	b.ne	4039e0 <ferror@plt+0x23c0>  // b.any
  403a00:	ldp	x19, x20, [sp, #16]
  403a04:	ldp	x21, x22, [sp, #32]
  403a08:	ldp	x23, x24, [sp, #48]
  403a0c:	ldp	x29, x30, [sp], #64
  403a10:	ret
  403a14:	nop
  403a18:	ret
  403a1c:	nop
  403a20:	adrp	x2, 415000 <ferror@plt+0x139e0>
  403a24:	mov	x1, #0x0                   	// #0
  403a28:	ldr	x2, [x2, #448]
  403a2c:	b	401360 <__cxa_atexit@plt>
  403a30:	mov	x2, x1
  403a34:	mov	w1, w0
  403a38:	mov	w0, #0x0                   	// #0
  403a3c:	b	401580 <__fxstat@plt>

Disassembly of section .fini:

0000000000403a40 <.fini>:
  403a40:	stp	x29, x30, [sp, #-16]!
  403a44:	mov	x29, sp
  403a48:	ldp	x29, x30, [sp], #16
  403a4c:	ret
