{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667048707846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667048707846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 18:35:07 2022 " "Processing started: Sat Oct 29 18:35:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667048707846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048707846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048707846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667048708208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667048708208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behav " "Found design unit 1: FSM-behav" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667048717153 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667048717153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048717153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667048717184 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_present FSM.vhd(24) " "VHDL Process Statement warning at FSM.vhd(24): inferring latch(es) for signal or variable \"y_present\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667048717184 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alert FSM.vhd(24) " "VHDL Process Statement warning at FSM.vhd(24): inferring latch(es) for signal or variable \"alert\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667048717184 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alert FSM.vhd(24) " "Inferred latch for \"alert\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048717184 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_present.student FSM.vhd(24) " "Inferred latch for \"y_present.student\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048717184 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_present.researcher FSM.vhd(24) " "Inferred latch for \"y_present.researcher\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048717184 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_present.professor FSM.vhd(24) " "Inferred latch for \"y_present.professor\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048717184 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_present.admin FSM.vhd(24) " "Inferred latch for \"y_present.admin\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048717184 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_present.idle FSM.vhd(24) " "Inferred latch for \"y_present.idle\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048717184 "|FSM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alert " "Latch alert has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.student_577 " "Ports D and ENA on the latch are fed by the same signal y_present.student_577" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667048717514 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667048717514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_present.professor_605 " "Latch y_present.professor_605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.student_577 " "Ports D and ENA on the latch are fed by the same signal y_present.student_577" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667048717514 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667048717514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_present.researcher_591 " "Latch y_present.researcher_591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.student_577 " "Ports D and ENA on the latch are fed by the same signal y_present.student_577" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667048717514 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667048717514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_present.student_577 " "Latch y_present.student_577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.student_577 " "Ports D and ENA on the latch are fed by the same signal y_present.student_577" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667048717514 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667048717514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_present.idle_633 " "Latch y_present.idle_633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.professor_605 " "Ports D and ENA on the latch are fed by the same signal y_present.professor_605" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667048717514 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667048717514 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "output\[0\]~reg0 output\[0\]~reg0_emulated output\[0\]~1 " "Register \"output\[0\]~reg0\" is converted into an equivalent circuit using register \"output\[0\]~reg0_emulated\" and latch \"output\[0\]~1\"" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667048717514 "|FSM|output[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "output\[1\]~reg0 output\[1\]~reg0_emulated output\[1\]~5 " "Register \"output\[1\]~reg0\" is converted into an equivalent circuit using register \"output\[1\]~reg0_emulated\" and latch \"output\[1\]~5\"" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667048717514 "|FSM|output[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "output\[2\]~reg0 output\[2\]~reg0_emulated output\[2\]~9 " "Register \"output\[2\]~reg0\" is converted into an equivalent circuit using register \"output\[2\]~reg0_emulated\" and latch \"output\[2\]~9\"" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667048717514 "|FSM|output[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "output\[3\]~reg0 output\[3\]~reg0_emulated output\[3\]~13 " "Register \"output\[3\]~reg0\" is converted into an equivalent circuit using register \"output\[3\]~reg0_emulated\" and latch \"output\[3\]~13\"" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667048717514 "|FSM|output[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "output\[4\]~reg0 output\[4\]~reg0_emulated output\[4\]~17 " "Register \"output\[4\]~reg0\" is converted into an equivalent circuit using register \"output\[4\]~reg0_emulated\" and latch \"output\[4\]~17\"" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667048717514 "|FSM|output[4]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1667048717514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667048717577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667048717936 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667048717936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667048717971 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667048717971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667048717971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667048717971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667048717983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 18:35:17 2022 " "Processing ended: Sat Oct 29 18:35:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667048717983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667048717983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667048717983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048717983 ""}
