$date
	Mon May  9 15:18:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CombCirc_tb $end
$var wire 1 ! X $end
$var wire 1 " Q $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$var integer 32 & k [31:0] $end
$scope module name $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 ' N1 $end
$var wire 1 ( N2 $end
$var wire 1 ) N3 $end
$var wire 1 " Q $end
$var wire 1 ! X $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
x'
b0 &
0%
0$
0#
x"
x!
$end
#5000
0"
1(
0)
0'
#6000
1$
#10000
0!
#11000
0(
#12000
0$
#17000
1(
1%
b1 &
#22000
1"
1)
#23000
1$
#27000
1!
#28000
0(
#29000
0$
#33000
0"
0)
#34000
1(
1#
0%
b10 &
#38000
0!
#40000
1$
#45000
1"
1'
0(
#46000
0$
#50000
1!
#51000
0"
0'
1(
1%
b11 &
#56000
1"
0!
1)
#57000
1$
#61000
1!
#62000
1'
0(
#63000
0$
#67000
0)
#68000
0"
0'
1(
0#
0%
b100 &
#73000
0!
#74000
1$
#79000
0(
#80000
0$
#85000
1(
1%
b101 &
#90000
1"
1)
#91000
1$
#95000
1!
#96000
0(
#97000
0$
#101000
0"
0)
#102000
1(
1#
0%
b110 &
#106000
0!
#108000
1$
#113000
1"
1'
0(
#114000
0$
#118000
1!
#119000
0"
0'
1(
1%
b111 &
#124000
1"
0!
1)
#125000
1$
#129000
1!
#130000
1'
0(
#131000
0$
#135000
0)
#136000
0"
0'
1(
0#
0%
b1000 &
#141000
0!
#142000
1$
#147000
0(
#148000
0$
#153000
1(
1%
b1001 &
#158000
1"
1)
#159000
1$
#163000
1!
#164000
0(
#165000
0$
#169000
0"
0)
#170000
1(
b1010 &
#174000
0!
#175000
1"
1)
#180000
1!
