date mon 25 nov 1996 235823 gmt  server ncsa151  lastmodified fri 08 nov 1996 184052 gmt  contenttype texthtml  contentlength 4192    rocket         the rocket project    principal investigators        philip h sweany    steve carr        current graduate students      chen ding   saurabh jang  evan l schemm   thomas r suchyta  qunyan wu    current undergraduates    denise junker  denise wieber        description          the goals of the rocket project are to develop a retargetable compiler for  instructionlevel parallel architectures and to develop scheduling and register allocation  algorithms for said architectures  this project   intimately  is entwined with the memoria project current research efforts  include software pipelining registersensitive scheduling and register allocation and  scheduling for partitioned register files         publications      s j beaty s colcord ph sweanyusing genetic algorithms to finetune instructionscheduling heuristics  in proceedings of mcps 96      mj bourke iii ph sweany sj beatyextending list scheduling to consider execution frequency  in proceedings of the 29th annual hawaii international conference on system sciences      s carr c ding and p sweany    improving software pipelining with unrollandjam   in proceedings of the 29th annual hawaii international conference on system sciences         t brasier p sweany s beaty and  s carr   craig a practical framework  for combining instruction scheduling and register assignment 1995 international  conference on parallel architectures and compiler techniques       ph sweany sj beatydominatorpath scheduling a global scheduling method  proceedings of the 25th international symposium on microarchitecture micro25      ph sweany sj beatypostcompaction register assignment in a retargetable compiler  in proceedings of the 23rd microprogramming workshop micro23       research grants        generating efficient code for horizontal microarchitectures with partitioned register files texas instruments 19951996 23715        hiding the latency between level1 and level2 cache on the alpha 21164 digital equipment corporation 19951997  83500       masters theses      mj bourke frequencybased list scheduling list scheduling to incorporate frequency information  michigan technological university department of computer science may 1993        ts brasier frigg a new approach to combining register assignment and instruction scheduling  michigan technological university department of computer science august 1994      bl huber pathselection heuristics for dominatorpath scheduling  michigan technological university department of computer science october 1995      c ding improving software pipelining with unrollandjam and memoryreuse analysis  michigan technological university department of computer science june 1996      q wu register allocation via   hierarchical graph coloring  michigan technological university department of computer science august 1996  
