// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "03/11/2018 16:12:57"

// 
// Device: Altera EP2C8Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGA_TOP (
	CLK,
	RST_N,
	VSYNC,
	HSYNC,
	DATA_OUT,
	CLK_OUT);
input 	CLK;
input 	RST_N;
output 	VSYNC;
output 	HSYNC;
output 	[15:0] DATA_OUT;
output 	CLK_OUT;

// Design Ports Information
// VSYNC	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HSYNC	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[0]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[1]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[2]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[3]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[4]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[5]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[6]	=>  Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[7]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[8]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[9]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[10]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[11]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[12]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[13]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[14]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[15]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK_OUT	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RST_N	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGA_TOP_v_fast.sdo");
// synopsys translate_on

wire \PLL_IP_inst|altpll_component|pll~CLK1 ;
wire \PLL_IP_inst|altpll_component|pll~CLK2 ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \VGA_inst|Add1~19 ;
wire \VGA_inst|Add1~21 ;
wire \VGA_inst|Add1~20_combout ;
wire \VGA_inst|Add1~23 ;
wire \VGA_inst|Add1~22_combout ;
wire \VGA_inst|Add1~25 ;
wire \VGA_inst|Add1~24_combout ;
wire \VGA_inst|Add1~27 ;
wire \VGA_inst|Add1~26_combout ;
wire \VGA_inst|Add1~29 ;
wire \VGA_inst|Add1~28_combout ;
wire \VGA_inst|Add1~30_combout ;
wire \VGA_inst|Add0~6_combout ;
wire \VGA_inst|Add0~16_combout ;
wire \VGA_inst|Add0~20_combout ;
wire \VGA_inst|Add0~27 ;
wire \VGA_inst|Add0~29 ;
wire \VGA_inst|Add0~28_combout ;
wire \VGA_inst|Add0~30_combout ;
wire \VGA_inst|Add2~12_combout ;
wire \VGA_inst|Add2~15 ;
wire \VGA_inst|Add2~17 ;
wire \VGA_inst|Add2~16_combout ;
wire \VGA_inst|Add3~0_combout ;
wire \VGA_inst|Add3~2_combout ;
wire \VGA_inst|Add3~11 ;
wire \VGA_inst|Add3~13 ;
wire \VGA_inst|Add3~12_combout ;
wire \VGA_inst|Add4~0_combout ;
wire \VGA_inst|Add4~2_combout ;
wire \VGA_inst|Add4~10_combout ;
wire \VGA_inst|Add4~12_combout ;
wire \VGA_inst|Add6~2_combout ;
wire \VGA_inst|Add6~4_combout ;
wire \VGA_inst|Add6~14_combout ;
wire \VGA_inst|Add2~19 ;
wire \VGA_inst|Add2~18_combout ;
wire \VGA_inst|Add3~15 ;
wire \VGA_inst|Add3~14_combout ;
wire \VGA_inst|Add4~15 ;
wire \VGA_inst|Add5~19 ;
wire \VGA_inst|Add2~21 ;
wire \VGA_inst|Add2~20_combout ;
wire \VGA_inst|Add3~17 ;
wire \VGA_inst|Add3~16_combout ;
wire \VGA_inst|Add4~17 ;
wire \VGA_inst|Add4~16_combout ;
wire \VGA_inst|Add5~21 ;
wire \VGA_inst|Add5~20_combout ;
wire \VGA_inst|Add6~23 ;
wire \VGA_inst|Add2~22_combout ;
wire \VGA_inst|Add3~18_combout ;
wire \VGA_inst|Add4~18_combout ;
wire \VGA_inst|Add5~22_combout ;
wire \VGA_inst|Add6~24_combout ;
wire \VGA_inst|always3~0_combout ;
wire \VGA_inst|always3~1_combout ;
wire \VGA_inst|always3~2_combout ;
wire \VGA_inst|Equal0~0_combout ;
wire \VGA_inst|LessThan4~0_combout ;
wire \VGA_inst|always10~0_combout ;
wire \VGA_inst|always10~1_combout ;
wire \VGA_inst|always10~2_combout ;
wire \VGA_inst|LessThan5~0_combout ;
wire \VGA_inst|vsync_cnt[15]~6_combout ;
wire \VGA_inst|vsync_cnt[14]~7_combout ;
wire \VGA_inst|vsync_cnt[13]~8_combout ;
wire \VGA_inst|vsync_cnt[12]~9_combout ;
wire \VGA_inst|vsync_cnt[11]~10_combout ;
wire \VGA_inst|vsync_cnt[10]~11_combout ;
wire \CLK~combout ;
wire \PLL_IP_inst|altpll_component|_clk0 ;
wire \PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA_inst|Add0~0_combout ;
wire \VGA_inst|hsync_cnt_n[0]~2_combout ;
wire \RST_N~combout ;
wire \RST_N~clkctrl_outclk ;
wire \VGA_inst|Add0~1 ;
wire \VGA_inst|Add0~2_combout ;
wire \VGA_inst|Add0~3 ;
wire \VGA_inst|Add0~4_combout ;
wire \VGA_inst|Add0~5 ;
wire \VGA_inst|Add0~7 ;
wire \VGA_inst|Add0~8_combout ;
wire \VGA_inst|Add0~9 ;
wire \VGA_inst|Add0~11 ;
wire \VGA_inst|Add0~13 ;
wire \VGA_inst|Add0~14_combout ;
wire \VGA_inst|Add0~15 ;
wire \VGA_inst|Add0~17 ;
wire \VGA_inst|Add0~18_combout ;
wire \VGA_inst|Add0~10_combout ;
wire \VGA_inst|hsync_cnt_n[5]~1_combout ;
wire \VGA_inst|Equal0~3_combout ;
wire \VGA_inst|hsync_cnt_n[10]~0_combout ;
wire \VGA_inst|Add0~19 ;
wire \VGA_inst|Add0~21 ;
wire \VGA_inst|Add0~22_combout ;
wire \VGA_inst|Add0~23 ;
wire \VGA_inst|Add0~24_combout ;
wire \VGA_inst|Add0~25 ;
wire \VGA_inst|Add0~26_combout ;
wire \VGA_inst|Equal0~1_combout ;
wire \VGA_inst|Equal0~2_combout ;
wire \VGA_inst|Equal0~4_combout ;
wire \VGA_inst|Add1~1 ;
wire \VGA_inst|Add1~3 ;
wire \VGA_inst|Add1~5 ;
wire \VGA_inst|Add1~7 ;
wire \VGA_inst|Add1~8_combout ;
wire \VGA_inst|vsync_cnt[4]~5_combout ;
wire \VGA_inst|Add1~9 ;
wire \VGA_inst|Add1~10_combout ;
wire \VGA_inst|vsync_cnt[5]~3_combout ;
wire \VGA_inst|Add1~11 ;
wire \VGA_inst|Add1~12_combout ;
wire \VGA_inst|vsync_cnt[6]~2_combout ;
wire \VGA_inst|LessThan1~0_combout ;
wire \VGA_inst|Add1~4_combout ;
wire \VGA_inst|vsync_cnt[2]~1_combout ;
wire \VGA_inst|LessThan1~1_combout ;
wire \VGA_inst|VSYNC~regout ;
wire \VGA_inst|LessThan0~0_combout ;
wire \VGA_inst|HSYNC~regout ;
wire \VGA_inst|Add1~6_combout ;
wire \VGA_inst|vsync_cnt[3]~14_combout ;
wire \VGA_inst|Add1~2_combout ;
wire \VGA_inst|vsync_cnt[1]~15_combout ;
wire \VGA_inst|Add1~0_combout ;
wire \VGA_inst|vsync_cnt[0]~16_combout ;
wire \VGA_inst|Add2~1 ;
wire \VGA_inst|Add2~3 ;
wire \VGA_inst|Add2~5 ;
wire \VGA_inst|Add2~7 ;
wire \VGA_inst|Add2~9 ;
wire \VGA_inst|Add2~11 ;
wire \VGA_inst|Add2~13 ;
wire \VGA_inst|Add2~14_combout ;
wire \VGA_inst|Add2~10_combout ;
wire \VGA_inst|Add2~8_combout ;
wire \VGA_inst|Add2~6_combout ;
wire \VGA_inst|Add2~4_combout ;
wire \VGA_inst|Add3~1 ;
wire \VGA_inst|Add3~3 ;
wire \VGA_inst|Add3~5 ;
wire \VGA_inst|Add3~7 ;
wire \VGA_inst|Add3~9 ;
wire \VGA_inst|Add3~10_combout ;
wire \VGA_inst|Add3~8_combout ;
wire \VGA_inst|Add3~6_combout ;
wire \VGA_inst|Add3~4_combout ;
wire \VGA_inst|Add2~2_combout ;
wire \VGA_inst|Add2~0_combout ;
wire \VGA_inst|Add4~1 ;
wire \VGA_inst|Add4~3 ;
wire \VGA_inst|Add4~5 ;
wire \VGA_inst|Add4~7 ;
wire \VGA_inst|Add4~9 ;
wire \VGA_inst|Add4~11 ;
wire \VGA_inst|Add4~13 ;
wire \VGA_inst|Add4~14_combout ;
wire \VGA_inst|Add4~8_combout ;
wire \VGA_inst|Add4~6_combout ;
wire \VGA_inst|Add4~4_combout ;
wire \VGA_inst|Add0~12_combout ;
wire \VGA_inst|Add5~1 ;
wire \VGA_inst|Add5~3 ;
wire \VGA_inst|Add5~5 ;
wire \VGA_inst|Add5~7 ;
wire \VGA_inst|Add5~9 ;
wire \VGA_inst|Add5~11 ;
wire \VGA_inst|Add5~13 ;
wire \VGA_inst|Add5~15 ;
wire \VGA_inst|Add5~17 ;
wire \VGA_inst|Add5~18_combout ;
wire \VGA_inst|Add5~16_combout ;
wire \VGA_inst|Add5~14_combout ;
wire \VGA_inst|Add5~12_combout ;
wire \VGA_inst|Add5~10_combout ;
wire \VGA_inst|Add5~8_combout ;
wire \VGA_inst|Add5~6_combout ;
wire \VGA_inst|Add5~4_combout ;
wire \VGA_inst|Add5~2_combout ;
wire \VGA_inst|Add5~0_combout ;
wire \VGA_inst|Add6~1 ;
wire \VGA_inst|Add6~3 ;
wire \VGA_inst|Add6~5 ;
wire \VGA_inst|Add6~7 ;
wire \VGA_inst|Add6~9 ;
wire \VGA_inst|Add6~11 ;
wire \VGA_inst|Add6~13 ;
wire \VGA_inst|Add6~15 ;
wire \VGA_inst|Add6~17 ;
wire \VGA_inst|Add6~19 ;
wire \VGA_inst|Add6~21 ;
wire \VGA_inst|Add6~22_combout ;
wire \VGA_inst|Add6~20_combout ;
wire \VGA_inst|Add6~18_combout ;
wire \VGA_inst|Add6~16_combout ;
wire \VGA_inst|Add6~12_combout ;
wire \VGA_inst|Add6~10_combout ;
wire \VGA_inst|Add6~8_combout ;
wire \VGA_inst|Add6~6_combout ;
wire \VGA_inst|ADDRESS_n[4]~13 ;
wire \VGA_inst|ADDRESS_n[5]~15 ;
wire \VGA_inst|ADDRESS_n[6]~17 ;
wire \VGA_inst|ADDRESS_n[7]~19 ;
wire \VGA_inst|ADDRESS_n[8]~21 ;
wire \VGA_inst|ADDRESS_n[9]~23 ;
wire \VGA_inst|ADDRESS_n[10]~25 ;
wire \VGA_inst|ADDRESS_n[11]~27 ;
wire \VGA_inst|ADDRESS_n[12]~29 ;
wire \VGA_inst|ADDRESS_n[13]~31 ;
wire \VGA_inst|ADDRESS_n[14]~33 ;
wire \VGA_inst|ADDRESS_n[15]~34_combout ;
wire \VGA_inst|always10~3_combout ;
wire \VGA_inst|Add1~13 ;
wire \VGA_inst|Add1~14_combout ;
wire \VGA_inst|always3~4_combout ;
wire \VGA_inst|always3~3_combout ;
wire \VGA_inst|vsync_cnt[15]~0_combout ;
wire \VGA_inst|vsync_cnt[7]~12_combout ;
wire \VGA_inst|Add1~15 ;
wire \VGA_inst|Add1~16_combout ;
wire \VGA_inst|vsync_cnt[8]~13_combout ;
wire \VGA_inst|Add1~17 ;
wire \VGA_inst|Add1~18_combout ;
wire \VGA_inst|vsync_cnt[9]~4_combout ;
wire \VGA_inst|always10~4_combout ;
wire \VGA_inst|LessThan4~1_combout ;
wire \VGA_inst|LessThan4~2_combout ;
wire \VGA_inst|always10~5_combout ;
wire \VGA_inst|ADDRESS_n[13]~30_combout ;
wire \VGA_inst|ADDRESS_n[14]~32_combout ;
wire \VGA_inst|LessThan6~3_combout ;
wire \VGA_inst|ADDRESS_n[12]~28_combout ;
wire \VGA_inst|ADDRESS_n[11]~26_combout ;
wire \VGA_inst|ADDRESS[12]~15_combout ;
wire \VGA_inst|ADDRESS_n~36_combout ;
wire \VGA_inst|ADDRESS_n[4]~12_combout ;
wire \VGA_inst|ADDRESS_n[5]~14_combout ;
wire \VGA_inst|ADDRESS_n[6]~16_combout ;
wire \VGA_inst|LessThan6~0_combout ;
wire \VGA_inst|ADDRESS_n[8]~20_combout ;
wire \VGA_inst|ADDRESS_n[10]~24_combout ;
wire \VGA_inst|LessThan6~1_combout ;
wire \VGA_inst|ADDRESS[0]~4_combout ;
wire \VGA_inst|ADDRESS_n~37_combout ;
wire \VGA_inst|ADDRESS[1]~5_combout ;
wire \VGA_inst|ADDRESS_n~38_combout ;
wire \VGA_inst|ADDRESS[2]~6_combout ;
wire \VGA_inst|Add6~0_combout ;
wire \VGA_inst|ADDRESS_n~39_combout ;
wire \VGA_inst|ADDRESS[3]~7_combout ;
wire \VGA_inst|LessThan6~2_combout ;
wire \VGA_inst|ADDRESS[4]~8_combout ;
wire \VGA_inst|ADDRESS[5]~9_combout ;
wire \VGA_inst|ADDRESS[6]~10_combout ;
wire \VGA_inst|ADDRESS_n[7]~18_combout ;
wire \VGA_inst|ADDRESS[7]~11_combout ;
wire \VGA_inst|ADDRESS[8]~12_combout ;
wire \VGA_inst|ADDRESS_n[9]~22_combout ;
wire \VGA_inst|ADDRESS[9]~13_combout ;
wire \VGA_inst|ADDRESS[10]~14_combout ;
wire \VGA_inst|ADDRESS[11]~16_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \VGA_inst|DATA_OUT_n~0_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \VGA_inst|DATA_OUT_n~1_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \VGA_inst|DATA_OUT_n~2_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \VGA_inst|DATA_OUT_n~3_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \VGA_inst|DATA_OUT_n~4_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \VGA_inst|DATA_OUT_n~5_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \VGA_inst|DATA_OUT_n~6_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \VGA_inst|DATA_OUT_n~7_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \VGA_inst|DATA_OUT_n~8_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \VGA_inst|DATA_OUT_n~9_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \VGA_inst|DATA_OUT_n~10_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \VGA_inst|DATA_OUT_n~11_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \VGA_inst|DATA_OUT_n~12_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \VGA_inst|DATA_OUT_n~13_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \VGA_inst|DATA_OUT_n~14_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \VGA_inst|DATA_OUT_n~15_combout ;
wire [15:0] \VGA_inst|vsync_cnt ;
wire [15:0] \VGA_inst|DATA_OUT_n ;
wire [15:0] \VGA_inst|ADDRESS_n ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [15:0] \VGA_inst|hsync_cnt ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a ;

wire [2:0] \PLL_IP_inst|altpll_component|pll_CLK_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;

assign \PLL_IP_inst|altpll_component|_clk0  = \PLL_IP_inst|altpll_component|pll_CLK_bus [0];
assign \PLL_IP_inst|altpll_component|pll~CLK1  = \PLL_IP_inst|altpll_component|pll_CLK_bus [1];
assign \PLL_IP_inst|altpll_component|pll~CLK2  = \PLL_IP_inst|altpll_component|pll_CLK_bus [2];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

// Location: M4K_X27_Y8
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h5CFFFFFFFFFFFDFE0F8215FFFFFFFFFFF809EECF3A7FFFFFFFFFF8A461EE42FFFFFFFFFFFFEA371F5C7FFFFFFF3FFFE87F7BFAFFFFFFFFFFFFE0BD88C87FFFFFFEFFFFC7B01E56FFFFFFF0BFFFFFDF803F7FFFFFE79FF6A7FE005DFFFFFFDFC1A013518071FFFFFE3FF000000200EFFFFFFB7FFE142C00007FFFFFE1FF7C7FFC00005FFFFFC3FFF9FEFFC000FFFFFFCFFFF3FEFFC003FFFFFF9FFBE3FCDFE007FFFFFFDFE1CFFFEFF807FFFFFF9FCCCFF3DFF00FFFFFFF1F9E5FF81FFC3FFFFFFE083F17FBCFCDFFFFFFF8407F9FBDB7FFFFFFFFFBE5FFDBDA7FEFFFFFFFFFFFFF73C657D7FFFFFFFFFFFFD3F637E3FFFFFFFFFFFFF3FF8FDFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h9F7FB7FFFFFFFFFFFFA99FFE8AFFFFFFFFFFFFD9BFEDB6FFFFFFFFFFFF99715334FFFFFFFFFFFF8C6FB157FFFFFFFFFFFFFEF47DFBFFFFFFFFFFF837B653B87FFFFFFFFFF837F8F754FFFFFFFFFFFC1FF999B95FFFFFFFFFFC1FFFFFF83FFFFFFFFFFFA1FFFFB81FFFFFFFFFFFE373FBA0BFFFFFFFFFFFFBF41B99FFFFFFFFFFFFE2B417BFFFFFFFFFFFFFF74DDC1FFFFFFFFFFFFFC73F9C0FFFFFFFFFFFFFC652A7DFFFFFFFFFFFFFC6E5E7DFFFFFFFFFFFFFC5F298DFFFFFFFFFFFFFD1FB6F0FFFFFFFFFFFFFF037805FFFFFFFFFFFFFFF0000BFFFFFFFFFFFFFFF6055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X11_Y4
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h10FFFFFFFFFFFC00088010FFFFFFFFFFF8000480107FFFFFFFFFFE002080007FFFFFFFBFFFF023001C7FFFFFFF3FFFF03100107FFFFFFF3FFFE0A100007FFFFFFD3FFFC3C00006FFFFFFF03FFFFFFE003EFFFFFFC01FFF7FF0005DFFFFFF8007C000E00073FFFFFF00000000000067FFFFFE000003E000005FFFFFF000007FFE00007FFFFFE00001FFFF8000FFFFFFC00003FE3FE001FFFFFF800007FF9FF003FFFFFF800007FFFFF00FFFFFFF800C0FF8FFF81FFFFFFF801E0FF11FF83FFFFFFC003F07FC1FFCFFFFFFF8007F8FFFF7EDFFFFFFFFF1FFEBF8FFEFFFFFFFFFFFFFF3FC3FF7FFFFFFFFFFFF73FFD7E7FFFFFFFFFFFFB3FFFFDFFFFFFFFFFFFFBB;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFD7FFFFFFFFFFFFABDFFFCFFFFFFFFFFFFF9BDFFFB6FFFFFFFFFFFFD97FC5B0FFFFFFFFFFFFCDDE6D47FFFFFFFFFFFFFEAE7CFBFFFFFFFFFFFC173743B8FFFFFFFFFFF81BF86F107FFFFFFFFFF81FF999303FFFFFFFFFFC0FFFDFE01FFFFFFFFFFF807FFFA03FFFFFFFFFFFE0000000FFFFFFFFFFFFF000000FFFFFFFFFFFFFF005801FFFFFFFFFFFFFE01DC01FFFFFFFFFFFFFE000001FFFFFFFFFFFFFE00CA00FFFFFFFFFFFFFC006C00FFFFFFFFFFFFFC000800FFFFFFFFFFFFFE000000FFFFFFFFFFFFFF000001FFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X11_Y16
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32295779E3A77BDFFC3E81F;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hF1A8112D497CF2F3C86350FB994BAD7DE993DDF02453404A4657CC01E374E13DBEEA0D976765ED6AF172DC4F23BF3F45E9584904205801906B15F626F03A9B7A49C6FC97FAFFFEF154EFCFBEFD27FF7E9FDFFFFFFCEFEEFFF63CF79A6E7F8DA4E6D7E9E0B9B59A67094E7187C069787519386EC56373E2EEFEE590543307AFA7E9B6D4236A6B0926B0A7D639F4A4F8896D36482BF0D0BEECBA1847662735C6399DFFDFB8D64A2605FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFC47FFFFFFFFFFFFFFFFFEE6FFFFFFFFFFFFFFFFFFB6F05FFFFFFFFFFFFFDBEDB5CDFFFFFFFFFFFFC4DB0AFDFFFFFFFFFFFFEC072DF47FFFFFFFFFFFF42BAFE3FFFFFFFFFFFFFA4CFE0;
// synopsys translate_on

// Location: M4K_X11_Y15
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h3CFFFFFFFFFFFFFC3DC03CFFFFFFFFFFFBE02DC03E7FFFFFFFFFFFE0228016FFFFFFFFFFFFFC27401EFFFFFFFF3FFFF87B0078FFFFFFFF3FFFF9B100667FFFFFFA3FFFFFFD802E7FFFFFE03FFFFFDF00BFFFFFFFE00FF51FFE007FFFFFFF0003B003F0007DFFFFFE0000000000007FFFFFFE00001DD000006FFFFFE800009FFF00007FFFFFC00002FEFFC001FFFFFFC00007FF3FE001FFFFFF800007FE3FE007FFFFFFC00C0FFBDFF007FFFFFF80180FF98FF03FFFFFFF803E07F80FF87FFFFFFA007E07FF2FF9FFFFFFFC007F9FDFFFEDFFFFFFFC71FFFBD1FFEBFFFFFFFFFFFFF7E67FFBFFFFFFFFFFFFF7EFDFE7FFFFFFFFFFFFF7FF8FFFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hDFBFD7FFFFFFFFFFFFEBDFFFDFFFFFFFFFFFFFDBA7DFB6FFFFFFFFFFFFDDEECDB1FFFFFFFFFFFFCD6CD5E7FFFFFFFFFFFFFEFE7CFFFFFFFFFFFFF8FF7643F8FFFFFFFFFFF39FFA77D7FFFFFFFFFFFD7FFD99F4FFFFFFFFFFFCAFFFFFEC1FFFFFFFFFFFDE7FFFB93FFFFFFFFFFFE7E007E57FFFFFFFFFFFF21F7F23FFFFFFFFFFFFF7BECFBFFFFFFFFFFFFFF7DFB79FFFFFFFFFFFFFEE24C7BFFFFFFFFFFFFFD79F3ACFFFFFFFFFFFFFEFDCC35FFFFFFFFFFFFFEFD84F4FFFFFFFFFFFFFE7F09FCFFFFFFFFFFFFFFDF87F6FFFFFFFFFFFFFFEE00E3FFFFFFFFFFFFFFF9FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X11_Y10
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB37597EF49F8FBE3F13E150;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h51B2B31CC70E3237C8F5F233939B944FC4BFF160F4A55B69816F8EFBE125B4B698CAE4A7E587C76A5B7B4CF214369941C373667B8E38C8A85703E678F822983C48CEF077FBFCFFFC9DDFEF0FFFFFFFFFFFFFFFFFFFFFFFFFF90B67D08F7F1D0FEE87F42203B20B6E1F042107C5EBF837690862268111D46C1CF093136EAC6753EF6842C06A6B4C294617D9B1202440091E018F01E26A7EFC0F2878EE2273D6ADBDFBDE7C5F3DC79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF5EFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFA71EFFFFFFFFFFFFFFFFCE6AFFFFFFFFFFFFFFFFEEEAFFC7FFFFFFFFFFFFFF3BFEC3FFFFFFFFFFFFFFFBFE0;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneii_lcell_comb \VGA_inst|Add1~18 (
// Equation(s):
// \VGA_inst|Add1~18_combout  = (\VGA_inst|vsync_cnt [9] & (!\VGA_inst|Add1~17 )) # (!\VGA_inst|vsync_cnt [9] & ((\VGA_inst|Add1~17 ) # (GND)))
// \VGA_inst|Add1~19  = CARRY((!\VGA_inst|Add1~17 ) # (!\VGA_inst|vsync_cnt [9]))

	.dataa(\VGA_inst|vsync_cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~17 ),
	.combout(\VGA_inst|Add1~18_combout ),
	.cout(\VGA_inst|Add1~19 ));
// synopsys translate_off
defparam \VGA_inst|Add1~18 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneii_lcell_comb \VGA_inst|Add1~20 (
// Equation(s):
// \VGA_inst|Add1~20_combout  = (\VGA_inst|vsync_cnt [10] & (\VGA_inst|Add1~19  $ (GND))) # (!\VGA_inst|vsync_cnt [10] & (!\VGA_inst|Add1~19  & VCC))
// \VGA_inst|Add1~21  = CARRY((\VGA_inst|vsync_cnt [10] & !\VGA_inst|Add1~19 ))

	.dataa(\VGA_inst|vsync_cnt [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~19 ),
	.combout(\VGA_inst|Add1~20_combout ),
	.cout(\VGA_inst|Add1~21 ));
// synopsys translate_off
defparam \VGA_inst|Add1~20 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneii_lcell_comb \VGA_inst|Add1~22 (
// Equation(s):
// \VGA_inst|Add1~22_combout  = (\VGA_inst|vsync_cnt [11] & (!\VGA_inst|Add1~21 )) # (!\VGA_inst|vsync_cnt [11] & ((\VGA_inst|Add1~21 ) # (GND)))
// \VGA_inst|Add1~23  = CARRY((!\VGA_inst|Add1~21 ) # (!\VGA_inst|vsync_cnt [11]))

	.dataa(\VGA_inst|vsync_cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~21 ),
	.combout(\VGA_inst|Add1~22_combout ),
	.cout(\VGA_inst|Add1~23 ));
// synopsys translate_off
defparam \VGA_inst|Add1~22 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneii_lcell_comb \VGA_inst|Add1~24 (
// Equation(s):
// \VGA_inst|Add1~24_combout  = (\VGA_inst|vsync_cnt [12] & (\VGA_inst|Add1~23  $ (GND))) # (!\VGA_inst|vsync_cnt [12] & (!\VGA_inst|Add1~23  & VCC))
// \VGA_inst|Add1~25  = CARRY((\VGA_inst|vsync_cnt [12] & !\VGA_inst|Add1~23 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~23 ),
	.combout(\VGA_inst|Add1~24_combout ),
	.cout(\VGA_inst|Add1~25 ));
// synopsys translate_off
defparam \VGA_inst|Add1~24 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneii_lcell_comb \VGA_inst|Add1~26 (
// Equation(s):
// \VGA_inst|Add1~26_combout  = (\VGA_inst|vsync_cnt [13] & (!\VGA_inst|Add1~25 )) # (!\VGA_inst|vsync_cnt [13] & ((\VGA_inst|Add1~25 ) # (GND)))
// \VGA_inst|Add1~27  = CARRY((!\VGA_inst|Add1~25 ) # (!\VGA_inst|vsync_cnt [13]))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~25 ),
	.combout(\VGA_inst|Add1~26_combout ),
	.cout(\VGA_inst|Add1~27 ));
// synopsys translate_off
defparam \VGA_inst|Add1~26 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneii_lcell_comb \VGA_inst|Add1~28 (
// Equation(s):
// \VGA_inst|Add1~28_combout  = (\VGA_inst|vsync_cnt [14] & (\VGA_inst|Add1~27  $ (GND))) # (!\VGA_inst|vsync_cnt [14] & (!\VGA_inst|Add1~27  & VCC))
// \VGA_inst|Add1~29  = CARRY((\VGA_inst|vsync_cnt [14] & !\VGA_inst|Add1~27 ))

	.dataa(\VGA_inst|vsync_cnt [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~27 ),
	.combout(\VGA_inst|Add1~28_combout ),
	.cout(\VGA_inst|Add1~29 ));
// synopsys translate_off
defparam \VGA_inst|Add1~28 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneii_lcell_comb \VGA_inst|Add1~30 (
// Equation(s):
// \VGA_inst|Add1~30_combout  = \VGA_inst|Add1~29  $ (\VGA_inst|vsync_cnt [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_inst|vsync_cnt [15]),
	.cin(\VGA_inst|Add1~29 ),
	.combout(\VGA_inst|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Add1~30 .lut_mask = 16'h0FF0;
defparam \VGA_inst|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneii_lcell_comb \VGA_inst|Add0~6 (
// Equation(s):
// \VGA_inst|Add0~6_combout  = (\VGA_inst|hsync_cnt [3] & (!\VGA_inst|Add0~5 )) # (!\VGA_inst|hsync_cnt [3] & ((\VGA_inst|Add0~5 ) # (GND)))
// \VGA_inst|Add0~7  = CARRY((!\VGA_inst|Add0~5 ) # (!\VGA_inst|hsync_cnt [3]))

	.dataa(\VGA_inst|hsync_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~5 ),
	.combout(\VGA_inst|Add0~6_combout ),
	.cout(\VGA_inst|Add0~7 ));
// synopsys translate_off
defparam \VGA_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneii_lcell_comb \VGA_inst|Add0~16 (
// Equation(s):
// \VGA_inst|Add0~16_combout  = (\VGA_inst|hsync_cnt [8] & (\VGA_inst|Add0~15  $ (GND))) # (!\VGA_inst|hsync_cnt [8] & (!\VGA_inst|Add0~15  & VCC))
// \VGA_inst|Add0~17  = CARRY((\VGA_inst|hsync_cnt [8] & !\VGA_inst|Add0~15 ))

	.dataa(\VGA_inst|hsync_cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~15 ),
	.combout(\VGA_inst|Add0~16_combout ),
	.cout(\VGA_inst|Add0~17 ));
// synopsys translate_off
defparam \VGA_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneii_lcell_comb \VGA_inst|Add0~20 (
// Equation(s):
// \VGA_inst|Add0~20_combout  = (\VGA_inst|hsync_cnt [10] & (\VGA_inst|Add0~19  $ (GND))) # (!\VGA_inst|hsync_cnt [10] & (!\VGA_inst|Add0~19  & VCC))
// \VGA_inst|Add0~21  = CARRY((\VGA_inst|hsync_cnt [10] & !\VGA_inst|Add0~19 ))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~19 ),
	.combout(\VGA_inst|Add0~20_combout ),
	.cout(\VGA_inst|Add0~21 ));
// synopsys translate_off
defparam \VGA_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneii_lcell_comb \VGA_inst|Add0~26 (
// Equation(s):
// \VGA_inst|Add0~26_combout  = (\VGA_inst|hsync_cnt [13] & (!\VGA_inst|Add0~25 )) # (!\VGA_inst|hsync_cnt [13] & ((\VGA_inst|Add0~25 ) # (GND)))
// \VGA_inst|Add0~27  = CARRY((!\VGA_inst|Add0~25 ) # (!\VGA_inst|hsync_cnt [13]))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~25 ),
	.combout(\VGA_inst|Add0~26_combout ),
	.cout(\VGA_inst|Add0~27 ));
// synopsys translate_off
defparam \VGA_inst|Add0~26 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneii_lcell_comb \VGA_inst|Add0~28 (
// Equation(s):
// \VGA_inst|Add0~28_combout  = (\VGA_inst|hsync_cnt [14] & (\VGA_inst|Add0~27  $ (GND))) # (!\VGA_inst|hsync_cnt [14] & (!\VGA_inst|Add0~27  & VCC))
// \VGA_inst|Add0~29  = CARRY((\VGA_inst|hsync_cnt [14] & !\VGA_inst|Add0~27 ))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~27 ),
	.combout(\VGA_inst|Add0~28_combout ),
	.cout(\VGA_inst|Add0~29 ));
// synopsys translate_off
defparam \VGA_inst|Add0~28 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneii_lcell_comb \VGA_inst|Add0~30 (
// Equation(s):
// \VGA_inst|Add0~30_combout  = \VGA_inst|Add0~29  $ (\VGA_inst|hsync_cnt [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_inst|hsync_cnt [15]),
	.cin(\VGA_inst|Add0~29 ),
	.combout(\VGA_inst|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Add0~30 .lut_mask = 16'h0FF0;
defparam \VGA_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneii_lcell_comb \VGA_inst|Add2~12 (
// Equation(s):
// \VGA_inst|Add2~12_combout  = (\VGA_inst|vsync_cnt [6] & ((GND) # (!\VGA_inst|Add2~11 ))) # (!\VGA_inst|vsync_cnt [6] & (\VGA_inst|Add2~11  $ (GND)))
// \VGA_inst|Add2~13  = CARRY((\VGA_inst|vsync_cnt [6]) # (!\VGA_inst|Add2~11 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~11 ),
	.combout(\VGA_inst|Add2~12_combout ),
	.cout(\VGA_inst|Add2~13 ));
// synopsys translate_off
defparam \VGA_inst|Add2~12 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneii_lcell_comb \VGA_inst|Add2~14 (
// Equation(s):
// \VGA_inst|Add2~14_combout  = (\VGA_inst|vsync_cnt [7] & (\VGA_inst|Add2~13  & VCC)) # (!\VGA_inst|vsync_cnt [7] & (!\VGA_inst|Add2~13 ))
// \VGA_inst|Add2~15  = CARRY((!\VGA_inst|vsync_cnt [7] & !\VGA_inst|Add2~13 ))

	.dataa(\VGA_inst|vsync_cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~13 ),
	.combout(\VGA_inst|Add2~14_combout ),
	.cout(\VGA_inst|Add2~15 ));
// synopsys translate_off
defparam \VGA_inst|Add2~14 .lut_mask = 16'hA505;
defparam \VGA_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneii_lcell_comb \VGA_inst|Add2~16 (
// Equation(s):
// \VGA_inst|Add2~16_combout  = (\VGA_inst|vsync_cnt [8] & ((GND) # (!\VGA_inst|Add2~15 ))) # (!\VGA_inst|vsync_cnt [8] & (\VGA_inst|Add2~15  $ (GND)))
// \VGA_inst|Add2~17  = CARRY((\VGA_inst|vsync_cnt [8]) # (!\VGA_inst|Add2~15 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~15 ),
	.combout(\VGA_inst|Add2~16_combout ),
	.cout(\VGA_inst|Add2~17 ));
// synopsys translate_off
defparam \VGA_inst|Add2~16 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneii_lcell_comb \VGA_inst|Add3~0 (
// Equation(s):
// \VGA_inst|Add3~0_combout  = \VGA_inst|Add2~4_combout  $ (VCC)
// \VGA_inst|Add3~1  = CARRY(\VGA_inst|Add2~4_combout )

	.dataa(vcc),
	.datab(\VGA_inst|Add2~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|Add3~0_combout ),
	.cout(\VGA_inst|Add3~1 ));
// synopsys translate_off
defparam \VGA_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \VGA_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneii_lcell_comb \VGA_inst|Add3~2 (
// Equation(s):
// \VGA_inst|Add3~2_combout  = (\VGA_inst|Add2~6_combout  & (!\VGA_inst|Add3~1 )) # (!\VGA_inst|Add2~6_combout  & ((\VGA_inst|Add3~1 ) # (GND)))
// \VGA_inst|Add3~3  = CARRY((!\VGA_inst|Add3~1 ) # (!\VGA_inst|Add2~6_combout ))

	.dataa(vcc),
	.datab(\VGA_inst|Add2~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~1 ),
	.combout(\VGA_inst|Add3~2_combout ),
	.cout(\VGA_inst|Add3~3 ));
// synopsys translate_off
defparam \VGA_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneii_lcell_comb \VGA_inst|Add3~10 (
// Equation(s):
// \VGA_inst|Add3~10_combout  = (\VGA_inst|Add2~14_combout  & (!\VGA_inst|Add3~9 )) # (!\VGA_inst|Add2~14_combout  & ((\VGA_inst|Add3~9 ) # (GND)))
// \VGA_inst|Add3~11  = CARRY((!\VGA_inst|Add3~9 ) # (!\VGA_inst|Add2~14_combout ))

	.dataa(vcc),
	.datab(\VGA_inst|Add2~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~9 ),
	.combout(\VGA_inst|Add3~10_combout ),
	.cout(\VGA_inst|Add3~11 ));
// synopsys translate_off
defparam \VGA_inst|Add3~10 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneii_lcell_comb \VGA_inst|Add3~12 (
// Equation(s):
// \VGA_inst|Add3~12_combout  = (\VGA_inst|Add2~16_combout  & ((GND) # (!\VGA_inst|Add3~11 ))) # (!\VGA_inst|Add2~16_combout  & (\VGA_inst|Add3~11  $ (GND)))
// \VGA_inst|Add3~13  = CARRY((\VGA_inst|Add2~16_combout ) # (!\VGA_inst|Add3~11 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add2~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~11 ),
	.combout(\VGA_inst|Add3~12_combout ),
	.cout(\VGA_inst|Add3~13 ));
// synopsys translate_off
defparam \VGA_inst|Add3~12 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \VGA_inst|Add4~0 (
// Equation(s):
// \VGA_inst|Add4~0_combout  = (\VGA_inst|Add3~0_combout  & (\VGA_inst|Add2~0_combout  $ (VCC))) # (!\VGA_inst|Add3~0_combout  & (\VGA_inst|Add2~0_combout  & VCC))
// \VGA_inst|Add4~1  = CARRY((\VGA_inst|Add3~0_combout  & \VGA_inst|Add2~0_combout ))

	.dataa(\VGA_inst|Add3~0_combout ),
	.datab(\VGA_inst|Add2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|Add4~0_combout ),
	.cout(\VGA_inst|Add4~1 ));
// synopsys translate_off
defparam \VGA_inst|Add4~0 .lut_mask = 16'h6688;
defparam \VGA_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \VGA_inst|Add4~2 (
// Equation(s):
// \VGA_inst|Add4~2_combout  = (\VGA_inst|Add3~2_combout  & ((\VGA_inst|Add2~2_combout  & (\VGA_inst|Add4~1  & VCC)) # (!\VGA_inst|Add2~2_combout  & (!\VGA_inst|Add4~1 )))) # (!\VGA_inst|Add3~2_combout  & ((\VGA_inst|Add2~2_combout  & (!\VGA_inst|Add4~1 )) # 
// (!\VGA_inst|Add2~2_combout  & ((\VGA_inst|Add4~1 ) # (GND)))))
// \VGA_inst|Add4~3  = CARRY((\VGA_inst|Add3~2_combout  & (!\VGA_inst|Add2~2_combout  & !\VGA_inst|Add4~1 )) # (!\VGA_inst|Add3~2_combout  & ((!\VGA_inst|Add4~1 ) # (!\VGA_inst|Add2~2_combout ))))

	.dataa(\VGA_inst|Add3~2_combout ),
	.datab(\VGA_inst|Add2~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~1 ),
	.combout(\VGA_inst|Add4~2_combout ),
	.cout(\VGA_inst|Add4~3 ));
// synopsys translate_off
defparam \VGA_inst|Add4~2 .lut_mask = 16'h9617;
defparam \VGA_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneii_lcell_comb \VGA_inst|Add4~10 (
// Equation(s):
// \VGA_inst|Add4~10_combout  = (\VGA_inst|Add3~6_combout  & ((\VGA_inst|Add3~10_combout  & (\VGA_inst|Add4~9  & VCC)) # (!\VGA_inst|Add3~10_combout  & (!\VGA_inst|Add4~9 )))) # (!\VGA_inst|Add3~6_combout  & ((\VGA_inst|Add3~10_combout  & (!\VGA_inst|Add4~9 
// )) # (!\VGA_inst|Add3~10_combout  & ((\VGA_inst|Add4~9 ) # (GND)))))
// \VGA_inst|Add4~11  = CARRY((\VGA_inst|Add3~6_combout  & (!\VGA_inst|Add3~10_combout  & !\VGA_inst|Add4~9 )) # (!\VGA_inst|Add3~6_combout  & ((!\VGA_inst|Add4~9 ) # (!\VGA_inst|Add3~10_combout ))))

	.dataa(\VGA_inst|Add3~6_combout ),
	.datab(\VGA_inst|Add3~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~9 ),
	.combout(\VGA_inst|Add4~10_combout ),
	.cout(\VGA_inst|Add4~11 ));
// synopsys translate_off
defparam \VGA_inst|Add4~10 .lut_mask = 16'h9617;
defparam \VGA_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneii_lcell_comb \VGA_inst|Add4~12 (
// Equation(s):
// \VGA_inst|Add4~12_combout  = ((\VGA_inst|Add3~12_combout  $ (\VGA_inst|Add3~8_combout  $ (!\VGA_inst|Add4~11 )))) # (GND)
// \VGA_inst|Add4~13  = CARRY((\VGA_inst|Add3~12_combout  & ((\VGA_inst|Add3~8_combout ) # (!\VGA_inst|Add4~11 ))) # (!\VGA_inst|Add3~12_combout  & (\VGA_inst|Add3~8_combout  & !\VGA_inst|Add4~11 )))

	.dataa(\VGA_inst|Add3~12_combout ),
	.datab(\VGA_inst|Add3~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~11 ),
	.combout(\VGA_inst|Add4~12_combout ),
	.cout(\VGA_inst|Add4~13 ));
// synopsys translate_off
defparam \VGA_inst|Add4~12 .lut_mask = 16'h698E;
defparam \VGA_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneii_lcell_comb \VGA_inst|Add6~2 (
// Equation(s):
// \VGA_inst|Add6~2_combout  = (\VGA_inst|Add5~0_combout  & (!\VGA_inst|Add6~1 )) # (!\VGA_inst|Add5~0_combout  & ((\VGA_inst|Add6~1 ) # (GND)))
// \VGA_inst|Add6~3  = CARRY((!\VGA_inst|Add6~1 ) # (!\VGA_inst|Add5~0_combout ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add6~1 ),
	.combout(\VGA_inst|Add6~2_combout ),
	.cout(\VGA_inst|Add6~3 ));
// synopsys translate_off
defparam \VGA_inst|Add6~2 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneii_lcell_comb \VGA_inst|Add6~4 (
// Equation(s):
// \VGA_inst|Add6~4_combout  = (\VGA_inst|Add5~2_combout  & ((GND) # (!\VGA_inst|Add6~3 ))) # (!\VGA_inst|Add5~2_combout  & (\VGA_inst|Add6~3  $ (GND)))
// \VGA_inst|Add6~5  = CARRY((\VGA_inst|Add5~2_combout ) # (!\VGA_inst|Add6~3 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add6~3 ),
	.combout(\VGA_inst|Add6~4_combout ),
	.cout(\VGA_inst|Add6~5 ));
// synopsys translate_off
defparam \VGA_inst|Add6~4 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneii_lcell_comb \VGA_inst|Add6~14 (
// Equation(s):
// \VGA_inst|Add6~14_combout  = (\VGA_inst|Add5~12_combout  & (\VGA_inst|Add6~13  & VCC)) # (!\VGA_inst|Add5~12_combout  & (!\VGA_inst|Add6~13 ))
// \VGA_inst|Add6~15  = CARRY((!\VGA_inst|Add5~12_combout  & !\VGA_inst|Add6~13 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add6~13 ),
	.combout(\VGA_inst|Add6~14_combout ),
	.cout(\VGA_inst|Add6~15 ));
// synopsys translate_off
defparam \VGA_inst|Add6~14 .lut_mask = 16'hC303;
defparam \VGA_inst|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneii_lcell_comb \VGA_inst|Add2~18 (
// Equation(s):
// \VGA_inst|Add2~18_combout  = (\VGA_inst|vsync_cnt [9] & (\VGA_inst|Add2~17  & VCC)) # (!\VGA_inst|vsync_cnt [9] & (!\VGA_inst|Add2~17 ))
// \VGA_inst|Add2~19  = CARRY((!\VGA_inst|vsync_cnt [9] & !\VGA_inst|Add2~17 ))

	.dataa(\VGA_inst|vsync_cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~17 ),
	.combout(\VGA_inst|Add2~18_combout ),
	.cout(\VGA_inst|Add2~19 ));
// synopsys translate_off
defparam \VGA_inst|Add2~18 .lut_mask = 16'hA505;
defparam \VGA_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneii_lcell_comb \VGA_inst|Add3~14 (
// Equation(s):
// \VGA_inst|Add3~14_combout  = (\VGA_inst|Add2~18_combout  & (\VGA_inst|Add3~13  & VCC)) # (!\VGA_inst|Add2~18_combout  & (!\VGA_inst|Add3~13 ))
// \VGA_inst|Add3~15  = CARRY((!\VGA_inst|Add2~18_combout  & !\VGA_inst|Add3~13 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add2~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~13 ),
	.combout(\VGA_inst|Add3~14_combout ),
	.cout(\VGA_inst|Add3~15 ));
// synopsys translate_off
defparam \VGA_inst|Add3~14 .lut_mask = 16'hC303;
defparam \VGA_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \VGA_inst|Add4~14 (
// Equation(s):
// \VGA_inst|Add4~14_combout  = (\VGA_inst|Add3~14_combout  & ((\VGA_inst|Add3~10_combout  & (\VGA_inst|Add4~13  & VCC)) # (!\VGA_inst|Add3~10_combout  & (!\VGA_inst|Add4~13 )))) # (!\VGA_inst|Add3~14_combout  & ((\VGA_inst|Add3~10_combout  & 
// (!\VGA_inst|Add4~13 )) # (!\VGA_inst|Add3~10_combout  & ((\VGA_inst|Add4~13 ) # (GND)))))
// \VGA_inst|Add4~15  = CARRY((\VGA_inst|Add3~14_combout  & (!\VGA_inst|Add3~10_combout  & !\VGA_inst|Add4~13 )) # (!\VGA_inst|Add3~14_combout  & ((!\VGA_inst|Add4~13 ) # (!\VGA_inst|Add3~10_combout ))))

	.dataa(\VGA_inst|Add3~14_combout ),
	.datab(\VGA_inst|Add3~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~13 ),
	.combout(\VGA_inst|Add4~14_combout ),
	.cout(\VGA_inst|Add4~15 ));
// synopsys translate_off
defparam \VGA_inst|Add4~14 .lut_mask = 16'h9617;
defparam \VGA_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneii_lcell_comb \VGA_inst|Add5~18 (
// Equation(s):
// \VGA_inst|Add5~18_combout  = (\VGA_inst|hsync_cnt [13] & ((\VGA_inst|Add4~14_combout  & (\VGA_inst|Add5~17  & VCC)) # (!\VGA_inst|Add4~14_combout  & (!\VGA_inst|Add5~17 )))) # (!\VGA_inst|hsync_cnt [13] & ((\VGA_inst|Add4~14_combout  & (!\VGA_inst|Add5~17 
// )) # (!\VGA_inst|Add4~14_combout  & ((\VGA_inst|Add5~17 ) # (GND)))))
// \VGA_inst|Add5~19  = CARRY((\VGA_inst|hsync_cnt [13] & (!\VGA_inst|Add4~14_combout  & !\VGA_inst|Add5~17 )) # (!\VGA_inst|hsync_cnt [13] & ((!\VGA_inst|Add5~17 ) # (!\VGA_inst|Add4~14_combout ))))

	.dataa(\VGA_inst|hsync_cnt [13]),
	.datab(\VGA_inst|Add4~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~17 ),
	.combout(\VGA_inst|Add5~18_combout ),
	.cout(\VGA_inst|Add5~19 ));
// synopsys translate_off
defparam \VGA_inst|Add5~18 .lut_mask = 16'h9617;
defparam \VGA_inst|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneii_lcell_comb \VGA_inst|Add2~20 (
// Equation(s):
// \VGA_inst|Add2~20_combout  = (\VGA_inst|vsync_cnt [10] & ((GND) # (!\VGA_inst|Add2~19 ))) # (!\VGA_inst|vsync_cnt [10] & (\VGA_inst|Add2~19  $ (GND)))
// \VGA_inst|Add2~21  = CARRY((\VGA_inst|vsync_cnt [10]) # (!\VGA_inst|Add2~19 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~19 ),
	.combout(\VGA_inst|Add2~20_combout ),
	.cout(\VGA_inst|Add2~21 ));
// synopsys translate_off
defparam \VGA_inst|Add2~20 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneii_lcell_comb \VGA_inst|Add3~16 (
// Equation(s):
// \VGA_inst|Add3~16_combout  = (\VGA_inst|Add2~20_combout  & ((GND) # (!\VGA_inst|Add3~15 ))) # (!\VGA_inst|Add2~20_combout  & (\VGA_inst|Add3~15  $ (GND)))
// \VGA_inst|Add3~17  = CARRY((\VGA_inst|Add2~20_combout ) # (!\VGA_inst|Add3~15 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add2~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~15 ),
	.combout(\VGA_inst|Add3~16_combout ),
	.cout(\VGA_inst|Add3~17 ));
// synopsys translate_off
defparam \VGA_inst|Add3~16 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneii_lcell_comb \VGA_inst|Add4~16 (
// Equation(s):
// \VGA_inst|Add4~16_combout  = ((\VGA_inst|Add3~12_combout  $ (\VGA_inst|Add3~16_combout  $ (!\VGA_inst|Add4~15 )))) # (GND)
// \VGA_inst|Add4~17  = CARRY((\VGA_inst|Add3~12_combout  & ((\VGA_inst|Add3~16_combout ) # (!\VGA_inst|Add4~15 ))) # (!\VGA_inst|Add3~12_combout  & (\VGA_inst|Add3~16_combout  & !\VGA_inst|Add4~15 )))

	.dataa(\VGA_inst|Add3~12_combout ),
	.datab(\VGA_inst|Add3~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~15 ),
	.combout(\VGA_inst|Add4~16_combout ),
	.cout(\VGA_inst|Add4~17 ));
// synopsys translate_off
defparam \VGA_inst|Add4~16 .lut_mask = 16'h698E;
defparam \VGA_inst|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneii_lcell_comb \VGA_inst|Add5~20 (
// Equation(s):
// \VGA_inst|Add5~20_combout  = ((\VGA_inst|hsync_cnt [14] $ (\VGA_inst|Add4~16_combout  $ (!\VGA_inst|Add5~19 )))) # (GND)
// \VGA_inst|Add5~21  = CARRY((\VGA_inst|hsync_cnt [14] & ((\VGA_inst|Add4~16_combout ) # (!\VGA_inst|Add5~19 ))) # (!\VGA_inst|hsync_cnt [14] & (\VGA_inst|Add4~16_combout  & !\VGA_inst|Add5~19 )))

	.dataa(\VGA_inst|hsync_cnt [14]),
	.datab(\VGA_inst|Add4~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~19 ),
	.combout(\VGA_inst|Add5~20_combout ),
	.cout(\VGA_inst|Add5~21 ));
// synopsys translate_off
defparam \VGA_inst|Add5~20 .lut_mask = 16'h698E;
defparam \VGA_inst|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneii_lcell_comb \VGA_inst|Add6~22 (
// Equation(s):
// \VGA_inst|Add6~22_combout  = (\VGA_inst|Add5~20_combout  & (\VGA_inst|Add6~21  & VCC)) # (!\VGA_inst|Add5~20_combout  & (!\VGA_inst|Add6~21 ))
// \VGA_inst|Add6~23  = CARRY((!\VGA_inst|Add5~20_combout  & !\VGA_inst|Add6~21 ))

	.dataa(\VGA_inst|Add5~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add6~21 ),
	.combout(\VGA_inst|Add6~22_combout ),
	.cout(\VGA_inst|Add6~23 ));
// synopsys translate_off
defparam \VGA_inst|Add6~22 .lut_mask = 16'hA505;
defparam \VGA_inst|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneii_lcell_comb \VGA_inst|Add2~22 (
// Equation(s):
// \VGA_inst|Add2~22_combout  = \VGA_inst|Add2~21  $ (!\VGA_inst|vsync_cnt [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_inst|vsync_cnt [11]),
	.cin(\VGA_inst|Add2~21 ),
	.combout(\VGA_inst|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Add2~22 .lut_mask = 16'hF00F;
defparam \VGA_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneii_lcell_comb \VGA_inst|Add3~18 (
// Equation(s):
// \VGA_inst|Add3~18_combout  = \VGA_inst|Add2~22_combout  $ (!\VGA_inst|Add3~17 )

	.dataa(\VGA_inst|Add2~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~17 ),
	.combout(\VGA_inst|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Add3~18 .lut_mask = 16'hA5A5;
defparam \VGA_inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneii_lcell_comb \VGA_inst|Add4~18 (
// Equation(s):
// \VGA_inst|Add4~18_combout  = \VGA_inst|Add3~14_combout  $ (\VGA_inst|Add4~17  $ (\VGA_inst|Add3~18_combout ))

	.dataa(\VGA_inst|Add3~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_inst|Add3~18_combout ),
	.cin(\VGA_inst|Add4~17 ),
	.combout(\VGA_inst|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Add4~18 .lut_mask = 16'hA55A;
defparam \VGA_inst|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneii_lcell_comb \VGA_inst|Add5~22 (
// Equation(s):
// \VGA_inst|Add5~22_combout  = \VGA_inst|Add4~18_combout  $ (\VGA_inst|Add5~21  $ (\VGA_inst|hsync_cnt [15]))

	.dataa(\VGA_inst|Add4~18_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_inst|hsync_cnt [15]),
	.cin(\VGA_inst|Add5~21 ),
	.combout(\VGA_inst|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Add5~22 .lut_mask = 16'hA55A;
defparam \VGA_inst|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneii_lcell_comb \VGA_inst|Add6~24 (
// Equation(s):
// \VGA_inst|Add6~24_combout  = \VGA_inst|Add5~22_combout  $ (\VGA_inst|Add6~23 )

	.dataa(\VGA_inst|Add5~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add6~23 ),
	.combout(\VGA_inst|Add6~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Add6~24 .lut_mask = 16'h5A5A;
defparam \VGA_inst|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y16_N25
cycloneii_lcell_ff \VGA_inst|vsync_cnt[15] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[15]~6_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [15]));

// Location: LCFF_X25_Y16_N27
cycloneii_lcell_ff \VGA_inst|vsync_cnt[14] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[14]~7_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [14]));

// Location: LCFF_X25_Y16_N21
cycloneii_lcell_ff \VGA_inst|vsync_cnt[13] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[13]~8_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [13]));

// Location: LCFF_X25_Y16_N23
cycloneii_lcell_ff \VGA_inst|vsync_cnt[12] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[12]~9_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [12]));

// Location: LCCOMB_X25_Y16_N16
cycloneii_lcell_comb \VGA_inst|always3~0 (
// Equation(s):
// \VGA_inst|always3~0_combout  = (!\VGA_inst|vsync_cnt [13] & (!\VGA_inst|vsync_cnt [14] & (!\VGA_inst|vsync_cnt [15] & !\VGA_inst|vsync_cnt [12])))

	.dataa(\VGA_inst|vsync_cnt [13]),
	.datab(\VGA_inst|vsync_cnt [14]),
	.datac(\VGA_inst|vsync_cnt [15]),
	.datad(\VGA_inst|vsync_cnt [12]),
	.cin(gnd),
	.combout(\VGA_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always3~0 .lut_mask = 16'h0001;
defparam \VGA_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N3
cycloneii_lcell_ff \VGA_inst|vsync_cnt[11] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[11]~10_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [11]));

// Location: LCFF_X25_Y16_N29
cycloneii_lcell_ff \VGA_inst|vsync_cnt[10] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[10]~11_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [10]));

// Location: LCCOMB_X25_Y16_N0
cycloneii_lcell_comb \VGA_inst|always3~1 (
// Equation(s):
// \VGA_inst|always3~1_combout  = (!\VGA_inst|vsync_cnt [7] & (!\VGA_inst|vsync_cnt [11] & (\VGA_inst|always3~0_combout  & !\VGA_inst|vsync_cnt [10])))

	.dataa(\VGA_inst|vsync_cnt [7]),
	.datab(\VGA_inst|vsync_cnt [11]),
	.datac(\VGA_inst|always3~0_combout ),
	.datad(\VGA_inst|vsync_cnt [10]),
	.cin(gnd),
	.combout(\VGA_inst|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always3~1 .lut_mask = 16'h0010;
defparam \VGA_inst|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \VGA_inst|always3~2 (
// Equation(s):
// \VGA_inst|always3~2_combout  = (!\VGA_inst|vsync_cnt [8] & (\VGA_inst|always3~1_combout  & !\VGA_inst|vsync_cnt [3]))

	.dataa(\VGA_inst|vsync_cnt [8]),
	.datab(vcc),
	.datac(\VGA_inst|always3~1_combout ),
	.datad(\VGA_inst|vsync_cnt [3]),
	.cin(gnd),
	.combout(\VGA_inst|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always3~2 .lut_mask = 16'h0050;
defparam \VGA_inst|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y15_N17
cycloneii_lcell_ff \VGA_inst|hsync_cnt[8] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~16_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [8]));

// Location: LCFF_X26_Y15_N31
cycloneii_lcell_ff \VGA_inst|hsync_cnt[15] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~30_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [15]));

// Location: LCFF_X26_Y15_N29
cycloneii_lcell_ff \VGA_inst|hsync_cnt[14] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~28_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [14]));

// Location: LCCOMB_X25_Y15_N0
cycloneii_lcell_comb \VGA_inst|Equal0~0 (
// Equation(s):
// \VGA_inst|Equal0~0_combout  = (!\VGA_inst|hsync_cnt [8] & (!\VGA_inst|hsync_cnt [15] & (!\VGA_inst|hsync_cnt [7] & !\VGA_inst|hsync_cnt [14])))

	.dataa(\VGA_inst|hsync_cnt [8]),
	.datab(\VGA_inst|hsync_cnt [15]),
	.datac(\VGA_inst|hsync_cnt [7]),
	.datad(\VGA_inst|hsync_cnt [14]),
	.cin(gnd),
	.combout(\VGA_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \VGA_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneii_lcell_comb \VGA_inst|LessThan4~0 (
// Equation(s):
// \VGA_inst|LessThan4~0_combout  = (\VGA_inst|hsync_cnt [8]) # ((\VGA_inst|hsync_cnt [7]) # (\VGA_inst|hsync_cnt [6]))

	.dataa(\VGA_inst|hsync_cnt [8]),
	.datab(\VGA_inst|hsync_cnt [7]),
	.datac(\VGA_inst|hsync_cnt [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan4~0 .lut_mask = 16'hFEFE;
defparam \VGA_inst|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y15_N7
cycloneii_lcell_ff \VGA_inst|hsync_cnt[3] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~6_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [3]));

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \VGA_inst|always10~0 (
// Equation(s):
// \VGA_inst|always10~0_combout  = (\VGA_inst|vsync_cnt [3] & ((\VGA_inst|vsync_cnt [2]) # ((\VGA_inst|vsync_cnt [1]) # (!\VGA_inst|vsync_cnt [6]))))

	.dataa(\VGA_inst|vsync_cnt [2]),
	.datab(\VGA_inst|vsync_cnt [6]),
	.datac(\VGA_inst|vsync_cnt [1]),
	.datad(\VGA_inst|vsync_cnt [3]),
	.cin(gnd),
	.combout(\VGA_inst|always10~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always10~0 .lut_mask = 16'hFB00;
defparam \VGA_inst|always10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \VGA_inst|always10~1 (
// Equation(s):
// \VGA_inst|always10~1_combout  = (\VGA_inst|vsync_cnt [6]) # ((\VGA_inst|vsync_cnt [7] & !\VGA_inst|vsync_cnt [5]))

	.dataa(\VGA_inst|vsync_cnt [7]),
	.datab(\VGA_inst|vsync_cnt [6]),
	.datac(\VGA_inst|vsync_cnt [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|always10~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always10~1 .lut_mask = 16'hCECE;
defparam \VGA_inst|always10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \VGA_inst|always10~2 (
// Equation(s):
// \VGA_inst|always10~2_combout  = (\VGA_inst|always10~1_combout  & (((!\VGA_inst|always10~0_combout  & !\VGA_inst|vsync_cnt [4])) # (!\VGA_inst|vsync_cnt [5]))) # (!\VGA_inst|always10~1_combout  & ((\VGA_inst|vsync_cnt [5]) # ((\VGA_inst|always10~0_combout  
// & \VGA_inst|vsync_cnt [4]))))

	.dataa(\VGA_inst|always10~1_combout ),
	.datab(\VGA_inst|always10~0_combout ),
	.datac(\VGA_inst|vsync_cnt [5]),
	.datad(\VGA_inst|vsync_cnt [4]),
	.cin(gnd),
	.combout(\VGA_inst|always10~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always10~2 .lut_mask = 16'h5E7A;
defparam \VGA_inst|always10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneii_lcell_comb \VGA_inst|LessThan5~0 (
// Equation(s):
// \VGA_inst|LessThan5~0_combout  = (((!\VGA_inst|hsync_cnt [5]) # (!\VGA_inst|hsync_cnt [3])) # (!\VGA_inst|hsync_cnt [4])) # (!\VGA_inst|hsync_cnt [6])

	.dataa(\VGA_inst|hsync_cnt [6]),
	.datab(\VGA_inst|hsync_cnt [4]),
	.datac(\VGA_inst|hsync_cnt [3]),
	.datad(\VGA_inst|hsync_cnt [5]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan5~0 .lut_mask = 16'h7FFF;
defparam \VGA_inst|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \VGA_inst|vsync_cnt[15]~6 (
// Equation(s):
// \VGA_inst|vsync_cnt[15]~6_combout  = (\VGA_inst|Equal0~4_combout  & (\VGA_inst|Add1~30_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~4_combout  & ((\VGA_inst|vsync_cnt [15]) # ((\VGA_inst|Add1~30_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~4_combout ),
	.datab(\VGA_inst|Add1~30_combout ),
	.datac(\VGA_inst|vsync_cnt [15]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[15]~6 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \VGA_inst|vsync_cnt[14]~7 (
// Equation(s):
// \VGA_inst|vsync_cnt[14]~7_combout  = (\VGA_inst|Equal0~4_combout  & (\VGA_inst|Add1~28_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~4_combout  & ((\VGA_inst|vsync_cnt [14]) # ((\VGA_inst|Add1~28_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~4_combout ),
	.datab(\VGA_inst|Add1~28_combout ),
	.datac(\VGA_inst|vsync_cnt [14]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[14]~7 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneii_lcell_comb \VGA_inst|vsync_cnt[13]~8 (
// Equation(s):
// \VGA_inst|vsync_cnt[13]~8_combout  = (\VGA_inst|Equal0~4_combout  & (\VGA_inst|Add1~26_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~4_combout  & ((\VGA_inst|vsync_cnt [13]) # ((\VGA_inst|Add1~26_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~4_combout ),
	.datab(\VGA_inst|Add1~26_combout ),
	.datac(\VGA_inst|vsync_cnt [13]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[13]~8 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneii_lcell_comb \VGA_inst|vsync_cnt[12]~9 (
// Equation(s):
// \VGA_inst|vsync_cnt[12]~9_combout  = (\VGA_inst|Equal0~4_combout  & (\VGA_inst|Add1~24_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~4_combout  & ((\VGA_inst|vsync_cnt [12]) # ((\VGA_inst|Add1~24_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~4_combout ),
	.datab(\VGA_inst|Add1~24_combout ),
	.datac(\VGA_inst|vsync_cnt [12]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[12]~9 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \VGA_inst|vsync_cnt[11]~10 (
// Equation(s):
// \VGA_inst|vsync_cnt[11]~10_combout  = (\VGA_inst|Equal0~4_combout  & (\VGA_inst|Add1~22_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~4_combout  & ((\VGA_inst|vsync_cnt [11]) # ((\VGA_inst|Add1~22_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~4_combout ),
	.datab(\VGA_inst|Add1~22_combout ),
	.datac(\VGA_inst|vsync_cnt [11]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[11]~10 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \VGA_inst|vsync_cnt[10]~11 (
// Equation(s):
// \VGA_inst|vsync_cnt[10]~11_combout  = (\VGA_inst|Equal0~4_combout  & (\VGA_inst|Add1~20_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~4_combout  & ((\VGA_inst|vsync_cnt [10]) # ((\VGA_inst|Add1~20_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~4_combout ),
	.datab(\VGA_inst|Add1~20_combout ),
	.datac(\VGA_inst|vsync_cnt [10]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[10]~11 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \PLL_IP_inst|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLK~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\PLL_IP_inst|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \PLL_IP_inst|altpll_component|pll .bandwidth = 0;
defparam \PLL_IP_inst|altpll_component|pll .bandwidth_type = "low";
defparam \PLL_IP_inst|altpll_component|pll .c0_high = 8;
defparam \PLL_IP_inst|altpll_component|pll .c0_initial = 1;
defparam \PLL_IP_inst|altpll_component|pll .c0_low = 8;
defparam \PLL_IP_inst|altpll_component|pll .c0_mode = "even";
defparam \PLL_IP_inst|altpll_component|pll .c0_ph = 0;
defparam \PLL_IP_inst|altpll_component|pll .c1_mode = "bypass";
defparam \PLL_IP_inst|altpll_component|pll .c1_ph = 0;
defparam \PLL_IP_inst|altpll_component|pll .c2_mode = "bypass";
defparam \PLL_IP_inst|altpll_component|pll .c2_ph = 0;
defparam \PLL_IP_inst|altpll_component|pll .charge_pump_current = 80;
defparam \PLL_IP_inst|altpll_component|pll .clk0_counter = "c0";
defparam \PLL_IP_inst|altpll_component|pll .clk0_divide_by = 1;
defparam \PLL_IP_inst|altpll_component|pll .clk0_duty_cycle = 50;
defparam \PLL_IP_inst|altpll_component|pll .clk0_multiply_by = 2;
defparam \PLL_IP_inst|altpll_component|pll .clk0_phase_shift = "0";
defparam \PLL_IP_inst|altpll_component|pll .clk1_duty_cycle = 50;
defparam \PLL_IP_inst|altpll_component|pll .clk1_phase_shift = "0";
defparam \PLL_IP_inst|altpll_component|pll .clk2_duty_cycle = 50;
defparam \PLL_IP_inst|altpll_component|pll .clk2_phase_shift = "0";
defparam \PLL_IP_inst|altpll_component|pll .compensate_clock = "clk0";
defparam \PLL_IP_inst|altpll_component|pll .gate_lock_counter = 0;
defparam \PLL_IP_inst|altpll_component|pll .gate_lock_signal = "no";
defparam \PLL_IP_inst|altpll_component|pll .inclk0_input_frequency = 50000;
defparam \PLL_IP_inst|altpll_component|pll .inclk1_input_frequency = 50000;
defparam \PLL_IP_inst|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \PLL_IP_inst|altpll_component|pll .loop_filter_c = 3;
defparam \PLL_IP_inst|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \PLL_IP_inst|altpll_component|pll .m = 32;
defparam \PLL_IP_inst|altpll_component|pll .m_initial = 1;
defparam \PLL_IP_inst|altpll_component|pll .m_ph = 0;
defparam \PLL_IP_inst|altpll_component|pll .n = 1;
defparam \PLL_IP_inst|altpll_component|pll .operation_mode = "normal";
defparam \PLL_IP_inst|altpll_component|pll .pfd_max = 100000;
defparam \PLL_IP_inst|altpll_component|pll .pfd_min = 2484;
defparam \PLL_IP_inst|altpll_component|pll .pll_compensation_delay = 3544;
defparam \PLL_IP_inst|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \PLL_IP_inst|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \PLL_IP_inst|altpll_component|pll .simulation_type = "timing";
defparam \PLL_IP_inst|altpll_component|pll .valid_lock_multiplier = 1;
defparam \PLL_IP_inst|altpll_component|pll .vco_center = 1333;
defparam \PLL_IP_inst|altpll_component|pll .vco_max = 2000;
defparam \PLL_IP_inst|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \PLL_IP_inst|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\PLL_IP_inst|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_IP_inst|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \PLL_IP_inst|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneii_lcell_comb \VGA_inst|Add0~0 (
// Equation(s):
// \VGA_inst|Add0~0_combout  = \VGA_inst|hsync_cnt [0] $ (VCC)
// \VGA_inst|Add0~1  = CARRY(\VGA_inst|hsync_cnt [0])

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|Add0~0_combout ),
	.cout(\VGA_inst|Add0~1 ));
// synopsys translate_off
defparam \VGA_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneii_lcell_comb \VGA_inst|hsync_cnt_n[0]~2 (
// Equation(s):
// \VGA_inst|hsync_cnt_n[0]~2_combout  = (!\VGA_inst|Equal0~4_combout  & \VGA_inst|Add0~0_combout )

	.dataa(vcc),
	.datab(\VGA_inst|Equal0~4_combout ),
	.datac(vcc),
	.datad(\VGA_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|hsync_cnt_n[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|hsync_cnt_n[0]~2 .lut_mask = 16'h3300;
defparam \VGA_inst|hsync_cnt_n[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RST_N~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RST_N~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RST_N));
// synopsys translate_off
defparam \RST_N~I .input_async_reset = "none";
defparam \RST_N~I .input_power_up = "low";
defparam \RST_N~I .input_register_mode = "none";
defparam \RST_N~I .input_sync_reset = "none";
defparam \RST_N~I .oe_async_reset = "none";
defparam \RST_N~I .oe_power_up = "low";
defparam \RST_N~I .oe_register_mode = "none";
defparam \RST_N~I .oe_sync_reset = "none";
defparam \RST_N~I .operation_mode = "input";
defparam \RST_N~I .output_async_reset = "none";
defparam \RST_N~I .output_power_up = "low";
defparam \RST_N~I .output_register_mode = "none";
defparam \RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \RST_N~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\RST_N~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RST_N~clkctrl_outclk ));
// synopsys translate_off
defparam \RST_N~clkctrl .clock_type = "global clock";
defparam \RST_N~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X23_Y6_N17
cycloneii_lcell_ff \VGA_inst|hsync_cnt[0] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|hsync_cnt_n[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [0]));

// Location: LCCOMB_X26_Y15_N2
cycloneii_lcell_comb \VGA_inst|Add0~2 (
// Equation(s):
// \VGA_inst|Add0~2_combout  = (\VGA_inst|hsync_cnt [1] & (!\VGA_inst|Add0~1 )) # (!\VGA_inst|hsync_cnt [1] & ((\VGA_inst|Add0~1 ) # (GND)))
// \VGA_inst|Add0~3  = CARRY((!\VGA_inst|Add0~1 ) # (!\VGA_inst|hsync_cnt [1]))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~1 ),
	.combout(\VGA_inst|Add0~2_combout ),
	.cout(\VGA_inst|Add0~3 ));
// synopsys translate_off
defparam \VGA_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y15_N3
cycloneii_lcell_ff \VGA_inst|hsync_cnt[1] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [1]));

// Location: LCCOMB_X26_Y15_N4
cycloneii_lcell_comb \VGA_inst|Add0~4 (
// Equation(s):
// \VGA_inst|Add0~4_combout  = (\VGA_inst|hsync_cnt [2] & (\VGA_inst|Add0~3  $ (GND))) # (!\VGA_inst|hsync_cnt [2] & (!\VGA_inst|Add0~3  & VCC))
// \VGA_inst|Add0~5  = CARRY((\VGA_inst|hsync_cnt [2] & !\VGA_inst|Add0~3 ))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~3 ),
	.combout(\VGA_inst|Add0~4_combout ),
	.cout(\VGA_inst|Add0~5 ));
// synopsys translate_off
defparam \VGA_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y15_N5
cycloneii_lcell_ff \VGA_inst|hsync_cnt[2] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~4_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [2]));

// Location: LCCOMB_X26_Y15_N8
cycloneii_lcell_comb \VGA_inst|Add0~8 (
// Equation(s):
// \VGA_inst|Add0~8_combout  = (\VGA_inst|hsync_cnt [4] & (\VGA_inst|Add0~7  $ (GND))) # (!\VGA_inst|hsync_cnt [4] & (!\VGA_inst|Add0~7  & VCC))
// \VGA_inst|Add0~9  = CARRY((\VGA_inst|hsync_cnt [4] & !\VGA_inst|Add0~7 ))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~7 ),
	.combout(\VGA_inst|Add0~8_combout ),
	.cout(\VGA_inst|Add0~9 ));
// synopsys translate_off
defparam \VGA_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y15_N9
cycloneii_lcell_ff \VGA_inst|hsync_cnt[4] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~8_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [4]));

// Location: LCCOMB_X26_Y15_N10
cycloneii_lcell_comb \VGA_inst|Add0~10 (
// Equation(s):
// \VGA_inst|Add0~10_combout  = (\VGA_inst|hsync_cnt [5] & (!\VGA_inst|Add0~9 )) # (!\VGA_inst|hsync_cnt [5] & ((\VGA_inst|Add0~9 ) # (GND)))
// \VGA_inst|Add0~11  = CARRY((!\VGA_inst|Add0~9 ) # (!\VGA_inst|hsync_cnt [5]))

	.dataa(\VGA_inst|hsync_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~9 ),
	.combout(\VGA_inst|Add0~10_combout ),
	.cout(\VGA_inst|Add0~11 ));
// synopsys translate_off
defparam \VGA_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneii_lcell_comb \VGA_inst|Add0~12 (
// Equation(s):
// \VGA_inst|Add0~12_combout  = (\VGA_inst|hsync_cnt [6] & (\VGA_inst|Add0~11  $ (GND))) # (!\VGA_inst|hsync_cnt [6] & (!\VGA_inst|Add0~11  & VCC))
// \VGA_inst|Add0~13  = CARRY((\VGA_inst|hsync_cnt [6] & !\VGA_inst|Add0~11 ))

	.dataa(\VGA_inst|hsync_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~11 ),
	.combout(\VGA_inst|Add0~12_combout ),
	.cout(\VGA_inst|Add0~13 ));
// synopsys translate_off
defparam \VGA_inst|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneii_lcell_comb \VGA_inst|Add0~14 (
// Equation(s):
// \VGA_inst|Add0~14_combout  = (\VGA_inst|hsync_cnt [7] & (!\VGA_inst|Add0~13 )) # (!\VGA_inst|hsync_cnt [7] & ((\VGA_inst|Add0~13 ) # (GND)))
// \VGA_inst|Add0~15  = CARRY((!\VGA_inst|Add0~13 ) # (!\VGA_inst|hsync_cnt [7]))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~13 ),
	.combout(\VGA_inst|Add0~14_combout ),
	.cout(\VGA_inst|Add0~15 ));
// synopsys translate_off
defparam \VGA_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y15_N15
cycloneii_lcell_ff \VGA_inst|hsync_cnt[7] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~14_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [7]));

// Location: LCCOMB_X26_Y15_N18
cycloneii_lcell_comb \VGA_inst|Add0~18 (
// Equation(s):
// \VGA_inst|Add0~18_combout  = (\VGA_inst|hsync_cnt [9] & (!\VGA_inst|Add0~17 )) # (!\VGA_inst|hsync_cnt [9] & ((\VGA_inst|Add0~17 ) # (GND)))
// \VGA_inst|Add0~19  = CARRY((!\VGA_inst|Add0~17 ) # (!\VGA_inst|hsync_cnt [9]))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~17 ),
	.combout(\VGA_inst|Add0~18_combout ),
	.cout(\VGA_inst|Add0~19 ));
// synopsys translate_off
defparam \VGA_inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y15_N19
cycloneii_lcell_ff \VGA_inst|hsync_cnt[9] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~18_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [9]));

// Location: LCCOMB_X25_Y13_N4
cycloneii_lcell_comb \VGA_inst|hsync_cnt_n[5]~1 (
// Equation(s):
// \VGA_inst|hsync_cnt_n[5]~1_combout  = (!\VGA_inst|Equal0~4_combout  & \VGA_inst|Add0~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_inst|Equal0~4_combout ),
	.datad(\VGA_inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGA_inst|hsync_cnt_n[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|hsync_cnt_n[5]~1 .lut_mask = 16'h0F00;
defparam \VGA_inst|hsync_cnt_n[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N5
cycloneii_lcell_ff \VGA_inst|hsync_cnt[5] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|hsync_cnt_n[5]~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [5]));

// Location: LCCOMB_X25_Y13_N26
cycloneii_lcell_comb \VGA_inst|Equal0~3 (
// Equation(s):
// \VGA_inst|Equal0~3_combout  = (!\VGA_inst|hsync_cnt [6] & (!\VGA_inst|hsync_cnt [4] & (!\VGA_inst|hsync_cnt [9] & \VGA_inst|hsync_cnt [5])))

	.dataa(\VGA_inst|hsync_cnt [6]),
	.datab(\VGA_inst|hsync_cnt [4]),
	.datac(\VGA_inst|hsync_cnt [9]),
	.datad(\VGA_inst|hsync_cnt [5]),
	.cin(gnd),
	.combout(\VGA_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Equal0~3 .lut_mask = 16'h0100;
defparam \VGA_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneii_lcell_comb \VGA_inst|hsync_cnt_n[10]~0 (
// Equation(s):
// \VGA_inst|hsync_cnt_n[10]~0_combout  = (\VGA_inst|Add0~20_combout  & !\VGA_inst|Equal0~4_combout )

	.dataa(\VGA_inst|Add0~20_combout ),
	.datab(vcc),
	.datac(\VGA_inst|Equal0~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|hsync_cnt_n[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|hsync_cnt_n[10]~0 .lut_mask = 16'h0A0A;
defparam \VGA_inst|hsync_cnt_n[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N3
cycloneii_lcell_ff \VGA_inst|hsync_cnt[10] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|hsync_cnt_n[10]~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [10]));

// Location: LCCOMB_X26_Y15_N22
cycloneii_lcell_comb \VGA_inst|Add0~22 (
// Equation(s):
// \VGA_inst|Add0~22_combout  = (\VGA_inst|hsync_cnt [11] & (!\VGA_inst|Add0~21 )) # (!\VGA_inst|hsync_cnt [11] & ((\VGA_inst|Add0~21 ) # (GND)))
// \VGA_inst|Add0~23  = CARRY((!\VGA_inst|Add0~21 ) # (!\VGA_inst|hsync_cnt [11]))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~21 ),
	.combout(\VGA_inst|Add0~22_combout ),
	.cout(\VGA_inst|Add0~23 ));
// synopsys translate_off
defparam \VGA_inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y15_N23
cycloneii_lcell_ff \VGA_inst|hsync_cnt[11] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~22_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [11]));

// Location: LCCOMB_X26_Y15_N24
cycloneii_lcell_comb \VGA_inst|Add0~24 (
// Equation(s):
// \VGA_inst|Add0~24_combout  = (\VGA_inst|hsync_cnt [12] & (\VGA_inst|Add0~23  $ (GND))) # (!\VGA_inst|hsync_cnt [12] & (!\VGA_inst|Add0~23  & VCC))
// \VGA_inst|Add0~25  = CARRY((\VGA_inst|hsync_cnt [12] & !\VGA_inst|Add0~23 ))

	.dataa(\VGA_inst|hsync_cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~23 ),
	.combout(\VGA_inst|Add0~24_combout ),
	.cout(\VGA_inst|Add0~25 ));
// synopsys translate_off
defparam \VGA_inst|Add0~24 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y15_N25
cycloneii_lcell_ff \VGA_inst|hsync_cnt[12] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~24_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [12]));

// Location: LCFF_X26_Y15_N27
cycloneii_lcell_ff \VGA_inst|hsync_cnt[13] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~26_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [13]));

// Location: LCCOMB_X25_Y15_N2
cycloneii_lcell_comb \VGA_inst|Equal0~1 (
// Equation(s):
// \VGA_inst|Equal0~1_combout  = (\VGA_inst|Equal0~0_combout  & (!\VGA_inst|hsync_cnt [12] & (!\VGA_inst|hsync_cnt [13] & !\VGA_inst|hsync_cnt [11])))

	.dataa(\VGA_inst|Equal0~0_combout ),
	.datab(\VGA_inst|hsync_cnt [12]),
	.datac(\VGA_inst|hsync_cnt [13]),
	.datad(\VGA_inst|hsync_cnt [11]),
	.cin(gnd),
	.combout(\VGA_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \VGA_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneii_lcell_comb \VGA_inst|Equal0~2 (
// Equation(s):
// \VGA_inst|Equal0~2_combout  = (!\VGA_inst|hsync_cnt [2] & (\VGA_inst|hsync_cnt [10] & (!\VGA_inst|hsync_cnt [1] & !\VGA_inst|hsync_cnt [0])))

	.dataa(\VGA_inst|hsync_cnt [2]),
	.datab(\VGA_inst|hsync_cnt [10]),
	.datac(\VGA_inst|hsync_cnt [1]),
	.datad(\VGA_inst|hsync_cnt [0]),
	.cin(gnd),
	.combout(\VGA_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Equal0~2 .lut_mask = 16'h0004;
defparam \VGA_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneii_lcell_comb \VGA_inst|Equal0~4 (
// Equation(s):
// \VGA_inst|Equal0~4_combout  = (!\VGA_inst|hsync_cnt [3] & (\VGA_inst|Equal0~3_combout  & (\VGA_inst|Equal0~1_combout  & \VGA_inst|Equal0~2_combout )))

	.dataa(\VGA_inst|hsync_cnt [3]),
	.datab(\VGA_inst|Equal0~3_combout ),
	.datac(\VGA_inst|Equal0~1_combout ),
	.datad(\VGA_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Equal0~4 .lut_mask = 16'h4000;
defparam \VGA_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneii_lcell_comb \VGA_inst|Add1~0 (
// Equation(s):
// \VGA_inst|Add1~0_combout  = \VGA_inst|vsync_cnt [0] $ (VCC)
// \VGA_inst|Add1~1  = CARRY(\VGA_inst|vsync_cnt [0])

	.dataa(\VGA_inst|vsync_cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|Add1~0_combout ),
	.cout(\VGA_inst|Add1~1 ));
// synopsys translate_off
defparam \VGA_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneii_lcell_comb \VGA_inst|Add1~2 (
// Equation(s):
// \VGA_inst|Add1~2_combout  = (\VGA_inst|vsync_cnt [1] & (!\VGA_inst|Add1~1 )) # (!\VGA_inst|vsync_cnt [1] & ((\VGA_inst|Add1~1 ) # (GND)))
// \VGA_inst|Add1~3  = CARRY((!\VGA_inst|Add1~1 ) # (!\VGA_inst|vsync_cnt [1]))

	.dataa(\VGA_inst|vsync_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~1 ),
	.combout(\VGA_inst|Add1~2_combout ),
	.cout(\VGA_inst|Add1~3 ));
// synopsys translate_off
defparam \VGA_inst|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneii_lcell_comb \VGA_inst|Add1~4 (
// Equation(s):
// \VGA_inst|Add1~4_combout  = (\VGA_inst|vsync_cnt [2] & (\VGA_inst|Add1~3  $ (GND))) # (!\VGA_inst|vsync_cnt [2] & (!\VGA_inst|Add1~3  & VCC))
// \VGA_inst|Add1~5  = CARRY((\VGA_inst|vsync_cnt [2] & !\VGA_inst|Add1~3 ))

	.dataa(\VGA_inst|vsync_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~3 ),
	.combout(\VGA_inst|Add1~4_combout ),
	.cout(\VGA_inst|Add1~5 ));
// synopsys translate_off
defparam \VGA_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneii_lcell_comb \VGA_inst|Add1~6 (
// Equation(s):
// \VGA_inst|Add1~6_combout  = (\VGA_inst|vsync_cnt [3] & (!\VGA_inst|Add1~5 )) # (!\VGA_inst|vsync_cnt [3] & ((\VGA_inst|Add1~5 ) # (GND)))
// \VGA_inst|Add1~7  = CARRY((!\VGA_inst|Add1~5 ) # (!\VGA_inst|vsync_cnt [3]))

	.dataa(\VGA_inst|vsync_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~5 ),
	.combout(\VGA_inst|Add1~6_combout ),
	.cout(\VGA_inst|Add1~7 ));
// synopsys translate_off
defparam \VGA_inst|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneii_lcell_comb \VGA_inst|Add1~8 (
// Equation(s):
// \VGA_inst|Add1~8_combout  = (\VGA_inst|vsync_cnt [4] & (\VGA_inst|Add1~7  $ (GND))) # (!\VGA_inst|vsync_cnt [4] & (!\VGA_inst|Add1~7  & VCC))
// \VGA_inst|Add1~9  = CARRY((\VGA_inst|vsync_cnt [4] & !\VGA_inst|Add1~7 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~7 ),
	.combout(\VGA_inst|Add1~8_combout ),
	.cout(\VGA_inst|Add1~9 ));
// synopsys translate_off
defparam \VGA_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \VGA_inst|vsync_cnt[4]~5 (
// Equation(s):
// \VGA_inst|vsync_cnt[4]~5_combout  = (\VGA_inst|vsync_cnt[15]~0_combout  & (!\VGA_inst|Equal0~4_combout  & (\VGA_inst|vsync_cnt [4]))) # (!\VGA_inst|vsync_cnt[15]~0_combout  & ((\VGA_inst|Add1~8_combout ) # ((!\VGA_inst|Equal0~4_combout  & 
// \VGA_inst|vsync_cnt [4]))))

	.dataa(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datab(\VGA_inst|Equal0~4_combout ),
	.datac(\VGA_inst|vsync_cnt [4]),
	.datad(\VGA_inst|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[4]~5 .lut_mask = 16'h7530;
defparam \VGA_inst|vsync_cnt[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N1
cycloneii_lcell_ff \VGA_inst|vsync_cnt[4] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[4]~5_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [4]));

// Location: LCCOMB_X24_Y16_N10
cycloneii_lcell_comb \VGA_inst|Add1~10 (
// Equation(s):
// \VGA_inst|Add1~10_combout  = (\VGA_inst|vsync_cnt [5] & (!\VGA_inst|Add1~9 )) # (!\VGA_inst|vsync_cnt [5] & ((\VGA_inst|Add1~9 ) # (GND)))
// \VGA_inst|Add1~11  = CARRY((!\VGA_inst|Add1~9 ) # (!\VGA_inst|vsync_cnt [5]))

	.dataa(\VGA_inst|vsync_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~9 ),
	.combout(\VGA_inst|Add1~10_combout ),
	.cout(\VGA_inst|Add1~11 ));
// synopsys translate_off
defparam \VGA_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \VGA_inst|vsync_cnt[5]~3 (
// Equation(s):
// \VGA_inst|vsync_cnt[5]~3_combout  = (\VGA_inst|vsync_cnt[15]~0_combout  & (!\VGA_inst|Equal0~4_combout  & (\VGA_inst|vsync_cnt [5]))) # (!\VGA_inst|vsync_cnt[15]~0_combout  & ((\VGA_inst|Add1~10_combout ) # ((!\VGA_inst|Equal0~4_combout  & 
// \VGA_inst|vsync_cnt [5]))))

	.dataa(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datab(\VGA_inst|Equal0~4_combout ),
	.datac(\VGA_inst|vsync_cnt [5]),
	.datad(\VGA_inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[5]~3 .lut_mask = 16'h7530;
defparam \VGA_inst|vsync_cnt[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N5
cycloneii_lcell_ff \VGA_inst|vsync_cnt[5] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[5]~3_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [5]));

// Location: LCCOMB_X24_Y16_N12
cycloneii_lcell_comb \VGA_inst|Add1~12 (
// Equation(s):
// \VGA_inst|Add1~12_combout  = (\VGA_inst|vsync_cnt [6] & (\VGA_inst|Add1~11  $ (GND))) # (!\VGA_inst|vsync_cnt [6] & (!\VGA_inst|Add1~11  & VCC))
// \VGA_inst|Add1~13  = CARRY((\VGA_inst|vsync_cnt [6] & !\VGA_inst|Add1~11 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~11 ),
	.combout(\VGA_inst|Add1~12_combout ),
	.cout(\VGA_inst|Add1~13 ));
// synopsys translate_off
defparam \VGA_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \VGA_inst|vsync_cnt[6]~2 (
// Equation(s):
// \VGA_inst|vsync_cnt[6]~2_combout  = (\VGA_inst|vsync_cnt[15]~0_combout  & (((\VGA_inst|vsync_cnt [6] & !\VGA_inst|Equal0~4_combout )))) # (!\VGA_inst|vsync_cnt[15]~0_combout  & ((\VGA_inst|Add1~12_combout ) # ((\VGA_inst|vsync_cnt [6] & 
// !\VGA_inst|Equal0~4_combout ))))

	.dataa(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datab(\VGA_inst|Add1~12_combout ),
	.datac(\VGA_inst|vsync_cnt [6]),
	.datad(\VGA_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[6]~2 .lut_mask = 16'h44F4;
defparam \VGA_inst|vsync_cnt[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N19
cycloneii_lcell_ff \VGA_inst|vsync_cnt[6] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[6]~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [6]));

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \VGA_inst|LessThan1~0 (
// Equation(s):
// \VGA_inst|LessThan1~0_combout  = (\VGA_inst|vsync_cnt [9]) # ((\VGA_inst|vsync_cnt [4]) # ((\VGA_inst|vsync_cnt [5]) # (\VGA_inst|vsync_cnt [6])))

	.dataa(\VGA_inst|vsync_cnt [9]),
	.datab(\VGA_inst|vsync_cnt [4]),
	.datac(\VGA_inst|vsync_cnt [5]),
	.datad(\VGA_inst|vsync_cnt [6]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \VGA_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneii_lcell_comb \VGA_inst|vsync_cnt[2]~1 (
// Equation(s):
// \VGA_inst|vsync_cnt[2]~1_combout  = (\VGA_inst|vsync_cnt[15]~0_combout  & (((\VGA_inst|vsync_cnt [2] & !\VGA_inst|Equal0~4_combout )))) # (!\VGA_inst|vsync_cnt[15]~0_combout  & ((\VGA_inst|Add1~4_combout ) # ((\VGA_inst|vsync_cnt [2] & 
// !\VGA_inst|Equal0~4_combout ))))

	.dataa(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datab(\VGA_inst|Add1~4_combout ),
	.datac(\VGA_inst|vsync_cnt [2]),
	.datad(\VGA_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[2]~1 .lut_mask = 16'h44F4;
defparam \VGA_inst|vsync_cnt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y18_N1
cycloneii_lcell_ff \VGA_inst|vsync_cnt[2] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [2]));

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \VGA_inst|LessThan1~1 (
// Equation(s):
// \VGA_inst|LessThan1~1_combout  = ((\VGA_inst|LessThan1~0_combout ) # (\VGA_inst|vsync_cnt [2])) # (!\VGA_inst|always3~2_combout )

	.dataa(\VGA_inst|always3~2_combout ),
	.datab(vcc),
	.datac(\VGA_inst|LessThan1~0_combout ),
	.datad(\VGA_inst|vsync_cnt [2]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan1~1 .lut_mask = 16'hFFF5;
defparam \VGA_inst|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N17
cycloneii_lcell_ff \VGA_inst|VSYNC (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|LessThan1~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|VSYNC~regout ));

// Location: LCCOMB_X25_Y13_N16
cycloneii_lcell_comb \VGA_inst|LessThan0~0 (
// Equation(s):
// \VGA_inst|LessThan0~0_combout  = ((\VGA_inst|hsync_cnt [10]) # (\VGA_inst|hsync_cnt [9])) # (!\VGA_inst|Equal0~1_combout )

	.dataa(\VGA_inst|Equal0~1_combout ),
	.datab(\VGA_inst|hsync_cnt [10]),
	.datac(\VGA_inst|hsync_cnt [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan0~0 .lut_mask = 16'hFDFD;
defparam \VGA_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N17
cycloneii_lcell_ff \VGA_inst|HSYNC (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|LessThan0~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|HSYNC~regout ));

// Location: LCCOMB_X24_Y18_N2
cycloneii_lcell_comb \VGA_inst|vsync_cnt[3]~14 (
// Equation(s):
// \VGA_inst|vsync_cnt[3]~14_combout  = (\VGA_inst|vsync_cnt[15]~0_combout  & (((\VGA_inst|vsync_cnt [3] & !\VGA_inst|Equal0~4_combout )))) # (!\VGA_inst|vsync_cnt[15]~0_combout  & ((\VGA_inst|Add1~6_combout ) # ((\VGA_inst|vsync_cnt [3] & 
// !\VGA_inst|Equal0~4_combout ))))

	.dataa(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datab(\VGA_inst|Add1~6_combout ),
	.datac(\VGA_inst|vsync_cnt [3]),
	.datad(\VGA_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[3]~14 .lut_mask = 16'h44F4;
defparam \VGA_inst|vsync_cnt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y18_N3
cycloneii_lcell_ff \VGA_inst|vsync_cnt[3] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[3]~14_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [3]));

// Location: LCCOMB_X24_Y18_N28
cycloneii_lcell_comb \VGA_inst|vsync_cnt[1]~15 (
// Equation(s):
// \VGA_inst|vsync_cnt[1]~15_combout  = (\VGA_inst|vsync_cnt[15]~0_combout  & (((\VGA_inst|vsync_cnt [1] & !\VGA_inst|Equal0~4_combout )))) # (!\VGA_inst|vsync_cnt[15]~0_combout  & ((\VGA_inst|Add1~2_combout ) # ((\VGA_inst|vsync_cnt [1] & 
// !\VGA_inst|Equal0~4_combout ))))

	.dataa(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datab(\VGA_inst|Add1~2_combout ),
	.datac(\VGA_inst|vsync_cnt [1]),
	.datad(\VGA_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[1]~15 .lut_mask = 16'h44F4;
defparam \VGA_inst|vsync_cnt[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y18_N29
cycloneii_lcell_ff \VGA_inst|vsync_cnt[1] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[1]~15_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [1]));

// Location: LCCOMB_X24_Y18_N30
cycloneii_lcell_comb \VGA_inst|vsync_cnt[0]~16 (
// Equation(s):
// \VGA_inst|vsync_cnt[0]~16_combout  = (\VGA_inst|vsync_cnt[15]~0_combout  & (((\VGA_inst|vsync_cnt [0] & !\VGA_inst|Equal0~4_combout )))) # (!\VGA_inst|vsync_cnt[15]~0_combout  & ((\VGA_inst|Add1~0_combout ) # ((\VGA_inst|vsync_cnt [0] & 
// !\VGA_inst|Equal0~4_combout ))))

	.dataa(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datab(\VGA_inst|Add1~0_combout ),
	.datac(\VGA_inst|vsync_cnt [0]),
	.datad(\VGA_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[0]~16 .lut_mask = 16'h44F4;
defparam \VGA_inst|vsync_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y18_N31
cycloneii_lcell_ff \VGA_inst|vsync_cnt[0] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[0]~16_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [0]));

// Location: LCCOMB_X24_Y18_N4
cycloneii_lcell_comb \VGA_inst|Add2~0 (
// Equation(s):
// \VGA_inst|Add2~0_combout  = \VGA_inst|vsync_cnt [0] $ (VCC)
// \VGA_inst|Add2~1  = CARRY(\VGA_inst|vsync_cnt [0])

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|Add2~0_combout ),
	.cout(\VGA_inst|Add2~1 ));
// synopsys translate_off
defparam \VGA_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \VGA_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneii_lcell_comb \VGA_inst|Add2~2 (
// Equation(s):
// \VGA_inst|Add2~2_combout  = (\VGA_inst|vsync_cnt [1] & (!\VGA_inst|Add2~1 )) # (!\VGA_inst|vsync_cnt [1] & ((\VGA_inst|Add2~1 ) # (GND)))
// \VGA_inst|Add2~3  = CARRY((!\VGA_inst|Add2~1 ) # (!\VGA_inst|vsync_cnt [1]))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~1 ),
	.combout(\VGA_inst|Add2~2_combout ),
	.cout(\VGA_inst|Add2~3 ));
// synopsys translate_off
defparam \VGA_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneii_lcell_comb \VGA_inst|Add2~4 (
// Equation(s):
// \VGA_inst|Add2~4_combout  = (\VGA_inst|vsync_cnt [2] & ((GND) # (!\VGA_inst|Add2~3 ))) # (!\VGA_inst|vsync_cnt [2] & (\VGA_inst|Add2~3  $ (GND)))
// \VGA_inst|Add2~5  = CARRY((\VGA_inst|vsync_cnt [2]) # (!\VGA_inst|Add2~3 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~3 ),
	.combout(\VGA_inst|Add2~4_combout ),
	.cout(\VGA_inst|Add2~5 ));
// synopsys translate_off
defparam \VGA_inst|Add2~4 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneii_lcell_comb \VGA_inst|Add2~6 (
// Equation(s):
// \VGA_inst|Add2~6_combout  = (\VGA_inst|vsync_cnt [3] & (!\VGA_inst|Add2~5 )) # (!\VGA_inst|vsync_cnt [3] & ((\VGA_inst|Add2~5 ) # (GND)))
// \VGA_inst|Add2~7  = CARRY((!\VGA_inst|Add2~5 ) # (!\VGA_inst|vsync_cnt [3]))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~5 ),
	.combout(\VGA_inst|Add2~6_combout ),
	.cout(\VGA_inst|Add2~7 ));
// synopsys translate_off
defparam \VGA_inst|Add2~6 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneii_lcell_comb \VGA_inst|Add2~8 (
// Equation(s):
// \VGA_inst|Add2~8_combout  = (\VGA_inst|vsync_cnt [4] & (\VGA_inst|Add2~7  $ (GND))) # (!\VGA_inst|vsync_cnt [4] & (!\VGA_inst|Add2~7  & VCC))
// \VGA_inst|Add2~9  = CARRY((\VGA_inst|vsync_cnt [4] & !\VGA_inst|Add2~7 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~7 ),
	.combout(\VGA_inst|Add2~8_combout ),
	.cout(\VGA_inst|Add2~9 ));
// synopsys translate_off
defparam \VGA_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneii_lcell_comb \VGA_inst|Add2~10 (
// Equation(s):
// \VGA_inst|Add2~10_combout  = (\VGA_inst|vsync_cnt [5] & (\VGA_inst|Add2~9  & VCC)) # (!\VGA_inst|vsync_cnt [5] & (!\VGA_inst|Add2~9 ))
// \VGA_inst|Add2~11  = CARRY((!\VGA_inst|vsync_cnt [5] & !\VGA_inst|Add2~9 ))

	.dataa(\VGA_inst|vsync_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~9 ),
	.combout(\VGA_inst|Add2~10_combout ),
	.cout(\VGA_inst|Add2~11 ));
// synopsys translate_off
defparam \VGA_inst|Add2~10 .lut_mask = 16'hA505;
defparam \VGA_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneii_lcell_comb \VGA_inst|Add3~4 (
// Equation(s):
// \VGA_inst|Add3~4_combout  = (\VGA_inst|Add2~8_combout  & (\VGA_inst|Add3~3  $ (GND))) # (!\VGA_inst|Add2~8_combout  & (!\VGA_inst|Add3~3  & VCC))
// \VGA_inst|Add3~5  = CARRY((\VGA_inst|Add2~8_combout  & !\VGA_inst|Add3~3 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add2~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~3 ),
	.combout(\VGA_inst|Add3~4_combout ),
	.cout(\VGA_inst|Add3~5 ));
// synopsys translate_off
defparam \VGA_inst|Add3~4 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneii_lcell_comb \VGA_inst|Add3~6 (
// Equation(s):
// \VGA_inst|Add3~6_combout  = (\VGA_inst|Add2~10_combout  & (!\VGA_inst|Add3~5 )) # (!\VGA_inst|Add2~10_combout  & ((\VGA_inst|Add3~5 ) # (GND)))
// \VGA_inst|Add3~7  = CARRY((!\VGA_inst|Add3~5 ) # (!\VGA_inst|Add2~10_combout ))

	.dataa(vcc),
	.datab(\VGA_inst|Add2~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~5 ),
	.combout(\VGA_inst|Add3~6_combout ),
	.cout(\VGA_inst|Add3~7 ));
// synopsys translate_off
defparam \VGA_inst|Add3~6 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneii_lcell_comb \VGA_inst|Add3~8 (
// Equation(s):
// \VGA_inst|Add3~8_combout  = (\VGA_inst|Add2~12_combout  & (\VGA_inst|Add3~7  $ (GND))) # (!\VGA_inst|Add2~12_combout  & (!\VGA_inst|Add3~7  & VCC))
// \VGA_inst|Add3~9  = CARRY((\VGA_inst|Add2~12_combout  & !\VGA_inst|Add3~7 ))

	.dataa(\VGA_inst|Add2~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~7 ),
	.combout(\VGA_inst|Add3~8_combout ),
	.cout(\VGA_inst|Add3~9 ));
// synopsys translate_off
defparam \VGA_inst|Add3~8 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \VGA_inst|Add4~4 (
// Equation(s):
// \VGA_inst|Add4~4_combout  = ((\VGA_inst|Add3~0_combout  $ (\VGA_inst|Add3~4_combout  $ (!\VGA_inst|Add4~3 )))) # (GND)
// \VGA_inst|Add4~5  = CARRY((\VGA_inst|Add3~0_combout  & ((\VGA_inst|Add3~4_combout ) # (!\VGA_inst|Add4~3 ))) # (!\VGA_inst|Add3~0_combout  & (\VGA_inst|Add3~4_combout  & !\VGA_inst|Add4~3 )))

	.dataa(\VGA_inst|Add3~0_combout ),
	.datab(\VGA_inst|Add3~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~3 ),
	.combout(\VGA_inst|Add4~4_combout ),
	.cout(\VGA_inst|Add4~5 ));
// synopsys translate_off
defparam \VGA_inst|Add4~4 .lut_mask = 16'h698E;
defparam \VGA_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \VGA_inst|Add4~6 (
// Equation(s):
// \VGA_inst|Add4~6_combout  = (\VGA_inst|Add3~2_combout  & ((\VGA_inst|Add3~6_combout  & (\VGA_inst|Add4~5  & VCC)) # (!\VGA_inst|Add3~6_combout  & (!\VGA_inst|Add4~5 )))) # (!\VGA_inst|Add3~2_combout  & ((\VGA_inst|Add3~6_combout  & (!\VGA_inst|Add4~5 )) # 
// (!\VGA_inst|Add3~6_combout  & ((\VGA_inst|Add4~5 ) # (GND)))))
// \VGA_inst|Add4~7  = CARRY((\VGA_inst|Add3~2_combout  & (!\VGA_inst|Add3~6_combout  & !\VGA_inst|Add4~5 )) # (!\VGA_inst|Add3~2_combout  & ((!\VGA_inst|Add4~5 ) # (!\VGA_inst|Add3~6_combout ))))

	.dataa(\VGA_inst|Add3~2_combout ),
	.datab(\VGA_inst|Add3~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~5 ),
	.combout(\VGA_inst|Add4~6_combout ),
	.cout(\VGA_inst|Add4~7 ));
// synopsys translate_off
defparam \VGA_inst|Add4~6 .lut_mask = 16'h9617;
defparam \VGA_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \VGA_inst|Add4~8 (
// Equation(s):
// \VGA_inst|Add4~8_combout  = ((\VGA_inst|Add3~4_combout  $ (\VGA_inst|Add3~8_combout  $ (!\VGA_inst|Add4~7 )))) # (GND)
// \VGA_inst|Add4~9  = CARRY((\VGA_inst|Add3~4_combout  & ((\VGA_inst|Add3~8_combout ) # (!\VGA_inst|Add4~7 ))) # (!\VGA_inst|Add3~4_combout  & (\VGA_inst|Add3~8_combout  & !\VGA_inst|Add4~7 )))

	.dataa(\VGA_inst|Add3~4_combout ),
	.datab(\VGA_inst|Add3~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~7 ),
	.combout(\VGA_inst|Add4~8_combout ),
	.cout(\VGA_inst|Add4~9 ));
// synopsys translate_off
defparam \VGA_inst|Add4~8 .lut_mask = 16'h698E;
defparam \VGA_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y15_N13
cycloneii_lcell_ff \VGA_inst|hsync_cnt[6] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~12_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [6]));

// Location: LCCOMB_X25_Y15_N8
cycloneii_lcell_comb \VGA_inst|Add5~0 (
// Equation(s):
// \VGA_inst|Add5~0_combout  = (\VGA_inst|Add2~0_combout  & (\VGA_inst|hsync_cnt [4] $ (VCC))) # (!\VGA_inst|Add2~0_combout  & (\VGA_inst|hsync_cnt [4] & VCC))
// \VGA_inst|Add5~1  = CARRY((\VGA_inst|Add2~0_combout  & \VGA_inst|hsync_cnt [4]))

	.dataa(\VGA_inst|Add2~0_combout ),
	.datab(\VGA_inst|hsync_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|Add5~0_combout ),
	.cout(\VGA_inst|Add5~1 ));
// synopsys translate_off
defparam \VGA_inst|Add5~0 .lut_mask = 16'h6688;
defparam \VGA_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneii_lcell_comb \VGA_inst|Add5~2 (
// Equation(s):
// \VGA_inst|Add5~2_combout  = (\VGA_inst|hsync_cnt [5] & ((\VGA_inst|Add2~2_combout  & (\VGA_inst|Add5~1  & VCC)) # (!\VGA_inst|Add2~2_combout  & (!\VGA_inst|Add5~1 )))) # (!\VGA_inst|hsync_cnt [5] & ((\VGA_inst|Add2~2_combout  & (!\VGA_inst|Add5~1 )) # 
// (!\VGA_inst|Add2~2_combout  & ((\VGA_inst|Add5~1 ) # (GND)))))
// \VGA_inst|Add5~3  = CARRY((\VGA_inst|hsync_cnt [5] & (!\VGA_inst|Add2~2_combout  & !\VGA_inst|Add5~1 )) # (!\VGA_inst|hsync_cnt [5] & ((!\VGA_inst|Add5~1 ) # (!\VGA_inst|Add2~2_combout ))))

	.dataa(\VGA_inst|hsync_cnt [5]),
	.datab(\VGA_inst|Add2~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~1 ),
	.combout(\VGA_inst|Add5~2_combout ),
	.cout(\VGA_inst|Add5~3 ));
// synopsys translate_off
defparam \VGA_inst|Add5~2 .lut_mask = 16'h9617;
defparam \VGA_inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneii_lcell_comb \VGA_inst|Add5~4 (
// Equation(s):
// \VGA_inst|Add5~4_combout  = ((\VGA_inst|Add4~0_combout  $ (\VGA_inst|hsync_cnt [6] $ (!\VGA_inst|Add5~3 )))) # (GND)
// \VGA_inst|Add5~5  = CARRY((\VGA_inst|Add4~0_combout  & ((\VGA_inst|hsync_cnt [6]) # (!\VGA_inst|Add5~3 ))) # (!\VGA_inst|Add4~0_combout  & (\VGA_inst|hsync_cnt [6] & !\VGA_inst|Add5~3 )))

	.dataa(\VGA_inst|Add4~0_combout ),
	.datab(\VGA_inst|hsync_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~3 ),
	.combout(\VGA_inst|Add5~4_combout ),
	.cout(\VGA_inst|Add5~5 ));
// synopsys translate_off
defparam \VGA_inst|Add5~4 .lut_mask = 16'h698E;
defparam \VGA_inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneii_lcell_comb \VGA_inst|Add5~6 (
// Equation(s):
// \VGA_inst|Add5~6_combout  = (\VGA_inst|Add4~2_combout  & ((\VGA_inst|hsync_cnt [7] & (\VGA_inst|Add5~5  & VCC)) # (!\VGA_inst|hsync_cnt [7] & (!\VGA_inst|Add5~5 )))) # (!\VGA_inst|Add4~2_combout  & ((\VGA_inst|hsync_cnt [7] & (!\VGA_inst|Add5~5 )) # 
// (!\VGA_inst|hsync_cnt [7] & ((\VGA_inst|Add5~5 ) # (GND)))))
// \VGA_inst|Add5~7  = CARRY((\VGA_inst|Add4~2_combout  & (!\VGA_inst|hsync_cnt [7] & !\VGA_inst|Add5~5 )) # (!\VGA_inst|Add4~2_combout  & ((!\VGA_inst|Add5~5 ) # (!\VGA_inst|hsync_cnt [7]))))

	.dataa(\VGA_inst|Add4~2_combout ),
	.datab(\VGA_inst|hsync_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~5 ),
	.combout(\VGA_inst|Add5~6_combout ),
	.cout(\VGA_inst|Add5~7 ));
// synopsys translate_off
defparam \VGA_inst|Add5~6 .lut_mask = 16'h9617;
defparam \VGA_inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneii_lcell_comb \VGA_inst|Add5~8 (
// Equation(s):
// \VGA_inst|Add5~8_combout  = ((\VGA_inst|hsync_cnt [8] $ (\VGA_inst|Add4~4_combout  $ (!\VGA_inst|Add5~7 )))) # (GND)
// \VGA_inst|Add5~9  = CARRY((\VGA_inst|hsync_cnt [8] & ((\VGA_inst|Add4~4_combout ) # (!\VGA_inst|Add5~7 ))) # (!\VGA_inst|hsync_cnt [8] & (\VGA_inst|Add4~4_combout  & !\VGA_inst|Add5~7 )))

	.dataa(\VGA_inst|hsync_cnt [8]),
	.datab(\VGA_inst|Add4~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~7 ),
	.combout(\VGA_inst|Add5~8_combout ),
	.cout(\VGA_inst|Add5~9 ));
// synopsys translate_off
defparam \VGA_inst|Add5~8 .lut_mask = 16'h698E;
defparam \VGA_inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneii_lcell_comb \VGA_inst|Add5~10 (
// Equation(s):
// \VGA_inst|Add5~10_combout  = (\VGA_inst|hsync_cnt [9] & ((\VGA_inst|Add4~6_combout  & (\VGA_inst|Add5~9  & VCC)) # (!\VGA_inst|Add4~6_combout  & (!\VGA_inst|Add5~9 )))) # (!\VGA_inst|hsync_cnt [9] & ((\VGA_inst|Add4~6_combout  & (!\VGA_inst|Add5~9 )) # 
// (!\VGA_inst|Add4~6_combout  & ((\VGA_inst|Add5~9 ) # (GND)))))
// \VGA_inst|Add5~11  = CARRY((\VGA_inst|hsync_cnt [9] & (!\VGA_inst|Add4~6_combout  & !\VGA_inst|Add5~9 )) # (!\VGA_inst|hsync_cnt [9] & ((!\VGA_inst|Add5~9 ) # (!\VGA_inst|Add4~6_combout ))))

	.dataa(\VGA_inst|hsync_cnt [9]),
	.datab(\VGA_inst|Add4~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~9 ),
	.combout(\VGA_inst|Add5~10_combout ),
	.cout(\VGA_inst|Add5~11 ));
// synopsys translate_off
defparam \VGA_inst|Add5~10 .lut_mask = 16'h9617;
defparam \VGA_inst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneii_lcell_comb \VGA_inst|Add5~12 (
// Equation(s):
// \VGA_inst|Add5~12_combout  = ((\VGA_inst|hsync_cnt [10] $ (\VGA_inst|Add4~8_combout  $ (!\VGA_inst|Add5~11 )))) # (GND)
// \VGA_inst|Add5~13  = CARRY((\VGA_inst|hsync_cnt [10] & ((\VGA_inst|Add4~8_combout ) # (!\VGA_inst|Add5~11 ))) # (!\VGA_inst|hsync_cnt [10] & (\VGA_inst|Add4~8_combout  & !\VGA_inst|Add5~11 )))

	.dataa(\VGA_inst|hsync_cnt [10]),
	.datab(\VGA_inst|Add4~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~11 ),
	.combout(\VGA_inst|Add5~12_combout ),
	.cout(\VGA_inst|Add5~13 ));
// synopsys translate_off
defparam \VGA_inst|Add5~12 .lut_mask = 16'h698E;
defparam \VGA_inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneii_lcell_comb \VGA_inst|Add5~14 (
// Equation(s):
// \VGA_inst|Add5~14_combout  = (\VGA_inst|Add4~10_combout  & ((\VGA_inst|hsync_cnt [11] & (\VGA_inst|Add5~13  & VCC)) # (!\VGA_inst|hsync_cnt [11] & (!\VGA_inst|Add5~13 )))) # (!\VGA_inst|Add4~10_combout  & ((\VGA_inst|hsync_cnt [11] & (!\VGA_inst|Add5~13 
// )) # (!\VGA_inst|hsync_cnt [11] & ((\VGA_inst|Add5~13 ) # (GND)))))
// \VGA_inst|Add5~15  = CARRY((\VGA_inst|Add4~10_combout  & (!\VGA_inst|hsync_cnt [11] & !\VGA_inst|Add5~13 )) # (!\VGA_inst|Add4~10_combout  & ((!\VGA_inst|Add5~13 ) # (!\VGA_inst|hsync_cnt [11]))))

	.dataa(\VGA_inst|Add4~10_combout ),
	.datab(\VGA_inst|hsync_cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~13 ),
	.combout(\VGA_inst|Add5~14_combout ),
	.cout(\VGA_inst|Add5~15 ));
// synopsys translate_off
defparam \VGA_inst|Add5~14 .lut_mask = 16'h9617;
defparam \VGA_inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneii_lcell_comb \VGA_inst|Add5~16 (
// Equation(s):
// \VGA_inst|Add5~16_combout  = ((\VGA_inst|Add4~12_combout  $ (\VGA_inst|hsync_cnt [12] $ (!\VGA_inst|Add5~15 )))) # (GND)
// \VGA_inst|Add5~17  = CARRY((\VGA_inst|Add4~12_combout  & ((\VGA_inst|hsync_cnt [12]) # (!\VGA_inst|Add5~15 ))) # (!\VGA_inst|Add4~12_combout  & (\VGA_inst|hsync_cnt [12] & !\VGA_inst|Add5~15 )))

	.dataa(\VGA_inst|Add4~12_combout ),
	.datab(\VGA_inst|hsync_cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~15 ),
	.combout(\VGA_inst|Add5~16_combout ),
	.cout(\VGA_inst|Add5~17 ));
// synopsys translate_off
defparam \VGA_inst|Add5~16 .lut_mask = 16'h698E;
defparam \VGA_inst|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneii_lcell_comb \VGA_inst|Add6~0 (
// Equation(s):
// \VGA_inst|Add6~0_combout  = \VGA_inst|hsync_cnt [3] $ (VCC)
// \VGA_inst|Add6~1  = CARRY(\VGA_inst|hsync_cnt [3])

	.dataa(\VGA_inst|hsync_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|Add6~0_combout ),
	.cout(\VGA_inst|Add6~1 ));
// synopsys translate_off
defparam \VGA_inst|Add6~0 .lut_mask = 16'h55AA;
defparam \VGA_inst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneii_lcell_comb \VGA_inst|Add6~6 (
// Equation(s):
// \VGA_inst|Add6~6_combout  = (\VGA_inst|Add5~4_combout  & (!\VGA_inst|Add6~5 )) # (!\VGA_inst|Add5~4_combout  & ((\VGA_inst|Add6~5 ) # (GND)))
// \VGA_inst|Add6~7  = CARRY((!\VGA_inst|Add6~5 ) # (!\VGA_inst|Add5~4_combout ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add6~5 ),
	.combout(\VGA_inst|Add6~6_combout ),
	.cout(\VGA_inst|Add6~7 ));
// synopsys translate_off
defparam \VGA_inst|Add6~6 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneii_lcell_comb \VGA_inst|Add6~8 (
// Equation(s):
// \VGA_inst|Add6~8_combout  = (\VGA_inst|Add5~6_combout  & (\VGA_inst|Add6~7  $ (GND))) # (!\VGA_inst|Add5~6_combout  & (!\VGA_inst|Add6~7  & VCC))
// \VGA_inst|Add6~9  = CARRY((\VGA_inst|Add5~6_combout  & !\VGA_inst|Add6~7 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add6~7 ),
	.combout(\VGA_inst|Add6~8_combout ),
	.cout(\VGA_inst|Add6~9 ));
// synopsys translate_off
defparam \VGA_inst|Add6~8 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneii_lcell_comb \VGA_inst|Add6~10 (
// Equation(s):
// \VGA_inst|Add6~10_combout  = (\VGA_inst|Add5~8_combout  & (\VGA_inst|Add6~9  & VCC)) # (!\VGA_inst|Add5~8_combout  & (!\VGA_inst|Add6~9 ))
// \VGA_inst|Add6~11  = CARRY((!\VGA_inst|Add5~8_combout  & !\VGA_inst|Add6~9 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add6~9 ),
	.combout(\VGA_inst|Add6~10_combout ),
	.cout(\VGA_inst|Add6~11 ));
// synopsys translate_off
defparam \VGA_inst|Add6~10 .lut_mask = 16'hC303;
defparam \VGA_inst|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneii_lcell_comb \VGA_inst|Add6~12 (
// Equation(s):
// \VGA_inst|Add6~12_combout  = (\VGA_inst|Add5~10_combout  & ((GND) # (!\VGA_inst|Add6~11 ))) # (!\VGA_inst|Add5~10_combout  & (\VGA_inst|Add6~11  $ (GND)))
// \VGA_inst|Add6~13  = CARRY((\VGA_inst|Add5~10_combout ) # (!\VGA_inst|Add6~11 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add6~11 ),
	.combout(\VGA_inst|Add6~12_combout ),
	.cout(\VGA_inst|Add6~13 ));
// synopsys translate_off
defparam \VGA_inst|Add6~12 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneii_lcell_comb \VGA_inst|Add6~16 (
// Equation(s):
// \VGA_inst|Add6~16_combout  = (\VGA_inst|Add5~14_combout  & ((GND) # (!\VGA_inst|Add6~15 ))) # (!\VGA_inst|Add5~14_combout  & (\VGA_inst|Add6~15  $ (GND)))
// \VGA_inst|Add6~17  = CARRY((\VGA_inst|Add5~14_combout ) # (!\VGA_inst|Add6~15 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add6~15 ),
	.combout(\VGA_inst|Add6~16_combout ),
	.cout(\VGA_inst|Add6~17 ));
// synopsys translate_off
defparam \VGA_inst|Add6~16 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneii_lcell_comb \VGA_inst|Add6~18 (
// Equation(s):
// \VGA_inst|Add6~18_combout  = (\VGA_inst|Add5~16_combout  & (\VGA_inst|Add6~17  & VCC)) # (!\VGA_inst|Add5~16_combout  & (!\VGA_inst|Add6~17 ))
// \VGA_inst|Add6~19  = CARRY((!\VGA_inst|Add5~16_combout  & !\VGA_inst|Add6~17 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add6~17 ),
	.combout(\VGA_inst|Add6~18_combout ),
	.cout(\VGA_inst|Add6~19 ));
// synopsys translate_off
defparam \VGA_inst|Add6~18 .lut_mask = 16'hC303;
defparam \VGA_inst|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneii_lcell_comb \VGA_inst|Add6~20 (
// Equation(s):
// \VGA_inst|Add6~20_combout  = (\VGA_inst|Add5~18_combout  & ((GND) # (!\VGA_inst|Add6~19 ))) # (!\VGA_inst|Add5~18_combout  & (\VGA_inst|Add6~19  $ (GND)))
// \VGA_inst|Add6~21  = CARRY((\VGA_inst|Add5~18_combout ) # (!\VGA_inst|Add6~19 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add6~19 ),
	.combout(\VGA_inst|Add6~20_combout ),
	.cout(\VGA_inst|Add6~21 ));
// synopsys translate_off
defparam \VGA_inst|Add6~20 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[4]~12 (
// Equation(s):
// \VGA_inst|ADDRESS_n[4]~12_combout  = \VGA_inst|Add6~2_combout  $ (VCC)
// \VGA_inst|ADDRESS_n[4]~13  = CARRY(\VGA_inst|Add6~2_combout )

	.dataa(\VGA_inst|Add6~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS_n[4]~12_combout ),
	.cout(\VGA_inst|ADDRESS_n[4]~13 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[4]~12 .lut_mask = 16'h55AA;
defparam \VGA_inst|ADDRESS_n[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[5]~14 (
// Equation(s):
// \VGA_inst|ADDRESS_n[5]~14_combout  = (\VGA_inst|Add6~4_combout  & (\VGA_inst|ADDRESS_n[4]~13  & VCC)) # (!\VGA_inst|Add6~4_combout  & (!\VGA_inst|ADDRESS_n[4]~13 ))
// \VGA_inst|ADDRESS_n[5]~15  = CARRY((!\VGA_inst|Add6~4_combout  & !\VGA_inst|ADDRESS_n[4]~13 ))

	.dataa(\VGA_inst|Add6~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[4]~13 ),
	.combout(\VGA_inst|ADDRESS_n[5]~14_combout ),
	.cout(\VGA_inst|ADDRESS_n[5]~15 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[5]~14 .lut_mask = 16'hA505;
defparam \VGA_inst|ADDRESS_n[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[6]~16 (
// Equation(s):
// \VGA_inst|ADDRESS_n[6]~16_combout  = (\VGA_inst|Add6~6_combout  & (\VGA_inst|ADDRESS_n[5]~15  $ (GND))) # (!\VGA_inst|Add6~6_combout  & (!\VGA_inst|ADDRESS_n[5]~15  & VCC))
// \VGA_inst|ADDRESS_n[6]~17  = CARRY((\VGA_inst|Add6~6_combout  & !\VGA_inst|ADDRESS_n[5]~15 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add6~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[5]~15 ),
	.combout(\VGA_inst|ADDRESS_n[6]~16_combout ),
	.cout(\VGA_inst|ADDRESS_n[6]~17 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[6]~16 .lut_mask = 16'hC30C;
defparam \VGA_inst|ADDRESS_n[6]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[7]~18 (
// Equation(s):
// \VGA_inst|ADDRESS_n[7]~18_combout  = (\VGA_inst|Add6~8_combout  & (\VGA_inst|ADDRESS_n[6]~17  & VCC)) # (!\VGA_inst|Add6~8_combout  & (!\VGA_inst|ADDRESS_n[6]~17 ))
// \VGA_inst|ADDRESS_n[7]~19  = CARRY((!\VGA_inst|Add6~8_combout  & !\VGA_inst|ADDRESS_n[6]~17 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add6~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[6]~17 ),
	.combout(\VGA_inst|ADDRESS_n[7]~18_combout ),
	.cout(\VGA_inst|ADDRESS_n[7]~19 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[7]~18 .lut_mask = 16'hC303;
defparam \VGA_inst|ADDRESS_n[7]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[8]~20 (
// Equation(s):
// \VGA_inst|ADDRESS_n[8]~20_combout  = (\VGA_inst|Add6~10_combout  & (\VGA_inst|ADDRESS_n[7]~19  $ (GND))) # (!\VGA_inst|Add6~10_combout  & (!\VGA_inst|ADDRESS_n[7]~19  & VCC))
// \VGA_inst|ADDRESS_n[8]~21  = CARRY((\VGA_inst|Add6~10_combout  & !\VGA_inst|ADDRESS_n[7]~19 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add6~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[7]~19 ),
	.combout(\VGA_inst|ADDRESS_n[8]~20_combout ),
	.cout(\VGA_inst|ADDRESS_n[8]~21 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[8]~20 .lut_mask = 16'hC30C;
defparam \VGA_inst|ADDRESS_n[8]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[9]~22 (
// Equation(s):
// \VGA_inst|ADDRESS_n[9]~22_combout  = (\VGA_inst|Add6~12_combout  & (\VGA_inst|ADDRESS_n[8]~21  & VCC)) # (!\VGA_inst|Add6~12_combout  & (!\VGA_inst|ADDRESS_n[8]~21 ))
// \VGA_inst|ADDRESS_n[9]~23  = CARRY((!\VGA_inst|Add6~12_combout  & !\VGA_inst|ADDRESS_n[8]~21 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add6~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[8]~21 ),
	.combout(\VGA_inst|ADDRESS_n[9]~22_combout ),
	.cout(\VGA_inst|ADDRESS_n[9]~23 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[9]~22 .lut_mask = 16'hC303;
defparam \VGA_inst|ADDRESS_n[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[10]~24 (
// Equation(s):
// \VGA_inst|ADDRESS_n[10]~24_combout  = (\VGA_inst|Add6~14_combout  & ((GND) # (!\VGA_inst|ADDRESS_n[9]~23 ))) # (!\VGA_inst|Add6~14_combout  & (\VGA_inst|ADDRESS_n[9]~23  $ (GND)))
// \VGA_inst|ADDRESS_n[10]~25  = CARRY((\VGA_inst|Add6~14_combout ) # (!\VGA_inst|ADDRESS_n[9]~23 ))

	.dataa(\VGA_inst|Add6~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[9]~23 ),
	.combout(\VGA_inst|ADDRESS_n[10]~24_combout ),
	.cout(\VGA_inst|ADDRESS_n[10]~25 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[10]~24 .lut_mask = 16'h5AAF;
defparam \VGA_inst|ADDRESS_n[10]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[11]~26 (
// Equation(s):
// \VGA_inst|ADDRESS_n[11]~26_combout  = (\VGA_inst|Add6~16_combout  & (\VGA_inst|ADDRESS_n[10]~25  & VCC)) # (!\VGA_inst|Add6~16_combout  & (!\VGA_inst|ADDRESS_n[10]~25 ))
// \VGA_inst|ADDRESS_n[11]~27  = CARRY((!\VGA_inst|Add6~16_combout  & !\VGA_inst|ADDRESS_n[10]~25 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add6~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[10]~25 ),
	.combout(\VGA_inst|ADDRESS_n[11]~26_combout ),
	.cout(\VGA_inst|ADDRESS_n[11]~27 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[11]~26 .lut_mask = 16'hC303;
defparam \VGA_inst|ADDRESS_n[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[12]~28 (
// Equation(s):
// \VGA_inst|ADDRESS_n[12]~28_combout  = (\VGA_inst|Add6~18_combout  & ((GND) # (!\VGA_inst|ADDRESS_n[11]~27 ))) # (!\VGA_inst|Add6~18_combout  & (\VGA_inst|ADDRESS_n[11]~27  $ (GND)))
// \VGA_inst|ADDRESS_n[12]~29  = CARRY((\VGA_inst|Add6~18_combout ) # (!\VGA_inst|ADDRESS_n[11]~27 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add6~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[11]~27 ),
	.combout(\VGA_inst|ADDRESS_n[12]~28_combout ),
	.cout(\VGA_inst|ADDRESS_n[12]~29 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[12]~28 .lut_mask = 16'h3CCF;
defparam \VGA_inst|ADDRESS_n[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[13]~30 (
// Equation(s):
// \VGA_inst|ADDRESS_n[13]~30_combout  = (\VGA_inst|Add6~20_combout  & (\VGA_inst|ADDRESS_n[12]~29  & VCC)) # (!\VGA_inst|Add6~20_combout  & (!\VGA_inst|ADDRESS_n[12]~29 ))
// \VGA_inst|ADDRESS_n[13]~31  = CARRY((!\VGA_inst|Add6~20_combout  & !\VGA_inst|ADDRESS_n[12]~29 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add6~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[12]~29 ),
	.combout(\VGA_inst|ADDRESS_n[13]~30_combout ),
	.cout(\VGA_inst|ADDRESS_n[13]~31 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[13]~30 .lut_mask = 16'hC303;
defparam \VGA_inst|ADDRESS_n[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[14]~32 (
// Equation(s):
// \VGA_inst|ADDRESS_n[14]~32_combout  = (\VGA_inst|Add6~22_combout  & ((GND) # (!\VGA_inst|ADDRESS_n[13]~31 ))) # (!\VGA_inst|Add6~22_combout  & (\VGA_inst|ADDRESS_n[13]~31  $ (GND)))
// \VGA_inst|ADDRESS_n[14]~33  = CARRY((\VGA_inst|Add6~22_combout ) # (!\VGA_inst|ADDRESS_n[13]~31 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add6~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[13]~31 ),
	.combout(\VGA_inst|ADDRESS_n[14]~32_combout ),
	.cout(\VGA_inst|ADDRESS_n[14]~33 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[14]~32 .lut_mask = 16'h3CCF;
defparam \VGA_inst|ADDRESS_n[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[15]~34 (
// Equation(s):
// \VGA_inst|ADDRESS_n[15]~34_combout  = \VGA_inst|Add6~24_combout  $ (!\VGA_inst|ADDRESS_n[14]~33 )

	.dataa(\VGA_inst|Add6~24_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[14]~33 ),
	.combout(\VGA_inst|ADDRESS_n[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[15]~34 .lut_mask = 16'hA5A5;
defparam \VGA_inst|ADDRESS_n[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneii_lcell_comb \VGA_inst|always10~3 (
// Equation(s):
// \VGA_inst|always10~3_combout  = (\VGA_inst|LessThan5~0_combout  & (!\VGA_inst|hsync_cnt [10] & \VGA_inst|Equal0~1_combout ))

	.dataa(\VGA_inst|LessThan5~0_combout ),
	.datab(\VGA_inst|hsync_cnt [10]),
	.datac(\VGA_inst|Equal0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|always10~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always10~3 .lut_mask = 16'h2020;
defparam \VGA_inst|always10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneii_lcell_comb \VGA_inst|Add1~14 (
// Equation(s):
// \VGA_inst|Add1~14_combout  = (\VGA_inst|vsync_cnt [7] & (!\VGA_inst|Add1~13 )) # (!\VGA_inst|vsync_cnt [7] & ((\VGA_inst|Add1~13 ) # (GND)))
// \VGA_inst|Add1~15  = CARRY((!\VGA_inst|Add1~13 ) # (!\VGA_inst|vsync_cnt [7]))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~13 ),
	.combout(\VGA_inst|Add1~14_combout ),
	.cout(\VGA_inst|Add1~15 ));
// synopsys translate_off
defparam \VGA_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \VGA_inst|always3~4 (
// Equation(s):
// \VGA_inst|always3~4_combout  = (\VGA_inst|vsync_cnt [9] & (\VGA_inst|vsync_cnt [4] & (\VGA_inst|vsync_cnt [5] & \VGA_inst|vsync_cnt [6])))

	.dataa(\VGA_inst|vsync_cnt [9]),
	.datab(\VGA_inst|vsync_cnt [4]),
	.datac(\VGA_inst|vsync_cnt [5]),
	.datad(\VGA_inst|vsync_cnt [6]),
	.cin(gnd),
	.combout(\VGA_inst|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always3~4 .lut_mask = 16'h8000;
defparam \VGA_inst|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \VGA_inst|always3~3 (
// Equation(s):
// \VGA_inst|always3~3_combout  = (!\VGA_inst|vsync_cnt [0] & (!\VGA_inst|vsync_cnt [1] & \VGA_inst|vsync_cnt [2]))

	.dataa(\VGA_inst|vsync_cnt [0]),
	.datab(vcc),
	.datac(\VGA_inst|vsync_cnt [1]),
	.datad(\VGA_inst|vsync_cnt [2]),
	.cin(gnd),
	.combout(\VGA_inst|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always3~3 .lut_mask = 16'h0500;
defparam \VGA_inst|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \VGA_inst|vsync_cnt[15]~0 (
// Equation(s):
// \VGA_inst|vsync_cnt[15]~0_combout  = ((\VGA_inst|always3~2_combout  & (\VGA_inst|always3~4_combout  & \VGA_inst|always3~3_combout ))) # (!\VGA_inst|Equal0~4_combout )

	.dataa(\VGA_inst|always3~2_combout ),
	.datab(\VGA_inst|always3~4_combout ),
	.datac(\VGA_inst|always3~3_combout ),
	.datad(\VGA_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[15]~0 .lut_mask = 16'h80FF;
defparam \VGA_inst|vsync_cnt[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneii_lcell_comb \VGA_inst|vsync_cnt[7]~12 (
// Equation(s):
// \VGA_inst|vsync_cnt[7]~12_combout  = (\VGA_inst|Equal0~4_combout  & (\VGA_inst|Add1~14_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~4_combout  & ((\VGA_inst|vsync_cnt [7]) # ((\VGA_inst|Add1~14_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~4_combout ),
	.datab(\VGA_inst|Add1~14_combout ),
	.datac(\VGA_inst|vsync_cnt [7]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[7]~12 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N31
cycloneii_lcell_ff \VGA_inst|vsync_cnt[7] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[7]~12_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [7]));

// Location: LCCOMB_X24_Y16_N16
cycloneii_lcell_comb \VGA_inst|Add1~16 (
// Equation(s):
// \VGA_inst|Add1~16_combout  = (\VGA_inst|vsync_cnt [8] & (\VGA_inst|Add1~15  $ (GND))) # (!\VGA_inst|vsync_cnt [8] & (!\VGA_inst|Add1~15  & VCC))
// \VGA_inst|Add1~17  = CARRY((\VGA_inst|vsync_cnt [8] & !\VGA_inst|Add1~15 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~15 ),
	.combout(\VGA_inst|Add1~16_combout ),
	.cout(\VGA_inst|Add1~17 ));
// synopsys translate_off
defparam \VGA_inst|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \VGA_inst|vsync_cnt[8]~13 (
// Equation(s):
// \VGA_inst|vsync_cnt[8]~13_combout  = (\VGA_inst|vsync_cnt[15]~0_combout  & (((\VGA_inst|vsync_cnt [8] & !\VGA_inst|Equal0~4_combout )))) # (!\VGA_inst|vsync_cnt[15]~0_combout  & ((\VGA_inst|Add1~16_combout ) # ((\VGA_inst|vsync_cnt [8] & 
// !\VGA_inst|Equal0~4_combout ))))

	.dataa(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datab(\VGA_inst|Add1~16_combout ),
	.datac(\VGA_inst|vsync_cnt [8]),
	.datad(\VGA_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[8]~13 .lut_mask = 16'h44F4;
defparam \VGA_inst|vsync_cnt[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N21
cycloneii_lcell_ff \VGA_inst|vsync_cnt[8] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[8]~13_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [8]));

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \VGA_inst|vsync_cnt[9]~4 (
// Equation(s):
// \VGA_inst|vsync_cnt[9]~4_combout  = (\VGA_inst|vsync_cnt[15]~0_combout  & (((\VGA_inst|vsync_cnt [9] & !\VGA_inst|Equal0~4_combout )))) # (!\VGA_inst|vsync_cnt[15]~0_combout  & ((\VGA_inst|Add1~18_combout ) # ((\VGA_inst|vsync_cnt [9] & 
// !\VGA_inst|Equal0~4_combout ))))

	.dataa(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datab(\VGA_inst|Add1~18_combout ),
	.datac(\VGA_inst|vsync_cnt [9]),
	.datad(\VGA_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[9]~4 .lut_mask = 16'h44F4;
defparam \VGA_inst|vsync_cnt[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N23
cycloneii_lcell_ff \VGA_inst|vsync_cnt[9] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[9]~4_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [9]));

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \VGA_inst|always10~4 (
// Equation(s):
// \VGA_inst|always10~4_combout  = (\VGA_inst|always3~1_combout  & (!\VGA_inst|vsync_cnt [9] & (\VGA_inst|vsync_cnt [8] & \VGA_inst|hsync_cnt [9])))

	.dataa(\VGA_inst|always3~1_combout ),
	.datab(\VGA_inst|vsync_cnt [9]),
	.datac(\VGA_inst|vsync_cnt [8]),
	.datad(\VGA_inst|hsync_cnt [9]),
	.cin(gnd),
	.combout(\VGA_inst|always10~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always10~4 .lut_mask = 16'h2000;
defparam \VGA_inst|always10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneii_lcell_comb \VGA_inst|LessThan4~1 (
// Equation(s):
// \VGA_inst|LessThan4~1_combout  = (\VGA_inst|hsync_cnt [3] & ((\VGA_inst|hsync_cnt [0]) # ((\VGA_inst|hsync_cnt [1]) # (\VGA_inst|hsync_cnt [2]))))

	.dataa(\VGA_inst|hsync_cnt [3]),
	.datab(\VGA_inst|hsync_cnt [0]),
	.datac(\VGA_inst|hsync_cnt [1]),
	.datad(\VGA_inst|hsync_cnt [2]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan4~1 .lut_mask = 16'hAAA8;
defparam \VGA_inst|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneii_lcell_comb \VGA_inst|LessThan4~2 (
// Equation(s):
// \VGA_inst|LessThan4~2_combout  = (\VGA_inst|LessThan4~0_combout ) # ((\VGA_inst|hsync_cnt [5] & ((\VGA_inst|LessThan4~1_combout ) # (\VGA_inst|hsync_cnt [4]))))

	.dataa(\VGA_inst|LessThan4~0_combout ),
	.datab(\VGA_inst|LessThan4~1_combout ),
	.datac(\VGA_inst|hsync_cnt [5]),
	.datad(\VGA_inst|hsync_cnt [4]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan4~2 .lut_mask = 16'hFAEA;
defparam \VGA_inst|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneii_lcell_comb \VGA_inst|always10~5 (
// Equation(s):
// \VGA_inst|always10~5_combout  = (((!\VGA_inst|LessThan4~2_combout ) # (!\VGA_inst|always10~4_combout )) # (!\VGA_inst|always10~3_combout )) # (!\VGA_inst|always10~2_combout )

	.dataa(\VGA_inst|always10~2_combout ),
	.datab(\VGA_inst|always10~3_combout ),
	.datac(\VGA_inst|always10~4_combout ),
	.datad(\VGA_inst|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\VGA_inst|always10~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always10~5 .lut_mask = 16'h7FFF;
defparam \VGA_inst|always10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y7_N29
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[15] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[15]~34_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [15]));

// Location: LCFF_X23_Y7_N25
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[13] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[13]~30_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [13]));

// Location: LCFF_X23_Y7_N27
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[14] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[14]~32_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [14]));

// Location: LCCOMB_X23_Y7_N4
cycloneii_lcell_comb \VGA_inst|LessThan6~3 (
// Equation(s):
// \VGA_inst|LessThan6~3_combout  = (\VGA_inst|ADDRESS_n [15]) # ((\VGA_inst|ADDRESS_n [13]) # (\VGA_inst|ADDRESS_n [14]))

	.dataa(vcc),
	.datab(\VGA_inst|ADDRESS_n [15]),
	.datac(\VGA_inst|ADDRESS_n [13]),
	.datad(\VGA_inst|ADDRESS_n [14]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan6~3 .lut_mask = 16'hFFFC;
defparam \VGA_inst|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y7_N23
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[12] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[12]~28_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [12]));

// Location: LCFF_X23_Y7_N21
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[11] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[11]~26_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [11]));

// Location: LCCOMB_X23_Y6_N28
cycloneii_lcell_comb \VGA_inst|ADDRESS[12]~15 (
// Equation(s):
// \VGA_inst|ADDRESS[12]~15_combout  = (!\VGA_inst|LessThan6~3_combout  & (\VGA_inst|ADDRESS_n [12] & ((!\VGA_inst|ADDRESS_n [11]) # (!\VGA_inst|LessThan6~1_combout ))))

	.dataa(\VGA_inst|LessThan6~1_combout ),
	.datab(\VGA_inst|LessThan6~3_combout ),
	.datac(\VGA_inst|ADDRESS_n [12]),
	.datad(\VGA_inst|ADDRESS_n [11]),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[12]~15 .lut_mask = 16'h1030;
defparam \VGA_inst|ADDRESS[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneii_lcell_comb \VGA_inst|ADDRESS_n~36 (
// Equation(s):
// \VGA_inst|ADDRESS_n~36_combout  = (\VGA_inst|hsync_cnt [0] & !\VGA_inst|always10~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_inst|hsync_cnt [0]),
	.datad(\VGA_inst|always10~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS_n~36_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n~36 .lut_mask = 16'h00F0;
defparam \VGA_inst|ADDRESS_n~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y6_N7
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[0] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n~36_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [0]));

// Location: LCFF_X23_Y7_N7
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[4] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[4]~12_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [4]));

// Location: LCFF_X23_Y7_N9
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[5] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[5]~14_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [5]));

// Location: LCFF_X23_Y7_N11
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[6] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[6]~16_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [6]));

// Location: LCCOMB_X23_Y7_N0
cycloneii_lcell_comb \VGA_inst|LessThan6~0 (
// Equation(s):
// \VGA_inst|LessThan6~0_combout  = (\VGA_inst|ADDRESS_n [7] & (\VGA_inst|ADDRESS_n [4] & (\VGA_inst|ADDRESS_n [5] & \VGA_inst|ADDRESS_n [6])))

	.dataa(\VGA_inst|ADDRESS_n [7]),
	.datab(\VGA_inst|ADDRESS_n [4]),
	.datac(\VGA_inst|ADDRESS_n [5]),
	.datad(\VGA_inst|ADDRESS_n [6]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan6~0 .lut_mask = 16'h8000;
defparam \VGA_inst|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y7_N15
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[8] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[8]~20_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [8]));

// Location: LCFF_X23_Y7_N19
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[10] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[10]~24_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [10]));

// Location: LCCOMB_X23_Y7_N2
cycloneii_lcell_comb \VGA_inst|LessThan6~1 (
// Equation(s):
// \VGA_inst|LessThan6~1_combout  = (\VGA_inst|ADDRESS_n [9]) # ((\VGA_inst|ADDRESS_n [10]) # ((\VGA_inst|LessThan6~0_combout  & \VGA_inst|ADDRESS_n [8])))

	.dataa(\VGA_inst|ADDRESS_n [9]),
	.datab(\VGA_inst|LessThan6~0_combout ),
	.datac(\VGA_inst|ADDRESS_n [8]),
	.datad(\VGA_inst|ADDRESS_n [10]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan6~1 .lut_mask = 16'hFFEA;
defparam \VGA_inst|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneii_lcell_comb \VGA_inst|ADDRESS[0]~4 (
// Equation(s):
// \VGA_inst|ADDRESS[0]~4_combout  = (!\VGA_inst|LessThan6~3_combout  & (\VGA_inst|ADDRESS_n [0] & ((!\VGA_inst|LessThan6~1_combout ) # (!\VGA_inst|LessThan6~2_combout ))))

	.dataa(\VGA_inst|LessThan6~2_combout ),
	.datab(\VGA_inst|LessThan6~3_combout ),
	.datac(\VGA_inst|ADDRESS_n [0]),
	.datad(\VGA_inst|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[0]~4 .lut_mask = 16'h1030;
defparam \VGA_inst|ADDRESS[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneii_lcell_comb \VGA_inst|ADDRESS_n~37 (
// Equation(s):
// \VGA_inst|ADDRESS_n~37_combout  = (!\VGA_inst|always10~5_combout  & \VGA_inst|hsync_cnt [1])

	.dataa(vcc),
	.datab(\VGA_inst|always10~5_combout ),
	.datac(\VGA_inst|hsync_cnt [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS_n~37_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n~37 .lut_mask = 16'h3030;
defparam \VGA_inst|ADDRESS_n~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y6_N27
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[1] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n~37_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [1]));

// Location: LCCOMB_X23_Y6_N20
cycloneii_lcell_comb \VGA_inst|ADDRESS[1]~5 (
// Equation(s):
// \VGA_inst|ADDRESS[1]~5_combout  = (!\VGA_inst|LessThan6~3_combout  & (\VGA_inst|ADDRESS_n [1] & ((!\VGA_inst|LessThan6~1_combout ) # (!\VGA_inst|LessThan6~2_combout ))))

	.dataa(\VGA_inst|LessThan6~2_combout ),
	.datab(\VGA_inst|LessThan6~3_combout ),
	.datac(\VGA_inst|ADDRESS_n [1]),
	.datad(\VGA_inst|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[1]~5 .lut_mask = 16'h1030;
defparam \VGA_inst|ADDRESS[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneii_lcell_comb \VGA_inst|ADDRESS_n~38 (
// Equation(s):
// \VGA_inst|ADDRESS_n~38_combout  = (!\VGA_inst|always10~5_combout  & \VGA_inst|hsync_cnt [2])

	.dataa(\VGA_inst|always10~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_inst|hsync_cnt [2]),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS_n~38_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n~38 .lut_mask = 16'h5500;
defparam \VGA_inst|ADDRESS_n~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N1
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[2] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n~38_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [2]));

// Location: LCCOMB_X23_Y6_N30
cycloneii_lcell_comb \VGA_inst|ADDRESS[2]~6 (
// Equation(s):
// \VGA_inst|ADDRESS[2]~6_combout  = (!\VGA_inst|LessThan6~3_combout  & (\VGA_inst|ADDRESS_n [2] & ((!\VGA_inst|LessThan6~1_combout ) # (!\VGA_inst|LessThan6~2_combout ))))

	.dataa(\VGA_inst|LessThan6~2_combout ),
	.datab(\VGA_inst|LessThan6~3_combout ),
	.datac(\VGA_inst|ADDRESS_n [2]),
	.datad(\VGA_inst|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[2]~6 .lut_mask = 16'h1030;
defparam \VGA_inst|ADDRESS[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneii_lcell_comb \VGA_inst|ADDRESS_n~39 (
// Equation(s):
// \VGA_inst|ADDRESS_n~39_combout  = (\VGA_inst|Add6~0_combout  & !\VGA_inst|always10~5_combout )

	.dataa(vcc),
	.datab(\VGA_inst|Add6~0_combout ),
	.datac(vcc),
	.datad(\VGA_inst|always10~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS_n~39_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n~39 .lut_mask = 16'h00CC;
defparam \VGA_inst|ADDRESS_n~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N29
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[3] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n~39_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [3]));

// Location: LCCOMB_X24_Y7_N30
cycloneii_lcell_comb \VGA_inst|ADDRESS[3]~7 (
// Equation(s):
// \VGA_inst|ADDRESS[3]~7_combout  = (\VGA_inst|ADDRESS_n [3] & (!\VGA_inst|LessThan6~3_combout  & ((!\VGA_inst|LessThan6~1_combout ) # (!\VGA_inst|LessThan6~2_combout ))))

	.dataa(\VGA_inst|LessThan6~2_combout ),
	.datab(\VGA_inst|ADDRESS_n [3]),
	.datac(\VGA_inst|LessThan6~3_combout ),
	.datad(\VGA_inst|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[3]~7 .lut_mask = 16'h040C;
defparam \VGA_inst|ADDRESS[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneii_lcell_comb \VGA_inst|LessThan6~2 (
// Equation(s):
// \VGA_inst|LessThan6~2_combout  = (\VGA_inst|ADDRESS_n [12] & \VGA_inst|ADDRESS_n [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_inst|ADDRESS_n [12]),
	.datad(\VGA_inst|ADDRESS_n [11]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan6~2 .lut_mask = 16'hF000;
defparam \VGA_inst|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneii_lcell_comb \VGA_inst|ADDRESS[4]~8 (
// Equation(s):
// \VGA_inst|ADDRESS[4]~8_combout  = (\VGA_inst|ADDRESS_n [4] & (!\VGA_inst|LessThan6~3_combout  & ((!\VGA_inst|LessThan6~2_combout ) # (!\VGA_inst|LessThan6~1_combout ))))

	.dataa(\VGA_inst|ADDRESS_n [4]),
	.datab(\VGA_inst|LessThan6~1_combout ),
	.datac(\VGA_inst|LessThan6~3_combout ),
	.datad(\VGA_inst|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[4]~8 .lut_mask = 16'h020A;
defparam \VGA_inst|ADDRESS[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneii_lcell_comb \VGA_inst|ADDRESS[5]~9 (
// Equation(s):
// \VGA_inst|ADDRESS[5]~9_combout  = (!\VGA_inst|LessThan6~3_combout  & (\VGA_inst|ADDRESS_n [5] & ((!\VGA_inst|LessThan6~2_combout ) # (!\VGA_inst|LessThan6~1_combout ))))

	.dataa(\VGA_inst|LessThan6~1_combout ),
	.datab(\VGA_inst|LessThan6~3_combout ),
	.datac(\VGA_inst|LessThan6~2_combout ),
	.datad(\VGA_inst|ADDRESS_n [5]),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[5]~9 .lut_mask = 16'h1300;
defparam \VGA_inst|ADDRESS[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneii_lcell_comb \VGA_inst|ADDRESS[6]~10 (
// Equation(s):
// \VGA_inst|ADDRESS[6]~10_combout  = (!\VGA_inst|LessThan6~3_combout  & (\VGA_inst|ADDRESS_n [6] & ((!\VGA_inst|LessThan6~2_combout ) # (!\VGA_inst|LessThan6~1_combout ))))

	.dataa(\VGA_inst|LessThan6~1_combout ),
	.datab(\VGA_inst|LessThan6~3_combout ),
	.datac(\VGA_inst|LessThan6~2_combout ),
	.datad(\VGA_inst|ADDRESS_n [6]),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[6]~10 .lut_mask = 16'h1300;
defparam \VGA_inst|ADDRESS[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y7_N13
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[7] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[7]~18_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [7]));

// Location: LCCOMB_X23_Y6_N4
cycloneii_lcell_comb \VGA_inst|ADDRESS[7]~11 (
// Equation(s):
// \VGA_inst|ADDRESS[7]~11_combout  = (!\VGA_inst|LessThan6~3_combout  & (\VGA_inst|ADDRESS_n [7] & ((!\VGA_inst|LessThan6~2_combout ) # (!\VGA_inst|LessThan6~1_combout ))))

	.dataa(\VGA_inst|LessThan6~1_combout ),
	.datab(\VGA_inst|LessThan6~3_combout ),
	.datac(\VGA_inst|LessThan6~2_combout ),
	.datad(\VGA_inst|ADDRESS_n [7]),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[7]~11 .lut_mask = 16'h1300;
defparam \VGA_inst|ADDRESS[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneii_lcell_comb \VGA_inst|ADDRESS[8]~12 (
// Equation(s):
// \VGA_inst|ADDRESS[8]~12_combout  = (\VGA_inst|ADDRESS_n [8] & (!\VGA_inst|LessThan6~3_combout  & ((!\VGA_inst|LessThan6~1_combout ) # (!\VGA_inst|LessThan6~2_combout ))))

	.dataa(\VGA_inst|ADDRESS_n [8]),
	.datab(\VGA_inst|LessThan6~3_combout ),
	.datac(\VGA_inst|LessThan6~2_combout ),
	.datad(\VGA_inst|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[8]~12 .lut_mask = 16'h0222;
defparam \VGA_inst|ADDRESS[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y7_N17
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[9] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[9]~22_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [9]));

// Location: LCCOMB_X23_Y6_N8
cycloneii_lcell_comb \VGA_inst|ADDRESS[9]~13 (
// Equation(s):
// \VGA_inst|ADDRESS[9]~13_combout  = (!\VGA_inst|LessThan6~3_combout  & (\VGA_inst|ADDRESS_n [9] & ((!\VGA_inst|LessThan6~1_combout ) # (!\VGA_inst|LessThan6~2_combout ))))

	.dataa(\VGA_inst|LessThan6~2_combout ),
	.datab(\VGA_inst|LessThan6~3_combout ),
	.datac(\VGA_inst|ADDRESS_n [9]),
	.datad(\VGA_inst|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[9]~13 .lut_mask = 16'h1030;
defparam \VGA_inst|ADDRESS[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneii_lcell_comb \VGA_inst|ADDRESS[10]~14 (
// Equation(s):
// \VGA_inst|ADDRESS[10]~14_combout  = (!\VGA_inst|LessThan6~3_combout  & (\VGA_inst|ADDRESS_n [10] & ((!\VGA_inst|LessThan6~1_combout ) # (!\VGA_inst|LessThan6~2_combout ))))

	.dataa(\VGA_inst|LessThan6~2_combout ),
	.datab(\VGA_inst|LessThan6~3_combout ),
	.datac(\VGA_inst|ADDRESS_n [10]),
	.datad(\VGA_inst|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[10]~14 .lut_mask = 16'h1030;
defparam \VGA_inst|ADDRESS[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneii_lcell_comb \VGA_inst|ADDRESS[11]~16 (
// Equation(s):
// \VGA_inst|ADDRESS[11]~16_combout  = (!\VGA_inst|LessThan6~3_combout  & (\VGA_inst|ADDRESS_n [11] & ((!\VGA_inst|ADDRESS_n [12]) # (!\VGA_inst|LessThan6~1_combout ))))

	.dataa(\VGA_inst|LessThan6~1_combout ),
	.datab(\VGA_inst|LessThan6~3_combout ),
	.datac(\VGA_inst|ADDRESS_n [12]),
	.datad(\VGA_inst|ADDRESS_n [11]),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[11]~16 .lut_mask = 16'h1300;
defparam \VGA_inst|ADDRESS[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y11
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3A97D35FAB87FB5BBAFC059;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h13BCD868836C4797C87A27F4A0D92C9EC203E1BA33678309F074EC89CC7533B3B16EC7C32B11ED29967B5FACE3BFD8F1CD452C28E414C1C83551D26A31CABD3C98CF8483F5F8FE7FF7FCFF8FFFE7FF7FFFFFFFFFFCF7E7FFF855B3FA8E7FB9ADBCC7F7F17F904F7E1E063C07E0B7DC32494343ADC545C66ABCEE03B20B3E46CDCA0B04E0F34B3DB9A6BDCDB7E02972BD5B14FE8BF0C0FCE9305D3C684697E2A45DFBFEF8E7D323A9FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFEA7FFFFFFFFFFFFFFFFFE6CFFFFFFFFFFFFFFFFDF11F58FFFFFFFFFFFFF9B99A809FFFFFFFFFFFFC3498239FFFFFFFFFFFFF04B79F43FFFFFFFFFFFFC6B9E061FFFFFFFFFFFFC9EFE1;
// synopsys translate_on

// Location: LCFF_X23_Y6_N29
cycloneii_lcell_ff \ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS[12]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a [0]));

// Location: LCCOMB_X23_Y6_N2
cycloneii_lcell_comb \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y6_N3
cycloneii_lcell_ff \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]));

// Location: LCCOMB_X18_Y7_N16
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~0 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~0_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\VGA_inst|always10~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~0 .lut_mask = 16'h00CA;
defparam \VGA_inst|DATA_OUT_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N17
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[0] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [0]));

// Location: M4K_X11_Y12
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEB17F35EB7E7E73E7CA05;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h53B2587C8166A567F8F0D2F98B4921AEA56BF5F0A00B1B5C642464B3C3602091C96A2F71E4E3ED6E78B3D3D296C9BF7FC3485A0C514881B45AB3C068BEE3B3DE5907C443E4F9FEF3B7FFFF8EFFEFFF7FFFFFFF7FFDFFFFFBF8CB87F8EF7FBC4DBE23E9E2B105CF7F5E6E7437E2347E6278282CCC5661D4FBDC67920C2C800607EDFDF8561A4D4C2F0231FBE0E382131B7D4BE7A1F091BEE4901D2E646137C0753CFCBFF8269EBB4FFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFC8FFFFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFDF04FE0FFFFFFFFFFFFFCF81B007FFFFFFFFFFFFC1808038FFFFFFFFFFFFE00005C43FFFFFFFFFFFF4107E7A3FFFFFFFFFFFF801BE0;
// synopsys translate_on

// Location: M4K_X27_Y11
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h11FFFFFFFFFFFBA0DD90187FFFFFFFFFF0003C801CFFFFFFFFBFFA8036C00CFFFFFFFFFFFFB067C01E7FFFFFFF3FFFF03B003C7FFFFFFF7FFFC1F100C67FFFFFFCBFFFE58400EE7FFFFFF81FFFFFDE00FE7FFFFFA00FF89FF7007DFFFFFF00067003C80073FFFFFE000000000000EFFFFFFC000003FC0000FFFFFFE800003FFF0000DFFFFFE00000FF7F8001FFFFFF800007FC1FC003FFFFFFC0000BFE6FF007FFFFFF80040FFBCFF81FFFFFFF801C07F04FF03FFFFFFFC03E0FF11FFC3FFFFFFB007E87F0FFC8FFFFFFF820FF4FFD57EBFFFFFFFCAAFFFFF3FFE9FFFFFFFFFFFFF3D17FD3FFFFFFFFFFFFF7FFD7E3FFFFFFFFFFFFF3FFAFDFFFFFFFFFFFFFBF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hEFFFB3FFFFFFFFFFFFADAFFDCB7FFFFFFFFFFFD9EFECBF7FFFFFFFFFFF99F78DB0FFFFFFFFFFFFAC7695C7FFFFFFFFFFFFFE3E7DFDFFFFFFFFFFFEBF7667BA7FFFFFFFFFF013FA67D03FFFFFFFFFF83FF999B83FFFFFFFFFFE3FFFDFF01FFFFFFFFFFE8E7FFFB01FFFFFFFFFFFE08804403FFFFFFFFFFFE8032023FFFFFFFFFFFFE00D103FFFFFFFFFFFFFE00EA01FFFFFFFFFFFFFD043600FFFFFFFFFFFFFE000001FFFFFFFFFFFFFE005E01FFFFFFFFFFFFFE000801FFFFFFFFFFFFFC0000017FFFFFFFFFFFFF800001FFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFAFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~1 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~1_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\VGA_inst|always10~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~1 .lut_mask = 16'h00D8;
defparam \VGA_inst|DATA_OUT_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N3
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[1] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [1]));

// Location: M4K_X27_Y5
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB37597EF49F8FBE3F13E150;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h51B2B31CC70E3237C8F1F2338399944FC4BFF165F4A55B69896F8EBBE127F4B69A4AE4A7E587C76A5B7F4CF214369941E361667B8E38C8A85703E66DF832983C48CEF077FBFCFFFC9DDFEF2FFFFFFFFFFFFFFFFFFFFFFFFFF92B67D08F7F1D0FEE87F46203920B6E1E042007C1ABF837690862268111D46C1CF093126EAC6753EF6840C06A4B4C694617D9B1202040491E018F01C66A7EFC0F2A78EE2273DFA73DFBDE7B5F3DC79FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFF0EFFFFFFFFFFFFFFFFFF03F3AFFFFFFFFFFFFF8581D00DFFFFFFFFFFFFC0810038FFFFFFFFFFFFE00000BC7FFFFFFFFFFFF4000F861FFFFFFFFFFFFA009F0;
// synopsys translate_on

// Location: M4K_X27_Y18
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h31FFFFFFFFFFF2C008E0307FFFFFFFFFF00004C030FFFFFFFFFFF9C020C020FFFFFFFFFFFFD823003C7FFFFFFFFFFFF03180507FFFFFFF3FFFC1A18040FFFFFFFB3FFF8B8980067FFFFFE03FFFFFDF003FFFFFFFE00FF4AFFC00DDFFFFFF000BB007D000F1FFFFFE0000000000006FFFFFFE000015D000004FFFFFE800001FFF00007FFFFFC00002FEFFC001FFFFFFC00007FEFFC001FFFFFF800007FFBFE007FFFFFFC0040FFBEFF007FFFFFF801807F13FF83FFFFFFF803E0FFACFF87FFFFFFA007E0FFB2FC9FFFFFFFC007F8FDD77E9FFFFFFFC61FFEBD5FFCFFFFFFFFFFFFFF7CE7FD3FFFFFFFFFFFFB7EFF7C7FFFFFFFFFFFF37FFDFFFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hDFBFD3FFFFFFFFFFFFAB9FFF8F7FFFFFFFFFFFDBA7CEF47FFFFFFFFFFF99668DBCFFFFFFFFFFFFCDE4B947FFFFFFFFFFFFFFEE7CF9FFFFFFFFFFFF1FF64FBFFFFFFFFFFFF817F8E7D87FFFFFFFFFF81FF999701FFFFFFFFFFE0FFFDFE03FFFFFFFFFFF007FFFA01FFFFFFFFFFFC0000003FFFFFFFFFFFFF0000003FFFFFFFFFFFFE00E403FFFFFFFFFFFFFF00C803FFFFFFFFFFFFFE008200FFFFFFFFFFFFFC00C201FFFFFFFFFFFFFE00DE00FFFFFFFFFFFFFE000401FFFFFFFFFFFFFF000000FFFFFFFFFFFFFF800002FFFFFFFFFFFFFFB00017FFFFFFFFFFFFFFF4FCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~2 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~2_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\VGA_inst|always10~5_combout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~2 .lut_mask = 16'h3120;
defparam \VGA_inst|DATA_OUT_n~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N17
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[2] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [2]));

// Location: M4K_X27_Y17
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h11FFFFFFFFFFFB00088010FFFFFFFFFFF000048010FFFFFFFFFFFD002080007FFFFFFF7FFFE023001CFFFFFFFFFFFFE0310010FFFFFFFFFFFFC0610000FFFFFFFAFFFFC5C000067FFFFFE01FFFFFDE003EFFFFFFC00FF89FF0005CFFFFFF80002001000071FFFFFF00000000000063FFFFFC00000C1800004FFFFFF00000BFFC0000FFFFFFC00001FFFF0001FFFFFF800003FD7FC003FFFFFFC00007FF1FE007FFFFFF80080FFFDFF80FFFFFFFC00C0FF37FF81FFFFFFFC01C07FA8FFC7FFFFFF8003F0FFB9FF87FFFFFF800FFCBFEB7EBFFFFFFFFFEFFCFCC7FEBFFFFFFFFFFFFF7EA3FF3FFFFFFFFFFFFD7FFA7C3FFFFFFFFFFFF37FFDFFFFFFFFFFFFFFFBB;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFD3FFFFFFFFFFFFEB8FFF8BFFFFFFFFFFFFD9EFFDB07FFFFFFFFFFFDBFF8B31FFFFFFFFFFFFCC4F11C7FFFFFFFFFFFFFE277CFBFFFFFFFFFFFBD7375BB9FFFFFFFFFFF013FAF7103FFFFFFFFFFC1FF999F01FFFFFFFFFFE0FFFDFE01FFFFFFFFFFF407FFFA01FFFFFFFFFFFF00000017FFFFFFFFFFFF0000017FFFFFFFFFFFFF00E801FFFFFFFFFFFFFF00EC01FFFFFFFFFFFFFE01CC01FFFFFFFFFFFFFC007801FFFFFFFFFFFFFC00DC01FFFFFFFFFFFFFC007000FFFFFFFFFFFFFE000000FFFFFFFFFFFFFF800000FFFFFFFFFFFFFFE0000BFFFFFFFFFFFFFFF8FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X27_Y6
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF3FF5F63FEFA7B6FF03E36A;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h93B65049076E3F43C86B373A0319878CC253D8B73318903A24B62CC1E937331A5CE086562647ED35B732184122041AA7E2300132583800240A87E0207658500CDC0CE017FFFDFE7FFBEEDFFCFFF7FFFFFFFFFFFFFFFFFFFFFA6893914F7F9886EC43E16331170F7F796C6FB3E234FD7502500E00A703E8F25E74084845050683E062BAD702483D4C02A7C629E016480D5D6C82B7E0523EF81E6B0C4C4627D6889CFD9E797FFE7BFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFC47FFFFFFFFFFFFFFFFFE24FFFFFFFFFFFFFFFFFE00FB9FFFFFFFFFFFFF9381A007FFFFFFFFFFFFE18180397FFFFFFFFFFFE00000847FFFFFFFFFFFF8000E023FFFFFFFFFFFFC009E0;
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~3 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~3_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\VGA_inst|always10~5_combout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~3 .lut_mask = 16'h3210;
defparam \VGA_inst|DATA_OUT_n~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N11
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[3] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~3_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [3]));

// Location: M4K_X27_Y15
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8FBBFDB7CFF6F7FFFC220;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h313018088E245203D8E430314B0BA844C403E960301048488C046503ED6030101CCB0C248623E9603030302B2DC4C603ED6230104CD80C0C0403E0702010184ECF2CC623FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6437991E7F1CE52673F0B033331E7F380C2407E4603873580804450223E060BCF1180F3C4DA627C02034365B6C0805A403E0723010180E28052403C0201CF1981C0D042683E0727EFDBF7C8C07C603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFF04FC7FFFFFFFFFFFFFCF00C003FFFFFFFFFFFFC0000038FFFFFFFFFFFFF00000843FFFFFFFFFFFF8000E021FFFFFFFFFFFFC009E0;
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~4 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~4_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\VGA_inst|always10~5_combout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~4 .lut_mask = 16'h3202;
defparam \VGA_inst|DATA_OUT_n~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N29
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[4] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~4_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [4]));

// Location: M4K_X11_Y7
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h36FFFFFFFFFFF03DFCF01FFFFFFFFFFFFC757580167FFFFFFFBFF8267A803D7FFFFFFFFFFFC37B805DFFFFFFFFFFFFE6F70036FFFFFFFF7FFFFEA108FA7FFFFFFDBFFFCFDA00EE7FFFFFF0BFFFFFDE007E7FFFFFC10FFD1FFE005CFFFFFFCF0870041000F7FFFFFEBB00000220007BFFFFF87F000ABD0000EFFFFFE8FE00FFFE00005FFFFFE1FB01FCFF8008FFFFFFCFED05FCFFE023FFFFFFBE7303FCEFF067FFFFFFDFA50FFFEFF017FFFFFF805C0FF09FFC0FFFFFFF800C07F29FF83FFFFFFF087E1FF34FF87FFFFFF8603F4B9DDFFDFFFFFFFD11FFFFD47FDDFFFFFFFFFFFF77D857D3FFFFFFFFFFFF77EEAFEBFFFFFFFFFFFF3FFFAFFFFFFFFFFFFFFFBB;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h8FFFF3FFFFFFFFFFFFB9CFFEDA7FFFFFFFFFFFBB9FDCBEFFFFFFFFFFFFBB7FCDB8FFFFFFFFFFFF8CCFF147FFFFFFFFFFFFFFFF7FF9FFFFFFFFFFF33FFF47FDFFFFFFFFFFF6DFFAE7FCFFFFFFFFFFFD7FFBDD3B9FFFFFFFFFFC7FFFDFE8BFFFFFFFFFFE8EFFFFE93FFFFFFFFFFFEB2EE159FFFFFFFFFFFFEEDABB37FFFFFFFFFFFFEC11F31FFFFFFFFFFFFFF5BCD45FFFFFFFFFFFFFD23003AFFFFFFFFFFFFFD8AD804FFFFFFFFFFFFFEEB5998FFFFFFFFFFFFFF9D4B48FFFFFFFFFFFFFD57DE4F7FFFFFFFFFFFFFB78CDBFFFFFFFFFFFFFF99FF7FFFFFFFFFFFFFFFF63F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~5 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~5_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\VGA_inst|always10~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~5 .lut_mask = 16'h00AC;
defparam \VGA_inst|DATA_OUT_n~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N23
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[5] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~5_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [5]));

// Location: M4K_X11_Y13
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3AAF966722A7E2C7B6FE846;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hB326D84DC20C6757C875E51B381B00EFC283F8A5B43EC34ACC06AC49ED73F30E0FE4EED50DF1E16676B590E2000BE531E6576F2DE408C1385E45E475D0D13E2ED90D8453EFF8FEFAF3DF7F2DFFE7FF3FFFFFEE7FBCFFE7FFF66A07F2EE3F3C0DBE07FC63C335DF7E1F4A3D87E6FE1C66583B046D8625F0757EEB92672899426BE7BFD287CB687C5B063BD26A23854A583820F7A3E4001E6DA04D3E284193CD5B9CFEFF7F671127ADFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFDCFFFFFFFFFFFFFFFFFE3BF6AFFFFFFFFFFFFF876AB01DFFFFFFFFFFFFEB4A997A7FFFFFFFFFFFE62204D63FFFFFFFFFFFFE06EF46FFFFFFFFFFFFFE83FE0;
// synopsys translate_on

// Location: M4K_X27_Y13
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h33FFFFFFFFFFF8F82CC01AFFFFFFFFFFFDC2878038FFFFFFFFFFFC59E5800EFFFFFFFF3FFFF23F007E7FFFFFFFFFFFFC7900137FFFFFFFBFFFD5F980C37FFFFFF17FFF9FD000177FFFFFE81FFFFFDF00FEFFFFFF800FFB27FC00FFFFFFFF400D50067800F1FFFFFE0000000000007BFFFFFB00000B9C0000DFFFFFE800001FFD00007FFFFFE00000FD7FC000FFFFFFC00007FDDFE001FFFFFF800003FFAFF003FFFFFFC00C0FF1FFF807FFFFFF80180FF9BFF80FFFFFFE802C07FBCFFC3FFFFFF9005E87F45FDDFFFFFFF8207F1B9FDFFBFFFFFFFFF4FFDBF1FFFDFFFFFFFFFFFFFBE957D3FFFFFFFFFFFFDBEFEFF3FFFFFFFFFFFF3BFFDFDFFFFFFFFFFFFFBB;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hAFFFBFFFFFFFFFFFFFAFEFFDAF7FFFFFFFFFFFDFE7D6F27FFFFFFFFFFF9B641574FFFFFFFFFFFFFFD6077FFFFFFFFFFFFFFF34FCFBFFFFFFFFFFF9D7B74FBBFFFFFFFFFFF593FCFFDEFFFFFFFFFFFFBFFBDF731FFFFFFFFFFCFFFFDFEC7FFFFFFFFFFE56FFFFE3FFFFFFFFFFFFFF6F663CBFFFFFFFFFFFF574B70FFFFFFFFFFFFFE596A89FFFFFFFFFFFFFE25C9C7FFFFFFFFFFFFFCDB7396FFFFFFFFFFFFFDD889C5FFFFFFFFFFFFFFF4D930FFFFFFFFFFFFFD013C97FFFFFFFFFFFFFCE94DB5FFFFFFFFFFFFFF40041AFFFFFFFFFFFFFFD9FF2BFFFFFFFFFFFFFFFD029FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~6 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~6_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\VGA_inst|always10~5_combout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~6 .lut_mask = 16'h3120;
defparam \VGA_inst|DATA_OUT_n~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N1
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[6] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~6_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [6]));

// Location: M4K_X11_Y18
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h30FFFFFFFFFFFF03EBC0337FFFFFFFFFF41FFDC0317FFFFFFFBFFF9FB5C009FFFFFFFFFFFFFFB3803DFFFFFFFFFFFFF7F5003FFFFFFFFF7FFFE2AF80097FFFFFFDBFFFC3AB00F7FFFFFFF01FFFFFFE007FFFFFFFA00FF117F6005CFFFFFF000A2007E0007BFFFFFE000000000000EBFFFFFC0000086C00007FFFFFE00000BFFC00007FFFFFC00000FE7F8001FFFFFF800003FDDFE003FFFFFFC0000BFDCFE007FFFFFF80080FFBFFF81FFFFFFF800C0FF8FFF83FFFFFFF401E0FF2DFFC3FFFFFFA003E1FF48FE8FFFFFFF800FFCFFE9FEFFFFFFFF8BAFFDFC67FE9FFFFFFFFFFFFF3E837FFFFFFFFFFFFFF73F63FD3FFFFFFFFFFFFB3FFDFDFFFFFFFFFFFFFBB;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hCF7FF3FFFFFFFFFFFFBFCFFFABFFFFFFFFFFFFBD8FFDFD7FFFFFFFFFFFFB6BC3FCFFFFFFFFFFFFFEEDF157FFFFFFFFFFFFFF34FFFBFFFFFFFFFFFAB7BFD3B87FFFFFFFFFF05BF8EF34FFFFFFFFFFFB5FF9FFB4BFFFFFFFFFFE6FFFDFFC5FFFFFFFFFFFC27FFFBD5FFFFFFFFFFFC8F8C7C87FFFFFFFFFFFFDB3FF37FFFFFFFFFFFFEBB98FFFFFFFFFFFFFFFFC5ED3BFFFFFFFFFFFFFF4704AEFFFFFFFFFFFFFC9202D0FFFFFFFFFFFFFFFD6E39FFFFFFFFFFFFFEFDFCF6FFFFFFFFFFFFFEBF05F9FFFFFFFFFFFFFFAF87EAFFFFFFFFFFFFFFA1FF0FFFFFFFFFFFFFFFF1FE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X27_Y9
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFC313D35E97E7633A7E203;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hF3B05879C1668527F8F512F2934B21CFA5EBEDF524135B1E682664F3E262E09DC7EA0765E003ED281837539096C99A7FE15A19095140818410B7E47D7EF2B1DC1807C413EEF9FE73B7FCFFAEFFEFFF7FFFFFFF7FFDF7FFFBFEE183F88F7FB84DBC23E1E031205F7F5F2675B7E47C7E266810288C5441E4EE9E6602490C010625C8492A51126D0C6D0233E9A8E0061B5B5D6BE681F491BCE0101E2C646037CD2EBCF8BEFF269EBF4BFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFE27FFFFFFFFFFFFFFFFFF24FC6FFFFFFFFFFFFFDFC1A7F3FFFFFFFFFFFFC0BDF8FF7FFFFFFFFFFFF1BF83EDBFFFFFFFFFFFF8FC9EC6BFFFFFFFFFFFFD7CDF0;
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~7 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~7_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\VGA_inst|always10~5_combout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~7 .lut_mask = 16'h3210;
defparam \VGA_inst|DATA_OUT_n~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N11
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[7] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~7_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [7]));

// Location: M4K_X27_Y12
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB37597EF49F8FBE3F13C152;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hF1B2B31D870E3237C8F4F231939B940EC43FF960F0B51B6B816D8EFBC12534BA9CCAE4A3E587C76A5B7B4CF214369941C373677A8E38C8A85707C278B822983C48CEF067F1FCFFFC9DDFEF0FFFFFFFFFFFFFFFFFFFFFFFFFFF0B67D08F7F1D0FEE87F46203B21B6E1F042187C5E3F833691862268111F4681EF093536EAD6773EF6842C16A6B4C294615D9B9202448091E218F01C26A7EFC0F2878EE2273D2ADBDFBDE7C5F3DC39FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF81FFFFFFFFFFFFFFF9FF80BFFFFFFFFFFFFFFC38739FFFFFFFFFFFFFE417D863FFFFFFFFFFFFF017E033FFFFFFFFFFFFF81BF0;
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~8 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~8_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\VGA_inst|always10~5_combout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~8 .lut_mask = 16'h3202;
defparam \VGA_inst|DATA_OUT_n~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N13
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[8] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~8_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [8]));

// Location: M4K_X11_Y9
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF3FF5F63FEFA7B6FF03E368;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h33B65048076E3F43C86F373A131B878CC253D0B73308903824B62C81E9373312586086562647ED35B732184122041AA7E2220032583800240A83E0307658500CDC0CE017FFFDFE7FFBEEDFFCFFF7FFFFFFFFFFFFFFFFFFFFFC6893914F7F9886EC43E16331371F7F786C6E33E674FD7502400E00A703C8F25C740809450406A3E062B8D602683D4C02A7C621E012400D5D4C82B7E0523EF81E6B0C4C4627D6801CFD9E7D7FFE7BFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFF0038FFFFFFFFFFFFFFFE00847FFFFFFFFFFFFFFE0E861FFFFFFFFFFFFFFE9E0;
// synopsys translate_on

// Location: M4K_X27_Y2
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h31FFFFFFFFFFFFFFC8E030FFFFFFFFFFFFFFC5C030FFFFFFFFFFFFFFE080007FFFFFFF7FFFFFE3001C7FFFFFFFFFFFFFB100507FFFFFFFFFFFFFE18000FFFFFFFAFFFFFFC00006FFFFFFE01FFFFFFF003EFFFFFFC00FF90FF400DDFFFFFF800020012000F3FFFFFF000000000000E7FFFFFC000004180000DFFFFFF000003FFC00007FFFFFC00001FFFF0001FFFFFF800003FC7FE003FFFFFFC00007FF1FE007FFFFFF80000FFFCFF80FFFFFFFC00C07FBFFF81FFFFFFFC01C0FFA8FFC7FFFFFF8003F0FFF9FF87FFFFFF800FFDFFC3FFFFFFFFFFFEEFFCFCC7FFBFFFFFFFFFFFFFFCA3FF3FFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFF7CBFFFFFFFFFFFFFFFFC713FFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFCDFFE7FFAFFFFFFFFFFF81FFEE7F83FFFFFFFFFFCBFFFFFF31FFFFFFFFFFD1FFFFFF3BFFFFFFFFFFF71FFFFF6DFFFFFFFFFFFEFE007FCFFFFFFFFFFFFF0103F2FFFFFFFFFFFFFF04E301FFFFFFFFFFFFFE03ED81FFFFFFFFFFFFFE017F03FFFFFFFFFFFFFF1A7881FFFFFFFFFFFFFFFCCF30FFFFFFFFFFFFFFFD72F6FFFFFFFFFFFFFEFF75FFFFFFFFFFFFFFFF7F87FFFFFFFFFFFFFFFFCFFFE7FFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~9 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~9_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\VGA_inst|always10~5_combout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~9 .lut_mask = 16'h3120;
defparam \VGA_inst|DATA_OUT_n~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N31
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[9] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~9_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [9]));

// Location: M4K_X11_Y14
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h1FFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFE801FFFFFFFFFFFFFFFFFC03FFFFFFFFFBFFFFFFF803FFFFFFFFF3FFFFFFF803FFFFFFFFF3FFFFFFF007FFFFFFFFD3FFFFFFF007FFFFFFFF03FFFFFFE007FFFFFFFC01FFEFFF8007FFFFFFF8007C000C0007FFFFFFF0000000000007FFFFFFE000003E000007FFFFFF000007FFE0000FFFFFFE00001FFFF8000FFFFFFC00003FE3FC001FFFFFF800007FF9FF003FFFFFF800007FFFFF00FFFFFFF800C0FF07FF81FFFFFFF801E0FF11FF83FFFFFFC003F0FF81FFCFFFFFFF8007F8FFFFFF9FFFFFFFFF1FFFFF8FFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF3FFFE7FDFFFFFFFFFFF83FFEFFF87FFFFFFFFFF81FFFFFF83FFFFFFFFFFE1FFFFFF01FFFFFFFFFFF8FFFFFE03FFFFFFFFFFFF01FF803FFFFFFFFFFFFFFE000DFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFCDCFFFFFFFFFFFFFFFFFC80FDFFFFFFFFFFFFFEE4CA7FFFFFFFFFFFFFFC027CCFFFFFFFFFFFFFFC020909FFFFFFFFFFFFFF008200FFFFFFFFFFFFFF807801FFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X11_Y2
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8FBBFDB7CFF6F7FFFC220;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h113018088E245203D8E030315B09A844C403E960301048488C046503ED6030101CCB0C248623E9603030302B2DC4C603ED6030104CD80C0C0403E0602010184ECF2CC623FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86437991E7F1CE52673F0B033130E7F380C2407E0203873580804450223E060BCF1180E3C4DA607C02034365B4C0805A403E0723010180E28052403C0201CF1981C0D042683E0727EFDBF788C07C603FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFE0;
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~10 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~10_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\VGA_inst|always10~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~10 .lut_mask = 16'h00E4;
defparam \VGA_inst|DATA_OUT_n~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N25
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[10] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~10_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [10]));

// Location: M4K_X11_Y6
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h12FFFFFFFFFFF54459A03BFFFFFFFFFFFF7CFFDC157FFFFFFFFFF9606DCC3C7FFFFFFFFFFFC3B39F7CFFFFFFFF3FFFF3F79F3AFFFFFFFFBFFFE3ED12147FFFFFF6BFFFE7BB802FFFFFFFF0BFFFFFFF08FFFFFFFFE79FF60FFE587FFFFFFF8FC1E0096884F9FFFFFE3FF0000000AC7FFFFFFB7FFE00201F787FFFFFE1FFFCFFFC00007FFFFFC3FFF8FFFFC000FFFFFF8FFFF3FEFFC003FFFFFF9FF3E3FCBFE007FFFFFF9FE1C7FBEFF807FFFFFF9FDCC7F2DFF00FFFFFFF5FAE47F29FFC3FFFFFFE0E3E8FFB4FFDFFFFFFF8707F4FBCBFEFFFFFFFFBABFFFFDA7FFDFFFFFFFFFFFFFFEE57FBFFFFFFFFFFFFDFF72FFFFFFFFFFFFFFFBFFF8FFFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h8F3FDFFFFFFFFFFFFFFF9FFFFF7FFFFFFFFFFFFFC7FCFE7FFFFFFFFFFFFFFECBFAFFFFFFFFFFFFFEC735FFFFFFFFFFFFFFFEEE7FFFFFFFFFFFFFF9FFFEF7FA7FFFFFFFFFFC7FFF6FF6FFFFFFFFFFF97FFFFFF03FFFFFFFFFFF1FFFFFF19FFFFFFFFFFE4AFFFFE13FFFFFFFFFFFC7CDF96AFFFFFFFFFFFFFB7AE4E3FFFFFFFFFFFFE8E3439FFFFFFFFFFFFFE7BECF3FFFFFFFFFFFFFD545B95FFFFFFFFFFFFFD86EDACFFFFFFFFFFFFFD13C844FFFFFFFFFFFFFD7D804AFFFFFFFFFFFFFDDEEEDEFFFFFFFFFFFFFF7BF8D8FFFFFFFFFFFFFF99001BFFFFFFFFFFFFFFFB875FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X27_Y10
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3AA79767A387F35BB2FC049;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h13AED968832C4797C876E571385B0CBEC203E1B5B06F8308CC446C49CC777323B3ECEFD32B91ED2CD6B71CAC019FF871EE572E28E410C1A83551D07730F2BE3E984F8443F5F8FE7BF3FCFFAFFFE7FF3FFFFFFFFFBCF7E7FFF07E97FA8E7FB98DBEC7FDA3CBB4CF7E1F063D07E6F75C22480342ADC745D273BCEE0233099E46CDCF8F16A4E36B3C79A6BDC463A3A5B25C7814FF8BD4C0BEE9104E7C684797CB7A9DFBBFFF775323A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFDE9EFA5FFFFFFFFFFFFFD9F69D71FFFFFFFFFFFFF515E37E7FFFFFFFFFFFFE340DB6FFFFFFFFFFFFF7C4BEE2FFFFFFFFFFFFFD079E0;
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~11 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~11_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\VGA_inst|always10~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~11 .lut_mask = 16'h00E4;
defparam \VGA_inst|DATA_OUT_n~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N27
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[11] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~11_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [11]));

// Location: M4K_X11_Y3
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h3DFFFFFFFFFFFE785DA03EFFFFFFFFFFFF1CCEC01EFFFFFFFFBFFC40EAC037FFFFFFFFFFFFF57FC03F7FFFFFFF3FFFEABD80397FFFFFFF7FFFE77F00E3FFFFFFFCFFFFC9FD8027FFFFFFF81FFFFFFF00BFFFFFFFA00FF827F4007FFFFFFF40067001F0007FFFFFFE000000000000FFFFFFFC000003F00000FFFFFFE80000BFFF0000FFFFFFE00000FF7F8001FFFFFFC00007FC1FC003FFFFFFC0000BFE2FF007FFFFFFC00407FFCFF81FFFFFFF800C07F14FF03FFFFFFFC01E0FF91FFC3FFFFFFB007E07F07FF8FFFFFFF820FFCFFC5FFFFFFFFFFCEEFFDFF3FFF9FFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFFFFECFFBFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFBFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFB7EFFFFFFFFFFFFFFFFF66D7FFFFFFFFFFFFFFFF7DB3FFFFFFFFFFFFFFFF64FFFFFFFFFFFFFFFEBFFF43FCFFFFFFFFFFF61FFFFFFB3FFFFFFFFFF8FFFFFFFF5FFFFFFFFFFCFFFFFFE27FFFFFFFFFFF71FFFFE15FFFFFFFFFFFE9D8C0677FFFFFFFFFFFF850EFE7FFFFFFFFFFFFE7CB8C5FFFFFFFFFFFFFEDFEE8DFFFFFFFFFFFFFE4FC9ACFFFFFFFFFFFFFFB338F9FFFFFFFFFFFFFFF15D7CFFFFFFFFFFFFFC7CF74FFFFFFFFFFFFFFF5E48DFFFFFFFFFFFFFFF9B80F3FFFFFFFFFFFFFFF6FFF3FFFFFFFFFFFFFFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X27_Y4
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFCB13D35EB7E7E73E7CA05;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h53B0587C8166A567F8F412F8934B218EA56BF5F520031B5C6824E4F3C3626091CBEA0761E463ED6A3837D3D296C99F7FE15A580C514881945AB3C07DBEF3B1DC5907C403E4F9FEF3B7FFFFAEFFEFFF7FFFFFFF7FFDFFFFFBF8E183F8EF7FBC4DBC23E1A031214F7F5F6E7537E4747E6278282CCC5461C4EADC67920D2C000607E879EA521A6D4C6F0231FBA0E006535B5D4BE6A1D491BCE4B01F2E646037C92FBCFCFEFF269EBB4FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFCE7FFFFFFFFFFFFFFFFFF8DFFFFFFFFFFFFFFFFFE17FDBFFFFFFFFFFFFFCBE9E20FFFFFFFFFFFFFD2D59D39FFFFFFFFFFFFF155FDAF3FFFFFFFFFFFFCC4FF039FFFFFFFFFFFFB84BE0;
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~12 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~12_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\VGA_inst|always10~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~12 .lut_mask = 16'h00E4;
defparam \VGA_inst|DATA_OUT_n~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N21
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[12] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~12_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [12]));

// Location: M4K_X27_Y7
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h3FFFFFFFFFFFF87F9F801FFFFFFFFFFFF0E33C803FFFFFFFFFFFFE7F77C03FFFFFFFFFFFFFF627401FFFFFFFFFFFFFFC7B803FFFFFFFFF3FFFD9F1006FFFFFFFFB3FFFFBFF80FFFFFFFFE03FFFFFFE00FFFFFFFFE00FF40FF800FFFFFFFF000BB005F000FFFFFFFE000000000000FFFFFFFE000015DC0000FFFFFFE800009FFF00007FFFFFC00002FEFFC001FFFFFFC00007FEFFC001FFFFFF800007FFFFE007FFFFFFC00407FBEFF007FFFFFF801807F13FF83FFFFFFF803E07FACFF87FFFFFFA007E1FFBAFF9FFFFFFFC007F8FDC7FFDFFFFFFFC61FFEFD5FFFBFFFFFFFFFFFFFFEE7FF3FFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hDFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFAFCFFFFFFFFFFFFFFFFFE7CFFFFFFFFFFFFFFFFFCC17FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFB1FFEE7FFFFFFFFFFFFF5BFFFF7FCBFFFFFFFFFF99FFFFFFB9FFFFFFFFFFF3FFFFFFFBFFFFFFFFFFF3FFFFFF91FFFFFFFFFFFEFC0007EFFFFFFFFFFFFF85F6FEFFFFFFFFFFFFFF81A905FFFFFFFFFFFFFE9BFD07FFFFFFFFFFFFFF1F7B87FFFFFFFFFFFFFCB0BFFAFFFFFFFFFFFFFEF1EA7EFFFFFFFFFFFFFF7CF84DFFFFFFFFFFFFFFDE0CDCFFFFFFFFFFFFFF7B80FEFFFFFFFFFFFFFFDFFFF7FFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~13 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~13_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\VGA_inst|always10~5_combout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~13 .lut_mask = 16'h2320;
defparam \VGA_inst|DATA_OUT_n~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N15
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[13] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~13_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [13]));

// Location: M4K_X11_Y8
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF3FF5F63FEFA7B6FF03E36A;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h93B65049076E3F43C86F373A131B878CC253D8B73318903A24B62C81E937331A5C6086562647ED35B732184122041AA7E2220132583800240A87E0307658500CDC0CE017FFFDFE7FFBEEDFFCFFF7FFFFFFFFFFFFFFFFFFFFFA6893914F7F9886EC43E12331370F7F786C6EB3E674FD7502500E00A703E8F25E74084945050683E062B8D702683D4C02A7C629E012480D5D6C82B7E0523EF81E6B0C4C4627D6801CFD9E7D7FFE7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFE27FFFFFFFFFFFFFFFFFF04FFFFFFFFFFFFFFFFDF81FFFFFFFFFFFFFFFFE181FFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFF801FF83FFFFFFFFFFFFFC01FF0;
// synopsys translate_on

// Location: M4K_X27_Y16
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h1FFFFFFFFFFFFF803FE01FFFFFFFFFFFF8003F801FFFFFFFFFFFFF803F801FFFFFFFFF7FFFF87F803FFFFFFFFFFFFFF07F003FFFFFFFFFFFFFE0FF007FFFFFFFFAFFFFC7FF007FFFFFFFE01FFFFFFE007FFFFFFFC00FF81FFA00FFFFFFFF800020032000FFFFFFFF000000000000FFFFFFFC00000C180000FFFFFFF000003FFC00007FFFFFC00001FFFF0001FFFFFF800003FD7FC003FFFFFFC00007FF1FE007FFFFFF800807FFDFF80FFFFFFFC00C0FF37FF81FFFFFFFC01C0FFA8FFC7FFFFFF8003F0FFB9FF87FFFFFF800FFCFFFBFFFFFFFFFFFFEFFDFCC7FFBFFFFFFFFFFFFFFCA3FFBFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7D3FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC3FFE7FFAFFFFFFFFFFFBDFFFE7FFFFFFFFFFFFFBDFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFAFFFFFE93FFFFFFFFFFFF03FFF81FFFFFFFFFFFFF7AFD01FFFFFFFFFFFFFF7FE5FBFFFFFFFFFFFFFF67EAF9FFFFFFFFFFFFFEE37B79FFFFFFFFFFFFFE4D7505FFFFFFFFFFFFFC0FCE81FFFFFFFFFFFFFC83F5B0FFFFFFFFFFFFFE218B20FFFFFFFFFFFFFF847F01FFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~14 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~14_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\VGA_inst|always10~5_combout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~14 .lut_mask = 16'h3120;
defparam \VGA_inst|DATA_OUT_n~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N9
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[14] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~14_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [14]));

// Location: M4K_X11_Y5
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h3FFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFC03FFFFFFFFFBFFFFFFF803FFFFFFFFF3FFFFFFF807FFFFFFFFF3FFFFFFF807FFFFFFFFD3FFFFFFF007FFFFFFFF03FFFFFFF007FFFFFFFC01FFFFFFC007FFFFFFF8007C000C0007FFFFFFF0000000000007FFFFFFE000003E000007FFFFFF000007FFE0000FFFFFFE00001FFFF8000FFFFFFC00003FE3FE001FFFFFF800007FF9FF003FFFFFF80000FFFFFF00FFFFFFF800C0FF8FFF81FFFFFFF801E0FF11FF83FFFFFFC003F0FFC1FFCFFFFFFF8007F9FFFFFF9FFFFFFFFF1FFFFF8FFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFE7FDFFFFFFFFFFF83FFFFFF87FFFFFFFFFFC3FFFFFF83FFFFFFFFFFE1FFFFFF01FFFFFFFFFFFDFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFE5BFFFFFFFFFFFFFFFFFCDDFFFFFFFFFFFFFFFFFC84FFFFFFFFFFFFFFFFFECEFFFFFFFFFFFFFFFFFE7DFFFFFFFFFFFFFFFFFF0BFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X27_Y14
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~15_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~16_combout ,\VGA_inst|ADDRESS[10]~14_combout ,\VGA_inst|ADDRESS[9]~13_combout ,\VGA_inst|ADDRESS[8]~12_combout ,\VGA_inst|ADDRESS[7]~11_combout ,\VGA_inst|ADDRESS[6]~10_combout ,\VGA_inst|ADDRESS[5]~9_combout ,\VGA_inst|ADDRESS[4]~8_combout ,
\VGA_inst|ADDRESS[3]~7_combout ,\VGA_inst|ADDRESS[2]~6_combout ,\VGA_inst|ADDRESS[1]~5_combout ,\VGA_inst|ADDRESS[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "boluo.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_5571:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 6640;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8FBBFDB7CFF6F7FFFC220;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h313018088E245203D8E030315B09A844C403E960301048488C046503ED6030101CCB0C248623E9603030302B2DC4C603ED6030104CD80C0C0403E0602010184ECF2CC623FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6437991E7F1CE52673F0F033131E7F380C2407E0203873580804450223E060BCF1180E3C4DA627C02034365B4C0805A403E0723010180E28052403C0201CF1981C0D042683E0727EFDBF788C07C603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFE0;
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n~15 (
// Equation(s):
// \VGA_inst|DATA_OUT_n~15_combout  = (!\VGA_inst|always10~5_combout  & ((\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\VGA_inst|always10~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n~15 .lut_mask = 16'h00E4;
defparam \VGA_inst|DATA_OUT_n~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N19
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[15] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n~15_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [15]));

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VSYNC~I (
	.datain(\VGA_inst|VSYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VSYNC));
// synopsys translate_off
defparam \VSYNC~I .input_async_reset = "none";
defparam \VSYNC~I .input_power_up = "low";
defparam \VSYNC~I .input_register_mode = "none";
defparam \VSYNC~I .input_sync_reset = "none";
defparam \VSYNC~I .oe_async_reset = "none";
defparam \VSYNC~I .oe_power_up = "low";
defparam \VSYNC~I .oe_register_mode = "none";
defparam \VSYNC~I .oe_sync_reset = "none";
defparam \VSYNC~I .operation_mode = "output";
defparam \VSYNC~I .output_async_reset = "none";
defparam \VSYNC~I .output_power_up = "low";
defparam \VSYNC~I .output_register_mode = "none";
defparam \VSYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HSYNC~I (
	.datain(\VGA_inst|HSYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HSYNC));
// synopsys translate_off
defparam \HSYNC~I .input_async_reset = "none";
defparam \HSYNC~I .input_power_up = "low";
defparam \HSYNC~I .input_register_mode = "none";
defparam \HSYNC~I .input_sync_reset = "none";
defparam \HSYNC~I .oe_async_reset = "none";
defparam \HSYNC~I .oe_power_up = "low";
defparam \HSYNC~I .oe_register_mode = "none";
defparam \HSYNC~I .oe_sync_reset = "none";
defparam \HSYNC~I .operation_mode = "output";
defparam \HSYNC~I .output_async_reset = "none";
defparam \HSYNC~I .output_power_up = "low";
defparam \HSYNC~I .output_register_mode = "none";
defparam \HSYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[0]~I (
	.datain(\VGA_inst|DATA_OUT_n [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[0]));
// synopsys translate_off
defparam \DATA_OUT[0]~I .input_async_reset = "none";
defparam \DATA_OUT[0]~I .input_power_up = "low";
defparam \DATA_OUT[0]~I .input_register_mode = "none";
defparam \DATA_OUT[0]~I .input_sync_reset = "none";
defparam \DATA_OUT[0]~I .oe_async_reset = "none";
defparam \DATA_OUT[0]~I .oe_power_up = "low";
defparam \DATA_OUT[0]~I .oe_register_mode = "none";
defparam \DATA_OUT[0]~I .oe_sync_reset = "none";
defparam \DATA_OUT[0]~I .operation_mode = "output";
defparam \DATA_OUT[0]~I .output_async_reset = "none";
defparam \DATA_OUT[0]~I .output_power_up = "low";
defparam \DATA_OUT[0]~I .output_register_mode = "none";
defparam \DATA_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[1]~I (
	.datain(\VGA_inst|DATA_OUT_n [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[1]));
// synopsys translate_off
defparam \DATA_OUT[1]~I .input_async_reset = "none";
defparam \DATA_OUT[1]~I .input_power_up = "low";
defparam \DATA_OUT[1]~I .input_register_mode = "none";
defparam \DATA_OUT[1]~I .input_sync_reset = "none";
defparam \DATA_OUT[1]~I .oe_async_reset = "none";
defparam \DATA_OUT[1]~I .oe_power_up = "low";
defparam \DATA_OUT[1]~I .oe_register_mode = "none";
defparam \DATA_OUT[1]~I .oe_sync_reset = "none";
defparam \DATA_OUT[1]~I .operation_mode = "output";
defparam \DATA_OUT[1]~I .output_async_reset = "none";
defparam \DATA_OUT[1]~I .output_power_up = "low";
defparam \DATA_OUT[1]~I .output_register_mode = "none";
defparam \DATA_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[2]~I (
	.datain(\VGA_inst|DATA_OUT_n [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[2]));
// synopsys translate_off
defparam \DATA_OUT[2]~I .input_async_reset = "none";
defparam \DATA_OUT[2]~I .input_power_up = "low";
defparam \DATA_OUT[2]~I .input_register_mode = "none";
defparam \DATA_OUT[2]~I .input_sync_reset = "none";
defparam \DATA_OUT[2]~I .oe_async_reset = "none";
defparam \DATA_OUT[2]~I .oe_power_up = "low";
defparam \DATA_OUT[2]~I .oe_register_mode = "none";
defparam \DATA_OUT[2]~I .oe_sync_reset = "none";
defparam \DATA_OUT[2]~I .operation_mode = "output";
defparam \DATA_OUT[2]~I .output_async_reset = "none";
defparam \DATA_OUT[2]~I .output_power_up = "low";
defparam \DATA_OUT[2]~I .output_register_mode = "none";
defparam \DATA_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[3]~I (
	.datain(\VGA_inst|DATA_OUT_n [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[3]));
// synopsys translate_off
defparam \DATA_OUT[3]~I .input_async_reset = "none";
defparam \DATA_OUT[3]~I .input_power_up = "low";
defparam \DATA_OUT[3]~I .input_register_mode = "none";
defparam \DATA_OUT[3]~I .input_sync_reset = "none";
defparam \DATA_OUT[3]~I .oe_async_reset = "none";
defparam \DATA_OUT[3]~I .oe_power_up = "low";
defparam \DATA_OUT[3]~I .oe_register_mode = "none";
defparam \DATA_OUT[3]~I .oe_sync_reset = "none";
defparam \DATA_OUT[3]~I .operation_mode = "output";
defparam \DATA_OUT[3]~I .output_async_reset = "none";
defparam \DATA_OUT[3]~I .output_power_up = "low";
defparam \DATA_OUT[3]~I .output_register_mode = "none";
defparam \DATA_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[4]~I (
	.datain(\VGA_inst|DATA_OUT_n [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[4]));
// synopsys translate_off
defparam \DATA_OUT[4]~I .input_async_reset = "none";
defparam \DATA_OUT[4]~I .input_power_up = "low";
defparam \DATA_OUT[4]~I .input_register_mode = "none";
defparam \DATA_OUT[4]~I .input_sync_reset = "none";
defparam \DATA_OUT[4]~I .oe_async_reset = "none";
defparam \DATA_OUT[4]~I .oe_power_up = "low";
defparam \DATA_OUT[4]~I .oe_register_mode = "none";
defparam \DATA_OUT[4]~I .oe_sync_reset = "none";
defparam \DATA_OUT[4]~I .operation_mode = "output";
defparam \DATA_OUT[4]~I .output_async_reset = "none";
defparam \DATA_OUT[4]~I .output_power_up = "low";
defparam \DATA_OUT[4]~I .output_register_mode = "none";
defparam \DATA_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[5]~I (
	.datain(\VGA_inst|DATA_OUT_n [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[5]));
// synopsys translate_off
defparam \DATA_OUT[5]~I .input_async_reset = "none";
defparam \DATA_OUT[5]~I .input_power_up = "low";
defparam \DATA_OUT[5]~I .input_register_mode = "none";
defparam \DATA_OUT[5]~I .input_sync_reset = "none";
defparam \DATA_OUT[5]~I .oe_async_reset = "none";
defparam \DATA_OUT[5]~I .oe_power_up = "low";
defparam \DATA_OUT[5]~I .oe_register_mode = "none";
defparam \DATA_OUT[5]~I .oe_sync_reset = "none";
defparam \DATA_OUT[5]~I .operation_mode = "output";
defparam \DATA_OUT[5]~I .output_async_reset = "none";
defparam \DATA_OUT[5]~I .output_power_up = "low";
defparam \DATA_OUT[5]~I .output_register_mode = "none";
defparam \DATA_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[6]~I (
	.datain(\VGA_inst|DATA_OUT_n [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[6]));
// synopsys translate_off
defparam \DATA_OUT[6]~I .input_async_reset = "none";
defparam \DATA_OUT[6]~I .input_power_up = "low";
defparam \DATA_OUT[6]~I .input_register_mode = "none";
defparam \DATA_OUT[6]~I .input_sync_reset = "none";
defparam \DATA_OUT[6]~I .oe_async_reset = "none";
defparam \DATA_OUT[6]~I .oe_power_up = "low";
defparam \DATA_OUT[6]~I .oe_register_mode = "none";
defparam \DATA_OUT[6]~I .oe_sync_reset = "none";
defparam \DATA_OUT[6]~I .operation_mode = "output";
defparam \DATA_OUT[6]~I .output_async_reset = "none";
defparam \DATA_OUT[6]~I .output_power_up = "low";
defparam \DATA_OUT[6]~I .output_register_mode = "none";
defparam \DATA_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[7]~I (
	.datain(\VGA_inst|DATA_OUT_n [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[7]));
// synopsys translate_off
defparam \DATA_OUT[7]~I .input_async_reset = "none";
defparam \DATA_OUT[7]~I .input_power_up = "low";
defparam \DATA_OUT[7]~I .input_register_mode = "none";
defparam \DATA_OUT[7]~I .input_sync_reset = "none";
defparam \DATA_OUT[7]~I .oe_async_reset = "none";
defparam \DATA_OUT[7]~I .oe_power_up = "low";
defparam \DATA_OUT[7]~I .oe_register_mode = "none";
defparam \DATA_OUT[7]~I .oe_sync_reset = "none";
defparam \DATA_OUT[7]~I .operation_mode = "output";
defparam \DATA_OUT[7]~I .output_async_reset = "none";
defparam \DATA_OUT[7]~I .output_power_up = "low";
defparam \DATA_OUT[7]~I .output_register_mode = "none";
defparam \DATA_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[8]~I (
	.datain(\VGA_inst|DATA_OUT_n [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[8]));
// synopsys translate_off
defparam \DATA_OUT[8]~I .input_async_reset = "none";
defparam \DATA_OUT[8]~I .input_power_up = "low";
defparam \DATA_OUT[8]~I .input_register_mode = "none";
defparam \DATA_OUT[8]~I .input_sync_reset = "none";
defparam \DATA_OUT[8]~I .oe_async_reset = "none";
defparam \DATA_OUT[8]~I .oe_power_up = "low";
defparam \DATA_OUT[8]~I .oe_register_mode = "none";
defparam \DATA_OUT[8]~I .oe_sync_reset = "none";
defparam \DATA_OUT[8]~I .operation_mode = "output";
defparam \DATA_OUT[8]~I .output_async_reset = "none";
defparam \DATA_OUT[8]~I .output_power_up = "low";
defparam \DATA_OUT[8]~I .output_register_mode = "none";
defparam \DATA_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[9]~I (
	.datain(\VGA_inst|DATA_OUT_n [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[9]));
// synopsys translate_off
defparam \DATA_OUT[9]~I .input_async_reset = "none";
defparam \DATA_OUT[9]~I .input_power_up = "low";
defparam \DATA_OUT[9]~I .input_register_mode = "none";
defparam \DATA_OUT[9]~I .input_sync_reset = "none";
defparam \DATA_OUT[9]~I .oe_async_reset = "none";
defparam \DATA_OUT[9]~I .oe_power_up = "low";
defparam \DATA_OUT[9]~I .oe_register_mode = "none";
defparam \DATA_OUT[9]~I .oe_sync_reset = "none";
defparam \DATA_OUT[9]~I .operation_mode = "output";
defparam \DATA_OUT[9]~I .output_async_reset = "none";
defparam \DATA_OUT[9]~I .output_power_up = "low";
defparam \DATA_OUT[9]~I .output_register_mode = "none";
defparam \DATA_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[10]~I (
	.datain(\VGA_inst|DATA_OUT_n [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[10]));
// synopsys translate_off
defparam \DATA_OUT[10]~I .input_async_reset = "none";
defparam \DATA_OUT[10]~I .input_power_up = "low";
defparam \DATA_OUT[10]~I .input_register_mode = "none";
defparam \DATA_OUT[10]~I .input_sync_reset = "none";
defparam \DATA_OUT[10]~I .oe_async_reset = "none";
defparam \DATA_OUT[10]~I .oe_power_up = "low";
defparam \DATA_OUT[10]~I .oe_register_mode = "none";
defparam \DATA_OUT[10]~I .oe_sync_reset = "none";
defparam \DATA_OUT[10]~I .operation_mode = "output";
defparam \DATA_OUT[10]~I .output_async_reset = "none";
defparam \DATA_OUT[10]~I .output_power_up = "low";
defparam \DATA_OUT[10]~I .output_register_mode = "none";
defparam \DATA_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[11]~I (
	.datain(\VGA_inst|DATA_OUT_n [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[11]));
// synopsys translate_off
defparam \DATA_OUT[11]~I .input_async_reset = "none";
defparam \DATA_OUT[11]~I .input_power_up = "low";
defparam \DATA_OUT[11]~I .input_register_mode = "none";
defparam \DATA_OUT[11]~I .input_sync_reset = "none";
defparam \DATA_OUT[11]~I .oe_async_reset = "none";
defparam \DATA_OUT[11]~I .oe_power_up = "low";
defparam \DATA_OUT[11]~I .oe_register_mode = "none";
defparam \DATA_OUT[11]~I .oe_sync_reset = "none";
defparam \DATA_OUT[11]~I .operation_mode = "output";
defparam \DATA_OUT[11]~I .output_async_reset = "none";
defparam \DATA_OUT[11]~I .output_power_up = "low";
defparam \DATA_OUT[11]~I .output_register_mode = "none";
defparam \DATA_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[12]~I (
	.datain(\VGA_inst|DATA_OUT_n [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[12]));
// synopsys translate_off
defparam \DATA_OUT[12]~I .input_async_reset = "none";
defparam \DATA_OUT[12]~I .input_power_up = "low";
defparam \DATA_OUT[12]~I .input_register_mode = "none";
defparam \DATA_OUT[12]~I .input_sync_reset = "none";
defparam \DATA_OUT[12]~I .oe_async_reset = "none";
defparam \DATA_OUT[12]~I .oe_power_up = "low";
defparam \DATA_OUT[12]~I .oe_register_mode = "none";
defparam \DATA_OUT[12]~I .oe_sync_reset = "none";
defparam \DATA_OUT[12]~I .operation_mode = "output";
defparam \DATA_OUT[12]~I .output_async_reset = "none";
defparam \DATA_OUT[12]~I .output_power_up = "low";
defparam \DATA_OUT[12]~I .output_register_mode = "none";
defparam \DATA_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[13]~I (
	.datain(\VGA_inst|DATA_OUT_n [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[13]));
// synopsys translate_off
defparam \DATA_OUT[13]~I .input_async_reset = "none";
defparam \DATA_OUT[13]~I .input_power_up = "low";
defparam \DATA_OUT[13]~I .input_register_mode = "none";
defparam \DATA_OUT[13]~I .input_sync_reset = "none";
defparam \DATA_OUT[13]~I .oe_async_reset = "none";
defparam \DATA_OUT[13]~I .oe_power_up = "low";
defparam \DATA_OUT[13]~I .oe_register_mode = "none";
defparam \DATA_OUT[13]~I .oe_sync_reset = "none";
defparam \DATA_OUT[13]~I .operation_mode = "output";
defparam \DATA_OUT[13]~I .output_async_reset = "none";
defparam \DATA_OUT[13]~I .output_power_up = "low";
defparam \DATA_OUT[13]~I .output_register_mode = "none";
defparam \DATA_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[14]~I (
	.datain(\VGA_inst|DATA_OUT_n [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[14]));
// synopsys translate_off
defparam \DATA_OUT[14]~I .input_async_reset = "none";
defparam \DATA_OUT[14]~I .input_power_up = "low";
defparam \DATA_OUT[14]~I .input_register_mode = "none";
defparam \DATA_OUT[14]~I .input_sync_reset = "none";
defparam \DATA_OUT[14]~I .oe_async_reset = "none";
defparam \DATA_OUT[14]~I .oe_power_up = "low";
defparam \DATA_OUT[14]~I .oe_register_mode = "none";
defparam \DATA_OUT[14]~I .oe_sync_reset = "none";
defparam \DATA_OUT[14]~I .operation_mode = "output";
defparam \DATA_OUT[14]~I .output_async_reset = "none";
defparam \DATA_OUT[14]~I .output_power_up = "low";
defparam \DATA_OUT[14]~I .output_register_mode = "none";
defparam \DATA_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[15]~I (
	.datain(\VGA_inst|DATA_OUT_n [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[15]));
// synopsys translate_off
defparam \DATA_OUT[15]~I .input_async_reset = "none";
defparam \DATA_OUT[15]~I .input_power_up = "low";
defparam \DATA_OUT[15]~I .input_register_mode = "none";
defparam \DATA_OUT[15]~I .input_sync_reset = "none";
defparam \DATA_OUT[15]~I .oe_async_reset = "none";
defparam \DATA_OUT[15]~I .oe_power_up = "low";
defparam \DATA_OUT[15]~I .oe_register_mode = "none";
defparam \DATA_OUT[15]~I .oe_sync_reset = "none";
defparam \DATA_OUT[15]~I .operation_mode = "output";
defparam \DATA_OUT[15]~I .output_async_reset = "none";
defparam \DATA_OUT[15]~I .output_power_up = "low";
defparam \DATA_OUT[15]~I .output_register_mode = "none";
defparam \DATA_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CLK_OUT~I (
	.datain(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK_OUT));
// synopsys translate_off
defparam \CLK_OUT~I .input_async_reset = "none";
defparam \CLK_OUT~I .input_power_up = "low";
defparam \CLK_OUT~I .input_register_mode = "none";
defparam \CLK_OUT~I .input_sync_reset = "none";
defparam \CLK_OUT~I .oe_async_reset = "none";
defparam \CLK_OUT~I .oe_power_up = "low";
defparam \CLK_OUT~I .oe_register_mode = "none";
defparam \CLK_OUT~I .oe_sync_reset = "none";
defparam \CLK_OUT~I .operation_mode = "output";
defparam \CLK_OUT~I .output_async_reset = "none";
defparam \CLK_OUT~I .output_power_up = "low";
defparam \CLK_OUT~I .output_register_mode = "none";
defparam \CLK_OUT~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
