Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR71948 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Nov 19 07:33:35 2019
| Host         : Wei-Berkeley running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file base_mb_wrapper_timing_summary_routed.rpt -pb base_mb_wrapper_timing_summary_routed.pb -rpx base_mb_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_mb_wrapper
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4818 register/latch pins with no clock driven by root clock pin: clk_125m_gtx_p_i_0 (HIGH)

 There are 293 register/latch pins with no clock driven by root clock pin: clk_20m_vcxo_i_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q (HIGH)

 There are 457 register/latch pins with no clock driven by root clock pin: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i/RXOUTCLK (HIGH)

 There are 731 register/latch pins with no clock driven by root clock pin: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i/TXOUTCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17302 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 293 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.113        0.000                      0                67676       -4.166      -20.769                      5                67640        0.000        0.000                       0                 23448  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                      ------------         ----------      --------------
BIT_CLK_P[0]                                                                                                                               {0.000 4.000}        8.000           125.000         
base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                                                 {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                                                  {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                                                  {0.000 8.000}        16.000          62.500          
base_mb_i/clk_wiz_0/inst/clk_in1                                                                                                           {0.000 8.000}        16.000          62.500          
  clk_10_base_mb_clk_wiz_0_0                                                                                                               {0.000 8.000}        16.000          62.500          
  clk_320_base_mb_clk_wiz_0_0                                                                                                              {0.000 1.600}        3.200           312.500         
  clkfbout_base_mb_clk_wiz_0_0                                                                                                             {0.000 8.000}        16.000          62.500          
base_mb_i/clk_wiz_1/inst/clk_in1                                                                                                           {0.000 8.000}        16.000          62.500          
  clk_out1_base_mb_clk_wiz_1_0                                                                                                             {0.000 5.000}        10.000          100.000         
  clk_out2_base_mb_clk_wiz_1_0                                                                                                             {0.000 2.500}        5.000           200.000         
  clk_out3_base_mb_clk_wiz_1_0                                                                                                             {0.000 50.000}       100.000         10.000          
    clk_ext_fbo                                                                                                                            {0.000 50.000}       100.000         10.000          
    clk_ext_mul                                                                                                                            {0.000 8.000}        16.000          62.500          
  clkfbout_base_mb_clk_wiz_1_0                                                                                                             {0.000 8.000}        16.000          62.500          
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                    {0.000 16.666}       33.333          30.000          
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                  {0.000 16.666}       33.333          30.000          
mgt_clk_0_clk_p                                                                                                                            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BIT_CLK_P[0]                                                                                                                                     1.527        0.000                      0                  364       -4.166      -20.769                      5                  364        3.220        0.000                       0                   199  
base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                  14.751        0.000                       0                     2  
  clkout0                                                                                                                                        0.630        0.000                      0                 8268        0.052        0.000                      0                 8267        3.090        0.000                       0                  3765  
  clkout1                                                                                                                                       12.737        0.000                      0                  156        0.102        0.000                      0                  156        7.600        0.000                       0                   124  
base_mb_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                                                                             5.000        0.000                       0                     1  
  clk_10_base_mb_clk_wiz_0_0                                                                                                                                                                                                                                                                 7.650        0.000                       0                     3  
  clk_320_base_mb_clk_wiz_0_0                                                                                                                    0.406        0.000                      0                  172        0.108        0.000                      0                  172        1.200        0.000                       0                   111  
  clkfbout_base_mb_clk_wiz_0_0                                                                                                                                                                                                                                                              14.400        0.000                       0                     3  
base_mb_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                                                                             5.000        0.000                       0                     1  
  clk_out1_base_mb_clk_wiz_1_0                                                                                                                   1.547        0.000                      0                36899        0.054        0.000                      0                36899        4.090        0.000                       0                 10768  
  clk_out2_base_mb_clk_wiz_1_0                                                                                                                   0.113        0.000                      0                14104        0.064        0.000                      0                14104        2.100        0.000                       0                  7930  
  clk_out3_base_mb_clk_wiz_1_0                                                                                                                  94.442        0.000                      0                  341        0.106        0.000                      0                  341        0.000        0.000                       0                   242  
    clk_ext_fbo                                                                                                                                                                                                                                                                              0.000        0.000                       0                     3  
    clk_ext_mul                                                                                                                                                                                                                                                                             14.400        0.000                       0                     2  
  clkfbout_base_mb_clk_wiz_1_0                                                                                                                                                                                                                                                              14.400        0.000                       0                     3  
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                         14.554        0.000                      0                  222        0.072        0.000                      0                  222       15.886        0.000                       0                   233  
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                       13.219        0.000                      0                   47        0.218        0.000                      0                   47       16.266        0.000                       0                    41  
mgt_clk_0_clk_p                                                                                                                                  6.828        0.000                      0                    7        0.172        0.000                      0                    7        1.600        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1                       clkout0                             5.893        0.000                      0                   28        0.121        0.000                      0                   28  
clk_out1_base_mb_clk_wiz_1_0  clkout0                             2.187        0.000                      0                  106                                                                        
clkout0                       clkout1                             5.793        0.000                      0                   24        0.125        0.000                      0                   24  
clk_10_base_mb_clk_wiz_0_0    clk_320_base_mb_clk_wiz_0_0         1.127        0.000                      0                    1        0.196        0.000                      0                    1  
clkout0                       clk_out1_base_mb_clk_wiz_1_0        4.330        0.000                      0                   33                                                                        
clk_out2_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        2.282        0.000                      0                   24        0.154        0.000                      0                   24  
clk_out3_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        2.217        0.000                      0                 2414        0.153        0.000                      0                 2414  
clk_out1_base_mb_clk_wiz_1_0  clk_out2_base_mb_clk_wiz_1_0        0.360        0.000                      0                12978        0.082        0.000                      0                12978  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        7.913        0.000                      0                    1        0.523        0.000                      0                    1  
**async_default**             clk_out2_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        0.602        0.000                      0                    1        0.223        0.000                      0                    1  
**async_default**             clk_out2_base_mb_clk_wiz_1_0  clk_out2_base_mb_clk_wiz_1_0        1.662        0.000                      0                   18        0.714        0.000                      0                   18  
**async_default**             clkout0                       clkout0                             6.228        0.000                      0                    2        0.612        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BIT_CLK_P[0]
  To Clock:  BIT_CLK_P[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.527ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -4.166ns,  Total Violation      -20.769ns
PW    :            0  Failing Endpoints,  Worst Slack        3.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 ADC_DIN_P[1]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (BIT_CLK_P[0] rise@8.000ns - BIT_CLK_P[0] fall@4.000ns)
  Data Path Delay:        0.500ns  (logic 0.500ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 11.398 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
                         input delay                  5.333     9.333    
    AC19                                              0.000     9.333 r  ADC_DIN_P[1] (IN)
                         net (fo=0)                   0.000     9.333    base_mb_i/in_buf_ds_4bit_0/inst/in_p[1]
    AC19                 IBUFDS (Prop_ibufds_I_O)     0.500     9.833 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     9.833    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[1]
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      8.000     8.000 r  
    V16                                               0.000     8.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     8.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    10.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.733    11.398    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
                         clock pessimism              0.000    11.398    
                         clock uncertainty           -0.035    11.363    
    ILOGIC_X1Y16         IDDR (Setup_iddr_C_D)       -0.003    11.360    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         11.360    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 ADC_DIN_P[2]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (BIT_CLK_P[0] rise@8.000ns - BIT_CLK_P[0] fall@4.000ns)
  Data Path Delay:        0.489ns  (logic 0.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 11.398 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
                         input delay                  5.333     9.333    
    AB19                                              0.000     9.333 r  ADC_DIN_P[2] (IN)
                         net (fo=0)                   0.000     9.333    base_mb_i/in_buf_ds_4bit_0/inst/in_p[2]
    AB19                 IBUFDS (Prop_ibufds_I_O)     0.489     9.822 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     9.822    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[2]
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      8.000     8.000 r  
    V16                                               0.000     8.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     8.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    10.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.733    11.398    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
                         clock pessimism              0.000    11.398    
                         clock uncertainty           -0.035    11.363    
    ILOGIC_X1Y14         IDDR (Setup_iddr_C_D)       -0.003    11.360    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         11.360    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 ADC_DIN_P[3]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (BIT_CLK_P[0] rise@8.000ns - BIT_CLK_P[0] fall@4.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 11.400 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
                         input delay                  5.333     9.333    
    Y17                                               0.000     9.333 r  ADC_DIN_P[3] (IN)
                         net (fo=0)                   0.000     9.333    base_mb_i/in_buf_ds_4bit_0/inst/in_p[3]
    Y17                  IBUFDS (Prop_ibufds_I_O)     0.490     9.823 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     9.823    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[3]
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      8.000     8.000 r  
    V16                                               0.000     8.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     8.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    10.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.735    11.400    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
                         clock pessimism              0.000    11.400    
                         clock uncertainty           -0.035    11.365    
    ILOGIC_X1Y12         IDDR (Setup_iddr_C_D)       -0.003    11.362    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         11.362    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 ADC_DIN_P[0]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (BIT_CLK_P[0] rise@8.000ns - BIT_CLK_P[0] fall@4.000ns)
  Data Path Delay:        0.477ns  (logic 0.477ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 11.396 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
                         input delay                  5.333     9.333    
    AA19                                              0.000     9.333 r  ADC_DIN_P[0] (IN)
                         net (fo=0)                   0.000     9.333    base_mb_i/in_buf_ds_4bit_0/inst/in_p[0]
    AA19                 IBUFDS (Prop_ibufds_I_O)     0.477     9.810 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     9.810    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[0]
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      8.000     8.000 r  
    V16                                               0.000     8.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     8.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    10.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.731    11.396    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
                         clock pessimism              0.000    11.396    
                         clock uncertainty           -0.035    11.361    
    ILOGIC_X1Y18         IDDR (Setup_iddr_C_D)       -0.003    11.358    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         11.358    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 FRM_CLK_P
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (BIT_CLK_P[0] rise@8.000ns - BIT_CLK_P[0] fall@4.000ns)
  Data Path Delay:        0.478ns  (logic 0.478ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 11.401 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
                         input delay                  5.333     9.333    
    W18                                               0.000     9.333 r  FRM_CLK_P (IN)
                         net (fo=0)                   0.000     9.333    base_mb_i/in_buf_ds_1bit_0/inst/in_p
    W18                  IBUFDS (Prop_ibufds_I_O)     0.478     9.811 r  base_mb_i/in_buf_ds_1bit_0/inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     9.811    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/frm_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      8.000     8.000 r  
    V16                                               0.000     8.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     8.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    10.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.736    11.401    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                         clock pessimism              0.000    11.401    
                         clock uncertainty           -0.035    11.366    
    ILOGIC_X1Y8          IDDR (Setup_iddr_C_D)       -0.003    11.363    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME
  -------------------------------------------------------------------
                         required time                         11.363    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (BIT_CLK_P[0] rise@8.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 0.608ns (11.589%)  route 4.638ns (88.410%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.549ns = ( 14.549 - 8.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.030     7.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          IDDR (Prop_iddr_C_Q1)        0.453     8.339 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/Q1
                         net (fo=4, routed)           3.643    11.981    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX_adc_frame
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.102    12.083 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/cc_fifo_write_inferred_i_1/O
                         net (fo=3, routed)           0.306    12.390    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.053    12.443 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=36, routed)          0.689    13.132    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      8.000     8.000 r  
    V16                                               0.000     8.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954     8.954 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    12.866    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.979 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.570    14.549    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.889    15.437    
                         clock uncertainty           -0.035    15.402    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.451    14.951    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (BIT_CLK_P[0] rise@8.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 0.608ns (11.589%)  route 4.638ns (88.410%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.549ns = ( 14.549 - 8.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.030     7.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          IDDR (Prop_iddr_C_Q1)        0.453     8.339 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/Q1
                         net (fo=4, routed)           3.643    11.981    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX_adc_frame
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.102    12.083 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/cc_fifo_write_inferred_i_1/O
                         net (fo=3, routed)           0.306    12.390    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.053    12.443 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=36, routed)          0.689    13.132    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      8.000     8.000 r  
    V16                                               0.000     8.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954     8.954 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    12.866    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.979 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.570    14.549    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.889    15.437    
                         clock uncertainty           -0.035    15.402    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.451    14.951    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (BIT_CLK_P[0] rise@8.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 0.608ns (11.589%)  route 4.638ns (88.410%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.549ns = ( 14.549 - 8.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.030     7.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          IDDR (Prop_iddr_C_Q1)        0.453     8.339 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/Q1
                         net (fo=4, routed)           3.643    11.981    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX_adc_frame
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.102    12.083 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/cc_fifo_write_inferred_i_1/O
                         net (fo=3, routed)           0.306    12.390    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.053    12.443 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=36, routed)          0.689    13.132    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      8.000     8.000 r  
    V16                                               0.000     8.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954     8.954 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    12.866    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.979 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.570    14.549    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.889    15.437    
                         clock uncertainty           -0.035    15.402    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.451    14.951    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (BIT_CLK_P[0] rise@8.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 0.608ns (11.704%)  route 4.587ns (88.296%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.549ns = ( 14.549 - 8.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.030     7.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          IDDR (Prop_iddr_C_Q1)        0.453     8.339 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/Q1
                         net (fo=4, routed)           3.643    11.981    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX_adc_frame
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.102    12.083 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/cc_fifo_write_inferred_i_1/O
                         net (fo=3, routed)           0.306    12.390    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.053    12.443 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=36, routed)          0.638    13.080    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      8.000     8.000 r  
    V16                                               0.000     8.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954     8.954 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    12.866    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.979 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.570    14.549    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.889    15.437    
                         clock uncertainty           -0.035    15.402    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.451    14.951    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (BIT_CLK_P[0] rise@8.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 0.608ns (11.704%)  route 4.587ns (88.296%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.549ns = ( 14.549 - 8.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.030     7.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          IDDR (Prop_iddr_C_Q1)        0.453     8.339 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/Q1
                         net (fo=4, routed)           3.643    11.981    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX_adc_frame
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.102    12.083 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/cc_fifo_write_inferred_i_1/O
                         net (fo=3, routed)           0.306    12.390    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.053    12.443 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=36, routed)          0.638    13.080    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      8.000     8.000 r  
    V16                                               0.000     8.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954     8.954 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    12.866    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    12.979 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.570    14.549    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.889    15.437    
                         clock uncertainty           -0.035    15.402    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.451    14.951    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                  1.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.166ns  (arrival time - required time)
  Source:                 FRM_CLK_P
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] fall@4.000ns - BIT_CLK_P[0] fall@4.000ns)
  Data Path Delay:        0.921ns  (logic 0.921ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.886ns = ( 11.886 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
                         input delay                  3.000     7.000    
    W18                                               0.000     7.000 r  FRM_CLK_P (IN)
                         net (fo=0)                   0.000     7.000    base_mb_i/in_buf_ds_1bit_0/inst/in_p
    W18                  IBUFDS (Prop_ibufds_I_O)     0.921     7.921 r  base_mb_i/in_buf_ds_1bit_0/inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     7.921    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/frm_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
    V16                                               0.000     4.000 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     4.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     5.072 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     9.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     9.856 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.030    11.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty            0.035    11.921    
    ILOGIC_X1Y8          IDDR (Hold_iddr_C_D)         0.166    12.087    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME
  -------------------------------------------------------------------
                         required time                        -12.087    
                         arrival time                           7.921    
  -------------------------------------------------------------------
                         slack                                 -4.166    

Slack (VIOLATED) :        -4.160ns  (arrival time - required time)
  Source:                 ADC_DIN_P[0]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] fall@4.000ns - BIT_CLK_P[0] fall@4.000ns)
  Data Path Delay:        0.921ns  (logic 0.921ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.880ns = ( 11.880 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
                         input delay                  3.000     7.000    
    AA19                                              0.000     7.000 r  ADC_DIN_P[0] (IN)
                         net (fo=0)                   0.000     7.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[0]
    AA19                 IBUFDS (Prop_ibufds_I_O)     0.921     7.921 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     7.921    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[0]
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
    V16                                               0.000     4.000 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     4.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     5.072 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     9.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     9.856 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.024    11.880    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y18         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
                         clock pessimism              0.000    11.880    
                         clock uncertainty            0.035    11.915    
    ILOGIC_X1Y18         IDDR (Hold_iddr_C_D)         0.166    12.081    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA
  -------------------------------------------------------------------
                         required time                        -12.081    
                         arrival time                           7.921    
  -------------------------------------------------------------------
                         slack                                 -4.160    

Slack (VIOLATED) :        -4.152ns  (arrival time - required time)
  Source:                 ADC_DIN_P[3]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] fall@4.000ns - BIT_CLK_P[0] fall@4.000ns)
  Data Path Delay:        0.934ns  (logic 0.934ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 11.885 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
                         input delay                  3.000     7.000    
    Y17                                               0.000     7.000 r  ADC_DIN_P[3] (IN)
                         net (fo=0)                   0.000     7.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[3]
    Y17                  IBUFDS (Prop_ibufds_I_O)     0.934     7.934 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     7.934    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[3]
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
    V16                                               0.000     4.000 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     4.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     5.072 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     9.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     9.856 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.029    11.885    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y12         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
                         clock pessimism              0.000    11.885    
                         clock uncertainty            0.035    11.920    
    ILOGIC_X1Y12         IDDR (Hold_iddr_C_D)         0.166    12.086    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA
  -------------------------------------------------------------------
                         required time                        -12.086    
                         arrival time                           7.934    
  -------------------------------------------------------------------
                         slack                                 -4.152    

Slack (VIOLATED) :        -4.152ns  (arrival time - required time)
  Source:                 ADC_DIN_P[2]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] fall@4.000ns - BIT_CLK_P[0] fall@4.000ns)
  Data Path Delay:        0.932ns  (logic 0.932ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 11.883 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
                         input delay                  3.000     7.000    
    AB19                                              0.000     7.000 r  ADC_DIN_P[2] (IN)
                         net (fo=0)                   0.000     7.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[2]
    AB19                 IBUFDS (Prop_ibufds_I_O)     0.932     7.932 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     7.932    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[2]
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
    V16                                               0.000     4.000 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     4.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     5.072 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     9.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     9.856 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.027    11.883    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y14         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
                         clock pessimism              0.000    11.883    
                         clock uncertainty            0.035    11.918    
    ILOGIC_X1Y14         IDDR (Hold_iddr_C_D)         0.166    12.084    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA
  -------------------------------------------------------------------
                         required time                        -12.084    
                         arrival time                           7.932    
  -------------------------------------------------------------------
                         slack                                 -4.152    

Slack (VIOLATED) :        -4.139ns  (arrival time - required time)
  Source:                 ADC_DIN_P[1]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] fall@4.000ns - BIT_CLK_P[0] fall@4.000ns)
  Data Path Delay:        0.944ns  (logic 0.944ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.882ns = ( 11.882 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
                         input delay                  3.000     7.000    
    AC19                                              0.000     7.000 r  ADC_DIN_P[1] (IN)
                         net (fo=0)                   0.000     7.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[1]
    AC19                 IBUFDS (Prop_ibufds_I_O)     0.944     7.944 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     7.944    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[1]
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] fall edge)
                                                      4.000     4.000 f  
    V16                                               0.000     4.000 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     4.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     5.072 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     9.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     9.856 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.026    11.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y16         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
                         clock pessimism              0.000    11.882    
                         clock uncertainty            0.035    11.917    
    ILOGIC_X1Y16         IDDR (Hold_iddr_C_D)         0.166    12.083    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA
  -------------------------------------------------------------------
                         required time                        -12.083    
                         arrival time                           7.944    
  -------------------------------------------------------------------
                         slack                                 -4.139    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.103%)  route 0.256ns (71.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.607     3.272    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y51         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.100     3.372 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=3, routed)           0.256     3.628    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[1]
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.886     4.027    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.665     3.363    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     3.546    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.100ns (27.686%)  route 0.261ns (72.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.607     3.272    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y52         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.100     3.372 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/Q
                         net (fo=3, routed)           0.261     3.633    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[8]
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.886     4.027    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y10         RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.665     3.363    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     3.546    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.184%)  route 0.103ns (50.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.907ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.569     3.234    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X84Y130        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.100     3.334 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=1, routed)           0.103     3.437    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTA_SHFT_REG[0]
    SLICE_X86Y129        SRL16E                                       r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.765     3.907    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X86Y129        SRL16E                                       r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.662     3.245    
    SLICE_X86Y129        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     3.337    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -3.337    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.606     3.271    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y55         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.100     3.371 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     3.426    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X25Y55         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.825     3.967    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y55         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.696     3.271    
    SLICE_X25Y55         FDRE (Hold_fdre_C_D)         0.047     3.318    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.633     3.298    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X23Y52         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.100     3.398 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     3.453    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X23Y52         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.852     3.994    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X23Y52         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.696     3.298    
    SLICE_X23Y52         FDRE (Hold_fdre_C_D)         0.047     3.345    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BIT_CLK_P[0]
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BIT_CLK_P[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         8.000       5.817      RAMB36_X1Y10   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         8.000       6.400      BUFGCTRL_X0Y2  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/I
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y8    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y18   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y16   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y14   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y12   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X26Y52   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X26Y52   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X26Y50   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         4.000       3.220      SLICE_X86Y129  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         4.000       3.220      SLICE_X86Y129  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X23Y52   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X23Y51   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X23Y51   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X28Y61   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X28Y61   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X28Y61   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X30Y61   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X30Y61   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         4.000       3.220      SLICE_X86Y129  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         4.000       3.220      SLICE_X86Y129  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X26Y52   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X26Y52   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X26Y50   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X24Y54   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X24Y53   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X24Y53   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X24Y53   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X23Y52   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            3.200         16.000      12.800     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.600         16.000      14.400     BUFGCTRL_X0Y23      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 0.308ns (4.347%)  route 6.777ns (95.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns = ( 14.096 - 8.000 ) 
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.397     6.311    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X38Y150        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.308     6.619 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.777    13.396    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X78Y58         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.533    14.096    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X78Y58         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[2]/C
                         clock pessimism              0.351    14.447    
                         clock uncertainty           -0.077    14.370    
    SLICE_X78Y58         FDRE (Setup_fdre_C_R)       -0.344    14.026    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.308ns (4.322%)  route 6.818ns (95.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.130ns = ( 14.130 - 8.000 ) 
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.397     6.311    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X38Y150        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.308     6.619 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.818    13.437    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tx_reset
    RAMB36_X4Y10         RAMB36E1                                     r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.567    14.130    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tx_mac_aclk
    RAMB36_X4Y10         RAMB36E1                                     r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.351    14.481    
                         clock uncertainty           -0.077    14.404    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.304    14.100    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 0.308ns (4.420%)  route 6.660ns (95.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 14.043 - 8.000 ) 
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.397     6.311    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X38Y150        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.308     6.619 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.660    13.279    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X77Y60         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.480    14.043    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X77Y60         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[0]/C
                         clock pessimism              0.351    14.394    
                         clock uncertainty           -0.077    14.317    
    SLICE_X77Y60         FDRE (Setup_fdre_C_R)       -0.367    13.950    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 0.308ns (4.420%)  route 6.660ns (95.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 14.043 - 8.000 ) 
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.397     6.311    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X38Y150        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.308     6.619 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.660    13.279    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X77Y60         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.480    14.043    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X77Y60         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[1]/C
                         clock pessimism              0.351    14.394    
                         clock uncertainty           -0.077    14.317    
    SLICE_X77Y60         FDRE (Setup_fdre_C_R)       -0.367    13.950    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 0.308ns (4.420%)  route 6.660ns (95.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 14.043 - 8.000 ) 
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.397     6.311    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X38Y150        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.308     6.619 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.660    13.279    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X77Y60         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.480    14.043    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X77Y60         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[2]/C
                         clock pessimism              0.351    14.394    
                         clock uncertainty           -0.077    14.317    
    SLICE_X77Y60         FDRE (Setup_fdre_C_R)       -0.367    13.950    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[2]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 0.308ns (4.376%)  route 6.731ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns = ( 14.096 - 8.000 ) 
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.397     6.311    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X38Y150        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.308     6.619 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.731    13.350    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X78Y57         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.533    14.096    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X78Y57         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[1]/C
                         clock pessimism              0.351    14.447    
                         clock uncertainty           -0.077    14.370    
    SLICE_X78Y57         FDRE (Setup_fdre_C_R)       -0.344    14.026    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 0.308ns (4.376%)  route 6.731ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns = ( 14.096 - 8.000 ) 
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.397     6.311    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X38Y150        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.308     6.619 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.731    13.350    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X78Y57         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.533    14.096    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X78Y57         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[3]/C
                         clock pessimism              0.351    14.447    
                         clock uncertainty           -0.077    14.370    
    SLICE_X78Y57         FDRE (Setup_fdre_C_R)       -0.344    14.026    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 0.308ns (4.376%)  route 6.731ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns = ( 14.096 - 8.000 ) 
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.397     6.311    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X38Y150        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.308     6.619 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.731    13.350    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X78Y57         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.533    14.096    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X78Y57         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[4]/C
                         clock pessimism              0.351    14.447    
                         clock uncertainty           -0.077    14.370    
    SLICE_X78Y57         FDRE (Setup_fdre_C_R)       -0.344    14.026    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 0.308ns (4.376%)  route 6.731ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns = ( 14.096 - 8.000 ) 
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.397     6.311    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X38Y150        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.308     6.619 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.731    13.350    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X78Y57         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.533    14.096    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X78Y57         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[5]/C
                         clock pessimism              0.351    14.447    
                         clock uncertainty           -0.077    14.370    
    SLICE_X78Y57         FDRE (Setup_fdre_C_R)       -0.344    14.026    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 0.308ns (4.376%)  route 6.731ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns = ( 14.096 - 8.000 ) 
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.397     6.311    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X38Y150        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.308     6.619 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.731    13.350    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X78Y57         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.533    14.096    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X78Y57         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[6]/C
                         clock pessimism              0.351    14.447    
                         clock uncertainty           -0.077    14.370    
    SLICE_X78Y57         FDRE (Setup_fdre_C_R)       -0.344    14.026    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[6]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  0.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.665%)  route 0.110ns (52.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.546     2.399    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X49Y140        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y140        FDRE (Prop_fdre_C_Q)         0.100     2.499 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/Q
                         net (fo=2, routed)           0.110     2.609    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/D
    SLICE_X50Y141        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.743     2.940    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/WCLK
    SLICE_X50Y141        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.512     2.428    
    SLICE_X50Y141        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.557    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.665%)  route 0.110ns (52.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.543     2.396    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X49Y136        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.100     2.496 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/Q
                         net (fo=2, routed)           0.110     2.606    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/D
    SLICE_X50Y137        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.740     2.937    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/WCLK
    SLICE_X50Y137        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.512     2.425    
    SLICE_X50Y137        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.554    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.726%)  route 0.101ns (50.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.541     2.394    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X56Y139        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y139        FDRE (Prop_fdre_C_Q)         0.100     2.494 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[10]/Q
                         net (fo=2, routed)           0.101     2.595    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/D
    SLICE_X58Y139        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.740     2.937    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/WCLK
    SLICE_X58Y139        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.408    
    SLICE_X58Y139        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.540    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.305%)  route 0.103ns (50.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.541     2.394    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X56Y139        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y139        FDRE (Prop_fdre_C_Q)         0.100     2.494 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/Q
                         net (fo=2, routed)           0.103     2.597    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/D
    SLICE_X58Y140        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.741     2.938    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/WCLK
    SLICE_X58Y140        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.409    
    SLICE_X58Y140        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.538    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.305%)  route 0.103ns (50.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.542     2.395    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X56Y141        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDRE (Prop_fdre_C_Q)         0.100     2.495 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[19]/Q
                         net (fo=2, routed)           0.103     2.598    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/D
    SLICE_X58Y142        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.741     2.938    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/WCLK
    SLICE_X58Y142        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.409    
    SLICE_X58Y142        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.538    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_control_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.171ns (49.367%)  route 0.175ns (50.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.521     2.374    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/rx_axi_clk
    SLICE_X54Y164        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y164        FDRE (Prop_fdre_C_Q)         0.107     2.481 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync_reg4/Q
                         net (fo=2, routed)           0.175     2.656    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_out
    SLICE_X58Y160        LUT5 (Prop_lut5_I1_O)        0.064     2.720 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/increment_control_i_1__14/O
                         net (fo=1, routed)           0.000     2.720    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector_n_0
    SLICE_X58Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_control_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.727     2.924    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/rx_axi_clk
    SLICE_X58Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_control_reg/C
                         clock pessimism             -0.352     2.572    
    SLICE_X58Y160        FDRE (Hold_fdre_C_D)         0.087     2.659    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_control_reg
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.179ns (55.254%)  route 0.145ns (44.746%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.543     2.396    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X55Y143        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDRE (Prop_fdre_C_Q)         0.100     2.496 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg[22]/Q
                         net (fo=1, routed)           0.145     2.641    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg_n_0_[22]
    SLICE_X56Y142        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.720 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.720    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]_i_1_n_5
    SLICE_X56Y142        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.741     2.938    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X56Y142        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[22]/C
                         clock pessimism             -0.352     2.586    
    SLICE_X56Y142        FDRE (Hold_fdre_C_D)         0.071     2.657    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.177ns (54.472%)  route 0.148ns (45.528%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.540     2.393    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X55Y137        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.100     2.493 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg[3]/Q
                         net (fo=1, routed)           0.148     2.641    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg_n_0_[3]
    SLICE_X56Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.718 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.718    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]_i_1_n_4
    SLICE_X56Y137        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.738     2.935    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X56Y137        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]/C
                         clock pessimism             -0.352     2.583    
    SLICE_X56Y137        FDRE (Hold_fdre_C_D)         0.071     2.654    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.177ns (53.550%)  route 0.154ns (46.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.543     2.396    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X55Y143        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDRE (Prop_fdre_C_Q)         0.100     2.496 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg[31]/Q
                         net (fo=1, routed)           0.154     2.650    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg_n_0_[31]
    SLICE_X56Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.727 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.727    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[31]_i_1_n_4
    SLICE_X56Y144        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.742     2.939    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X56Y144        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[31]/C
                         clock pessimism             -0.352     2.587    
    SLICE_X56Y144        FDRE (Hold_fdre_C_D)         0.071     2.658    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.183ns (55.173%)  route 0.149ns (44.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.541     2.394    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X55Y138        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.100     2.494 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg[4]/Q
                         net (fo=1, routed)           0.149     2.643    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/doa_sample_reg_n_0_[4]
    SLICE_X56Y138        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.726 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.726    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]_i_1_n_7
    SLICE_X56Y138        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.740     2.937    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X56Y138        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[4]/C
                         clock pessimism             -0.352     2.585    
    SLICE_X56Y138        FDRE (Hold_fdre_C_D)         0.071     2.656    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X6Y21     base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X6Y24     base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y8      base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y10     base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         8.000       6.400      BUFGCTRL_X0Y21   base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X84Y148    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/increment_vector_sync_reg_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X86Y148    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X86Y148    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg2/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X86Y148    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X46Y138    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X46Y138    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X46Y138    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X46Y138    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X46Y139    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X46Y139    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X46Y139    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X46Y139    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X46Y143    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X46Y143    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X50Y144    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X50Y144    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X50Y144    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X50Y144    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X54Y137    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X54Y137    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X54Y137    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X54Y137    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y147    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y147    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       12.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.737ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.428ns (14.698%)  route 2.484ns (85.302%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 21.877 - 16.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.431     6.345    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y170        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_fdre_C_Q)         0.269     6.614 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.669     7.283    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X90Y171        LUT4 (Prop_lut4_I0_O)        0.053     7.336 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.572     7.909    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X90Y171        LUT6 (Prop_lut6_I0_O)        0.053     7.962 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.563     8.524    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X90Y169        LUT2 (Prop_lut2_I0_O)        0.053     8.577 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.680     9.257    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y173        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.314    21.877    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y173        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.446    22.323    
                         clock uncertainty           -0.085    22.238    
    SLICE_X91Y173        FDRE (Setup_fdre_C_CE)      -0.244    21.994    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         21.994    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                 12.737    

Slack (MET) :             12.842ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.428ns (15.239%)  route 2.381ns (84.761%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 21.878 - 16.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.431     6.345    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y170        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_fdre_C_Q)         0.269     6.614 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.669     7.283    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X90Y171        LUT4 (Prop_lut4_I0_O)        0.053     7.336 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.572     7.909    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X90Y171        LUT6 (Prop_lut6_I0_O)        0.053     7.962 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.563     8.524    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X90Y169        LUT2 (Prop_lut2_I0_O)        0.053     8.577 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.576     9.154    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y172        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.315    21.878    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y172        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.446    22.324    
                         clock uncertainty           -0.085    22.239    
    SLICE_X91Y172        FDRE (Setup_fdre_C_CE)      -0.244    21.995    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         21.995    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 12.842    

Slack (MET) :             12.842ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.428ns (15.239%)  route 2.381ns (84.761%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 21.878 - 16.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.431     6.345    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y170        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_fdre_C_Q)         0.269     6.614 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.669     7.283    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X90Y171        LUT4 (Prop_lut4_I0_O)        0.053     7.336 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.572     7.909    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X90Y171        LUT6 (Prop_lut6_I0_O)        0.053     7.962 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.563     8.524    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X90Y169        LUT2 (Prop_lut2_I0_O)        0.053     8.577 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.576     9.154    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y172        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.315    21.878    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y172        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.446    22.324    
                         clock uncertainty           -0.085    22.239    
    SLICE_X91Y172        FDRE (Setup_fdre_C_CE)      -0.244    21.995    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         21.995    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 12.842    

Slack (MET) :             12.842ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.428ns (15.239%)  route 2.381ns (84.761%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 21.878 - 16.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.431     6.345    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y170        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_fdre_C_Q)         0.269     6.614 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.669     7.283    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X90Y171        LUT4 (Prop_lut4_I0_O)        0.053     7.336 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.572     7.909    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X90Y171        LUT6 (Prop_lut6_I0_O)        0.053     7.962 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.563     8.524    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X90Y169        LUT2 (Prop_lut2_I0_O)        0.053     8.577 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.576     9.154    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y172        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.315    21.878    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y172        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.446    22.324    
                         clock uncertainty           -0.085    22.239    
    SLICE_X91Y172        FDRE (Setup_fdre_C_CE)      -0.244    21.995    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         21.995    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 12.842    

Slack (MET) :             12.842ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.428ns (15.239%)  route 2.381ns (84.761%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 21.878 - 16.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.431     6.345    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y170        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_fdre_C_Q)         0.269     6.614 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.669     7.283    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X90Y171        LUT4 (Prop_lut4_I0_O)        0.053     7.336 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.572     7.909    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X90Y171        LUT6 (Prop_lut6_I0_O)        0.053     7.962 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.563     8.524    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X90Y169        LUT2 (Prop_lut2_I0_O)        0.053     8.577 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.576     9.154    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y172        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.315    21.878    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y172        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.446    22.324    
                         clock uncertainty           -0.085    22.239    
    SLICE_X91Y172        FDRE (Setup_fdre_C_CE)      -0.244    21.995    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         21.995    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 12.842    

Slack (MET) :             12.955ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.428ns (15.874%)  route 2.268ns (84.125%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 21.879 - 16.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.431     6.345    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y170        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_fdre_C_Q)         0.269     6.614 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.669     7.283    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X90Y171        LUT4 (Prop_lut4_I0_O)        0.053     7.336 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.572     7.909    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X90Y171        LUT6 (Prop_lut6_I0_O)        0.053     7.962 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.563     8.524    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X90Y169        LUT2 (Prop_lut2_I0_O)        0.053     8.577 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.464     9.041    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y171        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.316    21.879    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y171        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.446    22.325    
                         clock uncertainty           -0.085    22.240    
    SLICE_X91Y171        FDRE (Setup_fdre_C_CE)      -0.244    21.996    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         21.996    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                 12.955    

Slack (MET) :             12.955ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.428ns (15.874%)  route 2.268ns (84.125%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 21.879 - 16.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.431     6.345    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y170        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_fdre_C_Q)         0.269     6.614 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.669     7.283    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X90Y171        LUT4 (Prop_lut4_I0_O)        0.053     7.336 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.572     7.909    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X90Y171        LUT6 (Prop_lut6_I0_O)        0.053     7.962 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.563     8.524    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X90Y169        LUT2 (Prop_lut2_I0_O)        0.053     8.577 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.464     9.041    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y171        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.316    21.879    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y171        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.446    22.325    
                         clock uncertainty           -0.085    22.240    
    SLICE_X91Y171        FDRE (Setup_fdre_C_CE)      -0.244    21.996    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         21.996    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                 12.955    

Slack (MET) :             12.955ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.428ns (15.874%)  route 2.268ns (84.125%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 21.879 - 16.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.431     6.345    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y170        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_fdre_C_Q)         0.269     6.614 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.669     7.283    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X90Y171        LUT4 (Prop_lut4_I0_O)        0.053     7.336 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.572     7.909    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X90Y171        LUT6 (Prop_lut6_I0_O)        0.053     7.962 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.563     8.524    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X90Y169        LUT2 (Prop_lut2_I0_O)        0.053     8.577 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.464     9.041    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y171        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.316    21.879    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y171        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.446    22.325    
                         clock uncertainty           -0.085    22.240    
    SLICE_X91Y171        FDRE (Setup_fdre_C_CE)      -0.244    21.996    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         21.996    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                 12.955    

Slack (MET) :             12.955ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.428ns (15.874%)  route 2.268ns (84.125%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 21.879 - 16.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.431     6.345    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y170        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_fdre_C_Q)         0.269     6.614 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.669     7.283    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X90Y171        LUT4 (Prop_lut4_I0_O)        0.053     7.336 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.572     7.909    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X90Y171        LUT6 (Prop_lut6_I0_O)        0.053     7.962 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.563     8.524    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X90Y169        LUT2 (Prop_lut2_I0_O)        0.053     8.577 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.464     9.041    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y171        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.316    21.879    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y171        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.446    22.325    
                         clock uncertainty           -0.085    22.240    
    SLICE_X91Y171        FDRE (Setup_fdre_C_CE)      -0.244    21.996    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         21.996    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                 12.955    

Slack (MET) :             13.019ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.428ns (16.246%)  route 2.206ns (83.754%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 21.881 - 16.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.431     6.345    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y170        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_fdre_C_Q)         0.269     6.614 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.669     7.283    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X90Y171        LUT4 (Prop_lut4_I0_O)        0.053     7.336 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.572     7.909    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X90Y171        LUT6 (Prop_lut6_I0_O)        0.053     7.962 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.563     8.524    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X90Y169        LUT2 (Prop_lut2_I0_O)        0.053     8.577 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.402     8.979    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.318    21.881    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X91Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.446    22.327    
                         clock uncertainty           -0.085    22.242    
    SLICE_X91Y169        FDRE (Setup_fdre_C_CE)      -0.244    21.998    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.998    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                 13.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[13]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.100ns (24.643%)  route 0.306ns (75.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X96Y154        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/Q
                         net (fo=1, routed)           0.306     2.823    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[13]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.643    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.078     2.721    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.100ns (22.356%)  route 0.347ns (77.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X95Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y156        FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/Q
                         net (fo=1, routed)           0.347     2.864    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[2]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.643    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[2])
                                                      0.078     2.721    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.207%)  route 0.053ns (36.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.558     2.411    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X81Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDPE (Prop_fdpe_C_Q)         0.091     2.502 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/Q
                         net (fo=1, routed)           0.053     2.555    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage1
    SLICE_X81Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.762     2.959    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X81Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
                         clock pessimism             -0.548     2.411    
    SLICE_X81Y161        FDPE (Hold_fdpe_C_D)        -0.006     2.405    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[9]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.118ns (25.704%)  route 0.341ns (74.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X98Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y157        FDRE (Prop_fdre_C_Q)         0.118     2.534 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/Q
                         net (fo=1, routed)           0.341     2.875    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[9]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.643    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.078     2.721    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[12]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.100ns (22.382%)  route 0.347ns (77.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y156       FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/Q
                         net (fo=1, routed)           0.347     2.864    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[12]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[12])
                                                      0.078     2.704    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.934%)  route 0.101ns (46.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.557     2.410    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X92Y168        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y168        FDRE (Prop_fdre_C_Q)         0.118     2.528 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.101     2.629    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s2
    SLICE_X93Y168        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.759     2.956    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X93Y168        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.535     2.421    
    SLICE_X93Y168        FDRE (Hold_fdre_C_D)         0.040     2.461    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.640%)  route 0.100ns (52.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.558     2.411    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X81Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDPE (Prop_fdpe_C_Q)         0.091     2.502 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/Q
                         net (fo=1, routed)           0.100     2.602    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage5
    SLICE_X81Y162        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.760     2.957    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X81Y162        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                         clock pessimism             -0.534     2.423    
    SLICE_X81Y162        FDPE (Hold_fdpe_C_D)         0.011     2.434    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.325%)  route 0.107ns (51.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.556     2.409    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X89Y168        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y168        FDRE (Prop_fdre_C_Q)         0.100     2.509 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.107     2.616    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X89Y168        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.758     2.955    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X89Y168        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.546     2.409    
    SLICE_X89Y168        FDRE (Hold_fdre_C_D)         0.033     2.442    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.259%)  route 0.161ns (61.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X96Y153        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.161     2.678    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X95Y153        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X95Y153        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.517     2.448    
    SLICE_X95Y153        FDRE (Hold_fdre_C_D)         0.040     2.488    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.814%)  route 0.178ns (58.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X95Y153        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y153        FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.178     2.695    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X94Y152        LUT4 (Prop_lut4_I3_O)        0.028     2.723 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.723    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0_n_0
    SLICE_X94Y152        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.769     2.966    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X94Y152        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.534     2.432    
    SLICE_X94Y152        FDRE (Hold_fdre_C_D)         0.087     2.519    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.600         16.000      14.400     BUFGCTRL_X0Y18      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X96Y153       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X96Y153       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X96Y153       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X92Y152       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X89Y168       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X89Y168       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X89Y168       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X89Y168       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         8.000       7.600      SLICE_X81Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         8.000       7.600      SLICE_X81Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         8.000       7.600      SLICE_X81Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X96Y153       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X96Y153       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X96Y153       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X92Y152       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X92Y152       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X92Y152       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X92Y152       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X92Y152       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X92Y152       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X92Y152       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X94Y152       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X93Y150       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X93Y152       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/clk_wiz_0/inst/clk_in1
  To Clock:  base_mb_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10_base_mb_clk_wiz_0_0
  To Clock:  clk_10_base_mb_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10_base_mb_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         16.000      14.400     BUFGCTRL_X0Y10   base_mb_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.700         16.000      15.300     SLICE_X47Y61     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X47Y61     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X47Y61     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X47Y61     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X47Y61     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_320_base_mb_clk_wiz_0_0
  To Clock:  clk_320_base_mb_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 base_mb_i/flash_control_0/inst/hs_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/flash_control_0/inst/ODDR_FLASH/D2
                            (rising edge-triggered cell ODDR clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.388ns (18.663%)  route 1.691ns (81.337%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 5.053 - 3.200 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.897     1.899    base_mb_i/flash_control_0/inst/hs_clk
    SLICE_X103Y34        FDRE                                         r  base_mb_i/flash_control_0/inst/hs_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDRE (Prop_fdre_C_Q)         0.269     2.168 f  base_mb_i/flash_control_0/inst/hs_count_reg[0]/Q
                         net (fo=6, routed)           0.605     2.773    base_mb_i/flash_control_0/inst/hs_count_reg__0[0]
    SLICE_X104Y34        LUT6 (Prop_lut6_I1_O)        0.053     2.826 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_4/O
                         net (fo=1, routed)           0.459     3.285    base_mb_i/flash_control_0/inst/ODDR_FLASH_i_4_n_0
    SLICE_X104Y34        LUT4 (Prop_lut4_I2_O)        0.066     3.351 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_2/O
                         net (fo=1, routed)           0.627     3.978    base_mb_i/flash_control_0/inst/pulse_f
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.851     5.053    base_mb_i/flash_control_0/inst/hs_clk
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/C
                         clock pessimism              0.086     5.139    
                         clock uncertainty           -0.071     5.068    
    OLOGIC_X1Y28         ODDR (Setup_oddr_C_D2)      -0.684     4.384    base_mb_i/flash_control_0/inst/ODDR_FLASH
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -3.978    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 base_mb_i/flash_control_0/inst/hs_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/flash_control_0/inst/ODDR_FLASH/D1
                            (rising edge-triggered cell ODDR clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.375ns (20.365%)  route 1.466ns (79.635%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 5.053 - 3.200 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.897     1.899    base_mb_i/flash_control_0/inst/hs_clk
    SLICE_X103Y34        FDRE                                         r  base_mb_i/flash_control_0/inst/hs_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDRE (Prop_fdre_C_Q)         0.269     2.168 f  base_mb_i/flash_control_0/inst/hs_count_reg[0]/Q
                         net (fo=6, routed)           0.592     2.760    base_mb_i/flash_control_0/inst/hs_count_reg__0[0]
    SLICE_X104Y34        LUT6 (Prop_lut6_I0_O)        0.053     2.813 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_3/O
                         net (fo=2, routed)           0.311     3.123    base_mb_i/flash_control_0/inst/ODDR_FLASH_i_3_n_0
    SLICE_X104Y34        LUT2 (Prop_lut2_I0_O)        0.053     3.176 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_1/O
                         net (fo=1, routed)           0.564     3.740    base_mb_i/flash_control_0/inst/ODDR_FLASH_i_1_n_0
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.851     5.053    base_mb_i/flash_control_0/inst/hs_clk
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/C
                         clock pessimism              0.086     5.139    
                         clock uncertainty           -0.071     5.068    
    OLOGIC_X1Y28         ODDR (Setup_oddr_C_D1)      -0.576     4.492    base_mb_i/flash_control_0/inst/ODDR_FLASH
  -------------------------------------------------------------------
                         required time                          4.492    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.322ns (17.480%)  route 1.520ns (82.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 4.738 - 3.200 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633     1.635    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X19Y77         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.269     1.904 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           0.857     2.761    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X19Y67         LUT2 (Prop_lut2_I0_O)        0.053     2.814 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.663     3.477    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X17Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.536     4.738    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X17Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]/C
                         clock pessimism              0.084     4.822    
                         clock uncertainty           -0.071     4.751    
    SLICE_X17Y60         FDRE (Setup_fdre_C_CE)      -0.244     4.507    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.322ns (17.480%)  route 1.520ns (82.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 4.738 - 3.200 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633     1.635    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X19Y77         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.269     1.904 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           0.857     2.761    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X19Y67         LUT2 (Prop_lut2_I0_O)        0.053     2.814 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.663     3.477    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X17Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.536     4.738    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X17Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[1]/C
                         clock pessimism              0.084     4.822    
                         clock uncertainty           -0.071     4.751    
    SLICE_X17Y60         FDRE (Setup_fdre_C_CE)      -0.244     4.507    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[1]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.322ns (17.480%)  route 1.520ns (82.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 4.738 - 3.200 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633     1.635    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X19Y77         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.269     1.904 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           0.857     2.761    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X19Y67         LUT2 (Prop_lut2_I0_O)        0.053     2.814 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.663     3.477    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X17Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.536     4.738    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X17Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/C
                         clock pessimism              0.084     4.822    
                         clock uncertainty           -0.071     4.751    
    SLICE_X17Y60         FDRE (Setup_fdre_C_CE)      -0.244     4.507    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.322ns (17.480%)  route 1.520ns (82.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 4.738 - 3.200 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633     1.635    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X19Y77         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.269     1.904 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           0.857     2.761    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X19Y67         LUT2 (Prop_lut2_I0_O)        0.053     2.814 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.663     3.477    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X17Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.536     4.738    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X17Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[3]/C
                         clock pessimism              0.084     4.822    
                         clock uncertainty           -0.071     4.751    
    SLICE_X17Y60         FDRE (Setup_fdre_C_CE)      -0.244     4.507    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[3]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.322ns (17.544%)  route 1.513ns (82.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 4.738 - 3.200 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633     1.635    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X19Y77         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.269     1.904 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           0.857     2.761    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X19Y67         LUT2 (Prop_lut2_I0_O)        0.053     2.814 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.657     3.470    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X16Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.536     4.738    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X16Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[11]/C
                         clock pessimism              0.084     4.822    
                         clock uncertainty           -0.071     4.751    
    SLICE_X16Y60         FDRE (Setup_fdre_C_CE)      -0.219     4.532    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[11]
  -------------------------------------------------------------------
                         required time                          4.532    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.322ns (17.544%)  route 1.513ns (82.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 4.738 - 3.200 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633     1.635    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X19Y77         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.269     1.904 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           0.857     2.761    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X19Y67         LUT2 (Prop_lut2_I0_O)        0.053     2.814 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.657     3.470    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X16Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.536     4.738    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X16Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]/C
                         clock pessimism              0.084     4.822    
                         clock uncertainty           -0.071     4.751    
    SLICE_X16Y60         FDRE (Setup_fdre_C_CE)      -0.219     4.532    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]
  -------------------------------------------------------------------
                         required time                          4.532    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.322ns (17.544%)  route 1.513ns (82.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 4.738 - 3.200 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633     1.635    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X19Y77         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.269     1.904 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           0.857     2.761    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X19Y67         LUT2 (Prop_lut2_I0_O)        0.053     2.814 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.657     3.470    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X16Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.536     4.738    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X16Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[19]/C
                         clock pessimism              0.084     4.822    
                         clock uncertainty           -0.071     4.751    
    SLICE_X16Y60         FDRE (Setup_fdre_C_CE)      -0.219     4.532    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[19]
  -------------------------------------------------------------------
                         required time                          4.532    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.322ns (17.544%)  route 1.513ns (82.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 4.738 - 3.200 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633     1.635    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X19Y77         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.269     1.904 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           0.857     2.761    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X19Y67         LUT2 (Prop_lut2_I0_O)        0.053     2.814 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.657     3.470    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X16Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.536     4.738    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X16Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[22]/C
                         clock pessimism              0.084     4.822    
                         clock uncertainty           -0.071     4.751    
    SLICE_X16Y60         FDRE (Setup_fdre_C_CE)      -0.219     4.532    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[22]
  -------------------------------------------------------------------
                         required time                          4.532    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  1.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.622     0.624    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/ET_clk
    SLICE_X19Y77         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.100     0.724 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.779    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg[0]
    SLICE_X19Y77         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.840     0.842    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/ET_clk
    SLICE_X19Y77         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/C
                         clock pessimism             -0.218     0.624    
    SLICE_X19Y77         FDRE (Hold_fdre_C_D)         0.047     0.671    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.604     0.606    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/ET_clk
    SLICE_X38Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.118     0.724 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.779    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg[0]
    SLICE_X38Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.823     0.825    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/ET_clk
    SLICE_X38Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]/C
                         clock pessimism             -0.219     0.606    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.042     0.648    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.867%)  route 0.105ns (51.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631     0.633    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X15Y60         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.100     0.733 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[4]/Q
                         net (fo=1, routed)           0.105     0.838    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[4]
    SLICE_X16Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.851     0.853    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X16Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[4]/C
                         clock pessimism             -0.188     0.665    
    SLICE_X16Y60         FDRE (Hold_fdre_C_D)         0.038     0.703    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.325%)  route 0.095ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631     0.633    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X13Y61         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.100     0.733 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[15]/Q
                         net (fo=1, routed)           0.095     0.828    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[15]
    SLICE_X15Y61         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.851     0.853    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X15Y61         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[15]/C
                         clock pessimism             -0.206     0.647    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.033     0.680    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.934%)  route 0.101ns (46.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631     0.633    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X14Y61         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.118     0.751 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[18]/Q
                         net (fo=1, routed)           0.101     0.852    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[18]
    SLICE_X15Y61         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.851     0.853    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X15Y61         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[18]/C
                         clock pessimism             -0.209     0.644    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.047     0.691    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.934%)  route 0.101ns (46.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.629     0.631    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X12Y64         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.118     0.749 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[22]/Q
                         net (fo=2, routed)           0.101     0.850    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[22]
    SLICE_X13Y63         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.848     0.850    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X13Y63         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[22]/C
                         clock pessimism             -0.206     0.644    
    SLICE_X13Y63         FDRE (Hold_fdre_C_D)         0.043     0.687    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.757%)  route 0.110ns (48.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631     0.633    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X12Y60         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.118     0.751 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[6]/Q
                         net (fo=2, routed)           0.110     0.861    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[6]
    SLICE_X15Y60         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.851     0.853    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X15Y60         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[6]/C
                         clock pessimism             -0.206     0.647    
    SLICE_X15Y60         FDRE (Hold_fdre_C_D)         0.043     0.690    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.419%)  route 0.099ns (45.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631     0.633    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X14Y61         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.118     0.751 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[13]/Q
                         net (fo=1, routed)           0.099     0.850    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[13]
    SLICE_X15Y61         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.851     0.853    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X15Y61         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[13]/C
                         clock pessimism             -0.209     0.644    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.032     0.676    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.419%)  route 0.099ns (45.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.627     0.629    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X14Y67         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.118     0.747 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[21]/Q
                         net (fo=1, routed)           0.099     0.846    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[21]
    SLICE_X15Y67         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.845     0.847    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X15Y67         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[21]/C
                         clock pessimism             -0.207     0.640    
    SLICE_X15Y67         FDRE (Hold_fdre_C_D)         0.032     0.672    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.843%)  route 0.151ns (60.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631     0.633    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X13Y60         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.100     0.733 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[8]/Q
                         net (fo=1, routed)           0.151     0.884    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[8]
    SLICE_X16Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.851     0.853    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X16Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/C
                         clock pessimism             -0.188     0.665    
    SLICE_X16Y60         FDRE (Hold_fdre_C_D)         0.045     0.710    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_320_base_mb_clk_wiz_0_0
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         3.200       1.600      BUFGCTRL_X0Y3    base_mb_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.200       1.951      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         3.200       1.951      OLOGIC_X1Y28     base_mb_i/flash_control_0/inst/ODDR_FLASH/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X15Y61     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[18]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X15Y61     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[20]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X15Y61     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[27]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X15Y67     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X16Y60     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X16Y60     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X16Y60     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.200       210.160    MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X13Y63     base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X103Y34    base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X103Y34    base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X104Y34    base_mb_i/flash_control_0/inst/hs_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X104Y34    base_mb_i/flash_control_0/inst/hs_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X38Y99     base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X15Y61     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X15Y61     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X15Y61     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X16Y60     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X17Y60     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X21Y61     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X16Y60     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X16Y60     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X15Y61     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X15Y61     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X15Y61     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X21Y61     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X15Y61     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X15Y61     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_mb_clk_wiz_0_0
  To Clock:  clkfbout_base_mb_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_mb_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         16.000      14.400     BUFGCTRL_X0Y9    base_mb_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/clk_wiz_1/inst/clk_in1
  To Clock:  base_mb_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 0.269ns (3.327%)  route 7.816ns (96.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.598     1.600    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X39Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.269     1.869 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=724, routed)         7.816     9.685    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X52Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.666    11.668    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X52Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/C
                         clock pessimism              0.012    11.680    
                         clock uncertainty           -0.081    11.599    
    SLICE_X52Y35         FDRE (Setup_fdre_C_R)       -0.367    11.232    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 0.269ns (3.327%)  route 7.816ns (96.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.598     1.600    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X39Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.269     1.869 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=724, routed)         7.816     9.685    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X52Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.666    11.668    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X52Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/C
                         clock pessimism              0.012    11.680    
                         clock uncertainty           -0.081    11.599    
    SLICE_X52Y35         FDRE (Setup_fdre_C_R)       -0.367    11.232    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 0.269ns (3.327%)  route 7.816ns (96.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.598     1.600    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X39Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.269     1.869 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=724, routed)         7.816     9.685    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X52Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.666    11.668    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X52Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]/C
                         clock pessimism              0.012    11.680    
                         clock uncertainty           -0.081    11.599    
    SLICE_X52Y35         FDRE (Setup_fdre_C_R)       -0.367    11.232    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 0.269ns (3.327%)  route 7.816ns (96.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.598     1.600    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X39Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.269     1.869 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=724, routed)         7.816     9.685    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X52Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.666    11.668    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X52Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/C
                         clock pessimism              0.012    11.680    
                         clock uncertainty           -0.081    11.599    
    SLICE_X52Y35         FDRE (Setup_fdre_C_R)       -0.367    11.232    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 0.269ns (3.328%)  route 7.814ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.598     1.600    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X39Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.269     1.869 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=724, routed)         7.814     9.683    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X53Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.666    11.668    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X53Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[11]/C
                         clock pessimism              0.012    11.680    
                         clock uncertainty           -0.081    11.599    
    SLICE_X53Y35         FDRE (Setup_fdre_C_R)       -0.367    11.232    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[11]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 0.269ns (3.328%)  route 7.814ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.598     1.600    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X39Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.269     1.869 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=724, routed)         7.814     9.683    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X53Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.666    11.668    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X53Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[18]/C
                         clock pessimism              0.012    11.680    
                         clock uncertainty           -0.081    11.599    
    SLICE_X53Y35         FDRE (Setup_fdre_C_R)       -0.367    11.232    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[18]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 0.269ns (3.328%)  route 7.814ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.598     1.600    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X39Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.269     1.869 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=724, routed)         7.814     9.683    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X53Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.666    11.668    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X53Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/C
                         clock pessimism              0.012    11.680    
                         clock uncertainty           -0.081    11.599    
    SLICE_X53Y35         FDRE (Setup_fdre_C_R)       -0.367    11.232    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 0.269ns (3.328%)  route 7.814ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.598     1.600    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X39Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.269     1.869 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=724, routed)         7.814     9.683    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X53Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.666    11.668    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X53Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/C
                         clock pessimism              0.012    11.680    
                         clock uncertainty           -0.081    11.599    
    SLICE_X53Y35         FDRE (Setup_fdre_C_R)       -0.367    11.232    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 0.269ns (3.420%)  route 7.596ns (96.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.598     1.600    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X39Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.269     1.869 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=724, routed)         7.596     9.465    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X52Y36         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.666    11.668    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X52Y36         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/C
                         clock pessimism              0.012    11.680    
                         clock uncertainty           -0.081    11.599    
    SLICE_X52Y36         FDRE (Setup_fdre_C_R)       -0.367    11.232    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 0.269ns (3.420%)  route 7.596ns (96.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.598     1.600    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X39Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.269     1.869 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=724, routed)         7.596     9.465    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X52Y36         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.666    11.668    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X52Y36         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]/C
                         clock pessimism              0.012    11.680    
                         clock uncertainty           -0.081    11.599    
    SLICE_X52Y36         FDRE (Setup_fdre_C_R)       -0.367    11.232    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  1.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.897%)  route 0.151ns (60.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.582     0.584    base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y77         FDRE                                         r  base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.100     0.684 r  base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=8, routed)           0.151     0.835    base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X56Y76         FDRE                                         r  base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.797     0.799    base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X56Y76         FDRE                                         r  base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism             -0.028     0.771    
    SLICE_X56Y76         FDRE (Hold_fdre_C_CE)        0.010     0.781    base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.605%)  route 0.216ns (68.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.632     0.634    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X99Y92         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.216     0.950    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X98Y90         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.852     0.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X98Y90         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.206     0.648    
    SLICE_X98Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     0.889    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.605%)  route 0.216ns (68.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.632     0.634    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X99Y92         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.216     0.950    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X98Y90         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.852     0.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X98Y90         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.206     0.648    
    SLICE_X98Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     0.889    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.605%)  route 0.216ns (68.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.632     0.634    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X99Y92         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.216     0.950    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X98Y90         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.852     0.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X98Y90         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.206     0.648    
    SLICE_X98Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     0.889    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.605%)  route 0.216ns (68.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.632     0.634    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X99Y92         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.216     0.950    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X98Y90         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.852     0.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X98Y90         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.206     0.648    
    SLICE_X98Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     0.889    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.605%)  route 0.216ns (68.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.632     0.634    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X99Y92         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.216     0.950    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X98Y90         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.852     0.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X98Y90         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.206     0.648    
    SLICE_X98Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     0.889    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.605%)  route 0.216ns (68.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.632     0.634    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X99Y92         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.216     0.950    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X98Y90         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.852     0.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X98Y90         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.206     0.648    
    SLICE_X98Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     0.889    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.605%)  route 0.216ns (68.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.632     0.634    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X99Y92         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.216     0.950    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X98Y90         RAMS32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.852     0.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X98Y90         RAMS32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
                         clock pessimism             -0.206     0.648    
    SLICE_X98Y90         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241     0.889    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.605%)  route 0.216ns (68.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.632     0.634    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X99Y92         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.216     0.950    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD2
    SLICE_X98Y90         RAMS32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.852     0.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X98Y90         RAMS32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
                         clock pessimism             -0.206     0.648    
    SLICE_X98Y90         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241     0.889    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ph_trig_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.118ns (40.434%)  route 0.174ns (59.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.541     0.543    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X58Y104        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDPE (Prop_fdpe_C_Q)         0.118     0.661 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/Q
                         net (fo=1, routed)           0.174     0.835    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ph_trig_async
    SLICE_X54Y101        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ph_trig_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.741     0.743    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X54Y101        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ph_trig_d1_reg/C
                         clock pessimism             -0.008     0.735    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.037     0.772    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ph_trig_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X5Y31     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X5Y31     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X4Y28     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X4Y28     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X1Y38     base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X1Y38     base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X1Y24     base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X1Y24     base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X2Y10     base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y69     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y69     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y69     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y69     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X44Y57     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X44Y57     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X44Y57     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X44Y57     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X38Y70     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X38Y70     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y62     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y62     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y68     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y68     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y68     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y68     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y72     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_21_21/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y72     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_21_21/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X22Y61     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X22Y61     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.587ns (13.705%)  route 3.696ns (86.295%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 6.282 - 5.000 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.453     1.455    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X91Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_fdre_C_Q)         0.269     1.724 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/Q
                         net (fo=2, routed)           0.915     2.639    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[235]
    SLICE_X76Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.692 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46/O
                         net (fo=1, routed)           1.115     3.808    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.053     3.861 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.475     4.335    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.388 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.135     4.523    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.576 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.242     4.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X58Y105        LUT6 (Prop_lut6_I3_O)        0.053     4.871 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.157     5.028    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X58Y105        LUT3 (Prop_lut3_I2_O)        0.053     5.081 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.657     5.738    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X55Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.280     6.282    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X55Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]/C
                         clock pessimism              0.010     6.292    
                         clock uncertainty           -0.073     6.219    
    SLICE_X55Y106        FDRE (Setup_fdre_C_R)       -0.367     5.852    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.587ns (13.705%)  route 3.696ns (86.295%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 6.282 - 5.000 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.453     1.455    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X91Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_fdre_C_Q)         0.269     1.724 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/Q
                         net (fo=2, routed)           0.915     2.639    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[235]
    SLICE_X76Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.692 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46/O
                         net (fo=1, routed)           1.115     3.808    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.053     3.861 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.475     4.335    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.388 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.135     4.523    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.576 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.242     4.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X58Y105        LUT6 (Prop_lut6_I3_O)        0.053     4.871 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.157     5.028    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X58Y105        LUT3 (Prop_lut3_I2_O)        0.053     5.081 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.657     5.738    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X55Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.280     6.282    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X55Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]/C
                         clock pessimism              0.010     6.292    
                         clock uncertainty           -0.073     6.219    
    SLICE_X55Y106        FDRE (Setup_fdre_C_R)       -0.367     5.852    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.587ns (13.705%)  route 3.696ns (86.295%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 6.282 - 5.000 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.453     1.455    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X91Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_fdre_C_Q)         0.269     1.724 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/Q
                         net (fo=2, routed)           0.915     2.639    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[235]
    SLICE_X76Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.692 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46/O
                         net (fo=1, routed)           1.115     3.808    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.053     3.861 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.475     4.335    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.388 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.135     4.523    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.576 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.242     4.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X58Y105        LUT6 (Prop_lut6_I3_O)        0.053     4.871 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.157     5.028    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X58Y105        LUT3 (Prop_lut3_I2_O)        0.053     5.081 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.657     5.738    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X55Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.280     6.282    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X55Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[3]/C
                         clock pessimism              0.010     6.292    
                         clock uncertainty           -0.073     6.219    
    SLICE_X55Y106        FDRE (Setup_fdre_C_R)       -0.367     5.852    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.587ns (13.705%)  route 3.696ns (86.295%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 6.282 - 5.000 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.453     1.455    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X91Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_fdre_C_Q)         0.269     1.724 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/Q
                         net (fo=2, routed)           0.915     2.639    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[235]
    SLICE_X76Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.692 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46/O
                         net (fo=1, routed)           1.115     3.808    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.053     3.861 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.475     4.335    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.388 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.135     4.523    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.576 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.242     4.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X58Y105        LUT6 (Prop_lut6_I3_O)        0.053     4.871 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.157     5.028    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X58Y105        LUT3 (Prop_lut3_I2_O)        0.053     5.081 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.657     5.738    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X55Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.280     6.282    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X55Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[4]/C
                         clock pessimism              0.010     6.292    
                         clock uncertainty           -0.073     6.219    
    SLICE_X55Y106        FDRE (Setup_fdre_C_R)       -0.367     5.852    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.587ns (13.848%)  route 3.652ns (86.152%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 6.282 - 5.000 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.453     1.455    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X91Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_fdre_C_Q)         0.269     1.724 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/Q
                         net (fo=2, routed)           0.915     2.639    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[235]
    SLICE_X76Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.692 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46/O
                         net (fo=1, routed)           1.115     3.808    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.053     3.861 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.475     4.335    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.388 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.135     4.523    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.576 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.242     4.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X58Y105        LUT6 (Prop_lut6_I3_O)        0.053     4.871 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.157     5.028    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X58Y105        LUT3 (Prop_lut3_I2_O)        0.053     5.081 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.613     5.694    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X54Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.280     6.282    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X54Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[2]/C
                         clock pessimism              0.010     6.292    
                         clock uncertainty           -0.073     6.219    
    SLICE_X54Y105        FDRE (Setup_fdre_C_R)       -0.344     5.875    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.875    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.587ns (13.848%)  route 3.652ns (86.152%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 6.282 - 5.000 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.453     1.455    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X91Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_fdre_C_Q)         0.269     1.724 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/Q
                         net (fo=2, routed)           0.915     2.639    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[235]
    SLICE_X76Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.692 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46/O
                         net (fo=1, routed)           1.115     3.808    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.053     3.861 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.475     4.335    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.388 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.135     4.523    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.576 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.242     4.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X58Y105        LUT6 (Prop_lut6_I3_O)        0.053     4.871 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.157     5.028    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X58Y105        LUT3 (Prop_lut3_I2_O)        0.053     5.081 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.613     5.694    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X54Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.280     6.282    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X54Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[5]/C
                         clock pessimism              0.010     6.292    
                         clock uncertainty           -0.073     6.219    
    SLICE_X54Y105        FDRE (Setup_fdre_C_R)       -0.344     5.875    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.875    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.587ns (13.848%)  route 3.652ns (86.152%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 6.282 - 5.000 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.453     1.455    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X91Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_fdre_C_Q)         0.269     1.724 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/Q
                         net (fo=2, routed)           0.915     2.639    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[235]
    SLICE_X76Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.692 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46/O
                         net (fo=1, routed)           1.115     3.808    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.053     3.861 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.475     4.335    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.388 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.135     4.523    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.576 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.242     4.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X58Y105        LUT6 (Prop_lut6_I3_O)        0.053     4.871 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.157     5.028    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X58Y105        LUT3 (Prop_lut3_I2_O)        0.053     5.081 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.613     5.694    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X54Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.280     6.282    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X54Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[6]/C
                         clock pessimism              0.010     6.292    
                         clock uncertainty           -0.073     6.219    
    SLICE_X54Y105        FDRE (Setup_fdre_C_R)       -0.344     5.875    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.875    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.587ns (13.848%)  route 3.652ns (86.152%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 6.282 - 5.000 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.453     1.455    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X91Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_fdre_C_Q)         0.269     1.724 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/Q
                         net (fo=2, routed)           0.915     2.639    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[235]
    SLICE_X76Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.692 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46/O
                         net (fo=1, routed)           1.115     3.808    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.053     3.861 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.475     4.335    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.388 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.135     4.523    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.576 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.242     4.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X58Y105        LUT6 (Prop_lut6_I3_O)        0.053     4.871 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.157     5.028    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X58Y105        LUT3 (Prop_lut3_I2_O)        0.053     5.081 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.613     5.694    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X54Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.280     6.282    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X54Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[7]/C
                         clock pessimism              0.010     6.292    
                         clock uncertainty           -0.073     6.219    
    SLICE_X54Y105        FDRE (Setup_fdre_C_R)       -0.344     5.875    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.875    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.587ns (14.456%)  route 3.473ns (85.544%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 6.282 - 5.000 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.453     1.455    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X91Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_fdre_C_Q)         0.269     1.724 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/Q
                         net (fo=2, routed)           0.915     2.639    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[235]
    SLICE_X76Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.692 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46/O
                         net (fo=1, routed)           1.115     3.808    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.053     3.861 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.475     4.335    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.388 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.135     4.523    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.576 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.242     4.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X58Y105        LUT6 (Prop_lut6_I3_O)        0.053     4.871 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.157     5.028    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X58Y105        LUT3 (Prop_lut3_I2_O)        0.053     5.081 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.434     5.515    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X55Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.280     6.282    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X55Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[0]/C
                         clock pessimism              0.010     6.292    
                         clock uncertainty           -0.073     6.219    
    SLICE_X55Y105        FDRE (Setup_fdre_C_R)       -0.367     5.852    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.587ns (14.456%)  route 3.473ns (85.544%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 6.282 - 5.000 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.453     1.455    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X91Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_fdre_C_Q)         0.269     1.724 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/Q
                         net (fo=2, routed)           0.915     2.639    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[235]
    SLICE_X76Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.692 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46/O
                         net (fo=1, routed)           1.115     3.808    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.053     3.861 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.475     4.335    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.388 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.135     4.523    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     4.576 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.242     4.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X58Y105        LUT6 (Prop_lut6_I3_O)        0.053     4.871 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.157     5.028    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X58Y105        LUT3 (Prop_lut3_I2_O)        0.053     5.081 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.434     5.515    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X55Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.280     6.282    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X55Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[1]/C
                         clock pessimism              0.010     6.292    
                         clock uncertainty           -0.073     6.219    
    SLICE_X55Y105        FDRE (Setup_fdre_C_R)       -0.367     5.852    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  0.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[233].ED/FDPE_ED2/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[233]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.146ns (50.199%)  route 0.145ns (49.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.633     0.635    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[233].ED/hs_clk
    SLICE_X90Y99         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[233].ED/FDPE_ED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDPE (Prop_fdpe_C_Q)         0.118     0.753 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[233].ED/FDPE_ED2/Q
                         net (fo=1, routed)           0.145     0.898    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[233].ED/Q3
    SLICE_X90Y100        LUT3 (Prop_lut3_I0_O)        0.028     0.926 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[233].ED/masked_chan_trig[233]_i_1/O
                         net (fo=1, routed)           0.000     0.926    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[233].ED_n_2
    SLICE_X90Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.781     0.783    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X90Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[233]/C
                         clock pessimism             -0.008     0.775    
    SLICE_X90Y100        FDRE (Hold_fdre_C_D)         0.087     0.862    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[233]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[197].ED/FDPE_ED0/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[197].ED/FDPE_ED1/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.102%)  route 0.156ns (60.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.634     0.636    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[197].ED/hs_clk
    SLICE_X96Y98         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[197].ED/FDPE_ED0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDPE (Prop_fdpe_C_Q)         0.100     0.736 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[197].ED/FDPE_ED0/Q
                         net (fo=1, routed)           0.156     0.892    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[197].ED/Q1
    SLICE_X96Y100        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[197].ED/FDPE_ED1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.782     0.784    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[197].ED/hs_clk
    SLICE_X96Y100        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[197].ED/FDPE_ED1/C
                         clock pessimism             -0.008     0.776    
    SLICE_X96Y100        FDPE (Hold_fdpe_C_D)         0.043     0.819    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[197].ED/FDPE_ED1
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[13].ED/FDPE_ED1/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[13].ED/FDPE_ED2/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.091ns (33.715%)  route 0.179ns (66.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.543     0.545    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[13].ED/hs_clk
    SLICE_X60Y101        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[13].ED/FDPE_ED1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDPE (Prop_fdpe_C_Q)         0.091     0.636 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[13].ED/FDPE_ED1/Q
                         net (fo=2, routed)           0.179     0.815    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[13].ED/Q2
    SLICE_X53Y102        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[13].ED/FDPE_ED2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.743     0.745    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[13].ED/hs_clk
    SLICE_X53Y102        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[13].ED/FDPE_ED2/C
                         clock pessimism             -0.008     0.737    
    SLICE_X53Y102        FDPE (Hold_fdpe_C_D)         0.003     0.740    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[13].ED/FDPE_ED2
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.198ns (55.551%)  route 0.158ns (44.449%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.533     0.535    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/hs_clk
    SLICE_X59Y119        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y119        FDRE (Prop_fdre_C_Q)         0.100     0.635 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[22]/Q
                         net (fo=2, routed)           0.158     0.793    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg_2[22]
    SLICE_X54Y119        LUT6 (Prop_lut6_I0_O)        0.028     0.821 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/dout[22]_i_4__3/O
                         net (fo=1, routed)           0.000     0.821    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/dout[22]_i_4__3_n_0
    SLICE_X54Y119        MUXF7 (Prop_muxf7_I0_O)      0.053     0.874 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/dout_reg[22]_i_2__3/O
                         net (fo=1, routed)           0.000     0.874    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/dout_reg[22]_i_2__3_n_0
    SLICE_X54Y119        MUXF8 (Prop_muxf8_I0_O)      0.017     0.891 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/dout_reg[22]_i_1__3/O
                         net (fo=1, routed)           0.000     0.891    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/D[22]
    SLICE_X54Y119        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.730     0.732    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/hs_clk
    SLICE_X54Y119        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[22]/C
                         clock pessimism             -0.008     0.724    
    SLICE_X54Y119        FDRE (Hold_fdre_C_D)         0.092     0.816    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.198ns (55.395%)  route 0.159ns (44.605%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.534     0.536    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/hs_clk
    SLICE_X59Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y118        FDRE (Prop_fdre_C_Q)         0.100     0.636 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[18]/Q
                         net (fo=2, routed)           0.159     0.795    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg_2[18]
    SLICE_X54Y118        LUT6 (Prop_lut6_I0_O)        0.028     0.823 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/dout[18]_i_4__3/O
                         net (fo=1, routed)           0.000     0.823    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/dout[18]_i_4__3_n_0
    SLICE_X54Y118        MUXF7 (Prop_muxf7_I0_O)      0.053     0.876 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/dout_reg[18]_i_2__3/O
                         net (fo=1, routed)           0.000     0.876    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/dout_reg[18]_i_2__3_n_0
    SLICE_X54Y118        MUXF8 (Prop_muxf8_I0_O)      0.017     0.893 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/dout_reg[18]_i_1__3/O
                         net (fo=1, routed)           0.000     0.893    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/D[18]
    SLICE_X54Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.731     0.733    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/hs_clk
    SLICE_X54Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[18]/C
                         clock pessimism             -0.008     0.725    
    SLICE_X54Y118        FDRE (Hold_fdre_C_D)         0.092     0.817    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_OR[6].ED/FDPE_ED2/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.171ns (55.978%)  route 0.134ns (44.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.600     0.602    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_OR[6].ED/hs_clk
    SLICE_X66Y99         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_OR[6].ED/FDPE_ED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDPE (Prop_fdpe_C_Q)         0.107     0.709 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_OR[6].ED/FDPE_ED2/Q
                         net (fo=1, routed)           0.134     0.843    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_OR[6].ED/Q3
    SLICE_X66Y100        LUT3 (Prop_lut3_I0_O)        0.064     0.907 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_OR[6].ED/masked_or_trig[6]_i_1/O
                         net (fo=1, routed)           0.000     0.907    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_OR[6].ED_n_0
    SLICE_X66Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.747     0.749    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X66Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[6]/C
                         clock pessimism             -0.008     0.741    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.087     0.828    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.222ns (53.569%)  route 0.192ns (46.431%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.547     0.549    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/hs_clk
    SLICE_X64Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.118     0.667 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[0]/Q
                         net (fo=2, routed)           0.192     0.859    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg_2[0]
    SLICE_X69Y99         LUT6 (Prop_lut6_I0_O)        0.028     0.887 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/dout[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[0]_0
    SLICE_X69Y99         MUXF7 (Prop_muxf7_I1_O)      0.059     0.946 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[0]_i_2__0/O
                         net (fo=1, routed)           0.000     0.946    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[0]_i_2__0_n_0
    SLICE_X69Y99         MUXF8 (Prop_muxf8_I0_O)      0.017     0.963 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.963    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/D[0]
    SLICE_X69Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.819     0.821    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/hs_clk
    SLICE_X69Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[0]/C
                         clock pessimism             -0.008     0.813    
    SLICE_X69Y99         FDRE (Hold_fdre_C_D)         0.070     0.883    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[85].ED/FDPE_ED0/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[85].ED/FDPE_ED1/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.395%)  route 0.160ns (61.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.605     0.607    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[85].ED/hs_clk
    SLICE_X37Y97         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[85].ED/FDPE_ED0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDPE (Prop_fdpe_C_Q)         0.100     0.707 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[85].ED/FDPE_ED0/Q
                         net (fo=1, routed)           0.160     0.867    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[85].ED/Q1
    SLICE_X39Y100        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[85].ED/FDPE_ED1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.751     0.753    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[85].ED/hs_clk
    SLICE_X39Y100        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[85].ED/FDPE_ED1/C
                         clock pessimism             -0.008     0.745    
    SLICE_X39Y100        FDPE (Hold_fdpe_C_D)         0.040     0.785    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[85].ED/FDPE_ED1
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[132].ED/FDPE_ED2/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.153%)  route 0.164ns (52.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.600     0.602    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[132].ED/hs_clk
    SLICE_X66Y99         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[132].ED/FDPE_ED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDPE (Prop_fdpe_C_Q)         0.118     0.720 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[132].ED/FDPE_ED2/Q
                         net (fo=1, routed)           0.164     0.884    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[132].ED/Q3_1
    SLICE_X66Y100        LUT3 (Prop_lut3_I0_O)        0.028     0.912 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[132].ED/masked_chan_trig[132]_i_1/O
                         net (fo=1, routed)           0.000     0.912    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[132].ED_n_0
    SLICE_X66Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.747     0.749    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X66Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[132]/C
                         clock pessimism             -0.008     0.741    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.087     0.828    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[132]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.198ns (54.090%)  route 0.168ns (45.910%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.532     0.534    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/hs_clk
    SLICE_X55Y120        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.100     0.634 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[21]/Q
                         net (fo=1, routed)           0.168     0.802    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[23]_i_2_1[21]
    SLICE_X58Y120        LUT6 (Prop_lut6_I3_O)        0.028     0.830 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout[21]_i_4/O
                         net (fo=1, routed)           0.000     0.830    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout[21]_i_4_n_0
    SLICE_X58Y120        MUXF7 (Prop_muxf7_I0_O)      0.053     0.883 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]_i_2/O
                         net (fo=1, routed)           0.000     0.883    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]_i_2_n_0
    SLICE_X58Y120        MUXF8 (Prop_muxf8_I0_O)      0.017     0.900 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.900    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]_i_1_n_0
    SLICE_X58Y120        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.729     0.731    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X58Y120        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/C
                         clock pessimism             -0.008     0.723    
    SLICE_X58Y120        FDRE (Hold_fdre_C_D)         0.092     0.815    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     BUFG/I                        n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0       base_mb_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         5.000       3.462      GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y0   base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_gt_common_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT1            n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2     base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X77Y157       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[1]/C
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X77Y157       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X92Y151       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X92Y150       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X92Y150       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X107Y149      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1            n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2     base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X92Y151       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X92Y150       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X92Y150       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X105Y149      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X100Y153      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X100Y153      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X100Y153      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X99Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X99Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X99Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X71Y119       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[2]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X71Y119       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[3]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X46Y135       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[12]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X46Y135       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[13]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X46Y135       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[14]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X46Y135       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[15]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X46Y136       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[16]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X46Y136       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[17]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X46Y136       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[18]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X46Y136       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_mb_clk_wiz_1_0
  To Clock:  clk_out3_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       94.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.442ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 0.555ns (10.525%)  route 4.718ns (89.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 101.529 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.633     1.635    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y160        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        FDRE (Prop_fdre_C_Q)         0.453     2.088 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           3.352     5.440    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/io1_i_sync
    SLICE_X61Y88         LUT4 (Prop_lut4_I2_O)        0.102     5.542 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/OTHER_RATIO_GENERATE.rx_shft_reg_s[7]_i_1/O
                         net (fo=3, routed)           1.366     6.908    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[7]_1[0]
    SLICE_X81Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.527   101.529    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X81Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/C
                         clock pessimism              0.000   101.529    
                         clock uncertainty           -0.147   101.382    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)       -0.032   101.350    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]
  -------------------------------------------------------------------
                         required time                        101.350    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 94.442    

Slack (MET) :             94.783ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 0.555ns (11.223%)  route 4.390ns (88.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 101.529 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.633     1.635    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y160        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        FDRE (Prop_fdre_C_Q)         0.453     2.088 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           3.352     5.440    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/io1_i_sync
    SLICE_X61Y88         LUT4 (Prop_lut4_I2_O)        0.102     5.542 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/OTHER_RATIO_GENERATE.rx_shft_reg_s[7]_i_1/O
                         net (fo=3, routed)           1.038     6.580    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[7]_1[0]
    SLICE_X80Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.527   101.529    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X80Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/C
                         clock pessimism              0.000   101.529    
                         clock uncertainty           -0.147   101.382    
    SLICE_X80Y84         FDRE (Setup_fdre_C_D)       -0.018   101.364    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]
  -------------------------------------------------------------------
                         required time                        101.364    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                 94.783    

Slack (MET) :             94.787ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.611ns (12.744%)  route 4.183ns (87.256%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 101.477 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.633     1.635    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y160        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        FDRE (Prop_fdre_C_Q)         0.453     2.088 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           3.352     5.440    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/io1_i_sync
    SLICE_X61Y88         LUT4 (Prop_lut4_I2_O)        0.102     5.542 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/OTHER_RATIO_GENERATE.rx_shft_reg_s[7]_i_1/O
                         net (fo=3, routed)           0.564     6.106    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[7][0]
    SLICE_X62Y89         LUT5 (Prop_lut5_I0_O)        0.056     6.162 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.267     6.429    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[0]
    SLICE_X64Y90         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475   101.477    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X64Y90         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.000   101.477    
                         clock uncertainty           -0.147   101.330    
    SLICE_X64Y90         FDRE (Setup_fdre_C_D)       -0.113   101.217    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                        101.217    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                 94.787    

Slack (MET) :             96.456ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.545ns (15.971%)  route 2.868ns (84.029%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 101.477 - 100.000 ) 
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.584     1.586    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X62Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.282     1.868 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=8, routed)           1.026     2.894    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/scndry_out
    SLICE_X71Y86         LUT3 (Prop_lut3_I1_O)        0.157     3.051 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_5/O
                         net (fo=3, routed)           0.774     3.824    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_0
    SLICE_X66Y88         LUT5 (Prop_lut5_I4_O)        0.053     3.877 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=9, routed)           1.068     4.946    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]
    SLICE_X65Y90         LUT5 (Prop_lut5_I1_O)        0.053     4.999 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[5]_i_1/O
                         net (fo=1, routed)           0.000     4.999    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[2]
    SLICE_X65Y90         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475   101.477    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X65Y90         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]/C
                         clock pessimism              0.091   101.568    
                         clock uncertainty           -0.147   101.421    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.034   101.455    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                        101.455    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                 96.456    

Slack (MET) :             96.459ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.545ns (15.980%)  route 2.866ns (84.020%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 101.477 - 100.000 ) 
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.584     1.586    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X62Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.282     1.868 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=8, routed)           1.026     2.894    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/scndry_out
    SLICE_X71Y86         LUT3 (Prop_lut3_I1_O)        0.157     3.051 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_5/O
                         net (fo=3, routed)           0.774     3.824    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_0
    SLICE_X66Y88         LUT5 (Prop_lut5_I4_O)        0.053     3.877 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=9, routed)           1.066     4.944    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]
    SLICE_X65Y90         LUT5 (Prop_lut5_I1_O)        0.053     4.997 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.997    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[5]
    SLICE_X65Y90         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475   101.477    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X65Y90         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/C
                         clock pessimism              0.091   101.568    
                         clock uncertainty           -0.147   101.421    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.035   101.456    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                        101.456    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 96.459    

Slack (MET) :             96.583ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.545ns (16.403%)  route 2.778ns (83.597%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 101.477 - 100.000 ) 
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.584     1.586    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X62Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.282     1.868 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=8, routed)           1.026     2.894    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/scndry_out
    SLICE_X71Y86         LUT3 (Prop_lut3_I1_O)        0.157     3.051 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_5/O
                         net (fo=3, routed)           0.774     3.824    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_0
    SLICE_X66Y88         LUT5 (Prop_lut5_I4_O)        0.053     3.877 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=9, routed)           0.978     4.856    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]
    SLICE_X64Y90         LUT5 (Prop_lut5_I1_O)        0.053     4.909 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.909    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[6]
    SLICE_X64Y90         FDSE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475   101.477    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X64Y90         FDSE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/C
                         clock pessimism              0.091   101.568    
                         clock uncertainty           -0.147   101.421    
    SLICE_X64Y90         FDSE (Setup_fdse_C_D)        0.071   101.492    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                        101.492    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                 96.583    

Slack (MET) :             96.721ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.649ns (21.913%)  route 2.313ns (78.087%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 101.473 - 100.000 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.586     1.588    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X65Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.246     1.834 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=19, routed)          1.073     2.907    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_reg_0
    SLICE_X71Y85         LUT4 (Prop_lut4_I1_O)        0.168     3.075 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_3/O
                         net (fo=1, routed)           0.318     3.392    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_3_n_0
    SLICE_X70Y84         LUT4 (Prop_lut4_I0_O)        0.169     3.561 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_2/O
                         net (fo=1, routed)           0.518     4.080    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_2_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.066     4.146 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_1/O
                         net (fo=1, routed)           0.404     4.550    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.471   101.473    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X65Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg/C
                         clock pessimism              0.091   101.564    
                         clock uncertainty           -0.147   101.417    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)       -0.146   101.271    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg
  -------------------------------------------------------------------
                         required time                        101.271    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                 96.721    

Slack (MET) :             96.771ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.507ns (18.829%)  route 2.186ns (81.171%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 101.477 - 100.000 ) 
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.588     1.590    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X69Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.246     1.836 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/Q
                         net (fo=2, routed)           0.860     2.696    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/scndry_vect_out[2]
    SLICE_X70Y84         LUT4 (Prop_lut4_I1_O)        0.155     2.851 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps[1]_i_2/O
                         net (fo=2, routed)           0.561     3.412    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]_1
    SLICE_X69Y84         LUT5 (Prop_lut5_I3_O)        0.053     3.465 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[3]_i_2/O
                         net (fo=2, routed)           0.357     3.822    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg_0
    SLICE_X69Y87         LUT5 (Prop_lut5_I1_O)        0.053     3.875 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[3]_i_1/O
                         net (fo=4, routed)           0.407     4.283    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[3]_i_1_n_0
    SLICE_X69Y87         FDSE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475   101.477    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X69Y87         FDSE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                         clock pessimism              0.091   101.568    
                         clock uncertainty           -0.147   101.421    
    SLICE_X69Y87         FDSE (Setup_fdse_C_S)       -0.367   101.054    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]
  -------------------------------------------------------------------
                         required time                        101.054    
                         arrival time                          -4.283    
  -------------------------------------------------------------------
                         slack                                 96.771    

Slack (MET) :             96.771ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.507ns (18.829%)  route 2.186ns (81.171%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 101.477 - 100.000 ) 
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.588     1.590    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X69Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.246     1.836 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/Q
                         net (fo=2, routed)           0.860     2.696    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/scndry_vect_out[2]
    SLICE_X70Y84         LUT4 (Prop_lut4_I1_O)        0.155     2.851 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps[1]_i_2/O
                         net (fo=2, routed)           0.561     3.412    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]_1
    SLICE_X69Y84         LUT5 (Prop_lut5_I3_O)        0.053     3.465 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[3]_i_2/O
                         net (fo=2, routed)           0.357     3.822    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg_0
    SLICE_X69Y87         LUT5 (Prop_lut5_I1_O)        0.053     3.875 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[3]_i_1/O
                         net (fo=4, routed)           0.407     4.283    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[3]_i_1_n_0
    SLICE_X69Y87         FDSE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475   101.477    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X69Y87         FDSE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[1]/C
                         clock pessimism              0.091   101.568    
                         clock uncertainty           -0.147   101.421    
    SLICE_X69Y87         FDSE (Setup_fdse_C_S)       -0.367   101.054    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[1]
  -------------------------------------------------------------------
                         required time                        101.054    
                         arrival time                          -4.283    
  -------------------------------------------------------------------
                         slack                                 96.771    

Slack (MET) :             96.771ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.507ns (18.829%)  route 2.186ns (81.171%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 101.477 - 100.000 ) 
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.588     1.590    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X69Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.246     1.836 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/Q
                         net (fo=2, routed)           0.860     2.696    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/scndry_vect_out[2]
    SLICE_X70Y84         LUT4 (Prop_lut4_I1_O)        0.155     2.851 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps[1]_i_2/O
                         net (fo=2, routed)           0.561     3.412    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]_1
    SLICE_X69Y84         LUT5 (Prop_lut5_I3_O)        0.053     3.465 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[3]_i_2/O
                         net (fo=2, routed)           0.357     3.822    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg_0
    SLICE_X69Y87         LUT5 (Prop_lut5_I1_O)        0.053     3.875 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[3]_i_1/O
                         net (fo=4, routed)           0.407     4.283    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[3]_i_1_n_0
    SLICE_X69Y87         FDSE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475   101.477    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X69Y87         FDSE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[2]/C
                         clock pessimism              0.091   101.568    
                         clock uncertainty           -0.147   101.421    
    SLICE_X69Y87         FDSE (Setup_fdse_C_S)       -0.367   101.054    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[2]
  -------------------------------------------------------------------
                         required time                        101.054    
                         arrival time                          -4.283    
  -------------------------------------------------------------------
                         slack                                 96.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.596     0.598    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X73Y85         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDRE (Prop_fdre_C_Q)         0.100     0.698 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/Q
                         net (fo=1, routed)           0.055     0.753    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Soft_Reset_frm_axi_d1
    SLICE_X73Y85         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.814     0.816    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X73Y85         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                         clock pessimism             -0.218     0.598    
    SLICE_X73Y85         FDRE (Hold_fdre_C_D)         0.049     0.647    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.596     0.598    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X65Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.100     0.698 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.753    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X65Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.814     0.816    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X65Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.218     0.598    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.047     0.645    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.594     0.596    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC/ext_spi_clk
    SLICE_X65Y85         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.100     0.696 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.751    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X65Y85         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.811     0.813    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC/ext_spi_clk
    SLICE_X65Y85         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.217     0.596    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.047     0.643    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.596     0.598    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X63Y89         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.100     0.698 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055     0.753    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_2
    SLICE_X63Y89         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.814     0.816    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X63Y89         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.218     0.598    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.047     0.645    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.596     0.598    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X73Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y86         FDRE (Prop_fdre_C_Q)         0.100     0.698 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.753    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X73Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.814     0.816    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X73Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.218     0.598    
    SLICE_X73Y86         FDRE (Hold_fdre_C_D)         0.047     0.645    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.597     0.599    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
    SLICE_X69Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.100     0.699 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.754    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X69Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.816     0.818    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
    SLICE_X69Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.219     0.599    
    SLICE_X69Y88         FDRE (Hold_fdre_C_D)         0.047     0.646    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/ext_spi_clk
    SLICE_X63Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.100     0.697 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.752    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X63Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.812     0.814    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/ext_spi_clk
    SLICE_X63Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.217     0.597    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.047     0.644    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X69Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDRE (Prop_fdre_C_Q)         0.100     0.697 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055     0.752    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/s_level_out_bus_d2_0
    SLICE_X69Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.813     0.815    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X69Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.218     0.597    
    SLICE_X69Y86         FDRE (Hold_fdre_C_D)         0.047     0.644    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.596     0.598    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X71Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y87         FDRE (Prop_fdre_C_Q)         0.100     0.698 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055     0.753    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/s_level_out_bus_d2_3
    SLICE_X71Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.814     0.816    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X71Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.218     0.598    
    SLICE_X71Y87         FDRE (Hold_fdre_C_D)         0.047     0.645    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.601     0.603    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X37Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.100     0.703 r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.758    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.819     0.821    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X37Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.218     0.603    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.047     0.650    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         100.000     98.400     BUFGCTRL_X0Y1    base_mb_i/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.249         100.000     98.751     ILOGIC_X0Y160    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X37Y62     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X37Y62     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X36Y61     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X36Y61     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X45Y62     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X45Y62     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X50Y62     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X50Y62     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X36Y61     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X36Y61     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X45Y62     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X45Y62     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X71Y84     base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X71Y84     base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[4]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X50Y62     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X50Y62     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X52Y62     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X52Y62     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X52Y62     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X52Y62     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X53Y57     base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X53Y57     base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ext_fbo
  To Clock:  clk_ext_fbo

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ext_fbo
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         100.000     98.400     BUFGCTRL_X0Y12   base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_clk_ext_buf_fb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ext_mul
  To Clock:  clk_ext_mul

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ext_mul
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         16.000      14.400     BUFGCTRL_X0Y13   base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_clk_ext_buf_o/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_mb_clk_wiz_1_0
  To Clock:  clkfbout_base_mb_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         16.000      14.400     BUFGCTRL_X0Y11   base_mb_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.554ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.895ns  (logic 0.388ns (20.478%)  route 1.507ns (79.522%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 36.437 - 33.333 ) 
    Source Clock Delay      (SCD):    3.476ns = ( 20.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.758    18.424    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.544 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    20.142    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y57         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.272    20.414 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.349    20.764    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.053    20.817 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.871    21.687    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.063    21.750 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.287    22.037    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X34Y52         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    34.836    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.949 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.488    36.437    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y52         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.352    36.789    
                         clock uncertainty           -0.035    36.753    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)       -0.162    36.591    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.591    
                         arrival time                         -22.037    
  -------------------------------------------------------------------
                         slack                                 14.554    

Slack (MET) :             14.614ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.375ns (21.368%)  route 1.380ns (78.632%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 19.769 - 16.667 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.758     1.758    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.878 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.597     3.475    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X35Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.269     3.744 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.726     4.470    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X36Y57         LUT6 (Prop_lut6_I4_O)        0.053     4.523 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.306     4.829    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.053     4.882 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.348     5.230    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X34Y57         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    18.169    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    18.282 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.487    19.769    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y57         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.352    20.121    
                         clock uncertainty           -0.035    20.086    
    SLICE_X34Y57         FDRE (Setup_fdre_C_CE)      -0.242    19.844    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.844    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                 14.614    

Slack (MET) :             14.934ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.704ns  (logic 0.378ns (22.184%)  route 1.326ns (77.816%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 36.435 - 33.333 ) 
    Source Clock Delay      (SCD):    3.476ns = ( 20.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.758    18.424    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.544 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    20.142    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y57         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.272    20.414 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.770    21.184    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X32Y59         LUT6 (Prop_lut6_I4_O)        0.053    21.237 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.556    21.793    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.053    21.846 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.846    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X31Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    34.836    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.949 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.486    36.435    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.346    36.781    
                         clock uncertainty           -0.035    36.745    
    SLICE_X31Y59         FDCE (Setup_fdce_C_D)        0.035    36.780    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                         -21.846    
  -------------------------------------------------------------------
                         slack                                 14.934    

Slack (MET) :             14.948ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.691ns  (logic 0.378ns (22.353%)  route 1.313ns (77.647%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 36.436 - 33.333 ) 
    Source Clock Delay      (SCD):    3.476ns = ( 20.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.758    18.424    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.544 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    20.142    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y57         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.272    20.414 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.349    20.764    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.053    20.817 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.964    21.780    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.053    21.833 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.833    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    34.836    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.949 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.487    36.436    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.346    36.782    
                         clock uncertainty           -0.035    36.746    
    SLICE_X37Y51         FDCE (Setup_fdce_C_D)        0.035    36.781    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.781    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 14.948    

Slack (MET) :             14.954ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.685ns  (logic 0.378ns (22.429%)  route 1.307ns (77.571%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 36.436 - 33.333 ) 
    Source Clock Delay      (SCD):    3.476ns = ( 20.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.758    18.424    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.544 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    20.142    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y57         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.272    20.414 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.349    20.764    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.053    20.817 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.958    21.775    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y51         LUT2 (Prop_lut2_I0_O)        0.053    21.828 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.828    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    34.836    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.949 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.487    36.436    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.346    36.782    
                         clock uncertainty           -0.035    36.746    
    SLICE_X37Y51         FDCE (Setup_fdce_C_D)        0.035    36.781    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.781    
                         arrival time                         -21.828    
  -------------------------------------------------------------------
                         slack                                 14.954    

Slack (MET) :             14.962ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.705ns  (logic 0.392ns (22.991%)  route 1.313ns (77.009%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 36.436 - 33.333 ) 
    Source Clock Delay      (SCD):    3.476ns = ( 20.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.758    18.424    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.544 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    20.142    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y57         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.272    20.414 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.349    20.764    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.053    20.817 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.964    21.780    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.067    21.847 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.847    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    34.836    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.949 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.487    36.436    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.346    36.782    
                         clock uncertainty           -0.035    36.746    
    SLICE_X37Y51         FDCE (Setup_fdce_C_D)        0.063    36.809    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.809    
                         arrival time                         -21.847    
  -------------------------------------------------------------------
                         slack                                 14.962    

Slack (MET) :             14.971ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.696ns  (logic 0.389ns (22.932%)  route 1.307ns (77.068%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 36.436 - 33.333 ) 
    Source Clock Delay      (SCD):    3.476ns = ( 20.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.758    18.424    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.544 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    20.142    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y57         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.272    20.414 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.349    20.764    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.053    20.817 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.958    21.775    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.064    21.839 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.839    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    34.836    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.949 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.487    36.436    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.346    36.782    
                         clock uncertainty           -0.035    36.746    
    SLICE_X37Y51         FDCE (Setup_fdce_C_D)        0.063    36.809    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.809    
                         arrival time                         -21.839    
  -------------------------------------------------------------------
                         slack                                 14.971    

Slack (MET) :             15.075ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.562ns  (logic 0.378ns (24.201%)  route 1.184ns (75.799%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 36.435 - 33.333 ) 
    Source Clock Delay      (SCD):    3.476ns = ( 20.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.758    18.424    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.544 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    20.142    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y57         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.272    20.414 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.770    21.184    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X32Y59         LUT6 (Prop_lut6_I4_O)        0.053    21.237 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.414    21.651    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.053    21.704 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.704    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X31Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    34.836    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.949 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.486    36.435    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.346    36.781    
                         clock uncertainty           -0.035    36.745    
    SLICE_X31Y59         FDCE (Setup_fdce_C_D)        0.034    36.779    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                         -21.704    
  -------------------------------------------------------------------
                         slack                                 15.075    

Slack (MET) :             15.095ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.543ns  (logic 0.378ns (24.493%)  route 1.165ns (75.507%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 36.436 - 33.333 ) 
    Source Clock Delay      (SCD):    3.476ns = ( 20.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.758    18.424    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.544 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    20.142    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y57         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.272    20.414 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.349    20.764    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.053    20.817 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.816    21.633    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.053    21.686 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.686    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    34.836    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.949 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.487    36.436    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.346    36.782    
                         clock uncertainty           -0.035    36.746    
    SLICE_X37Y51         FDCE (Setup_fdce_C_D)        0.034    36.780    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                         -21.686    
  -------------------------------------------------------------------
                         slack                                 15.095    

Slack (MET) :             15.108ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.559ns  (logic 0.394ns (25.268%)  route 1.165ns (74.732%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 36.436 - 33.333 ) 
    Source Clock Delay      (SCD):    3.476ns = ( 20.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.758    18.424    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.544 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    20.142    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y57         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.272    20.414 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.349    20.764    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.053    20.817 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.816    21.633    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.069    21.702 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.702    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    34.836    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.949 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.487    36.436    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.346    36.782    
                         clock uncertainty           -0.035    36.746    
    SLICE_X37Y51         FDCE (Setup_fdce_C_D)        0.063    36.809    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.809    
                         arrival time                         -21.702    
  -------------------------------------------------------------------
                         slack                                 15.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.490%)  route 0.160ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.788     0.788    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.814 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.658     1.472    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X35Y48         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.100     1.572 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.160     1.732    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X35Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.950 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.775    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.164     1.611    
    SLICE_X35Y51         FDCE (Hold_fdce_C_D)         0.049     1.660    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.611%)  route 0.213ns (64.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.788     0.788    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.814 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.643     1.457    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDCE (Prop_fdce_C_Q)         0.118     1.575 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.213     1.788    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X59Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.950 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.878     1.828    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.184     1.644    
    SLICE_X59Y34         FDCE (Hold_fdce_C_D)         0.040     1.684    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.788     0.788    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.814 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.594     1.408    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X53Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDCE (Prop_fdce_C_Q)         0.100     1.508 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.563    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X53Y58         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.950 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.813     1.763    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X53Y58         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.355     1.408    
    SLICE_X53Y58         FDPE (Hold_fdpe_C_D)         0.047     1.455    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.695%)  route 0.076ns (37.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.788     0.788    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.814 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.605     1.419    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE (Prop_fdce_C_Q)         0.100     1.519 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/Q
                         net (fo=3, routed)           0.076     1.595    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__0__0[1]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.028     1.623 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]__0_i_2/O
                         net (fo=1, routed)           0.000     1.623    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[5]
    SLICE_X31Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.950 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.774    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
                         clock pessimism             -0.344     1.430    
    SLICE_X31Y58         FDCE (Hold_fdce_C_D)         0.060     1.490    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.984%)  route 0.113ns (53.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.788     0.788    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.814 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.645     1.459    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y33         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.100     1.559 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.113     1.672    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X62Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.950 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.882     1.832    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.360     1.472    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.059     1.531    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.559%)  route 0.115ns (53.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.788     0.788    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.814 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.605     1.419    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.100     1.519 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/Q
                         net (fo=3, routed)           0.115     1.634    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun
    SLICE_X33Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.950 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.773    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X33Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                         clock pessimism             -0.324     1.449    
    SLICE_X33Y59         FDCE (Hold_fdce_C_D)         0.040     1.489    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.063%)  route 0.096ns (48.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.788     0.788    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.814 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.606     1.420    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X35Y50         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.100     1.520 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.096     1.616    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X35Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.950 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.775    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y51         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.341     1.434    
    SLICE_X35Y51         FDCE (Hold_fdce_C_D)         0.033     1.467    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.663%)  route 0.124ns (55.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.788     0.788    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.814 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.605     1.419    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.100     1.519 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/Q
                         net (fo=3, routed)           0.124     1.643    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg_n_0
    SLICE_X33Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.950 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.773    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X33Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
                         clock pessimism             -0.324     1.449    
    SLICE_X33Y59         FDCE (Hold_fdce_C_D)         0.038     1.487    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.107%)  route 0.112ns (52.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.788     0.788    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.814 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.647     1.461    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDCE (Prop_fdce_C_Q)         0.100     1.561 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.112     1.673    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X66Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.950 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.884     1.834    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X66Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.362     1.472    
    SLICE_X66Y34         FDCE (Hold_fdce_C_D)         0.045     1.517    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/D
                            (rising edge-triggered cell SRL16E clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.094%)  route 0.163ns (61.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.788     0.788    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.814 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.592     1.406    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X55Y57         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.100     1.506 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.163     1.668    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X54Y57         SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.950 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.811     1.761    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X54Y57         SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
                         clock pessimism             -0.344     1.417    
    SLICE_X54Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.511    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.600         33.333      31.733     BUFGCTRL_X0Y7  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X33Y61   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X33Y61   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X34Y59   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X31Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X32Y60   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X39Y57   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X37Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X37Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X37Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y51   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y51   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y50   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y50   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y50   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y50   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y50   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y50   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X54Y57   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X54Y57   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X54Y57   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X46Y41   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.780         16.666      15.886     SLICE_X46Y41   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.780         16.666      15.886     SLICE_X46Y43   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.780         16.666      15.886     SLICE_X46Y44   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.780         16.666      15.886     SLICE_X46Y45   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.780         16.666      15.886     SLICE_X46Y47   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.780         16.666      15.886     SLICE_X46Y48   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.219ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.264ns  (logic 0.431ns (13.207%)  route 2.833ns (86.793%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 36.645 - 33.333 ) 
    Source Clock Delay      (SCD):    3.492ns = ( 20.158 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.774    18.440    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.560 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598    20.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X35Y57         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.272    20.430 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.821    21.251    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y56         LUT3 (Prop_lut3_I1_O)        0.053    21.304 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.473    21.777    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I0_O)        0.053    21.830 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.555    22.385    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.053    22.438 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.984    23.422    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y42         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.518    34.851    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.964 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.645    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y42         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.275    36.920    
                         clock uncertainty           -0.035    36.884    
    SLICE_X33Y42         FDCE (Setup_fdce_C_CE)      -0.244    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -23.422    
  -------------------------------------------------------------------
                         slack                                 13.219    

Slack (MET) :             13.231ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.252ns  (logic 0.431ns (13.255%)  route 2.821ns (86.745%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 36.645 - 33.333 ) 
    Source Clock Delay      (SCD):    3.492ns = ( 20.158 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.774    18.440    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.560 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598    20.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X35Y57         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.272    20.430 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.821    21.251    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y56         LUT3 (Prop_lut3_I1_O)        0.053    21.304 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.473    21.777    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I0_O)        0.053    21.830 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.555    22.385    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.053    22.438 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.972    23.410    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.518    34.851    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.964 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.645    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.275    36.920    
                         clock uncertainty           -0.035    36.884    
    SLICE_X35Y41         FDCE (Setup_fdce_C_CE)      -0.244    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -23.410    
  -------------------------------------------------------------------
                         slack                                 13.231    

Slack (MET) :             13.330ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.152ns  (logic 0.431ns (13.673%)  route 2.721ns (86.327%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 36.645 - 33.333 ) 
    Source Clock Delay      (SCD):    3.492ns = ( 20.158 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.774    18.440    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.560 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598    20.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X35Y57         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.272    20.430 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.821    21.251    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y56         LUT3 (Prop_lut3_I1_O)        0.053    21.304 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.473    21.777    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I0_O)        0.053    21.830 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.555    22.385    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.053    22.438 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.872    23.310    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y42         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.518    34.851    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.964 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.645    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y42         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.275    36.920    
                         clock uncertainty           -0.035    36.884    
    SLICE_X34Y42         FDCE (Setup_fdce_C_CE)      -0.244    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -23.310    
  -------------------------------------------------------------------
                         slack                                 13.330    

Slack (MET) :             13.330ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.152ns  (logic 0.431ns (13.673%)  route 2.721ns (86.327%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 36.645 - 33.333 ) 
    Source Clock Delay      (SCD):    3.492ns = ( 20.158 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.774    18.440    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.560 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598    20.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X35Y57         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.272    20.430 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.821    21.251    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y56         LUT3 (Prop_lut3_I1_O)        0.053    21.304 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.473    21.777    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I0_O)        0.053    21.830 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.555    22.385    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.053    22.438 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.872    23.310    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y42         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.518    34.851    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.964 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.645    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y42         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.275    36.920    
                         clock uncertainty           -0.035    36.884    
    SLICE_X34Y42         FDCE (Setup_fdce_C_CE)      -0.244    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -23.310    
  -------------------------------------------------------------------
                         slack                                 13.330    

Slack (MET) :             13.330ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.152ns  (logic 0.431ns (13.673%)  route 2.721ns (86.327%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 36.645 - 33.333 ) 
    Source Clock Delay      (SCD):    3.492ns = ( 20.158 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.774    18.440    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.560 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598    20.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X35Y57         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.272    20.430 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.821    21.251    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y56         LUT3 (Prop_lut3_I1_O)        0.053    21.304 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.473    21.777    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I0_O)        0.053    21.830 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.555    22.385    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.053    22.438 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.872    23.310    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y42         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.518    34.851    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.964 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.645    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y42         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.275    36.920    
                         clock uncertainty           -0.035    36.884    
    SLICE_X34Y42         FDCE (Setup_fdce_C_CE)      -0.244    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -23.310    
  -------------------------------------------------------------------
                         slack                                 13.330    

Slack (MET) :             13.330ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.152ns  (logic 0.431ns (13.673%)  route 2.721ns (86.327%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 36.645 - 33.333 ) 
    Source Clock Delay      (SCD):    3.492ns = ( 20.158 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.774    18.440    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.560 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598    20.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X35Y57         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.272    20.430 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.821    21.251    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y56         LUT3 (Prop_lut3_I1_O)        0.053    21.304 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.473    21.777    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I0_O)        0.053    21.830 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.555    22.385    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.053    22.438 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.872    23.310    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y42         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.518    34.851    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.964 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.645    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y42         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.275    36.920    
                         clock uncertainty           -0.035    36.884    
    SLICE_X34Y42         FDCE (Setup_fdce_C_CE)      -0.244    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -23.310    
  -------------------------------------------------------------------
                         slack                                 13.330    

Slack (MET) :             13.342ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.141ns  (logic 0.431ns (13.724%)  route 2.710ns (86.276%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 36.645 - 33.333 ) 
    Source Clock Delay      (SCD):    3.492ns = ( 20.158 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.774    18.440    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.560 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598    20.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X35Y57         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.272    20.430 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.821    21.251    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y56         LUT3 (Prop_lut3_I1_O)        0.053    21.304 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.473    21.777    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I0_O)        0.053    21.830 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.555    22.385    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.053    22.438 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.861    23.299    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.518    34.851    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.964 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.645    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.275    36.920    
                         clock uncertainty           -0.035    36.884    
    SLICE_X35Y43         FDCE (Setup_fdce_C_CE)      -0.244    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                 13.342    

Slack (MET) :             13.448ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.034ns  (logic 0.431ns (14.204%)  route 2.603ns (85.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 36.645 - 33.333 ) 
    Source Clock Delay      (SCD):    3.492ns = ( 20.158 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.774    18.440    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.560 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598    20.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X35Y57         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.272    20.430 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.821    21.251    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y56         LUT3 (Prop_lut3_I1_O)        0.053    21.304 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.473    21.777    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I0_O)        0.053    21.830 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.555    22.385    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.053    22.438 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.755    23.193    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y44         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.518    34.851    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.964 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.645    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y44         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.275    36.920    
                         clock uncertainty           -0.035    36.884    
    SLICE_X34Y44         FDCE (Setup_fdce_C_CE)      -0.244    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -23.193    
  -------------------------------------------------------------------
                         slack                                 13.448    

Slack (MET) :             13.475ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.007ns  (logic 0.431ns (14.332%)  route 2.576ns (85.668%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 36.645 - 33.333 ) 
    Source Clock Delay      (SCD):    3.492ns = ( 20.158 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.774    18.440    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.560 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598    20.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X35Y57         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.272    20.430 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.821    21.251    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y56         LUT3 (Prop_lut3_I1_O)        0.053    21.304 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.473    21.777    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I0_O)        0.053    21.830 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.555    22.385    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.053    22.438 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.727    23.165    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X33Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.518    34.851    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.964 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.645    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.275    36.920    
                         clock uncertainty           -0.035    36.884    
    SLICE_X33Y43         FDCE (Setup_fdce_C_CE)      -0.244    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -23.165    
  -------------------------------------------------------------------
                         slack                                 13.475    

Slack (MET) :             13.475ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.007ns  (logic 0.431ns (14.332%)  route 2.576ns (85.668%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 36.645 - 33.333 ) 
    Source Clock Delay      (SCD):    3.492ns = ( 20.158 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.774    18.440    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.560 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598    20.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X35Y57         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.272    20.430 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.821    21.251    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y56         LUT3 (Prop_lut3_I1_O)        0.053    21.304 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.473    21.777    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I0_O)        0.053    21.830 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.555    22.385    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.053    22.438 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.727    23.165    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X33Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.518    34.851    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.964 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.645    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.275    36.920    
                         clock uncertainty           -0.035    36.884    
    SLICE_X33Y43         FDCE (Setup_fdce_C_CE)      -0.244    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -23.165    
  -------------------------------------------------------------------
                         slack                                 13.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.100%)  route 0.150ns (53.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.809     0.809    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.835 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.603     1.438    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.100     1.538 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.150     1.687    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.028     1.715 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.715    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X36Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.941     0.941    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.971 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.822     1.793    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.355     1.438    
    SLICE_X36Y59         FDCE (Hold_fdce_C_D)         0.060     1.498    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.621%)  route 0.195ns (60.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.809     0.809    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.835 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.603     1.438    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.100     1.538 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.195     1.733    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.028     1.761 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.761    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X36Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.941     0.941    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.971 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.822     1.793    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.355     1.438    
    SLICE_X36Y59         FDCE (Hold_fdce_C_D)         0.060     1.498    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.160ns (44.942%)  route 0.196ns (55.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.809     0.809    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.835 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.603     1.438    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.091     1.529 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.196     1.725    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.069     1.794 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X36Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.941     0.941    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.971 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.822     1.793    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y59         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.355     1.438    
    SLICE_X36Y59         FDCE (Hold_fdce_C_D)         0.075     1.513    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.504ns  (logic 0.135ns (26.780%)  route 0.369ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 18.460 - 16.667 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 18.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.809    17.475    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.501 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.600    18.101    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X45Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.107    18.208 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.405    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.028    18.433 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.173    18.605    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.941    17.607    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.637 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.823    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.136    
    SLICE_X34Y58         FDCE (Hold_fdce_C_CE)        0.018    18.154    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.154    
                         arrival time                          18.605    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.504ns  (logic 0.135ns (26.780%)  route 0.369ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 18.460 - 16.667 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 18.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.809    17.475    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.501 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.600    18.101    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X45Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.107    18.208 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.405    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.028    18.433 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.173    18.605    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.941    17.607    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.637 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.823    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.136    
    SLICE_X34Y58         FDCE (Hold_fdce_C_CE)        0.018    18.154    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.154    
                         arrival time                          18.605    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.504ns  (logic 0.135ns (26.780%)  route 0.369ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 18.460 - 16.667 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 18.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.809    17.475    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.501 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.600    18.101    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X45Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.107    18.208 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.405    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.028    18.433 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.173    18.605    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.941    17.607    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.637 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.823    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.136    
    SLICE_X34Y58         FDCE (Hold_fdce_C_CE)        0.018    18.154    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.154    
                         arrival time                          18.605    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.504ns  (logic 0.135ns (26.780%)  route 0.369ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 18.460 - 16.667 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 18.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.809    17.475    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.501 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.600    18.101    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X45Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.107    18.208 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.405    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.028    18.433 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.173    18.605    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.941    17.607    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.637 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.823    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.136    
    SLICE_X34Y58         FDCE (Hold_fdce_C_CE)        0.018    18.154    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.154    
                         arrival time                          18.605    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.504ns  (logic 0.135ns (26.780%)  route 0.369ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 18.460 - 16.667 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 18.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.809    17.475    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.501 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.600    18.101    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X45Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.107    18.208 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.405    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.028    18.433 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.173    18.605    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.941    17.607    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.637 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.823    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.136    
    SLICE_X35Y58         FDCE (Hold_fdce_C_CE)        0.018    18.154    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.154    
                         arrival time                          18.605    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.504ns  (logic 0.135ns (26.780%)  route 0.369ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 18.460 - 16.667 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 18.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.809    17.475    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.501 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.600    18.101    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X45Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.107    18.208 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.405    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.028    18.433 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.173    18.605    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.941    17.607    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.637 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.823    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.136    
    SLICE_X35Y58         FDCE (Hold_fdce_C_CE)        0.018    18.154    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.154    
                         arrival time                          18.605    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.504ns  (logic 0.135ns (26.780%)  route 0.369ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 18.460 - 16.667 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 18.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.809    17.475    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.501 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.600    18.101    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X45Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.107    18.208 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.405    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.028    18.433 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.173    18.605    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.941    17.607    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.637 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.823    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y58         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.136    
    SLICE_X35Y58         FDCE (Hold_fdce_C_CE)        0.018    18.154    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.154    
                         arrival time                          18.605    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I    n/a            1.600         33.333      31.733     BUFGCTRL_X0Y8  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X36Y59   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X36Y59   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X36Y59   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X35Y57   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X34Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X36Y59   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X36Y59   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         16.666      16.266     SLICE_X39Y59   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X39Y59   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X36Y59   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X36Y59   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X36Y58   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  mgt_clk_0_clk_p
  To Clock:  mgt_clk_0_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        6.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 11.986 - 8.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.445     5.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.420 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.420    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.328    11.986    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.226    13.212    
                         clock uncertainty           -0.035    13.176    
    SLICE_X98Y155        FDRE (Setup_fdre_C_D)        0.071    13.247    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 11.984 - 8.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.442     5.209    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y161        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.417 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X98Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.326    11.984    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.225    13.209    
                         clock uncertainty           -0.035    13.173    
    SLICE_X98Y161        FDRE (Setup_fdre_C_D)        0.071    13.244    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 11.984 - 8.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.442     5.209    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y161        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     6.105 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.105    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.326    11.984    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.225    13.209    
                         clock uncertainty           -0.035    13.173    
    SLICE_X98Y161        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    13.129    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         13.129    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 11.986 - 8.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.445     5.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.117 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.117    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.328    11.986    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.226    13.212    
                         clock uncertainty           -0.035    13.176    
    SLICE_X98Y155        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.150    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         13.150    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 11.984 - 8.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.442     5.209    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y161        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.114 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     6.114    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.326    11.984    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.225    13.209    
                         clock uncertainty           -0.035    13.173    
    SLICE_X98Y161        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.147    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 11.986 - 8.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.445     5.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     6.108 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.108    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.328    11.986    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.226    13.212    
                         clock uncertainty           -0.035    13.176    
    SLICE_X98Y155        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    13.146    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 11.984 - 8.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.442     5.209    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y161        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     6.105 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.105    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.326    11.984    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.225    13.209    
                         clock uncertainty           -0.035    13.173    
    SLICE_X98Y161        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    13.143    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  7.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.564     1.367    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.638 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.638    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.768     1.901    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.534     1.367    
    SLICE_X98Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.466    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.562     1.365    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y161        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.636 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.636    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.766     1.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.534     1.365    
    SLICE_X98Y161        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.464    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.564     1.367    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.643 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.643    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.768     1.901    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.534     1.367    
    SLICE_X98Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.469    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.562     1.365    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y161        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.641 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.641    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.766     1.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.534     1.365    
    SLICE_X98Y161        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.467    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.562     1.365    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y161        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.641 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.641    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.766     1.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.534     1.365    
    SLICE_X98Y161        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.459    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.564     1.367    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.765 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.765    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.768     1.901    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.534     1.367    
    SLICE_X98Y155        FDRE (Hold_fdre_C_D)         0.087     1.454    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.562     1.365    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y161        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.763 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.763    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X98Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.766     1.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.534     1.365    
    SLICE_X98Y161        FDRE (Hold_fdre_C_D)         0.087     1.452    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mgt_clk_0_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mgt_clk_0_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK     n/a            6.400         8.000       1.600      GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Min Period        n/a     BUFG/I                   n/a            1.600         8.000       6.400      BUFGCTRL_X0Y19      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         8.000       6.462      IBUFDS_GTE2_X0Y0    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y0   base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_gt_common_i/gtxe2_common_i/GTREFCLK0
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X98Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.269ns (16.481%)  route 1.363ns (83.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 13.889 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.442     6.356    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y161       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y161       FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           1.363     7.988    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X99Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.326    13.889    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism              0.231    14.120    
                         clock uncertainty           -0.205    13.915    
    SLICE_X99Y161        FDRE (Setup_fdre_C_D)       -0.034    13.881    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.269ns (16.841%)  route 1.328ns (83.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 13.889 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.442     6.356    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y161       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y161       FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           1.328     7.953    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X99Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.326    13.889    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism              0.231    14.120    
                         clock uncertainty           -0.205    13.915    
    SLICE_X99Y161        FDRE (Setup_fdre_C_D)       -0.032    13.883    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.269ns (17.079%)  route 1.306ns (82.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 13.889 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.442     6.356    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y161       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y161       FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           1.306     7.931    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X99Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.326    13.889    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.231    14.120    
                         clock uncertainty           -0.205    13.915    
    SLICE_X99Y161        FDRE (Setup_fdre_C_D)       -0.045    13.870    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.269ns (16.593%)  route 1.352ns (83.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.445     6.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X95Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y156        FDRE (Prop_fdre_C_Q)         0.269     6.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.352     7.980    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X92Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X92Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X92Y160        FDRE (Setup_fdre_C_D)        0.004    13.920    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.269ns (16.838%)  route 1.329ns (83.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.443     6.357    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y159       FDRE (Prop_fdre_C_Q)         0.269     6.626 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           1.329     7.955    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X99Y160        FDRE (Setup_fdre_C_D)       -0.018    13.898    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.269ns (17.103%)  route 1.304ns (82.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.443     6.357    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y159       FDRE (Prop_fdre_C_Q)         0.269     6.626 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           1.304     7.930    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X99Y159        FDRE (Setup_fdre_C_D)       -0.034    13.882    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         13.882    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.269ns (16.950%)  route 1.318ns (83.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.443     6.357    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y159       FDRE (Prop_fdre_C_Q)         0.269     6.626 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           1.318     7.944    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X99Y160        FDRE (Setup_fdre_C_D)       -0.018    13.898    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.269ns (16.978%)  route 1.315ns (83.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.443     6.357    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.269     6.626 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           1.315     7.941    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[6]
    SLICE_X96Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X96Y160        FDRE (Setup_fdre_C_D)       -0.020    13.896    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         13.896    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.269ns (17.240%)  route 1.291ns (82.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X99Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157        FDRE (Prop_fdre_C_Q)         0.269     6.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           1.291     7.918    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X97Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X97Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X97Y159        FDRE (Setup_fdre_C_D)       -0.034    13.882    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         13.882    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.269ns (17.214%)  route 1.294ns (82.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.443     6.357    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y159       FDRE (Prop_fdre_C_Q)         0.269     6.626 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           1.294     7.920    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X99Y160        FDRE (Setup_fdre_C_D)       -0.030    13.886    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         13.886    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  5.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.100ns (15.720%)  route 0.536ns (84.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.562     2.415    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y161       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y161       FDRE (Prop_fdre_C_Q)         0.100     2.515 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           0.536     3.051    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X95Y162        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.764     2.961    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X95Y162        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism             -0.276     2.685    
                         clock uncertainty            0.205     2.890    
    SLICE_X95Y162        FDRE (Hold_fdre_C_D)         0.040     2.930    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.100ns (15.279%)  route 0.555ns (84.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.562     2.415    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.100     2.515 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.555     3.070    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.766     2.963    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism             -0.276     2.687    
                         clock uncertainty            0.205     2.892    
    SLICE_X99Y160        FDRE (Hold_fdre_C_D)         0.033     2.925    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.100ns (15.260%)  route 0.555ns (84.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.562     2.415    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.100     2.515 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           0.555     3.070    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.766     2.963    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism             -0.276     2.687    
                         clock uncertainty            0.205     2.892    
    SLICE_X99Y160        FDRE (Hold_fdre_C_D)         0.032     2.924    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.100ns (14.897%)  route 0.571ns (85.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y159       FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.571     3.087    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.766     2.963    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.276     2.687    
                         clock uncertainty            0.205     2.892    
    SLICE_X99Y160        FDRE (Hold_fdre_C_D)         0.047     2.939    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.100ns (15.169%)  route 0.559ns (84.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y159       FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.559     3.075    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.766     2.963    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism             -0.276     2.687    
                         clock uncertainty            0.205     2.892    
    SLICE_X99Y160        FDRE (Hold_fdre_C_D)         0.033     2.925    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.100ns (14.919%)  route 0.570ns (85.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.562     2.415    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y161       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y161       FDRE (Prop_fdre_C_Q)         0.100     2.515 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.570     3.085    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X99Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.766     2.963    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.276     2.687    
                         clock uncertainty            0.205     2.892    
    SLICE_X99Y161        FDRE (Hold_fdre_C_D)         0.043     2.935    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.960%)  route 0.568ns (85.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.562     2.415    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y161       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y161       FDRE (Prop_fdre_C_Q)         0.100     2.515 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.568     3.083    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X99Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.766     2.963    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism             -0.276     2.687    
                         clock uncertainty            0.205     2.892    
    SLICE_X99Y161        FDRE (Hold_fdre_C_D)         0.041     2.933    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.782%)  route 0.577ns (85.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.562     2.415    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y160       FDRE (Prop_fdre_C_Q)         0.100     2.515 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           0.577     3.092    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X96Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.766     2.963    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism             -0.276     2.687    
                         clock uncertainty            0.205     2.892    
    SLICE_X96Y160        FDRE (Hold_fdre_C_D)         0.049     2.941    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.100ns (14.951%)  route 0.569ns (85.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y159       FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           0.569     3.085    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X99Y159        FDRE (Hold_fdre_C_D)         0.040     2.933    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.987%)  route 0.567ns (85.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y159       FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.567     3.083    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X99Y159        FDRE (Hold_fdre_C_D)         0.038     2.931    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.187ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.884ns  (logic 0.322ns (8.290%)  route 3.562ns (91.710%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=146, routed)         3.562     3.831    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DPRA1
    SLICE_X58Y145        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.053     3.884 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.884    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst27_out
    SLICE_X58Y145        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X58Y145        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[34]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.841ns  (logic 0.322ns (8.383%)  route 3.519ns (91.617%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=146, routed)         3.519     3.788    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DPRA1
    SLICE_X58Y145        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.053     3.841 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.841    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst26_out
    SLICE_X58Y145        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X58Y145        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[33]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.806ns  (logic 0.322ns (8.461%)  route 3.484ns (91.539%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=146, routed)         3.484     3.753    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/DPRA1
    SLICE_X58Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.053     3.806 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.806    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst6_out
    SLICE_X58Y141        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X58Y141        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[13]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.772ns  (logic 0.322ns (8.537%)  route 3.450ns (91.463%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=146, routed)         3.450     3.719    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DPRA1
    SLICE_X54Y145        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.053     3.772 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.772    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst__0
    SLICE_X54Y145        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X54Y145        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.771ns  (logic 0.322ns (8.539%)  route 3.449ns (91.461%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=146, routed)         3.449     3.718    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/DPRA1
    SLICE_X58Y144        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.053     3.771 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.771    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst20_out
    SLICE_X58Y144        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X58Y144        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[27]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.761ns  (logic 0.322ns (8.562%)  route 3.439ns (91.438%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=146, routed)         3.439     3.708    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DPRA1
    SLICE_X58Y147        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.053     3.761 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.761    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst__0
    SLICE_X58Y147        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X58Y147        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.744ns  (logic 0.322ns (8.601%)  route 3.422ns (91.399%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=146, routed)         3.422     3.691    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/DPRA1
    SLICE_X58Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.053     3.744 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.744    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst18_out
    SLICE_X58Y143        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X58Y143        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[25]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.743ns  (logic 0.322ns (8.604%)  route 3.421ns (91.396%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=146, routed)         3.421     3.690    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/DPRA1
    SLICE_X58Y146        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.053     3.743 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.743    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst30_out
    SLICE_X58Y146        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X58Y146        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[37]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.706ns  (logic 0.322ns (8.688%)  route 3.384ns (91.312%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=146, routed)         3.384     3.653    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DPRA1
    SLICE_X58Y142        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.053     3.706 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.706    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst19_out
    SLICE_X58Y142        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X58Y142        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.694ns  (logic 0.322ns (8.717%)  route 3.372ns (91.283%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=146, routed)         3.372     3.641    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/DPRA1
    SLICE_X58Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.053     3.694 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.694    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst7_out
    SLICE_X58Y141        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X58Y141        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.694    
  -------------------------------------------------------------------
                         slack                                  2.377    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.738ns  (logic 0.269ns (15.478%)  route 1.469ns (84.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 14.358 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.444    14.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X95Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDRE (Prop_fdre_C_Q)         0.269    14.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           1.469    16.096    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X95Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X95Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X95Y155        FDRE (Setup_fdre_C_D)       -0.028    21.889    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.889    
                         arrival time                         -16.096    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.539ns  (logic 0.246ns (15.979%)  route 1.293ns (84.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 14.358 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.444    14.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X97Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_fdre_C_Q)         0.246    14.604 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           1.293    15.898    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X100Y156       FDRE (Setup_fdre_C_D)       -0.139    21.778    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         21.778    
                         arrival time                         -15.897    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.530ns  (logic 0.246ns (16.075%)  route 1.284ns (83.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 14.358 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.444    14.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y158        FDRE (Prop_fdre_C_Q)         0.246    14.604 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           1.284    15.888    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X101Y156       FDRE (Setup_fdre_C_D)       -0.137    21.780    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         21.780    
                         arrival time                         -15.888    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.621ns  (logic 0.269ns (16.596%)  route 1.352ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDRE (Prop_fdre_C_Q)         0.269    14.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           1.352    15.980    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X97Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X97Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X97Y156        FDRE (Setup_fdre_C_D)       -0.034    21.883    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.883    
                         arrival time                         -15.980    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.638ns  (logic 0.308ns (18.807%)  route 1.330ns (81.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 21.882 - 16.000 ) 
    Source Clock Delay      (SCD):    6.347ns = ( 14.347 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.433    14.347    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X88Y168        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y168        FDRE (Prop_fdre_C_Q)         0.308    14.655 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/Q
                         net (fo=1, routed)           1.330    15.985    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg__0
    SLICE_X89Y168        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.319    21.882    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X89Y168        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/C
                         clock pessimism              0.231    22.113    
                         clock uncertainty           -0.205    21.908    
    SLICE_X89Y168        FDRE (Setup_fdre_C_D)       -0.018    21.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg
  -------------------------------------------------------------------
                         required time                         21.890    
                         arrival time                         -15.985    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.613ns  (logic 0.269ns (16.676%)  route 1.344ns (83.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDRE (Prop_fdre_C_Q)         0.269    14.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           1.344    15.972    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X97Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X97Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X97Y155        FDRE (Setup_fdre_C_D)       -0.034    21.883    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.883    
                         arrival time                         -15.972    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.616ns  (logic 0.269ns (16.647%)  route 1.347ns (83.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 14.358 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.444    14.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X95Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDRE (Prop_fdre_C_Q)         0.269    14.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.347    15.974    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X100Y156       FDRE (Setup_fdre_C_D)       -0.032    21.885    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         21.885    
                         arrival time                         -15.974    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.598ns  (logic 0.269ns (16.832%)  route 1.329ns (83.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 14.358 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.444    14.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y158        FDRE (Prop_fdre_C_Q)         0.269    14.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           1.329    15.956    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X101Y156       FDRE (Setup_fdre_C_D)       -0.045    21.872    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         21.872    
                         arrival time                         -15.956    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.595ns  (logic 0.269ns (16.869%)  route 1.326ns (83.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 14.358 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.444    14.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y158        FDRE (Prop_fdre_C_Q)         0.269    14.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           1.326    15.953    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X97Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X97Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X97Y158        FDRE (Setup_fdre_C_D)       -0.045    21.872    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.872    
                         arrival time                         -15.953    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.494ns  (logic 0.246ns (16.461%)  route 1.248ns (83.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDRE (Prop_fdre_C_Q)         0.246    14.605 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           1.248    15.853    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X100Y156       FDRE (Setup_fdre_C_D)       -0.132    21.785    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         21.785    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                  5.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.100ns (15.594%)  route 0.541ns (84.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.561     2.414    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X89Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y161        FDRE (Prop_fdre_C_Q)         0.100     2.514 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/Q
                         net (fo=1, routed)           0.541     3.055    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double
    SLICE_X95Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.766     2.963    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X95Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
                         clock pessimism             -0.276     2.687    
                         clock uncertainty            0.205     2.892    
    SLICE_X95Y161        FDRE (Hold_fdre_C_D)         0.039     2.931    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.100ns (15.597%)  route 0.541ns (84.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X95Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.541     3.057    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X95Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X95Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X95Y156        FDRE (Hold_fdre_C_D)         0.036     2.930    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.100ns (15.218%)  route 0.557ns (84.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X97Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           0.557     3.073    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X98Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X98Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X98Y157        FDRE (Hold_fdre_C_D)         0.032     2.925    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.100ns (15.011%)  route 0.566ns (84.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y158        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.566     3.082    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X98Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X98Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X98Y157        FDRE (Hold_fdre_C_D)         0.040     2.933    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.100ns (14.953%)  route 0.569ns (85.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X97Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.569     3.085    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X101Y156       FDRE (Hold_fdre_C_D)         0.040     2.934    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.091ns (14.483%)  route 0.537ns (85.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDRE (Prop_fdre_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.537     3.045    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X100Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X100Y155       FDRE (Hold_fdre_C_D)         0.000     2.894    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.100ns (14.890%)  route 0.572ns (85.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y158        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.572     3.088    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X100Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X100Y155       FDRE (Hold_fdre_C_D)         0.041     2.935    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.100ns (14.932%)  route 0.570ns (85.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.570     3.087    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X100Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X100Y155       FDRE (Hold_fdre_C_D)         0.040     2.934    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.100ns (14.844%)  route 0.574ns (85.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X97Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.574     3.090    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X101Y156       FDRE (Hold_fdre_C_D)         0.041     2.935    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.091ns (14.270%)  route 0.547ns (85.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X97Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_fdre_C_Q)         0.091     2.507 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.547     3.054    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X98Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X98Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X98Y157        FDRE (Hold_fdre_C_D)         0.004     2.897    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10_base_mb_clk_wiz_0_0
  To Clock:  clk_320_base_mb_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_base_mb_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_10_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.269ns (16.245%)  route 1.387ns (83.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 4.737 - 3.200 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_10_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.593     1.595    base_mb_i/elapsed_time_gen_0/inst/clk_10
    SLICE_X47Y61         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.269     1.864 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/Q
                         net (fo=1, routed)           1.387     3.251    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10
    SLICE_X19Y61         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.535     4.737    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X19Y61         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                         clock pessimism             -0.104     4.633    
                         clock uncertainty           -0.210     4.423    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)       -0.045     4.378    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg
  -------------------------------------------------------------------
                         required time                          4.378    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  1.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_base_mb_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_10_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.100ns (13.108%)  route 0.663ns (86.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_10_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.599     0.601    base_mb_i/elapsed_time_gen_0/inst/clk_10
    SLICE_X47Y61         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.100     0.701 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/Q
                         net (fo=1, routed)           0.663     1.364    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10
    SLICE_X19Y61         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.851     0.853    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X19Y61         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                         clock pessimism              0.067     0.920    
                         clock uncertainty            0.210     1.130    
    SLICE_X19Y61         FDRE (Hold_fdre_C_D)         0.038     1.168    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.330ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.705ns  (logic 0.361ns (21.179%)  route 1.344ns (78.821%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y143                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[24]/C
    SLICE_X58Y143        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[24]/Q
                         net (fo=2, routed)           1.344     1.652    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[24]
    SLICE_X51Y143        LUT6 (Prop_lut6_I3_O)        0.053     1.705 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[24]_i_1__1/O
                         net (fo=1, routed)           0.000     1.705    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[24]_i_1__1_n_0
    SLICE_X51Y143        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X51Y143        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[24]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.705    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.583ns  (logic 0.361ns (22.809%)  route 1.222ns (77.191%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.222     1.530    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X51Y139        LUT6 (Prop_lut6_I4_O)        0.053     1.583 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.583    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__0_n_0
    SLICE_X51Y139        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X51Y139        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.578ns  (logic 0.361ns (22.881%)  route 1.217ns (77.119%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.217     1.525    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X51Y139        LUT6 (Prop_lut6_I4_O)        0.053     1.578 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[17]_i_1__1/O
                         net (fo=1, routed)           0.000     1.578    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[17]_i_1__1_n_0
    SLICE_X51Y139        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X51Y139        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[17]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.567ns  (logic 0.361ns (23.031%)  route 1.206ns (76.969%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.206     1.514    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X51Y140        LUT6 (Prop_lut6_I4_O)        0.053     1.567 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[19]_i_1__1/O
                         net (fo=1, routed)           0.000     1.567    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[19]_i_1__1_n_0
    SLICE_X51Y140        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X51Y140        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.562ns  (logic 0.361ns (23.104%)  route 1.201ns (76.896%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.201     1.509    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X51Y140        LUT6 (Prop_lut6_I4_O)        0.053     1.562 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[18]_i_1__1/O
                         net (fo=1, routed)           0.000     1.562    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[18]_i_1__1_n_0
    SLICE_X51Y140        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X51Y140        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.562    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.435ns  (logic 0.361ns (25.155%)  route 1.074ns (74.845%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.074     1.382    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X53Y140        LUT6 (Prop_lut6_I4_O)        0.053     1.435 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.435    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__1_n_0
    SLICE_X53Y140        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X53Y140        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.408ns  (logic 0.361ns (25.630%)  route 1.047ns (74.369%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.047     1.355    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X51Y140        LUT6 (Prop_lut6_I4_O)        0.053     1.408 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.408    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1_n_0
    SLICE_X51Y140        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X51Y140        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.400ns  (logic 0.361ns (25.778%)  route 1.039ns (74.222%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[12]/C
    SLICE_X54Y141        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[12]/Q
                         net (fo=2, routed)           1.039     1.347    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[12]
    SLICE_X51Y143        LUT6 (Prop_lut6_I5_O)        0.053     1.400 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.400    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__1_n_0
    SLICE_X51Y143        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X51Y143        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.379ns  (logic 0.361ns (26.179%)  route 1.018ns (73.821%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.018     1.326    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X53Y141        LUT6 (Prop_lut6_I4_O)        0.053     1.379 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[25]_i_1__1/O
                         net (fo=1, routed)           0.000     1.379    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[25]_i_1__1_n_0
    SLICE_X53Y141        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X53Y141        FDRE (Setup_fdre_C_D)        0.034     6.034    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[25]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.378ns  (logic 0.361ns (26.198%)  route 1.017ns (73.802%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.017     1.325    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X53Y141        LUT6 (Prop_lut6_I4_O)        0.053     1.378 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.378    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__0_n_0
    SLICE_X53Y141        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X53Y141        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.378    
  -------------------------------------------------------------------
                         slack                                  4.657    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.417ns  (logic 0.308ns (12.745%)  route 2.109ns (87.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 6.378 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.376     6.378    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X58Y120        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y120        FDRE (Prop_fdre_C_Q)         0.308     6.686 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/Q
                         net (fo=1, routed)           2.109     8.795    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[21]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.300ns  (logic 0.269ns (11.696%)  route 2.031ns (88.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.389ns = ( 6.389 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.387     6.389    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X57Y110        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.269     6.658 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[3]/Q
                         net (fo=1, routed)           2.031     8.689    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[3]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.301ns  (logic 0.308ns (13.386%)  route 1.993ns (86.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.387ns = ( 6.387 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.385     6.387    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X58Y112        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.308     6.695 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[5]/Q
                         net (fo=1, routed)           1.993     8.688    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[5]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.269ns  (logic 0.269ns (11.856%)  route 2.000ns (88.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.391ns = ( 6.391 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.389     6.391    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X55Y110        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.269     6.660 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[1]/Q
                         net (fo=1, routed)           2.000     8.660    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[1]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[2])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.269ns (11.893%)  route 1.993ns (88.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.388ns = ( 6.388 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.386     6.388    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X56Y111        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDRE (Prop_fdre_C_Q)         0.269     6.657 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[6]/Q
                         net (fo=1, routed)           1.993     8.650    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[6]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.250ns  (logic 0.269ns (11.954%)  route 1.981ns (88.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.386ns = ( 6.386 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.384     6.386    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X59Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.269     6.655 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[11]/Q
                         net (fo=1, routed)           1.981     8.636    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[11]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[11])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.636    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.244ns  (logic 0.269ns (11.985%)  route 1.975ns (88.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.388ns = ( 6.388 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.386     6.388    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X57Y111        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.269     6.657 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[2]/Q
                         net (fo=1, routed)           1.975     8.632    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[3])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.214ns  (logic 0.269ns (12.151%)  route 1.945ns (87.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 6.378 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.376     6.378    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X59Y120        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.269     6.647 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[20]/Q
                         net (fo=1, routed)           1.945     8.592    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[20]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.205ns  (logic 0.269ns (12.202%)  route 1.936ns (87.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns = ( 6.384 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.382     6.384    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X61Y116        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.269     6.653 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[15]/Q
                         net (fo=1, routed)           1.936     8.589    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[15]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.199ns  (logic 0.269ns (12.234%)  route 1.930ns (87.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.389ns = ( 6.389 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.387     6.389    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X56Y110        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.269     6.658 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/Q
                         net (fo=1, routed)           1.930     8.588    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[0]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  2.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.100ns (10.856%)  route 0.821ns (89.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.539     0.541    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X55Y111        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.100     0.641 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[8]/Q
                         net (fo=1, routed)           0.821     1.462    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[8]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.100ns (10.620%)  route 0.842ns (89.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.538     0.540    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X56Y112        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.100     0.640 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[14]/Q
                         net (fo=1, routed)           0.842     1.482    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[14]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.100ns (10.423%)  route 0.859ns (89.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.532     0.534    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X57Y120        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDRE (Prop_fdre_C_Q)         0.100     0.634 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[17]/Q
                         net (fo=1, routed)           0.859     1.493    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[17]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.118ns (12.293%)  route 0.842ns (87.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.541     0.543    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X64Y116        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.118     0.661 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[12]/Q
                         net (fo=1, routed)           0.842     1.503    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[12]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.100ns (10.043%)  route 0.896ns (89.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.538     0.540    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X61Y114        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.100     0.640 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[7]/Q
                         net (fo=1, routed)           0.896     1.536    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[7]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.100ns (9.979%)  route 0.902ns (90.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.538     0.540    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X57Y112        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.100     0.640 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[4]/Q
                         net (fo=1, routed)           0.902     1.542    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[4]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.100ns (9.842%)  route 0.916ns (90.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.533     0.535    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X57Y119        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDRE (Prop_fdre_C_Q)         0.100     0.635 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[18]/Q
                         net (fo=1, routed)           0.916     1.551    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[18]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.100ns (9.845%)  route 0.916ns (90.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.539     0.541    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X56Y110        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.100     0.641 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/Q
                         net (fo=1, routed)           0.916     1.557    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[0]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.100ns (9.833%)  route 0.917ns (90.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.542     0.544    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X63Y115        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y115        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[9]/Q
                         net (fo=1, routed)           0.917     1.561    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[9]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.100ns (9.759%)  route 0.925ns (90.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.538     0.540    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X61Y115        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.100     0.640 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[13]/Q
                         net (fo=1, routed)           0.925     1.565    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[13]
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y38         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.257    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.322ns (4.720%)  route 6.500ns (95.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 11.331 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.585     1.587    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.269     1.856 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          2.597     4.453    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.053     4.506 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.903     8.409    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X89Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.329    11.331    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[26]/C
                         clock pessimism             -0.089    11.242    
                         clock uncertainty           -0.249    10.993    
    SLICE_X89Y123        FDRE (Setup_fdre_C_R)       -0.367    10.626    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[26]
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.322ns (4.720%)  route 6.500ns (95.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 11.331 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.585     1.587    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.269     1.856 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          2.597     4.453    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.053     4.506 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.903     8.409    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X89Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.329    11.331    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[28]/C
                         clock pessimism             -0.089    11.242    
                         clock uncertainty           -0.249    10.993    
    SLICE_X89Y123        FDRE (Setup_fdre_C_R)       -0.367    10.626    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[28]
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.322ns (4.720%)  route 6.500ns (95.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 11.331 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.585     1.587    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.269     1.856 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          2.597     4.453    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.053     4.506 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.903     8.409    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X89Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.329    11.331    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[29]/C
                         clock pessimism             -0.089    11.242    
                         clock uncertainty           -0.249    10.993    
    SLICE_X89Y123        FDRE (Setup_fdre_C_R)       -0.367    10.626    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[29]
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.322ns (4.720%)  route 6.500ns (95.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 11.331 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.585     1.587    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.269     1.856 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          2.597     4.453    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.053     4.506 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.903     8.409    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X89Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.329    11.331    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[30]/C
                         clock pessimism             -0.089    11.242    
                         clock uncertainty           -0.249    10.993    
    SLICE_X89Y123        FDRE (Setup_fdre_C_R)       -0.367    10.626    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[30]
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.322ns (4.720%)  route 6.500ns (95.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 11.331 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.585     1.587    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.269     1.856 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          2.597     4.453    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.053     4.506 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.903     8.409    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X89Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.329    11.331    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[31]/C
                         clock pessimism             -0.089    11.242    
                         clock uncertainty           -0.249    10.993    
    SLICE_X89Y123        FDRE (Setup_fdre_C_R)       -0.367    10.626    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[31]
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.322ns (4.731%)  route 6.485ns (95.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 11.332 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.585     1.587    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.269     1.856 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          2.597     4.453    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.053     4.506 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.888     8.394    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X89Y122        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.330    11.332    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y122        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[26]/C
                         clock pessimism             -0.089    11.243    
                         clock uncertainty           -0.249    10.994    
    SLICE_X89Y122        FDRE (Setup_fdre_C_R)       -0.367    10.627    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[26]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.322ns (4.731%)  route 6.485ns (95.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 11.332 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.585     1.587    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.269     1.856 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          2.597     4.453    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.053     4.506 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.888     8.394    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X89Y122        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.330    11.332    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y122        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[28]/C
                         clock pessimism             -0.089    11.243    
                         clock uncertainty           -0.249    10.994    
    SLICE_X89Y122        FDRE (Setup_fdre_C_R)       -0.367    10.627    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[28]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.322ns (4.731%)  route 6.485ns (95.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 11.332 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.585     1.587    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.269     1.856 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          2.597     4.453    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.053     4.506 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.888     8.394    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X89Y122        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.330    11.332    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y122        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[29]/C
                         clock pessimism             -0.089    11.243    
                         clock uncertainty           -0.249    10.994    
    SLICE_X89Y122        FDRE (Setup_fdre_C_R)       -0.367    10.627    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[29]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.322ns (4.731%)  route 6.485ns (95.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 11.332 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.585     1.587    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.269     1.856 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          2.597     4.453    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.053     4.506 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.888     8.394    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X89Y122        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.330    11.332    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y122        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[30]/C
                         clock pessimism             -0.089    11.243    
                         clock uncertainty           -0.249    10.994    
    SLICE_X89Y122        FDRE (Setup_fdre_C_R)       -0.367    10.627    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[30]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.322ns (4.720%)  route 6.500ns (95.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 11.331 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.585     1.587    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.269     1.856 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          2.597     4.453    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.053     4.506 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.903     8.409    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X88Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.329    11.331    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X88Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[26]/C
                         clock pessimism             -0.089    11.242    
                         clock uncertainty           -0.249    10.993    
    SLICE_X88Y123        FDRE (Setup_fdre_C_R)       -0.344    10.649    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[26]
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.100ns (14.870%)  route 0.573ns (85.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.594     0.596    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.100     0.696 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.573     1.269    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X53Y53         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.814     0.816    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X53Y53         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                         clock pessimism              0.065     0.881    
                         clock uncertainty            0.249     1.130    
    SLICE_X53Y53         FDRE (Hold_fdre_C_R)        -0.014     1.116    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.100ns (14.870%)  route 0.573ns (85.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.594     0.596    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.100     0.696 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.573     1.269    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X53Y53         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.814     0.816    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X53Y53         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                         clock pessimism              0.065     0.881    
                         clock uncertainty            0.249     1.130    
    SLICE_X53Y53         FDRE (Hold_fdre_C_R)        -0.014     1.116    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.100ns (14.870%)  route 0.573ns (85.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.594     0.596    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.100     0.696 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.573     1.269    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X53Y53         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.814     0.816    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X53Y53         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                         clock pessimism              0.065     0.881    
                         clock uncertainty            0.249     1.130    
    SLICE_X53Y53         FDRE (Hold_fdre_C_R)        -0.014     1.116    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.100ns (14.870%)  route 0.573ns (85.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.594     0.596    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.100     0.696 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.573     1.269    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X53Y53         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.814     0.816    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X53Y53         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                         clock pessimism              0.065     0.881    
                         clock uncertainty            0.249     1.130    
    SLICE_X53Y53         FDRE (Hold_fdre_C_R)        -0.014     1.116    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.100ns (13.612%)  route 0.635ns (86.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.592     0.594    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.100     0.694 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.635     1.329    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X52Y64         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.809     0.811    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X52Y64         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism              0.065     0.876    
                         clock uncertainty            0.249     1.125    
    SLICE_X52Y64         FDRE (Hold_fdre_C_D)         0.040     1.165    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.131ns (12.434%)  route 0.923ns (87.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.592     0.594    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.100     0.694 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          0.923     1.617    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X96Y86         LUT5 (Prop_lut5_I3_O)        0.031     1.648 r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_i_1/O
                         net (fo=1, routed)           0.000     1.648    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_i_1_n_0
    SLICE_X96Y86         FDRE                                         r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.848     0.850    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aclk
    SLICE_X96Y86         FDRE                                         r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg/C
                         clock pessimism              0.065     0.915    
                         clock uncertainty            0.249     1.164    
    SLICE_X96Y86         FDRE (Hold_fdre_C_D)         0.070     1.234    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.128ns (13.454%)  route 0.823ns (86.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.592     0.594    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.100     0.694 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          0.673     1.367    base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X54Y77         LUT3 (Prop_lut3_I2_O)        0.028     1.395 r  base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.150     1.545    base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X57Y77         FDRE                                         r  base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.799     0.801    base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X57Y77         FDRE                                         r  base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/C
                         clock pessimism              0.065     0.866    
                         clock uncertainty            0.249     1.115    
    SLICE_X57Y77         FDRE (Hold_fdre_C_R)        -0.014     1.101    base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.128ns (13.454%)  route 0.823ns (86.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.592     0.594    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.100     0.694 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          0.673     1.367    base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X54Y77         LUT3 (Prop_lut3_I2_O)        0.028     1.395 r  base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.150     1.545    base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X57Y77         FDRE                                         r  base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.799     0.801    base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X57Y77         FDRE                                         r  base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
                         clock pessimism              0.065     0.866    
                         clock uncertainty            0.249     1.115    
    SLICE_X57Y77         FDRE (Hold_fdre_C_R)        -0.014     1.101    base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.128ns (13.051%)  route 0.853ns (86.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.592     0.594    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.100     0.694 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          0.549     1.243    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X56Y71         LUT2 (Prop_lut2_I1_O)        0.028     1.271 r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         0.304     1.575    base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X58Y71         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.800     0.802    base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X58Y71         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]/C
                         clock pessimism              0.065     0.867    
                         clock uncertainty            0.249     1.116    
    SLICE_X58Y71         FDRE (Hold_fdre_C_R)         0.006     1.122    base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.128ns (13.051%)  route 0.853ns (86.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.592     0.594    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y62         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.100     0.694 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          0.549     1.243    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X56Y71         LUT2 (Prop_lut2_I1_O)        0.028     1.271 r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         0.304     1.575    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/SR[0]
    SLICE_X58Y71         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.800     0.802    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X58Y71         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/C
                         clock pessimism              0.065     0.867    
                         clock uncertainty            0.249     1.116    
    SLICE_X58Y71         FDRE (Hold_fdre_C_R)         0.006     1.122    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.453    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.534ns (13.779%)  route 3.341ns (86.221%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.385     1.387    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X50Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.308     1.695 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.646     2.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X52Y134        LUT6 (Prop_lut6_I0_O)        0.053     2.394 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.620     3.014    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.067 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.576    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.696 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.566     5.262    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]_0
    SLICE_X56Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.278     6.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/hs_clk
    SLICE_X56Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]/C
                         clock pessimism             -0.089     6.191    
                         clock uncertainty           -0.201     5.990    
    SLICE_X56Y104        FDRE (Setup_fdre_C_R)       -0.367     5.623    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.534ns (13.779%)  route 3.341ns (86.221%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.385     1.387    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X50Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.308     1.695 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.646     2.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X52Y134        LUT6 (Prop_lut6_I0_O)        0.053     2.394 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.620     3.014    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.067 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.576    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.696 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.566     5.262    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]_0
    SLICE_X56Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.278     6.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/hs_clk
    SLICE_X56Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[10]/C
                         clock pessimism             -0.089     6.191    
                         clock uncertainty           -0.201     5.990    
    SLICE_X56Y106        FDRE (Setup_fdre_C_R)       -0.367     5.623    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[10]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.534ns (13.779%)  route 3.341ns (86.221%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.385     1.387    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X50Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.308     1.695 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.646     2.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X52Y134        LUT6 (Prop_lut6_I0_O)        0.053     2.394 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.620     3.014    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.067 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.576    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.696 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.566     5.262    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]_0
    SLICE_X56Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.278     6.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/hs_clk
    SLICE_X56Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[11]/C
                         clock pessimism             -0.089     6.191    
                         clock uncertainty           -0.201     5.990    
    SLICE_X56Y106        FDRE (Setup_fdre_C_R)       -0.367     5.623    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[11]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.534ns (13.779%)  route 3.341ns (86.221%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.385     1.387    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X50Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.308     1.695 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.646     2.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X52Y134        LUT6 (Prop_lut6_I0_O)        0.053     2.394 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.620     3.014    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.067 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.576    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.696 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.566     5.262    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]_0
    SLICE_X56Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.278     6.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/hs_clk
    SLICE_X56Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[1]/C
                         clock pessimism             -0.089     6.191    
                         clock uncertainty           -0.201     5.990    
    SLICE_X56Y104        FDRE (Setup_fdre_C_R)       -0.367     5.623    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[1]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.534ns (13.779%)  route 3.341ns (86.221%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.385     1.387    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X50Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.308     1.695 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.646     2.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X52Y134        LUT6 (Prop_lut6_I0_O)        0.053     2.394 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.620     3.014    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.067 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.576    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.696 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.566     5.262    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]_0
    SLICE_X56Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.278     6.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/hs_clk
    SLICE_X56Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[2]/C
                         clock pessimism             -0.089     6.191    
                         clock uncertainty           -0.201     5.990    
    SLICE_X56Y104        FDRE (Setup_fdre_C_R)       -0.367     5.623    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[2]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.534ns (13.779%)  route 3.341ns (86.221%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.385     1.387    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X50Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.308     1.695 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.646     2.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X52Y134        LUT6 (Prop_lut6_I0_O)        0.053     2.394 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.620     3.014    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.067 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.576    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.696 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.566     5.262    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]_0
    SLICE_X56Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.278     6.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/hs_clk
    SLICE_X56Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[3]/C
                         clock pessimism             -0.089     6.191    
                         clock uncertainty           -0.201     5.990    
    SLICE_X56Y104        FDRE (Setup_fdre_C_R)       -0.367     5.623    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[3]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.534ns (13.779%)  route 3.341ns (86.221%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.385     1.387    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X50Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.308     1.695 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.646     2.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X52Y134        LUT6 (Prop_lut6_I0_O)        0.053     2.394 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.620     3.014    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.067 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.576    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.696 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.566     5.262    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]_0
    SLICE_X56Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.278     6.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/hs_clk
    SLICE_X56Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[4]/C
                         clock pessimism             -0.089     6.191    
                         clock uncertainty           -0.201     5.990    
    SLICE_X56Y105        FDRE (Setup_fdre_C_R)       -0.367     5.623    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[4]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.534ns (13.779%)  route 3.341ns (86.221%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.385     1.387    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X50Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.308     1.695 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.646     2.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X52Y134        LUT6 (Prop_lut6_I0_O)        0.053     2.394 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.620     3.014    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.067 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.576    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.696 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.566     5.262    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]_0
    SLICE_X56Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.278     6.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/hs_clk
    SLICE_X56Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[5]/C
                         clock pessimism             -0.089     6.191    
                         clock uncertainty           -0.201     5.990    
    SLICE_X56Y105        FDRE (Setup_fdre_C_R)       -0.367     5.623    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[5]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.534ns (13.779%)  route 3.341ns (86.221%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.385     1.387    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X50Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.308     1.695 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.646     2.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X52Y134        LUT6 (Prop_lut6_I0_O)        0.053     2.394 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.620     3.014    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.067 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.576    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.696 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.566     5.262    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]_0
    SLICE_X56Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.278     6.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/hs_clk
    SLICE_X56Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[6]/C
                         clock pessimism             -0.089     6.191    
                         clock uncertainty           -0.201     5.990    
    SLICE_X56Y105        FDRE (Setup_fdre_C_R)       -0.367     5.623    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[6]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.534ns (13.779%)  route 3.341ns (86.221%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.385     1.387    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X50Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.308     1.695 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.646     2.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X52Y134        LUT6 (Prop_lut6_I0_O)        0.053     2.394 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.620     3.014    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.067 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.576    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.696 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.566     5.262    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]_0
    SLICE_X56Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.278     6.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/hs_clk
    SLICE_X56Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[7]/C
                         clock pessimism             -0.089     6.191    
                         clock uncertainty           -0.201     5.990    
    SLICE_X56Y105        FDRE (Setup_fdre_C_R)       -0.367     5.623    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[7]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  0.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.128ns (21.421%)  route 0.470ns (78.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.573     0.575    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.100     0.675 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=2, routed)           0.470     1.145    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/masked_chan_trig_reg[33][0]
    SLICE_X38Y123        LUT3 (Prop_lut3_I2_O)        0.028     1.173 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/masked_chan_trig[33]_i_1/O
                         net (fo=1, routed)           0.000     1.173    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED_n_0
    SLICE_X38Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.735     0.737    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X38Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[33]/C
                         clock pessimism              0.065     0.802    
                         clock uncertainty            0.201     1.003    
    SLICE_X38Y123        FDRE (Hold_fdre_C_D)         0.087     1.090    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.146ns (23.729%)  route 0.469ns (76.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.580     0.582    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y105        FDRE (Prop_fdre_C_Q)         0.118     0.700 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[31]/Q
                         net (fo=2, routed)           0.469     1.169    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED/masked_chan_trig_reg[127][0]
    SLICE_X54Y106        LUT3 (Prop_lut3_I2_O)        0.028     1.197 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED/masked_chan_trig[127]_i_1/O
                         net (fo=1, routed)           0.000     1.197    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED_n_2
    SLICE_X54Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.740     0.742    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X54Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[127]/C
                         clock pessimism              0.065     0.807    
                         clock uncertainty            0.201     1.008    
    SLICE_X54Y106        FDRE (Hold_fdre_C_D)         0.087     1.095    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.146ns (24.332%)  route 0.454ns (75.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.572     0.574    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y130        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y130        FDRE (Prop_fdre_C_Q)         0.118     0.692 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=2, routed)           0.454     1.146    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[67].ED/masked_chan_trig_reg[67][0]
    SLICE_X36Y127        LUT3 (Prop_lut3_I2_O)        0.028     1.174 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[67].ED/masked_chan_trig[67]_i_1/O
                         net (fo=1, routed)           0.000     1.174    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[67].ED_n_2
    SLICE_X36Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.738     0.740    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X36Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[67]/C
                         clock pessimism              0.065     0.805    
                         clock uncertainty            0.201     1.006    
    SLICE_X36Y127        FDRE (Hold_fdre_C_D)         0.061     1.067    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.146ns (22.338%)  route 0.508ns (77.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.628     0.630    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X78Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y98         FDRE (Prop_fdre_C_Q)         0.118     0.748 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[3]/Q
                         net (fo=2, routed)           0.508     1.256    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[131].ED/masked_chan_trig_reg[131][0]
    SLICE_X84Y96         LUT3 (Prop_lut3_I2_O)        0.028     1.284 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[131].ED/masked_chan_trig[131]_i_1/O
                         net (fo=1, routed)           0.000     1.284    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[131].ED_n_2
    SLICE_X84Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.848     0.850    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X84Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[131]/C
                         clock pessimism              0.065     0.915    
                         clock uncertainty            0.201     1.116    
    SLICE_X84Y96         FDRE (Hold_fdre_C_D)         0.060     1.176    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[131]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.146ns (22.403%)  route 0.506ns (77.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.598     0.600    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.118     0.718 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[3]/Q
                         net (fo=2, routed)           0.506     1.224    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_OR[3].ED/masked_or_trig_reg[3][0]
    SLICE_X65Y93         LUT3 (Prop_lut3_I2_O)        0.028     1.252 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_OR[3].ED/masked_or_trig[3]_i_1/O
                         net (fo=1, routed)           0.000     1.252    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_OR[3].ED_n_0
    SLICE_X65Y93         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.816     0.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X65Y93         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[3]/C
                         clock pessimism              0.065     0.883    
                         clock uncertainty            0.201     1.084    
    SLICE_X65Y93         FDRE (Hold_fdre_C_D)         0.060     1.144    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.128ns (21.370%)  route 0.471ns (78.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.581     0.583    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y101        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_fdre_C_Q)         0.100     0.683 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[8]/Q
                         net (fo=2, routed)           0.471     1.154    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[104].ED/masked_chan_trig_reg[104][0]
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.028     1.182 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[104].ED/masked_chan_trig[104]_i_1/O
                         net (fo=1, routed)           0.000     1.182    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[104].ED_n_2
    SLICE_X45Y109        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.746     0.748    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X45Y109        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[104]/C
                         clock pessimism              0.065     0.813    
                         clock uncertainty            0.201     1.014    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.060     1.074    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.199ns (30.046%)  route 0.463ns (69.954%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.534     0.536    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X63Y126        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDRE (Prop_fdre_C_Q)         0.100     0.636 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[4]/Q
                         net (fo=99, routed)          0.463     1.099    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/out[0]
    SLICE_X58Y119        LUT6 (Prop_lut6_I4_O)        0.028     1.127 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout[22]_i_5/O
                         net (fo=1, routed)           0.000     1.127    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout[22]_i_5_n_0
    SLICE_X58Y119        MUXF7 (Prop_muxf7_I1_O)      0.054     1.181 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]_i_2/O
                         net (fo=1, routed)           0.000     1.181    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]_i_2_n_0
    SLICE_X58Y119        MUXF8 (Prop_muxf8_I0_O)      0.017     1.198 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.198    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]_i_1_n_0
    SLICE_X58Y119        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.730     0.732    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X58Y119        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]/C
                         clock pessimism              0.065     0.797    
                         clock uncertainty            0.201     0.998    
    SLICE_X58Y119        FDRE (Hold_fdre_C_D)         0.092     1.090    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.128ns (19.398%)  route 0.532ns (80.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.551     0.553    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y108        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.100     0.653 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[29]/Q
                         net (fo=2, routed)           0.532     1.185    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[93].ED/masked_chan_trig_reg[93][0]
    SLICE_X40Y109        LUT3 (Prop_lut3_I2_O)        0.028     1.213 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[93].ED/masked_chan_trig[93]_i_1/O
                         net (fo=1, routed)           0.000     1.213    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[93].ED_n_0
    SLICE_X40Y109        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.749     0.751    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X40Y109        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[93]/C
                         clock pessimism              0.065     0.816    
                         clock uncertainty            0.201     1.017    
    SLICE_X40Y109        FDRE (Hold_fdre_C_D)         0.087     1.104    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.198ns (29.616%)  route 0.471ns (70.384%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.529     0.531    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X57Y126        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDRE (Prop_fdre_C_Q)         0.100     0.631 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[5]/Q
                         net (fo=98, routed)          0.471     1.102    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/out[1]
    SLICE_X58Y120        LUT6 (Prop_lut6_I2_O)        0.028     1.130 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout[21]_i_4/O
                         net (fo=1, routed)           0.000     1.130    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout[21]_i_4_n_0
    SLICE_X58Y120        MUXF7 (Prop_muxf7_I0_O)      0.053     1.183 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]_i_2/O
                         net (fo=1, routed)           0.000     1.183    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]_i_2_n_0
    SLICE_X58Y120        MUXF8 (Prop_muxf8_I0_O)      0.017     1.200 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.200    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]_i_1_n_0
    SLICE_X58Y120        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.729     0.731    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X58Y120        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/C
                         clock pessimism              0.065     0.796    
                         clock uncertainty            0.201     0.997    
    SLICE_X58Y120        FDRE (Hold_fdre_C_D)         0.092     1.089    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.128ns (20.201%)  route 0.506ns (79.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.571     0.573    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y129        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDRE (Prop_fdre_C_Q)         0.100     0.673 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=2, routed)           0.506     1.179    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[35].ED/masked_chan_trig_reg[35][0]
    SLICE_X19Y128        LUT3 (Prop_lut3_I2_O)        0.028     1.207 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[35].ED/masked_chan_trig[35]_i_1/O
                         net (fo=1, routed)           0.000     1.207    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[35].ED_n_2
    SLICE_X19Y128        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.768     0.770    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X19Y128        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[35]/C
                         clock pessimism              0.065     0.835    
                         clock uncertainty            0.201     1.036    
    SLICE_X19Y128        FDRE (Hold_fdre_C_D)         0.060     1.096    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.322ns (21.745%)  route 1.159ns (78.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.585     1.587    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.269     1.856 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/Q
                         net (fo=6, routed)           0.870     2.726    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/sreg_reg[0][1]
    SLICE_X58Y105        LUT6 (Prop_lut6_I0_O)        0.053     2.779 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.289     3.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X58Y104        FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.278    11.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X58Y104        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism              0.010    11.290    
                         clock uncertainty           -0.081    11.209    
    SLICE_X58Y104        FDPE (Recov_fdpe_C_PRE)     -0.228    10.981    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         10.981    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                  7.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.128ns (20.991%)  route 0.482ns (79.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.593     0.595    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100     0.695 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/Q
                         net (fo=6, routed)           0.364     1.059    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/sreg_reg[0][1]
    SLICE_X58Y105        LUT6 (Prop_lut6_I0_O)        0.028     1.087 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.118     1.205    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X58Y104        FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.740     0.742    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X58Y104        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism             -0.008     0.734    
    SLICE_X58Y104        FDPE (Remov_fdpe_C_PRE)     -0.052     0.682    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.523    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        3.705ns  (logic 0.534ns (14.415%)  route 3.171ns (85.585%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 6.455 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.453     6.455    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X91Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_fdre_C_Q)         0.269     6.724 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[235]/Q
                         net (fo=2, routed)           0.915     7.639    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[235]
    SLICE_X76Y105        LUT6 (Prop_lut6_I3_O)        0.053     7.692 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46/O
                         net (fo=1, routed)           1.115     8.808    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_46_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.053     8.861 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.475     9.335    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     9.388 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.135     9.523    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.053     9.576 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.242     9.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X58Y105        LUT6 (Prop_lut6_I3_O)        0.053     9.871 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.289    10.160    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X58Y104        FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       1.278    11.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X58Y104        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism             -0.089    11.191    
                         clock uncertainty           -0.201    10.990    
    SLICE_X58Y104        FDPE (Recov_fdpe_C_PRE)     -0.228    10.762    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         10.762    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  0.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.146ns (24.972%)  route 0.439ns (75.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.593     0.595    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X58Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.118     0.713 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[7]/Q
                         net (fo=1, routed)           0.321     1.034    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/Q[7]
    SLICE_X58Y105        LUT6 (Prop_lut6_I2_O)        0.028     1.062 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.118     1.180    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X58Y104        FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10766, routed)       0.740     0.742    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X58Y104        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism              0.065     0.807    
                         clock uncertainty            0.201     1.008    
    SLICE_X58Y104        FDPE (Remov_fdpe_C_PRE)     -0.052     0.956    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.269ns (8.774%)  route 2.797ns (91.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 6.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.269     1.662 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.797     4.459    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X92Y151        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.331     6.333    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X92Y151        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.089     6.422    
                         clock uncertainty           -0.073     6.349    
    SLICE_X92Y151        FDCE (Recov_fdce_C_CLR)     -0.228     6.121    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.121    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.269ns (8.774%)  route 2.797ns (91.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 6.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.269     1.662 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.797     4.459    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X92Y151        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.331     6.333    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X92Y151        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.089     6.422    
                         clock uncertainty           -0.073     6.349    
    SLICE_X92Y151        FDCE (Recov_fdce_C_CLR)     -0.192     6.157    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.269ns (8.774%)  route 2.797ns (91.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 6.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.269     1.662 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.797     4.459    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X92Y151        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.331     6.333    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X92Y151        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.089     6.422    
                         clock uncertainty           -0.073     6.349    
    SLICE_X92Y151        FDCE (Recov_fdce_C_CLR)     -0.192     6.157    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.269ns (9.068%)  route 2.697ns (90.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 6.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.269     1.662 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.697     4.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X92Y150        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.331     6.333    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X92Y150        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.089     6.422    
                         clock uncertainty           -0.073     6.349    
    SLICE_X92Y150        FDCE (Recov_fdce_C_CLR)     -0.228     6.121    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.121    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.269ns (9.068%)  route 2.697ns (90.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 6.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.269     1.662 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.697     4.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X92Y150        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.331     6.333    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X92Y150        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.089     6.422    
                         clock uncertainty           -0.073     6.349    
    SLICE_X92Y150        FDCE (Recov_fdce_C_CLR)     -0.228     6.121    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.121    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.269ns (9.068%)  route 2.697ns (90.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 6.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.269     1.662 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.697     4.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X92Y150        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.331     6.333    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X92Y150        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.089     6.422    
                         clock uncertainty           -0.073     6.349    
    SLICE_X92Y150        FDCE (Recov_fdce_C_CLR)     -0.192     6.157    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.269ns (9.068%)  route 2.697ns (90.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 6.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.269     1.662 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.697     4.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X92Y150        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.331     6.333    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X92Y150        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.089     6.422    
                         clock uncertainty           -0.073     6.349    
    SLICE_X92Y150        FDCE (Recov_fdce_C_CLR)     -0.192     6.157    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.269ns (9.068%)  route 2.697ns (90.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 6.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.269     1.662 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.697     4.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X92Y150        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.331     6.333    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X92Y150        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.089     6.422    
                         clock uncertainty           -0.073     6.349    
    SLICE_X92Y150        FDCE (Recov_fdce_C_CLR)     -0.192     6.157    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.269ns (9.396%)  route 2.594ns (90.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 6.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.269     1.662 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.594     4.256    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X94Y150        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.331     6.333    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X94Y150        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.089     6.422    
                         clock uncertainty           -0.073     6.349    
    SLICE_X94Y150        FDCE (Recov_fdce_C_CLR)     -0.192     6.157    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.269ns (15.704%)  route 1.444ns (84.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 6.326 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.269     1.662 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.444     3.106    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X99Y167        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.324     6.326    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X99Y167        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.089     6.415    
                         clock uncertainty           -0.073     6.342    
    SLICE_X99Y167        FDCE (Recov_fdce_C_CLR)     -0.255     6.087    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.087    
                         arrival time                          -3.106    
  -------------------------------------------------------------------
                         slack                                  2.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.299%)  route 0.599ns (85.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.534     0.536    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.636 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.599     1.235    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X99Y168        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.761     0.763    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X99Y168        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.173     0.590    
    SLICE_X99Y168        FDCE (Remov_fdce_C_CLR)     -0.069     0.521    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.299%)  route 0.599ns (85.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.534     0.536    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.636 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.599     1.235    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X99Y168        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.761     0.763    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X99Y168        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.173     0.590    
    SLICE_X99Y168        FDCE (Remov_fdce_C_CLR)     -0.069     0.521    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.299%)  route 0.599ns (85.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.534     0.536    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.636 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.599     1.235    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X99Y168        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.761     0.763    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X99Y168        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.173     0.590    
    SLICE_X99Y168        FDCE (Remov_fdce_C_CLR)     -0.069     0.521    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.299%)  route 0.599ns (85.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.534     0.536    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.636 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.599     1.235    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X99Y168        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.761     0.763    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X99Y168        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.173     0.590    
    SLICE_X99Y168        FDCE (Remov_fdce_C_CLR)     -0.069     0.521    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.299%)  route 0.599ns (85.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.534     0.536    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.636 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.599     1.235    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X99Y168        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.761     0.763    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X99Y168        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.173     0.590    
    SLICE_X99Y168        FDCE (Remov_fdce_C_CLR)     -0.069     0.521    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.100ns (12.347%)  route 0.710ns (87.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.534     0.536    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.636 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.710     1.346    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X98Y167        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.762     0.764    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X98Y167        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.173     0.591    
    SLICE_X98Y167        FDCE (Remov_fdce_C_CLR)     -0.050     0.541    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.100ns (12.347%)  route 0.710ns (87.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.534     0.536    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.636 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.710     1.346    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X99Y167        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.762     0.764    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X99Y167        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.173     0.591    
    SLICE_X99Y167        FDCE (Remov_fdce_C_CLR)     -0.069     0.522    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.100ns (12.347%)  route 0.710ns (87.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.534     0.536    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.636 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.710     1.346    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X99Y167        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.762     0.764    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X99Y167        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.173     0.591    
    SLICE_X99Y167        FDCE (Remov_fdce_C_CLR)     -0.069     0.522    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.100ns (12.347%)  route 0.710ns (87.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.534     0.536    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.636 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.710     1.346    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X99Y167        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.762     0.764    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X99Y167        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.173     0.591    
    SLICE_X99Y167        FDCE (Remov_fdce_C_CLR)     -0.069     0.522    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.100ns (7.457%)  route 1.241ns (92.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.534     0.536    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X77Y157        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.636 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.241     1.877    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X94Y150        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.771     0.773    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X94Y150        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.173     0.600    
    SLICE_X94Y150        FDCE (Remov_fdce_C_CLR)     -0.050     0.550    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  1.327    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.361ns (24.860%)  route 1.091ns (75.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 13.826 - 8.000 ) 
    Source Clock Delay      (SCD):    6.292ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.378     6.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X72Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y169        FDRE (Prop_fdre_C_Q)         0.308     6.600 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.684     7.284    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X77Y169        LUT3 (Prop_lut3_I0_O)        0.053     7.337 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.407     7.744    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X77Y169        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.263    13.826    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X77Y169        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.440    14.266    
                         clock uncertainty           -0.077    14.189    
    SLICE_X77Y169        FDPE (Recov_fdpe_C_PRE)     -0.217    13.972    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.361ns (24.860%)  route 1.091ns (75.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 13.826 - 8.000 ) 
    Source Clock Delay      (SCD):    6.292ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.378     6.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X72Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y169        FDRE (Prop_fdre_C_Q)         0.308     6.600 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.684     7.284    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X77Y169        LUT3 (Prop_lut3_I0_O)        0.053     7.337 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.407     7.744    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X77Y169        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.263    13.826    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X77Y169        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.440    14.266    
                         clock uncertainty           -0.077    14.189    
    SLICE_X77Y169        FDPE (Recov_fdpe_C_PRE)     -0.217    13.972    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  6.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.171ns (30.857%)  route 0.383ns (69.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.523     2.376    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X76Y171        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y171        FDPE (Prop_fdpe_C_Q)         0.107     2.483 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.234     2.717    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X77Y169        LUT3 (Prop_lut3_I2_O)        0.064     2.781 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.149     2.930    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X77Y169        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.727     2.924    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X77Y169        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.534     2.390    
    SLICE_X77Y169        FDPE (Remov_fdpe_C_PRE)     -0.072     2.318    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.171ns (30.857%)  route 0.383ns (69.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.523     2.376    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X76Y171        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y171        FDPE (Prop_fdpe_C_Q)         0.107     2.483 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.234     2.717    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X77Y169        LUT3 (Prop_lut3_I2_O)        0.064     2.781 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.149     2.930    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X77Y169        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.727     2.924    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X77Y169        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.534     2.390    
    SLICE_X77Y169        FDPE (Remov_fdpe_C_PRE)     -0.072     2.318    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.612    





