
verilog work ../../../bench/verilog/tb_openMSP430_fpga.v
verilog work ../../../bench/verilog/msp_debug.v
verilog work ../../../bench/verilog/glbl.v
verilog work ../../../bench/verilog/ram_16x512.v
verilog work ../../../bench/verilog/ram_16x2k.v
verilog work ../../../bench/verilog/ram.v

verilog work /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/DCM_SP.v
verilog work /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/IBUF.v
verilog work /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/IBUFG.v
verilog work /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/BUFG.v
verilog work /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/OBUF.v
verilog work /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/IOBUF.v

verilog work ../../../rtl/verilog/openMSP430_fpga.v
verilog work ../../../rtl/verilog/omsp_system_0.v
verilog work ../../../rtl/verilog/io_mux.v
verilog work ../../../rtl/verilog/omsp_uart.v

verilog work ../../../rtl/verilog/openmsp430/openMSP430.v
verilog work ../../../rtl/verilog/openmsp430/omsp_frontend.v
verilog work ../../../rtl/verilog/openmsp430/omsp_execution_unit.v
verilog work ../../../rtl/verilog/openmsp430/omsp_register_file.v
verilog work ../../../rtl/verilog/openmsp430/omsp_alu.v
verilog work ../../../rtl/verilog/openmsp430/omsp_sfr.v
verilog work ../../../rtl/verilog/openmsp430/omsp_mem_backbone.v
verilog work ../../../rtl/verilog/openmsp430/omsp_clock_module.v
verilog work ../../../rtl/verilog/openmsp430/omsp_dbg.v
verilog work ../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v
verilog work ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v
verilog work ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v
verilog work ../../../rtl/verilog/openmsp430/omsp_watchdog.v
verilog work ../../../rtl/verilog/openmsp430/omsp_multiplier.v
verilog work ../../../rtl/verilog/openmsp430/omsp_sync_reset.v
verilog work ../../../rtl/verilog/openmsp430/omsp_sync_cell.v
verilog work ../../../rtl/verilog/openmsp430/omsp_scan_mux.v
verilog work ../../../rtl/verilog/openmsp430/omsp_and_gate.v
verilog work ../../../rtl/verilog/openmsp430/omsp_wakeup_cell.v
verilog work ../../../rtl/verilog/openmsp430/omsp_clock_gate.v
verilog work ../../../rtl/verilog/openmsp430/omsp_clock_mux.v
verilog work ../../../rtl/verilog/openmsp430/periph/omsp_gpio.v
verilog work ../../../rtl/verilog/openmsp430/periph/omsp_timerA.v

