module Lab4(sw0, sw1, sw2, clk, rst, leds);

	input sw0, sw1, sw2, clk;
	input[2:0] leds;
	
	always_ff@(posedge clk)