//rtl model files
../rtl/baud_generator.v
../rtl/bbfifo_16x8.v
../rtl/bbfifo_16x8_mem.v
../rtl/bus_master.v
../rtl/kcuart_rx.v
../rtl/kcuart_tx.v
../rtl/uart_regs.v
../rtl/uart_rx.v
../rtl/uart_core.v
../rtl/uart_tx.v

//testbench files
../tb/clkgen.v
../tb/harness.v
../tb/registers_stub.v
../tb/uart_device.v
../tb/uart_host.v

//testcase files
../tc/testcase.v
../tc/testcase_baud_change.v
../tc/testcase_break_condition.v
../tc/testcase_msb_first.v
../tc/testcase_multiple_access.v
../tc/testcase_parity_msb.v
../tc/testcase_parity.v

