// Seed: 274359576
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  assign module_1.id_6 = 0;
  output wire id_1;
  assign id_4 = -1;
  wire id_9, id_10;
endmodule
module module_1 (
    output logic id_0,
    output wor   id_1,
    input  wor   id_2,
    input  wire  id_3
);
  logic id_5 = -1, id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5
  );
  always @(posedge id_6) begin : LABEL_0
    id_0 <= id_2 & -1;
  end
endmodule
