Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jan 30 16:35:35 2020
| Host         : travis-job-1ac68664-093a-4af5-9336-3fc8bba7a6b3 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   206 |
| Unused register locations in slices containing registers |   409 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             288 |          138 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |            1087 |          379 |
| Yes          | No                    | No                     |             457 |          146 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2095 |          713 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                Enable Signal                                |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | soc_netsoc_sdram_tfawcon_ready_reg042_in                                    | soc_netsoc_sdram_tfawcon_ready_i_1_n_0                               |                1 |              1 |
|  sys_clk     |                                                                             | soc_netsoc_sdram_tccdcon_ready_i_1_n_0                               |                1 |              1 |
|  clk200_clk  |                                                                             |                                                                      |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                           | sys_rst                                                              |                1 |              1 |
|  sys_clk     | soc_netsoc_i_i_1_n_0                                                        | sys_rst                                                              |                1 |              1 |
|  sys_clk     |                                                                             | vns_xilinxasyncresetsynchronizerimpl0                                |                1 |              2 |
|  eth_rx_clk  |                                                                             | soc_ethphy_reset                                                     |                1 |              2 |
|  eth_tx_clk  |                                                                             | soc_ethphy_reset                                                     |                1 |              2 |
|  clk200_clk  |                                                                             | vns_xilinxasyncresetsynchronizerimpl0                                |                1 |              2 |
|  sys_clk     | vns_multiplexer_next_state                                                  | sys_rst                                                              |                2 |              4 |
|  sys_clk     | vns_bankmachine3_next_state                                                 | sys_rst                                                              |                2 |              4 |
|  sys_clk     | picorv32/sel                                                                | picorv32/pcpi_mul/SS[0]                                              |                1 |              4 |
|  sys_clk     | vns_bankmachine5_next_state                                                 | sys_rst                                                              |                3 |              4 |
|  sys_clk     | vns_bankmachine1_next_state                                                 | sys_rst                                                              |                3 |              4 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_wrport_we                                           | sys_rst                                                              |                1 |              4 |
|  sys_clk     | picorv32/soc_netsoc_uart_rx_fifo_rdport_re                                  | sys_rst                                                              |                1 |              4 |
|  sys_clk     | picorv32/soc_netsoc_bitbang_storage_reg[0][0]                               | sys_rst                                                              |                1 |              4 |
|  sys_clk     | vns_bankmachine0_next_state                                                 | sys_rst                                                              |                1 |              4 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_syncfifo_re                                         | sys_rst                                                              |                1 |              4 |
|  sys_clk     | picorv32/mem_addr[31]_i_1_n_0                                               | picorv32/mem_wstrb[3]_i_1_n_0                                        |                1 |              4 |
|  sys_clk     | vns_bankmachine7_next_state                                                 | sys_rst                                                              |                2 |              4 |
|  sys_clk     | vns_bankmachine6_next_state                                                 | sys_rst                                                              |                2 |              4 |
|  sys_clk     | soc_netsoc_sdram_time1[3]_i_1_n_0                                           | sys_rst                                                              |                2 |              4 |
|  sys_clk     | soc_netsoc_uart_phy_rx_bitcount                                             | soc_netsoc_uart_phy_rx_bitcount[3]_i_1_n_0                           |                1 |              4 |
|  sys_clk     | picorv32/soc_netsoc_uart_tx_fifo_wrport_we                                  | sys_rst                                                              |                1 |              4 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                              |                2 |              4 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                              |                2 |              4 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                              |                1 |              4 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                              |                2 |              4 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                              |                3 |              4 |
|  sys_clk     | picorv32/E[0]                                                               | sys_rst                                                              |                1 |              4 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                              |                2 |              4 |
|  sys_clk     | soc_netsoc_uart_phy_sink_ready1382_out                                      | soc_netsoc_uart_phy_tx_bitcount[3]_i_1_n_0                           |                1 |              4 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3][0] | sys_rst                                                              |                1 |              4 |
|  eth_tx_clk  | vns_liteethmacgap_state                                                     | soc_ethmac_tx_gap_inserter_sink_ready                                |                1 |              4 |
|  clk200_clk  | soc_netsoc_reset_counter[3]_i_1_n_0                                         | clk200_rst                                                           |                1 |              4 |
|  sys_clk     |                                                                             | picorv32/vns_netsoc_csrbankarray_interface6_bank_bus_dat_r_reg[2][0] |                2 |              4 |
|  sys_clk     | vns_bankmachine2_next_state                                                 | sys_rst                                                              |                2 |              4 |
|  sys_clk     | vns_bankmachine4_next_state                                                 | sys_rst                                                              |                2 |              4 |
|  sys_clk     |                                                                             | picorv32/pcpi_mul/instr_mulhu_i_1_n_0                                |                1 |              4 |
|  sys_clk     |                                                                             | picorv32/pcpi_div/instr_rem_i_1_n_0                                  |                1 |              4 |
|  sys_clk     | soc_netsoc_sdram_time0[4]_i_1_n_0                                           | sys_rst                                                              |                2 |              5 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                                | picorv32/instr_lw_i_1_n_0                                            |                3 |              5 |
|  sys_clk     | picorv32/is_sb_sh_sw_i_1_n_0                                                | picorv32/decoded_rs1[0]_i_1_n_0                                      |                1 |              5 |
|  sys_clk     | picorv32/latched_rd[4]_i_1_n_0                                              |                                                                      |                2 |              5 |
|  sys_clk     | soc_netsoc_sdram_zqcs_executer_counter[4]_i_1_n_0                           | sys_rst                                                              |                2 |              5 |
|  sys_clk     |                                                                             | picorv32/vns_netsoc_csrbankarray_interface1_bank_bus_dat_r_reg[0][0] |                5 |              5 |
|  sys_clk     | picorv32/soc_netsoc_a7ddrphy_half_sys8x_taps_storage_reg[4][0]              | sys_rst                                                              |                1 |              5 |
|  sys_clk     | picorv32/soc_netsoc_uart_tx_fifo_level0_reg[4]_0[0]                         | sys_rst                                                              |                2 |              5 |
|  sys_clk     | picorv32/soc_netsoc_uart_rx_fifo_level0_reg[4][0]                           | sys_rst                                                              |                2 |              5 |
|  sys_clk     | picorv32/soc_netsoc_sdram_storage_reg[0]_rep__0[0]                          | sys_rst                                                              |                3 |              6 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector0_address_storage_reg[8][1]          | sys_rst                                                              |                2 |              6 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector0_command_storage_reg[0][0]          | sys_rst                                                              |                2 |              6 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector3_address_storage_reg[13][1]         | sys_rst                                                              |                2 |              6 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector1_address_storage_reg[8][1]          | sys_rst                                                              |                1 |              6 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector2_address_storage_reg[13][1]         | sys_rst                                                              |                3 |              6 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector2_command_storage_reg[0][0]          | sys_rst                                                              |                2 |              6 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector3_command_storage_reg[0][0]          | sys_rst                                                              |                2 |              6 |
|  sys_clk     | soc_netsoc_sdram_sequencer_counter                                          | sys_rst                                                              |                2 |              6 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector1_command_storage_reg[5][0]          | sys_rst                                                              |                2 |              6 |
|  sys_clk     | picorv32/pcpi_mul/cpu_state_reg[0][0]                                       |                                                                      |                5 |              7 |
|  sys_clk     | soc_netsoc_dna_cnt[6]_i_1_n_0                                               | sys_rst                                                              |                2 |              7 |
|  sys_clk     | picorv32/soc_netsoc_ctrl_storage_reg[31][2]                                 | sys_rst                                                              |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector1_wrdata_storage_reg[31][2]          | sys_rst                                                              |                1 |              8 |
|  sys_clk     | picorv32/soc_ethmac_reader_length_storage_reg[7]                            | sys_rst                                                              |                3 |              8 |
|  sys_clk     | picorv32/soc_netsoc_uart_phy_storage_reg[24][2]                             | sys_rst                                                              |                1 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector1_wrdata_storage_reg[31][0]          | sys_rst                                                              |                6 |              8 |
|  sys_clk     | picorv32/soc_netsoc_timer0_reload_storage_reg[31][3]                        | sys_rst                                                              |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector3_wrdata_storage_reg[31][0]          | sys_rst                                                              |                3 |              8 |
|  sys_clk     | picorv32/soc_netsoc_timer0_reload_storage_reg[31][1]                        | sys_rst                                                              |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector3_wrdata_storage_reg[31][1]          | sys_rst                                                              |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector1_wrdata_storage_reg[31][1]          | sys_rst                                                              |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector1_wrdata_storage_reg[31][3]          | sys_rst                                                              |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_ctrl_storage_reg[31][0]                                 | sys_rst                                                              |                5 |              8 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_syncfifo_re                                         |                                                                      |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_timer0_load_storage_reg[31][3]                          | sys_rst                                                              |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_uart_phy_storage_reg[24][3]                             | sys_rst                                                              |                3 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_tx_reg[7]_i_1_n_0                                       | sys_rst                                                              |                3 |              8 |
|  sys_clk     | picorv32/soc_netsoc_timer0_reload_storage_reg[31][0]                        | sys_rst                                                              |                3 |              8 |
|  sys_clk     | picorv32/soc_netsoc_timer0_load_storage_reg[31][0]                          | sys_rst                                                              |                2 |              8 |
|  sys_clk     |                                                                             | picorv32/vns_netsoc_csrbankarray_interface5_bank_bus_dat_r_reg[0][0] |                8 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_rx_reg                                                  | sys_rst                                                              |                1 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector3_wrdata_storage_reg[31][2]          | sys_rst                                                              |                3 |              8 |
|  sys_clk     | picorv32/soc_netsoc_ctrl_storage_reg[31][1]                                 | sys_rst                                                              |                4 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector0_address_storage_reg[8][0]          | sys_rst                                                              |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector2_wrdata_storage_reg[31][1]          | sys_rst                                                              |                4 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector2_wrdata_storage_reg[31][0]          | sys_rst                                                              |                5 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector2_wrdata_storage_reg[31][2]          | sys_rst                                                              |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_uart_rx_fifo_rdport_re                                  |                                                                      |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector1_address_storage_reg[8][0]          | sys_rst                                                              |                3 |              8 |
|  sys_clk     | picorv32/soc_netsoc_uart_phy_storage_reg[24][1]                             | sys_rst                                                              |                1 |              8 |
|  sys_clk     |                                                                             | picorv32/vns_netsoc_csrbankarray_interface8_bank_bus_dat_r_reg[0][0] |                5 |              8 |
|  sys_clk     |                                                                             | picorv32/vns_netsoc_csrbankarray_interface2_bank_bus_dat_r_reg[0][0] |                8 |              8 |
|  sys_clk     |                                                                             | picorv32/vns_netsoc_csrbankarray_interface7_bank_bus_dat_r_reg[0][0] |                5 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_source_payload_data[7]_i_1_n_0                          | sys_rst                                                              |                1 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector0_wrdata_storage_reg[31][2]          | sys_rst                                                              |                2 |              8 |
|  sys_clk     |                                                                             | picorv32/vns_netsoc_csrbankarray_interface4_bank_bus_dat_r_reg[0][0] |                8 |              8 |
|  sys_clk     |                                                                             | picorv32/SR[0]                                                       |                4 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector2_address_storage_reg[13][0]         | sys_rst                                                              |                3 |              8 |
|  sys_clk     | picorv32/soc_netsoc_counter_reg[0][0]                                       | sys_rst                                                              |                3 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector2_wrdata_storage_reg[31][3]          | sys_rst                                                              |                3 |              8 |
|  sys_clk     | picorv32/soc_netsoc_timer0_load_storage_reg[31][2]                          | sys_rst                                                              |                3 |              8 |
|  sys_clk     | soc_netsoc_i                                                                | sys_rst                                                              |                4 |              8 |
|  sys_clk     | picorv32/soc_netsoc_timer0_load_storage_reg[31][1]                          | sys_rst                                                              |                3 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector3_wrdata_storage_reg[31][3]          | sys_rst                                                              |                6 |              8 |
|  sys_clk     | picorv32/soc_netsoc_timer0_reload_storage_reg[31][2]                        | sys_rst                                                              |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector3_address_storage_reg[13][0]         | sys_rst                                                              |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_ctrl_storage_reg[31][3]                                 | sys_rst                                                              |                2 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector0_wrdata_storage_reg[31][1]          | sys_rst                                                              |                3 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector0_wrdata_storage_reg[31][0]          | sys_rst                                                              |                4 |              8 |
|  sys_clk     | picorv32/soc_netsoc_uart_phy_storage_reg[24][0]                             | sys_rst                                                              |                1 |              8 |
|  sys_clk     |                                                                             | picorv32/vns_netsoc_csrbankarray_interface9_bank_bus_dat_r_reg[0][0] |                6 |              8 |
|  sys_clk     | picorv32/soc_netsoc_sdram_phaseinjector0_wrdata_storage_reg[31][3]          | sys_rst                                                              |                2 |              8 |
|  sys_clk     | soc_ethmac_reader_counter_ce                                                | soc_ethmac_reader_counter[10]_i_1_n_0                                |                3 |              9 |
|  eth_rx_clk  |                                                                             | soc_ethmac_crc32_checker_syncfifo_produce[2]_i_1_n_0                 |                3 |              9 |
|  sys_clk     | soc_ethphy_hw_reset_counter_ce                                              | sys_rst                                                              |                3 |              9 |
|  eth_rx_clk  | soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0           | eth_rx_rst                                                           |                4 |             10 |
|  eth_rx_clk  | soc_ethmac_rx_converter_converter_source_payload_data[19]_i_1_n_0           | eth_rx_rst                                                           |                2 |             10 |
|  eth_rx_clk  | soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0            | eth_rx_rst                                                           |                2 |             10 |
|  eth_rx_clk  | soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0           | eth_rx_rst                                                           |                3 |             10 |
|  sys_clk     |                                                                             | soc_netsoc_sdram_timer_count1[9]_i_1_n_0                             |                2 |             10 |
|  sys_clk     | soc_netsoc_vccaux_status                                                    | sys_rst                                                              |                6 |             12 |
|  sys_clk     | soc_netsoc_vccint_status                                                    | sys_rst                                                              |                2 |             12 |
|  sys_clk     | soc_netsoc_temperature_status                                               | sys_rst                                                              |                3 |             12 |
|  sys_clk     | soc_netsoc_vccbram_status                                                   | sys_rst                                                              |                3 |             12 |
|  sys_clk     | soc_netsoc_sdram_bankmachine6_row_open                                      | sys_rst                                                              |                5 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine0_row_open                                      | sys_rst                                                              |                4 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine5_row_open                                      | sys_rst                                                              |                3 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine4_row_open                                      | sys_rst                                                              |                3 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine2_row[13]_i_1_n_0                               | sys_rst                                                              |                3 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine1_row[13]_i_1_n_0                               | sys_rst                                                              |                4 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine7_row_open                                      | sys_rst                                                              |                3 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine3_row_open                                      | sys_rst                                                              |                3 |             14 |
|  sys_clk     | picorv32/mem_rdata_q[24]_i_1_n_0                                            |                                                                      |                6 |             15 |
|  eth_tx_clk  | soc_ethmac_padding_inserter_counter_ce                                      | soc_ethmac_padding_inserter_counter[14]                              |                4 |             15 |
|  sys_clk     | picorv32/soc_netsoc_uart_tx_fifo_wrport_we                                  |                                                                      |                2 |             16 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_wrport_we                                           |                                                                      |                2 |             16 |
|  eth_rx_clk  | soc_ethmac_crc32_checker_syncfifo_wrport_we                                 |                                                                      |                2 |             16 |
|  sys_clk     | picorv32/soc_ethmac_reader_fifo_wrport_we                                   |                                                                      |                2 |             16 |
|  eth_rx_clk  |                                                                             |                                                                      |                6 |             19 |
|  sys_clk     | picorv32/mem_rdata_q_reg[7]_0                                               | picorv32/vns_netsoc_count_reg_19_sn_1                                |                5 |             20 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                                | picorv32/decoded_imm[31]_i_1_n_0                                     |                7 |             20 |
|  eth_tx_clk  |                                                                             | eth_tx_rst                                                           |                9 |             21 |
|  eth_tx_clk  |                                                                             |                                                                      |                8 |             22 |
|  sys_clk     | soc_netsoc_sr[31]_i_1_n_0                                                   | sys_rst                                                              |               11 |             22 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                                | picorv32/pcpi_div/pcpi_wait_reg_0                                    |                8 |             22 |
|  sys_clk     | soc_netsoc_sdram_bankmachine7_cmd_buffer_pipe_ce                            | sys_rst                                                              |                7 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine4_cmd_buffer_pipe_ce                            | sys_rst                                                              |                7 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce                            | sys_rst                                                              |                7 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine5_cmd_buffer_pipe_ce                            | sys_rst                                                              |                7 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine6_cmd_buffer_pipe_ce                            | sys_rst                                                              |                6 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce                            | sys_rst                                                              |                7 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine0_cmd_buffer_pipe_ce                            | sys_rst                                                              |                9 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine2_cmd_buffer_pipe_ce                            | sys_rst                                                              |                8 |             23 |
|  sys_clk     | picorv32/soc_netsoc_a7ddrphy_bitslip15_value_reg[0][0]                      | picorv32/soc_netsoc_a7ddrphy_bitslip15_value_reg[0]_0[0]             |               10 |             24 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_nwrites[0]_i_1_n_0                               | soc_netsoc_sdram_bandwidth_nwrites                                   |                6 |             24 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_nreads                                           | soc_netsoc_sdram_bandwidth_nwrites                                   |                6 |             24 |
|  sys_clk     | picorv32/soc_netsoc_a7ddrphy_bitslip7_value_reg[0][0]                       | picorv32/soc_netsoc_a7ddrphy_bitslip7_value_reg[0]_0[0]              |               13 |             24 |
|  eth_rx_clk  |                                                                             | eth_rx_rst                                                           |                9 |             27 |
|  sys_clk     |                                                                             | soc_netsoc_sdram_zqcs_timer_count1[0]_i_1_n_0                        |                7 |             27 |
|  sys_clk     | picorv32/pcpi_div/divisor                                                   | picorv32/pcpi_div/divisor[30]_i_1_n_0                                |               14 |             31 |
|  sys_clk     | picorv32/pcpi_mul/rs1_reg[32]_1                                             | picorv32/pcpi_mul/rs1[62]_i_1_n_0                                    |                5 |             31 |
|  sys_clk     |                                                                             | soc_netsoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0                 |                8 |             31 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0    |                                                                      |                4 |             32 |
|  sys_clk     | soc_ethmac_ps_preamble_error_o                                              | sys_rst                                                              |                8 |             32 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we       |                                                                      |                4 |             32 |
|  sys_clk     | picorv32/pcpi_div/quotient                                                  | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0                           |               14 |             32 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0    |                                                                      |                4 |             32 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0    |                                                                      |                4 |             32 |
|  sys_clk     | picorv32/pcpi_div/dividend                                                  |                                                                      |               10 |             32 |
|  sys_clk     | soc_netsoc_ctrl_bus_errors                                                  | sys_rst                                                              |                8 |             32 |
|  sys_clk     | picorv32/pcpi_div/divisor                                                   |                                                                      |                9 |             32 |
|  sys_clk     | picorv32/timer                                                              | picorv32/pcpi_div/pcpi_wait_reg_0                                    |               17 |             32 |
|  eth_rx_clk  | soc_ethmac_crc32_checker_crc_reg[31]_i_1_n_0                                | soc_ethmac_crc32_checker_syncfifo_produce[2]_i_1_n_0                 |               13 |             32 |
|  eth_tx_clk  | soc_ethmac_crc32_inserter_ce                                                | soc_ethmac_crc32_inserter_reg                                        |               10 |             32 |
|  sys_clk     | p_426_out                                                                   | soc_ethmac_writer_counter[0]_i_1_n_0                                 |                8 |             32 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0    |                                                                      |                4 |             32 |
|  sys_clk     | soc_ethmac_writer_errors_status_liteethmac_next_value_ce                    | sys_rst                                                              |                9 |             32 |
|  sys_clk     | picorv32/pcpi_div/quotient_msk[31]_i_2_n_0                                  | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0                           |               11 |             32 |
|  sys_clk     | picorv32/irq_mask                                                           | picorv32/pcpi_div/pcpi_wait_reg_0                                    |               21 |             32 |
|  sys_clk     | picorv32/mem_wdata[31]_i_1_n_0                                              |                                                                      |               11 |             32 |
|  sys_clk     | soc_ethmac_ps_crc_error_o                                                   | sys_rst                                                              |                8 |             32 |
|  sys_clk     | picorv32/reg_op2[31]_i_1_n_0                                                |                                                                      |               11 |             32 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0    |                                                                      |                4 |             32 |
|  sys_clk     | picorv32/pcpi_mul/pcpi_wr0                                                  |                                                                      |               11 |             32 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0    |                                                                      |                4 |             32 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0    |                                                                      |                4 |             32 |
|  sys_clk     | picorv32/reg_op1[31]_i_1_n_0                                                |                                                                      |               12 |             32 |
|  sys_clk     | soc_netsoc_timer0_update_value_re                                           | sys_rst                                                              |                9 |             32 |
|  sys_clk     |                                                                             | soc_netsoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0                 |                8 |             32 |
|  sys_clk     | picorv32/is_sb_sh_sw_i_1_n_0                                                |                                                                      |               10 |             35 |
|  sys_clk     | picorv32/mem_addr[31]_i_1_n_0                                               |                                                                      |               18 |             43 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                                |                                                                      |               19 |             47 |
|  sys_clk     | soc_ethmac_writer_fifo_wrport_we                                            |                                                                      |                6 |             48 |
|  sys_clk     | picorv32/soc_netsoc_sdram_bandwidth_nwrites_status_reg[0][0]                | sys_rst                                                              |                9 |             48 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_period                                           | sys_rst                                                              |                8 |             48 |
|  sys_clk     | soc_netsoc_dna_status                                                       | sys_rst                                                              |               16 |             57 |
|  sys_clk     | picorv32/cpu_state_reg_n_0_[6]                                              | picorv32/pcpi_div/pcpi_wait_reg_0                                    |               36 |             64 |
|  sys_clk     | picorv32/irq_delay                                                          | picorv32/pcpi_div/pcpi_wait_reg_0                                    |               17 |             65 |
|  sys_clk     |                                                                             | picorv32/pcpi_div/pcpi_wait_reg_0                                    |               30 |             85 |
|  sys_clk     | picorv32/pcpi_mul/rs1_reg[32]_1                                             | picorv32/pcpi_mul/mul_counter[6]                                     |               32 |             85 |
|  sys_clk     | picorv32/p_0_in__1                                                          |                                                                      |               22 |             88 |
|  sys_clk     | picorv32/pcpi_mul/rs1_reg[32]_1                                             |                                                                      |               18 |             97 |
|  sys_clk     | soc_netsoc_sdram_inti_p0_rddata_valid                                       | sys_rst                                                              |               55 |            128 |
|  sys_clk     |                                                                             |                                                                      |              124 |            248 |
|  sys_clk     |                                                                             | sys_rst                                                              |              249 |            771 |
+--------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     4 |
| 4      |                    32 |
| 5      |                     9 |
| 6      |                    10 |
| 7      |                     2 |
| 8      |                    51 |
| 9      |                     3 |
| 10     |                     5 |
| 12     |                     4 |
| 14     |                     8 |
| 15     |                     2 |
| 16+    |                    71 |
+--------+-----------------------+


