INFO:sim:172 - Generating IP...
Resolving generics for 'Clock50MHz'...
Applying external generics to 'Clock50MHz'...
Delivering associated files for 'Clock50MHz'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'Clock50MHz'...
Delivered 3 files into directory
/media/shared_disk/ECE333/Lab06/I2CModule/ipcore_dir/tmp/_cg/Clock50MHz
Delivered 1 file into directory
/media/shared_disk/ECE333/Lab06/I2CModule/ipcore_dir/tmp/_cg/Clock50MHz
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.2/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Clock50MHz'...
Generating ISE project...
XCO file found: Clock50MHz.xco
XMDF file found: Clock50MHz_xmdf.tcl
Adding
/media/shared_disk/ECE333/Lab06/I2CModule/ipcore_dir/tmp/_cg/Clock50MHz/example_
design/Clock50MHz_exdes.ucf -view all -origin_type created
Adding
/media/shared_disk/ECE333/Lab06/I2CModule/ipcore_dir/tmp/_cg/Clock50MHz/example_
design/Clock50MHz_exdes.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/media/shared_disk/ECE333/Lab06/I2CModule/ipcore_dir/tmp/_cg/Clock50MHz/exam
   ple_design/Clock50MHz_exdes.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/media/shared_disk/ECE333/Lab06/I2CModule/ipcore_dir/tmp/_cg/Clock50MHz.asy
-view all -origin_type imported
Adding /media/shared_disk/ECE333/Lab06/I2CModule/ipcore_dir/tmp/_cg/Clock50MHz.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/media/shared_disk/ECE333/Lab06/I2CModule/ipcore_dir/tmp/_cg/Clock50MHz.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/media/shared_disk/ECE333/Lab06/I2CModule/ipcore_dir/tmp/_cg/Clock50MHz.veo
-view all -origin_type imported
WARNING: This core does not have a top level called "/Clock50MHz"
WARNING: Top level has been set to "/Clock50MHz_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Clock50MHz'.
