#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun 25 11:50:52 2023
# Process ID: 5101
# Current directory: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/synth/vivado.log
# Journal file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_data.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/bnn_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top bnn -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context 
Command: synth_design -top bnn -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1994.758 ; gain = 201.715 ; free physical = 4721 ; free virtual = 10056
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bnn' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (6#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (7#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (10#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (11#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (12#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (17#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'xor_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:234]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xor_op' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:234]
INFO: [Synth 8-638] synthesizing module 'shl_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:342]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shl_op' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:342]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'buffer_bx_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:370]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'buffer_bx_op' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:370]
INFO: [Synth 8-638] synthesizing module 'source' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1135]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1127]
INFO: [Synth 8-256] done synthesizing module 'source' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1135]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (29#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (30#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'select_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:519]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'antitokens' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'antitokens' (31#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'select_op' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:519]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 11 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_data' declared at '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:15420' bound to instance 'c_LSQ_data' of component 'LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:4696]
INFO: [Synth 8-6157] synthesizing module 'LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:15420]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_data' (34#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:4910]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_data' (35#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:4910]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:15040]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_data' (36#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:15040]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:15229]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_data' (37#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:15229]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_data' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:15329]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_data' (38#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:15329]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_data' (39#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:15420]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (40#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (41#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (42#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (43#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (44#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (45#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (46#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (47#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (48#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (49#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 2 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (51#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (51#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 6 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (51#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (52#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net data_we1 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:28]
WARNING: [Synth 8-3848] Net data_dout1 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:29]
WARNING: [Synth 8-3848] Net in_we1 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:38]
WARNING: [Synth 8-3848] Net in_dout1 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:39]
WARNING: [Synth 8-3848] Net w_we1 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:48]
WARNING: [Synth 8-3848] Net w_dout1 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:49]
WARNING: [Synth 8-3848] Net addr_in_we1 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:58]
WARNING: [Synth 8-3848] Net addr_in_dout1 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:59]
WARNING: [Synth 8-3848] Net mean_we1 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:68]
WARNING: [Synth 8-3848] Net mean_dout1 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:69]
WARNING: [Synth 8-3848] Net addr_out_we1 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:78]
WARNING: [Synth 8-3848] Net addr_out_dout1 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:79]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:96]
WARNING: [Synth 8-3848] Net MC_in_pValidArray_2 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1601]
WARNING: [Synth 8-3848] Net MC_in_dataInArray_2 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1597]
WARNING: [Synth 8-3848] Net MC_in_pValidArray_3 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1602]
WARNING: [Synth 8-3848] Net MC_in_dataInArray_3 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1598]
WARNING: [Synth 8-3848] Net MC_w_pValidArray_2 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1623]
WARNING: [Synth 8-3848] Net MC_w_dataInArray_2 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1619]
WARNING: [Synth 8-3848] Net MC_w_pValidArray_3 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1624]
WARNING: [Synth 8-3848] Net MC_w_dataInArray_3 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1620]
WARNING: [Synth 8-3848] Net MC_addr_in_pValidArray_2 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1645]
WARNING: [Synth 8-3848] Net MC_addr_in_dataInArray_2 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1641]
WARNING: [Synth 8-3848] Net MC_addr_in_pValidArray_3 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1646]
WARNING: [Synth 8-3848] Net MC_addr_in_dataInArray_3 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1642]
WARNING: [Synth 8-3848] Net MC_mean_pValidArray_2 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1667]
WARNING: [Synth 8-3848] Net MC_mean_dataInArray_2 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1663]
WARNING: [Synth 8-3848] Net MC_mean_pValidArray_3 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1668]
WARNING: [Synth 8-3848] Net MC_mean_dataInArray_3 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1664]
WARNING: [Synth 8-3848] Net MC_addr_out_pValidArray_3 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1691]
WARNING: [Synth 8-3848] Net MC_addr_out_dataInArray_3 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1686]
WARNING: [Synth 8-3848] Net MC_addr_out_pValidArray_4 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1692]
WARNING: [Synth 8-3848] Net MC_addr_out_dataInArray_4 in module/entity bnn does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:1687]
INFO: [Synth 8-256] done synthesizing module 'bnn' (53#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/bnn_optimized.vhd:83]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[5]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[4]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[3]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port rst
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design source has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design source has unconnected port clk
WARNING: [Synth 8-3331] design source has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port nReadyArray[0]
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port clk
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port clk
WARNING: [Synth 8-3331] design shl_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design xor_op has unconnected port clk
WARNING: [Synth 8-3331] design xor_op has unconnected port rst
WARNING: [Synth 8-3331] design bnn has unconnected port data_we1
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[31]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[30]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[29]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[28]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[27]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[26]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[25]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[24]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[23]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[22]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[21]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[20]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[19]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[18]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[17]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[16]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[15]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[14]
WARNING: [Synth 8-3331] design bnn has unconnected port data_dout1[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2127.445 ; gain = 334.402 ; free physical = 4552 ; free virtual = 9903
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 2142.289 ; gain = 349.246 ; free physical = 4570 ; free virtual = 9921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 2142.289 ; gain = 349.246 ; free physical = 4570 ; free virtual = 9921
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2142.289 ; gain = 0.000 ; free physical = 4856 ; free virtual = 10213
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/synth/period_4.xdc]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.105 ; gain = 0.000 ; free physical = 4855 ; free virtual = 10226
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2244.105 ; gain = 0.000 ; free physical = 4855 ; free virtual = 10226
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2244.105 ; gain = 451.062 ; free physical = 4960 ; free virtual = 10331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2244.105 ; gain = 451.062 ; free physical = 4960 ; free virtual = 10331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2244.105 ; gain = 451.062 ; free physical = 4960 ; free virtual = 10331
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:15319]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/LSQ_data.v:15410]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2244.105 ; gain = 451.062 ; free physical = 4949 ; free virtual = 10323
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 38    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 18    
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 99    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 453   
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	              352 Bit         RAMs := 1     
	              192 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
	              128 Bit         RAMs := 2     
	                6 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 121   
	   9 Input      8 Bit        Muxes := 72    
	   2 Input      8 Bit        Muxes := 208   
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 297   
	   8 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module xor_op 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sub_op 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module antitokens 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module select_op 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              352 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                6 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module STORE_QUEUE_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   9 Input      8 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 55    
	   8 Input      1 Bit        Muxes := 8     
Module LOAD_QUEUE_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 24    
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 216   
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 19    
	   2 Input      8 Bit        Muxes := 176   
	   9 Input      8 Bit        Muxes := 40    
	   7 Input      3 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 128   
Module GROUP_ALLOCATOR_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_4/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_4/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_4/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_4/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_4/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_4/multiply_unit/q0_reg is absorbed into DSP mul_4/multiply_unit/q0_reg.
DSP Report: register mul_4/multiply_unit/q0_reg is absorbed into DSP mul_4/multiply_unit/q0_reg.
DSP Report: register mul_4/multiply_unit/q0_reg is absorbed into DSP mul_4/multiply_unit/q0_reg.
DSP Report: operator mul_4/multiply_unit/mul is absorbed into DSP mul_4/multiply_unit/q0_reg.
DSP Report: operator mul_4/multiply_unit/mul is absorbed into DSP mul_4/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_4/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_4/multiply_unit/q1_reg is absorbed into DSP mul_4/multiply_unit/q1_reg.
DSP Report: register mul_4/multiply_unit/q1_reg is absorbed into DSP mul_4/multiply_unit/q1_reg.
DSP Report: register mul_4/multiply_unit/q0_reg is absorbed into DSP mul_4/multiply_unit/q1_reg.
DSP Report: operator mul_4/multiply_unit/mul is absorbed into DSP mul_4/multiply_unit/q1_reg.
DSP Report: operator mul_4/multiply_unit/mul is absorbed into DSP mul_4/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_4/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_4/multiply_unit/q0_reg is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: register mul_4/multiply_unit/q2_reg is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: register mul_4/multiply_unit/q0_reg is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: register mul_4/multiply_unit/q2_reg is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: register mul_4/multiply_unit/q1_reg is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: operator mul_4/multiply_unit/mul is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: operator mul_4/multiply_unit/mul is absorbed into DSP mul_4/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q2_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q2_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[0]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[1]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[3]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[4]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[7]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[8]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[9]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[10]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[11]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[12]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[13]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[14]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[15]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[16]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[17]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[18]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[19]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[20]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[21]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[22]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[23]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[24]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[25]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[26]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[27]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[28]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[29]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'mul_4/multiply_unit/b_reg_reg[30]' (FDE) to 'mul_4/multiply_unit/b_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_4/multiply_unit/b_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[0]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[1]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[3]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[4]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[7]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[8]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[9]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[10]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[11]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[12]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[13]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[14]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[15]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[16]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[17]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[18]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[19]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[20]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[21]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[22]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[23]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[24]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[25]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[26]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[27]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[28]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[29]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'mul_29/multiply_unit/b_reg_reg[30]' (FDE) to 'mul_29/multiply_unit/b_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_29/multiply_unit/b_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[1]' (FDCE) to 'Buffer_10/data_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[2]' (FDCE) to 'Buffer_10/data_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[3]' (FDCE) to 'Buffer_10/data_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[4]' (FDCE) to 'Buffer_10/data_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[5]' (FDCE) to 'Buffer_10/data_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[6]' (FDCE) to 'Buffer_10/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[7]' (FDCE) to 'Buffer_10/data_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[8]' (FDCE) to 'Buffer_10/data_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[9]' (FDCE) to 'Buffer_10/data_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[10]' (FDCE) to 'Buffer_10/data_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[11]' (FDCE) to 'Buffer_10/data_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[12]' (FDCE) to 'Buffer_10/data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[13]' (FDCE) to 'Buffer_10/data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[14]' (FDCE) to 'Buffer_10/data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[15]' (FDCE) to 'Buffer_10/data_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[16]' (FDCE) to 'Buffer_10/data_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[17]' (FDCE) to 'Buffer_10/data_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[18]' (FDCE) to 'Buffer_10/data_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[19]' (FDCE) to 'Buffer_10/data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[20]' (FDCE) to 'Buffer_10/data_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[21]' (FDCE) to 'Buffer_10/data_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[22]' (FDCE) to 'Buffer_10/data_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[23]' (FDCE) to 'Buffer_10/data_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[24]' (FDCE) to 'Buffer_10/data_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[25]' (FDCE) to 'Buffer_10/data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[26]' (FDCE) to 'Buffer_10/data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[27]' (FDCE) to 'Buffer_10/data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[28]' (FDCE) to 'Buffer_10/data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[29]' (FDCE) to 'Buffer_10/data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'Buffer_10/data_reg_reg[30]' (FDCE) to 'Buffer_10/data_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_10/\data_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\start_0/startBuff/tehb1/data_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'Buffer_12/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_12/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_12/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_12/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_12/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_12/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_12/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_12/fifo/Head_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'MC_addr_out/counter1_reg[4]' (FDE) to 'MC_addr_out/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MC_addr_out/counter1_reg[3]' (FDE) to 'MC_addr_out/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'MC_addr_out/counter1_reg[2]' (FDE) to 'MC_addr_out/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'MC_addr_out/counter1_reg[7]' (FDE) to 'MC_addr_out/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_addr_out/counter1_reg[1]' (FDE) to 'MC_addr_out/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_addr_out/counter1_reg[6]' (FDE) to 'MC_addr_out/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'MC_addr_out/counter1_reg[10]' (FDE) to 'MC_addr_out/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_addr_out/counter1_reg[5]' (FDE) to 'MC_addr_out/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_addr_out/counter1_reg[9]' (FDE) to 'MC_addr_out/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter_reg[13] )
INFO: [Synth 8-3886] merging instance 'MC_addr_out/counter1_reg[13]' (FDE) to 'MC_addr_out/counter1_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter1_reg[29] )
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[47]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[46]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[45]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[44]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[43]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[42]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[41]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[40]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[39]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[38]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[37]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[36]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[35]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[34]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[33]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[32]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[31]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[30]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[29]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[28]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[27]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[26]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[25]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[24]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[23]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[22]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[21]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[20]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[19]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[18]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q1_reg[17]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[47]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[46]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[45]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[44]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[43]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[42]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[41]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[40]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[39]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[38]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[37]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[36]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[35]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[34]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[33]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[32]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[31]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[30]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[29]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[28]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[27]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[26]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[25]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[24]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[23]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[22]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[21]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[20]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[19]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[18]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_4/multiply_unit/q2_reg[17]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[47]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[46]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[45]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[44]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[43]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[42]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[41]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[40]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[39]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[38]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[37]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[36]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[35]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[34]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[33]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[32]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[31]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[30]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[29]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[28]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[27]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[26]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[25]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[24]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[23]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[22]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[21]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[20]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[19]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[18]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q1_reg[17]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q2_reg[47]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q2_reg[46]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q2_reg[45]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q2_reg[44]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q2_reg[43]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q2_reg[42]) is unused and will be removed from module bnn.
WARNING: [Synth 8-3332] Sequential element (mul_29/multiply_unit/q2_reg[41]) is unused and will be removed from module bnn.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_out/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_in/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_mean/\counter1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_addr_in/\counter1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_w/\counter1_reg[26] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:02:11 . Memory (MB): peak = 2326.105 ; gain = 533.062 ; free physical = 4795 ; free virtual = 10219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------+-----------------+-----------+----------------------+-------------+
|Module Name                 | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------+-----------------+-----------+----------------------+-------------+
|Buffer_4                    | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized0: | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized1: | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|Buffer_12                   | fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
|transpFIFO__parameterized1: | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized0: | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+----------------------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bnn         | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|bnn         | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|bnn         | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|bnn         | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|bnn         | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|bnn         | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:02:24 . Memory (MB): peak = 2326.105 ; gain = 533.062 ; free physical = 4472 ; free virtual = 9923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:02:38 . Memory (MB): peak = 2437.457 ; gain = 644.414 ; free physical = 4161 ; free virtual = 9593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+----------------------------+-----------------+-----------+----------------------+-------------+
|Module Name                 | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------+-----------------+-----------+----------------------+-------------+
|Buffer_4                    | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized0: | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized1: | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|Buffer_12                   | fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
|transpFIFO__parameterized1: | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized0: | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+----------------------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/sim/VHDL_SRC/elastic_components.vhd:263]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:02:44 . Memory (MB): peak = 2437.457 ; gain = 644.414 ; free physical = 4446 ; free virtual = 9879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:02:49 . Memory (MB): peak = 2437.457 ; gain = 644.414 ; free physical = 4421 ; free virtual = 9854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:02:49 . Memory (MB): peak = 2437.457 ; gain = 644.414 ; free physical = 4421 ; free virtual = 9854
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:02:50 . Memory (MB): peak = 2437.457 ; gain = 644.414 ; free physical = 4416 ; free virtual = 9849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:02:51 . Memory (MB): peak = 2437.457 ; gain = 644.414 ; free physical = 4416 ; free virtual = 9849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:02:51 . Memory (MB): peak = 2437.457 ; gain = 644.414 ; free physical = 4416 ; free virtual = 9849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:02:51 . Memory (MB): peak = 2437.457 ; gain = 644.414 ; free physical = 4416 ; free virtual = 9849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   304|
|2     |DSP48E1_1 |     2|
|3     |DSP48E1_3 |     2|
|4     |DSP48E1_4 |     2|
|5     |LUT1      |    16|
|6     |LUT2      |   404|
|7     |LUT3      |  1273|
|8     |LUT4      |  1783|
|9     |LUT5      |  1238|
|10    |LUT6      |  3010|
|11    |MUXF7     |    69|
|12    |MUXF8     |     1|
|13    |RAM32M    |    27|
|14    |FDCE      |   968|
|15    |FDPE      |    82|
|16    |FDRE      |  1950|
|17    |FDSE      |     6|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+-------------------------------------+------+
|      |Instance                         |Module                               |Cells |
+------+---------------------------------+-------------------------------------+------+
|1     |top                              |                                     | 11137|
|2     |  add_30                         |add_op_15                            |    40|
|3     |  add_42                         |add_op_16                            |    40|
|4     |  MC_in                          |MemCont_10                           |    66|
|5     |    read_arbiter                 |read_memory_arbiter_173              |    66|
|6     |      data                       |read_data_signals_174                |    66|
|7     |  Buffer_1                       |elasticBuffer__parameterized0        |   110|
|8     |    oehb1                        |OEHB__parameterized0_196             |    44|
|9     |    tehb1                        |TEHB__parameterized0_197             |    66|
|10    |  Buffer_10                      |TEHB__parameterized0                 |     4|
|11    |  Buffer_11                      |elasticBuffer__parameterized0_0      |   104|
|12    |    oehb1                        |OEHB__parameterized0_194             |    38|
|13    |    tehb1                        |TEHB__parameterized0_195             |    66|
|14    |  Buffer_12                      |transpFIFO__parameterized2           |    30|
|15    |    fifo                         |elasticFifoInner__parameterized2     |    30|
|16    |  Buffer_13                      |elasticBuffer__parameterized0_1      |   106|
|17    |    oehb1                        |OEHB__parameterized0_192             |    38|
|18    |    tehb1                        |TEHB__parameterized0_193             |    68|
|19    |  Buffer_14                      |elasticBuffer__parameterized1        |     3|
|20    |    oehb1                        |OEHB_190                             |     2|
|21    |    tehb1                        |TEHB_191                             |     1|
|22    |  Buffer_15                      |elasticBuffer__parameterized1_2      |     5|
|23    |    oehb1                        |OEHB_188                             |     4|
|24    |    tehb1                        |TEHB_189                             |     1|
|25    |  Buffer_16                      |transpFIFO__parameterized1           |    22|
|26    |    fifo                         |elasticFifoInner__parameterized1_187 |    22|
|27    |  Buffer_17                      |transpFIFO__parameterized3           |    20|
|28    |    fifo                         |elasticFifoInner__parameterized3     |    20|
|29    |  Buffer_18                      |transpFIFO__parameterized0           |    27|
|30    |    fifo                         |elasticFifoInner__parameterized0_186 |    27|
|31    |  Buffer_2                       |elasticBuffer__parameterized1_3      |   163|
|32    |    oehb1                        |OEHB_184                             |     2|
|33    |    tehb1                        |TEHB_185                             |     1|
|34    |  Buffer_3                       |elasticBuffer__parameterized0_4      |   101|
|35    |    oehb1                        |OEHB__parameterized0_182             |    35|
|36    |    tehb1                        |TEHB__parameterized0_183             |    66|
|37    |  Buffer_4                       |transpFIFO                           |    69|
|38    |    fifo                         |elasticFifoInner                     |    69|
|39    |  Buffer_5                       |transpFIFO__parameterized0_5         |    29|
|40    |    fifo                         |elasticFifoInner__parameterized0     |    29|
|41    |  Buffer_6                       |elasticBuffer__parameterized1_6      |     4|
|42    |    oehb1                        |OEHB_180                             |     1|
|43    |    tehb1                        |TEHB_181                             |     3|
|44    |  Buffer_7                       |elasticBuffer__parameterized0_7      |   137|
|45    |    oehb1                        |OEHB__parameterized0                 |    69|
|46    |    tehb1                        |TEHB__parameterized0_179             |    68|
|47    |  Buffer_8                       |elasticBuffer__parameterized1_8      |     2|
|48    |    oehb1                        |OEHB_177                             |     1|
|49    |    tehb1                        |TEHB_178                             |     1|
|50    |  Buffer_9                       |transpFIFO__parameterized1_9         |    22|
|51    |    fifo                         |elasticFifoInner__parameterized1     |    22|
|52    |  MC_addr_in                     |MemCont                              |    68|
|53    |    read_arbiter                 |read_memory_arbiter_175              |    68|
|54    |      data                       |read_data_signals_176                |    68|
|55    |  MC_addr_out                    |MemCont__parameterized0              |   134|
|56    |    read_arbiter                 |read_memory_arbiter__parameterized0  |   134|
|57    |      data                       |read_data_signals__parameterized0    |   134|
|58    |  MC_mean                        |MemCont_11                           |    69|
|59    |    read_arbiter                 |read_memory_arbiter_171              |    69|
|60    |      data                       |read_data_signals_172                |    69|
|61    |  MC_w                           |MemCont_12                           |    67|
|62    |    read_arbiter                 |read_memory_arbiter                  |    67|
|63    |      data                       |read_data_signals                    |    67|
|64    |  add_20                         |add_op                               |   296|
|65    |  add_21                         |add_op_13                            |    27|
|66    |  add_24                         |add_op_14                            |    29|
|67    |  add_48                         |add_op_17                            |    27|
|68    |  add_5                          |add_op_18                            |    40|
|69    |  c_LSQ_data                     |LSQ_data                             |  6954|
|70    |    LOAD_PORT_LSQ_data           |LOAD_PORT_LSQ_data                   |    14|
|71    |    LOAD_PORT_LSQ_data_1         |LOAD_PORT_LSQ_data_167               |    12|
|72    |    STORE_ADDR_PORT_LSQ_data     |STORE_DATA_PORT_LSQ_data             |    14|
|73    |    STORE_ADDR_PORT_LSQ_data_1   |STORE_DATA_PORT_LSQ_data_168         |    12|
|74    |    STORE_DATA_PORT_LSQ_data     |STORE_DATA_PORT_LSQ_data_169         |    17|
|75    |    STORE_DATA_PORT_LSQ_data_1   |STORE_DATA_PORT_LSQ_data_170         |    13|
|76    |    loadQ                        |LOAD_QUEUE_LSQ_data                  |  3081|
|77    |    storeQ                       |STORE_QUEUE_LSQ_data                 |  3791|
|78    |  forkC_0                        |fork__parameterized2                 |     7|
|79    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_165          |     4|
|80    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_166          |     3|
|81    |  forkC_11                       |\fork                                |    22|
|82    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_160          |     5|
|83    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_161          |     3|
|84    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_162          |     6|
|85    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_163          |     3|
|86    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_164          |     5|
|87    |  forkC_14                       |fork_19                              |    35|
|88    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_155          |     6|
|89    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_156          |    12|
|90    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_157          |     2|
|91    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_158          |    12|
|92    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_159          |     3|
|93    |  forkC_15                       |fork__parameterized4                 |    33|
|94    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_149          |     5|
|95    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_150          |     4|
|96    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_151          |    11|
|97    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_152          |    10|
|98    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_153          |     2|
|99    |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_154          |     1|
|100   |  forkC_16                       |fork__parameterized4_20              |    42|
|101   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_143          |     4|
|102   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_144          |     4|
|103   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_145          |     3|
|104   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_146          |     2|
|105   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_147          |    17|
|106   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_148          |    12|
|107   |  forkC_21                       |fork__parameterized2_21              |     2|
|108   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_141          |     1|
|109   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_142          |     1|
|110   |  fork_0                         |fork__parameterized0                 |     5|
|111   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_138          |     1|
|112   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_139          |     2|
|113   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_140          |     2|
|114   |  fork_1                         |fork__parameterized1                 |     9|
|115   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_136          |     4|
|116   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_137          |     5|
|117   |  fork_10                        |fork__parameterized3                 |    47|
|118   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_131          |     2|
|119   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_132          |    37|
|120   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_133          |     3|
|121   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_134          |     1|
|122   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_135          |     4|
|123   |  fork_12                        |fork__parameterized1_22              |     3|
|124   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_129          |     2|
|125   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_130          |     1|
|126   |  fork_13                        |fork__parameterized1_23              |     3|
|127   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_127          |     2|
|128   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_128          |     1|
|129   |  fork_17                        |fork__parameterized1_24              |    37|
|130   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_125          |    35|
|131   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_126          |     2|
|132   |  fork_18                        |fork__parameterized0_25              |    10|
|133   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_122          |     3|
|134   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_123          |     4|
|135   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_124          |     3|
|136   |  fork_19                        |fork__parameterized0_26              |    11|
|137   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_119          |     3|
|138   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_120          |     3|
|139   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_121          |     5|
|140   |  fork_2                         |fork__parameterized0_27              |     8|
|141   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_116          |     2|
|142   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_117          |     4|
|143   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_118          |     2|
|144   |  fork_20                        |fork__parameterized6                 |    18|
|145   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_112          |     4|
|146   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_113          |     6|
|147   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_114          |     4|
|148   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_115          |     4|
|149   |  fork_22                        |fork__parameterized1_28              |     2|
|150   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_110          |     1|
|151   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_111          |     1|
|152   |  fork_23                        |fork__parameterized1_29              |     8|
|153   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_108          |     5|
|154   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_109          |     3|
|155   |  fork_24                        |fork__parameterized1_30              |     2|
|156   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_106          |     1|
|157   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_107          |     1|
|158   |  fork_3                         |fork__parameterized1_31              |     3|
|159   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_104          |     2|
|160   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_105          |     1|
|161   |  fork_4                         |fork__parameterized3_32              |    56|
|162   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_99           |     3|
|163   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_100          |    38|
|164   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_101          |     3|
|165   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_102          |     1|
|166   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_103          |    11|
|167   |  fork_5                         |fork__parameterized1_33              |    10|
|168   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_97           |     2|
|169   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_98           |     8|
|170   |  fork_6                         |fork__parameterized3_34              |    18|
|171   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_92           |     6|
|172   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_93           |     8|
|173   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_94           |     1|
|174   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_95           |     1|
|175   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_96           |     2|
|176   |  fork_7                         |fork__parameterized1_35              |     4|
|177   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_90           |     3|
|178   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_91           |     1|
|179   |  fork_8                         |fork__parameterized0_36              |     8|
|180   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_87           |     2|
|181   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_88           |     4|
|182   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_89           |     2|
|183   |  fork_9                         |fork__parameterized1_37              |     2|
|184   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock              |     1|
|185   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_86           |     1|
|186   |  icmp_22                        |icmp_ult_op                          |    10|
|187   |  icmp_25                        |icmp_ult_op_38                       |    41|
|188   |  icmp_40                        |icmp_sgt_op                          |    36|
|189   |  icmp_49                        |icmp_ult_op_39                       |    10|
|190   |  load_11                        |mc_load_op                           |   104|
|191   |    Buffer_1                     |TEHB__parameterized0_84              |    67|
|192   |    Buffer_2                     |TEHB__parameterized0_85              |    37|
|193   |  load_16                        |mc_load_op_40                        |   583|
|194   |    Buffer_1                     |TEHB__parameterized0_82              |    67|
|195   |    Buffer_2                     |TEHB__parameterized0_83              |   516|
|196   |  load_33                        |mc_load_op_41                        |   142|
|197   |    Buffer_1                     |TEHB__parameterized0_80              |    67|
|198   |    Buffer_2                     |TEHB__parameterized0_81              |    75|
|199   |  load_36                        |mc_load_op_42                        |   103|
|200   |    Buffer_1                     |TEHB__parameterized0_78              |    68|
|201   |    Buffer_2                     |TEHB__parameterized0_79              |    35|
|202   |  load_45                        |mc_load_op_43                        |   102|
|203   |    Buffer_1                     |TEHB__parameterized0_76              |    65|
|204   |    Buffer_2                     |TEHB__parameterized0_77              |    37|
|205   |  load_8                         |mc_load_op_44                        |   105|
|206   |    Buffer_1                     |TEHB__parameterized0_74              |    67|
|207   |    Buffer_2                     |TEHB__parameterized0_75              |    38|
|208   |  mul_29                         |mul_op                               |    47|
|209   |    buff                         |delay_buffer_71                      |     6|
|210   |    multiply_unit                |mul_4_stage_72                       |    37|
|211   |    oehb                         |OEHB_73                              |     4|
|212   |  mul_4                          |mul_op_45                            |    45|
|213   |    buff                         |delay_buffer                         |     6|
|214   |    multiply_unit                |mul_4_stage                          |    37|
|215   |    oehb                         |OEHB_70                              |     2|
|216   |  phiC_13                        |mux__parameterized0                  |     3|
|217   |    tehb1                        |TEHB_69                              |     3|
|218   |  phiC_2                         |mux__parameterized0_46               |     7|
|219   |    tehb1                        |TEHB_68                              |     7|
|220   |  phiC_20                        |mux__parameterized0_47               |     1|
|221   |    tehb1                        |TEHB_67                              |     1|
|222   |  phiC_3                         |mux__parameterized0_48               |     1|
|223   |    tehb1                        |TEHB_66                              |     1|
|224   |  phi_1                          |mux                                  |    67|
|225   |    tehb1                        |TEHB__parameterized0_65              |    67|
|226   |  phi_28                         |mux_49                               |    69|
|227   |    tehb1                        |TEHB__parameterized0_64              |    69|
|228   |  phi_3                          |mux_50                               |    69|
|229   |    tehb1                        |TEHB__parameterized0_63              |    69|
|230   |  phi_n0                         |mux_51                               |    65|
|231   |    tehb1                        |TEHB__parameterized0_62              |    65|
|232   |  phi_n1                         |mux_52                               |    65|
|233   |    tehb1                        |TEHB__parameterized0_61              |    65|
|234   |  phi_n21                        |merge                                |     6|
|235   |    tehb1                        |TEHB__parameterized0_60              |     6|
|236   |  phi_n22                        |merge_53                             |    12|
|237   |    tehb1                        |TEHB__parameterized0_59              |    12|
|238   |  phi_n23                        |merge_54                             |     6|
|239   |    tehb1                        |TEHB__parameterized0_58              |     6|
|240   |  phi_n24                        |mux_55                               |     9|
|241   |    tehb1                        |TEHB__parameterized0_57              |     9|
|242   |  ret_0                          |ret_op                               |    65|
|243   |    tehb                         |TEHB__parameterized0_56              |    65|
|244   |  select_0                       |select_op                            |     4|
|245   |    Antitokens                   |antitokens                           |     4|
|246   |  shl_13                         |shl_op                               |   106|
|247   |  start_0                        |start_node                           |    10|
|248   |    startBuff                    |elasticBuffer                        |     6|
|249   |      oehb1                      |OEHB                                 |     2|
|250   |      tehb1                      |TEHB                                 |     4|
|251   |  xor_12                         |xor_op                               |    24|
+------+---------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:02:51 . Memory (MB): peak = 2437.457 ; gain = 644.414 ; free physical = 4415 ; free virtual = 9849
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 540 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:02:47 . Memory (MB): peak = 2437.457 ; gain = 542.598 ; free physical = 4471 ; free virtual = 9904
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:02:51 . Memory (MB): peak = 2437.465 ; gain = 644.414 ; free physical = 4472 ; free virtual = 9905
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2437.465 ; gain = 0.000 ; free physical = 4422 ; free virtual = 9855
INFO: [Netlist 29-17] Analyzing 407 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bnn/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.465 ; gain = 0.000 ; free physical = 4364 ; free virtual = 9799
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 27 instances

INFO: [Common 17-83] Releasing license: Synthesis
401 Infos, 256 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:03:08 . Memory (MB): peak = 2437.465 ; gain = 920.176 ; free physical = 4539 ; free virtual = 9973
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 11:54:13 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : bnn
| Device       : 7k160tfbg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 7172 |     0 |    101400 |  7.07 |
|   LUT as Logic             | 7064 |     0 |    101400 |  6.97 |
|   LUT as Memory            |  108 |     0 |     35000 |  0.31 |
|     LUT as Distributed RAM |  108 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| Slice Registers            | 3006 |     0 |    202800 |  1.48 |
|   Register as Flip Flop    | 3006 |     0 |    202800 |  1.48 |
|   Register as Latch        |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |   69 |     0 |     50700 |  0.14 |
| F8 Muxes                   |    1 |     0 |     25350 | <0.01 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 82    |          Yes |           - |          Set |
| 968   |          Yes |           - |        Reset |
| 6     |          Yes |         Set |            - |
| 1950  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |       600 |  1.00 |
|   DSP48E1 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 3010 |                 LUT |
| FDRE     | 1950 |        Flop & Latch |
| LUT4     | 1783 |                 LUT |
| LUT3     | 1273 |                 LUT |
| LUT5     | 1238 |                 LUT |
| FDCE     |  968 |        Flop & Latch |
| LUT2     |  404 |                 LUT |
| CARRY4   |  304 |          CarryLogic |
| RAMD32   |  162 |  Distributed Memory |
| FDPE     |   82 |        Flop & Latch |
| MUXF7    |   69 |               MuxFx |
| RAMS32   |   54 |  Distributed Memory |
| LUT1     |   16 |                 LUT |
| FDSE     |    6 |        Flop & Latch |
| DSP48E1  |    6 |    Block Arithmetic |
| MUXF8    |    1 |               MuxFx |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 11:54:21 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : bnn
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.812ns  (required time - arrival time)
  Source:                 c_LSQ_data/loadQ/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_18/fifo/Memory_reg_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 1.534ns (21.017%)  route 5.765ns (78.983%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3227, unset)         0.672     0.672    c_LSQ_data/loadQ/clk
                         FDRE                                         r  c_LSQ_data/loadQ/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_data/loadQ/head_reg[0]/Q
                         net (fo=93, unplaced)        0.630     1.511    c_LSQ_data/loadQ/loadQ_io_loadHead[0]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.664 r  c_LSQ_data/loadQ/addrKnown_5_i_9/O
                         net (fo=17, unplaced)        0.396     2.060    c_LSQ_data/loadQ/addrKnown_5_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     2.113 r  c_LSQ_data/loadQ/loadCompleted_1_i_8/O
                         net (fo=2, unplaced)         0.532     2.645    c_LSQ_data/loadQ/loadCompleted_1_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     2.698 f  c_LSQ_data/loadQ/loadCompleted_4_i_2/O
                         net (fo=5, unplaced)         0.338     3.036    c_LSQ_data/loadQ/loadCompleted_4_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.089 f  c_LSQ_data/loadQ/dataQ_0[31]_i_50/O
                         net (fo=1, unplaced)         0.340     3.429    c_LSQ_data/loadQ/dataQ_0[31]_i_50_n_0
                         LUT3 (Prop_lut3_I2_O)        0.053     3.482 r  c_LSQ_data/loadQ/dataQ_0[31]_i_41/O
                         net (fo=64, unplaced)        0.428     3.910    c_LSQ_data/loadQ/dataQ_0[31]_i_41_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     3.963 f  c_LSQ_data/loadQ/dataQ_0[3]_i_37/O
                         net (fo=1, unplaced)         0.340     4.303    c_LSQ_data/loadQ/dataQ_0[3]_i_37_n_0
                         LUT4 (Prop_lut4_I2_O)        0.053     4.356 r  c_LSQ_data/loadQ/dataQ_0[3]_i_14/O
                         net (fo=4, unplaced)         0.364     4.720    icmp_40/LSQ_data_dataOutArray_1[1]
                         LUT5 (Prop_lut5_I4_O)        0.056     4.776 r  icmp_40/i__i_40/O
                         net (fo=1, unplaced)         0.000     4.776    icmp_40/i__i_40_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     5.129 r  icmp_40/i__i_28/CO[3]
                         net (fo=1, unplaced)         0.008     5.137    icmp_40/i__i_28_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.197 r  icmp_40/i__i_19/CO[3]
                         net (fo=1, unplaced)         0.000     5.197    icmp_40/i__i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.257 r  icmp_40/i__i_10/CO[3]
                         net (fo=1, unplaced)         0.000     5.257    icmp_40/i__i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.317 r  icmp_40/i__i_9/CO[3]
                         net (fo=33, unplaced)        0.590     5.907    select_0/Antitokens/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I0_O)        0.053     5.960 r  select_0/Antitokens/i__i_8/O
                         net (fo=1, unplaced)         0.340     6.300    c_LSQ_data/loadQ/reg_out1_i_2
                         LUT6 (Prop_lut6_I5_O)        0.053     6.353 r  c_LSQ_data/loadQ/i__i_3/O
                         net (fo=9, unplaced)         0.381     6.734    c_LSQ_data/loadQ/add_42_pValidArray_1
                         LUT6 (Prop_lut6_I0_O)        0.053     6.787 r  c_LSQ_data/loadQ/full_reg_i_2__22/O
                         net (fo=11, unplaced)        0.386     7.173    Buffer_18/fifo/Head_reg[0]_0
                         LUT6 (Prop_lut6_I1_O)        0.053     7.226 r  Buffer_18/fifo/Tail[2]_i_2__2/O
                         net (fo=4, unplaced)         0.364     7.590    Buffer_18/fifo/WriteEn8_out
                         LUT2 (Prop_lut2_I0_O)        0.053     7.643 r  Buffer_18/fifo/Memory_reg_0_7_0_5_i_1__1/O
                         net (fo=48, unplaced)        0.328     7.971    Buffer_18/fifo/Memory_reg_0_7_0_5/WE
                         RAMD32                                       r  Buffer_18/fifo/Memory_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3227, unset)         0.638     4.638    Buffer_18/fifo/Memory_reg_0_7_0_5/WCLK
                         RAMD32                                       r  Buffer_18/fifo/Memory_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.444     4.159    Buffer_18/fifo/Memory_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          4.159    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 -3.812    




report_timing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2477.344 ; gain = 39.879 ; free physical = 3951 ; free virtual = 9421
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2494.254 ; gain = 16.910 ; free physical = 3941 ; free virtual = 9411

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17e92fe73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2494.254 ; gain = 0.000 ; free physical = 3935 ; free virtual = 9405

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 885fda52

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3833 ; free virtual = 9304
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 885fda52

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:01 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3833 ; free virtual = 9304
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a45477de

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:01 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3832 ; free virtual = 9302
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: a45477de

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:02 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3831 ; free virtual = 9302
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a45477de

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:02 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3831 ; free virtual = 9302
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a45477de

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:02 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3830 ; free virtual = 9301
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3829 ; free virtual = 9300
Ending Logic Optimization Task | Checksum: ca2d2db8

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:02 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3829 ; free virtual = 9299

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ca2d2db8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3827 ; free virtual = 9298

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ca2d2db8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3824 ; free virtual = 9296

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3824 ; free virtual = 9296
Ending Netlist Obfuscation Task | Checksum: ca2d2db8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3824 ; free virtual = 9296
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.254 ; gain = 134.910 ; free physical = 3844 ; free virtual = 9315
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3826 ; free virtual = 9299
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 829eef33

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3826 ; free virtual = 9299
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3826 ; free virtual = 9299

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cac3ea25

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:02 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3816 ; free virtual = 9289

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 164706dc0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3738 ; free virtual = 9213

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 164706dc0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3737 ; free virtual = 9212
Phase 1 Placer Initialization | Checksum: 164706dc0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3735 ; free virtual = 9210

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1960d0de4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3752 ; free virtual = 9227

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 41 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 367 nets or cells. Created 356 new cells, deleted 11 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3376 ; free virtual = 8854

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          356  |             11  |                   367  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          356  |             11  |                   367  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1ba2e5a8e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3364 ; free virtual = 8842
Phase 2.2 Global Placement Core | Checksum: 1b78818e8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3363 ; free virtual = 8841
Phase 2 Global Placement | Checksum: 1b78818e8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3365 ; free virtual = 8843

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1606d47b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3359 ; free virtual = 8837

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e4bc0867

Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3326 ; free virtual = 8804

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 236eddc5a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3318 ; free virtual = 8796

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 232b983cb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3316 ; free virtual = 8794

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 23bec1a62

Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3228 ; free virtual = 8707

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b38f2d34

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3175 ; free virtual = 8654

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19486d1b7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3162 ; free virtual = 8641

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a0aaea6a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 3161 ; free virtual = 8640

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 10506b7a3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 2962 ; free virtual = 8441
Phase 3 Detail Placement | Checksum: 10506b7a3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2612.254 ; gain = 0.000 ; free physical = 2927 ; free virtual = 8406

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19865f757

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19865f757

Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 2651.066 ; gain = 38.812 ; free physical = 2894 ; free virtual = 8375
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.698. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b4753efb

Time (s): cpu = 00:00:23 ; elapsed = 00:01:06 . Memory (MB): peak = 2651.066 ; gain = 38.812 ; free physical = 2880 ; free virtual = 8363
Phase 4.1 Post Commit Optimization | Checksum: 1b4753efb

Time (s): cpu = 00:00:23 ; elapsed = 00:01:06 . Memory (MB): peak = 2651.066 ; gain = 38.812 ; free physical = 2879 ; free virtual = 8362

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b4753efb

Time (s): cpu = 00:00:23 ; elapsed = 00:01:06 . Memory (MB): peak = 2651.066 ; gain = 38.812 ; free physical = 2877 ; free virtual = 8361

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b4753efb

Time (s): cpu = 00:00:23 ; elapsed = 00:01:06 . Memory (MB): peak = 2651.066 ; gain = 38.812 ; free physical = 2877 ; free virtual = 8360

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.066 ; gain = 0.000 ; free physical = 2877 ; free virtual = 8360
Phase 4.4 Final Placement Cleanup | Checksum: 14e8567fe

Time (s): cpu = 00:00:23 ; elapsed = 00:01:06 . Memory (MB): peak = 2651.066 ; gain = 38.812 ; free physical = 2876 ; free virtual = 8359
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14e8567fe

Time (s): cpu = 00:00:23 ; elapsed = 00:01:06 . Memory (MB): peak = 2651.066 ; gain = 38.812 ; free physical = 2875 ; free virtual = 8358
Ending Placer Task | Checksum: 1044c13c6

Time (s): cpu = 00:00:23 ; elapsed = 00:01:06 . Memory (MB): peak = 2651.066 ; gain = 38.812 ; free physical = 2874 ; free virtual = 8357
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:08 . Memory (MB): peak = 2651.066 ; gain = 38.812 ; free physical = 2889 ; free virtual = 8373
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 76d4c37f ConstDB: 0 ShapeSum: 8d775047 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "addr_out_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_out_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_out_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_in_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_in_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 188a0d10f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 2813.027 ; gain = 161.961 ; free physical = 2593 ; free virtual = 8093
Post Restoration Checksum: NetGraph: f923c1f1 NumContArr: 8f7d0f1e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 188a0d10f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 2854.840 ; gain = 203.773 ; free physical = 2574 ; free virtual = 8074

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 188a0d10f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 2854.840 ; gain = 203.773 ; free physical = 2567 ; free virtual = 8068

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 188a0d10f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 2854.840 ; gain = 203.773 ; free physical = 2567 ; free virtual = 8068
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18ffe91cd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 2854.840 ; gain = 203.773 ; free physical = 2449 ; free virtual = 7949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.126 | TNS=-4810.322| WHS=-0.188 | THS=-111.232|

Phase 2 Router Initialization | Checksum: 17ed810fd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2856.840 ; gain = 205.773 ; free physical = 2449 ; free virtual = 7949

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7936
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7936
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14723b325

Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2857.844 ; gain = 206.777 ; free physical = 2449 ; free virtual = 7949
INFO: [Route 35-580] Design has 519 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                            c_LSQ_data/loadQ/head_reg[2]/D|
|                      clk |                      clk |                                                                            c_LSQ_data/loadQ/head_reg[0]/D|
|                      clk |                      clk |                                                                            c_LSQ_data/loadQ/head_reg[1]/D|
|                      clk |                      clk |                                                       forkC_16/generateBlocks[3].regblock/reg_value_reg/D|
|                      clk |                      clk |                                                       forkC_16/generateBlocks[2].regblock/reg_value_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2664
 Number of Nodes with overlaps = 596
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.643 | TNS=-7250.528| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 228a8201b

Time (s): cpu = 00:00:24 ; elapsed = 00:01:08 . Memory (MB): peak = 2857.844 ; gain = 206.777 ; free physical = 2691 ; free virtual = 8193

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.702 | TNS=-7355.507| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e66e9008

Time (s): cpu = 00:00:26 ; elapsed = 00:01:14 . Memory (MB): peak = 2857.844 ; gain = 206.777 ; free physical = 2707 ; free virtual = 8201
Phase 4 Rip-up And Reroute | Checksum: 1e66e9008

Time (s): cpu = 00:00:26 ; elapsed = 00:01:14 . Memory (MB): peak = 2857.844 ; gain = 206.777 ; free physical = 2707 ; free virtual = 8201

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22c00296a

Time (s): cpu = 00:00:26 ; elapsed = 00:01:14 . Memory (MB): peak = 2857.844 ; gain = 206.777 ; free physical = 2708 ; free virtual = 8202
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.633 | TNS=-7042.376| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18f09459b

Time (s): cpu = 00:00:27 ; elapsed = 00:01:15 . Memory (MB): peak = 2858.844 ; gain = 207.777 ; free physical = 2707 ; free virtual = 8201

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18f09459b

Time (s): cpu = 00:00:27 ; elapsed = 00:01:15 . Memory (MB): peak = 2858.844 ; gain = 207.777 ; free physical = 2707 ; free virtual = 8201
Phase 5 Delay and Skew Optimization | Checksum: 18f09459b

Time (s): cpu = 00:00:27 ; elapsed = 00:01:15 . Memory (MB): peak = 2858.844 ; gain = 207.777 ; free physical = 2707 ; free virtual = 8201

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d6282829

Time (s): cpu = 00:00:27 ; elapsed = 00:01:15 . Memory (MB): peak = 2858.844 ; gain = 207.777 ; free physical = 2707 ; free virtual = 8201
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.613 | TNS=-7068.380| WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d6282829

Time (s): cpu = 00:00:27 ; elapsed = 00:01:15 . Memory (MB): peak = 2858.844 ; gain = 207.777 ; free physical = 2707 ; free virtual = 8201
Phase 6 Post Hold Fix | Checksum: d6282829

Time (s): cpu = 00:00:27 ; elapsed = 00:01:15 . Memory (MB): peak = 2858.844 ; gain = 207.777 ; free physical = 2707 ; free virtual = 8201

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.65507 %
  Global Horizontal Routing Utilization  = 1.97029 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y99 -> INT_L_X18Y99
   INT_L_X18Y98 -> INT_L_X18Y98
   INT_L_X18Y96 -> INT_L_X18Y96
   INT_L_X10Y91 -> INT_L_X10Y91
   INT_R_X15Y90 -> INT_R_X15Y90
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18b8cfa65

Time (s): cpu = 00:00:27 ; elapsed = 00:01:16 . Memory (MB): peak = 2858.844 ; gain = 207.777 ; free physical = 2756 ; free virtual = 8250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18b8cfa65

Time (s): cpu = 00:00:27 ; elapsed = 00:01:16 . Memory (MB): peak = 2858.844 ; gain = 207.777 ; free physical = 2770 ; free virtual = 8264

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21b943ff6

Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 2858.844 ; gain = 207.777 ; free physical = 3533 ; free virtual = 9027

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.613 | TNS=-7068.380| WHS=0.064  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 21b943ff6

Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 2858.844 ; gain = 207.777 ; free physical = 3533 ; free virtual = 9027
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 2871.719 ; gain = 220.652 ; free physical = 3546 ; free virtual = 9040

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:19 . Memory (MB): peak = 2871.719 ; gain = 220.652 ; free physical = 3546 ; free virtual = 9040
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 11:56:54 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : bnn
| Device       : 7k160tfbg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 7466 |     0 |    101400 |  7.36 |
|   LUT as Logic             | 7358 |     0 |    101400 |  7.26 |
|   LUT as Memory            |  108 |     0 |     35000 |  0.31 |
|     LUT as Distributed RAM |  108 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| Slice Registers            | 3006 |     0 |    202800 |  1.48 |
|   Register as Flip Flop    | 3006 |     0 |    202800 |  1.48 |
|   Register as Latch        |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |   69 |     0 |     50700 |  0.14 |
| F8 Muxes                   |    1 |     0 |     25350 | <0.01 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 82    |          Yes |           - |          Set |
| 968   |          Yes |           - |        Reset |
| 6     |          Yes |         Set |            - |
| 1950  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2307 |     0 |     25350 |  9.10 |
|   SLICEL                                   | 1570 |     0 |           |       |
|   SLICEM                                   |  737 |     0 |           |       |
| LUT as Logic                               | 7358 |     0 |    101400 |  7.26 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     | 6995 |       |           |       |
|   using O5 and O6                          |  363 |       |           |       |
| LUT as Memory                              |  108 |     0 |     35000 |  0.31 |
|   LUT as Distributed RAM                   |  108 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |  108 |       |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 3006 |     0 |    202800 |  1.48 |
|   Register driven from within the Slice    | 2422 |       |           |       |
|   Register driven from outside the Slice   |  584 |       |           |       |
|     LUT in front of the register is unused |  305 |       |           |       |
|     LUT in front of the register is used   |  279 |       |           |       |
| Unique Control Sets                        |  109 |       |     25350 |  0.43 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |       600 |  1.00 |
|   DSP48E1 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 3010 |                 LUT |
| FDRE     | 1950 |        Flop & Latch |
| LUT4     | 1783 |                 LUT |
| LUT3     | 1273 |                 LUT |
| LUT5     | 1238 |                 LUT |
| FDCE     |  968 |        Flop & Latch |
| LUT2     |  404 |                 LUT |
| CARRY4   |  304 |          CarryLogic |
| RAMD32   |  162 |  Distributed Memory |
| FDPE     |   82 |        Flop & Latch |
| MUXF7    |   69 |               MuxFx |
| RAMS32   |   54 |  Distributed Memory |
| LUT1     |   13 |                 LUT |
| FDSE     |    6 |        Flop & Latch |
| DSP48E1  |    6 |    Block Arithmetic |
| MUXF8    |    1 |               MuxFx |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 11:56:58 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : bnn
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.614ns  (required time - arrival time)
  Source:                 c_LSQ_data/loadQ/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_data/storeQ/dataQ_3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 1.340ns (16.683%)  route 6.692ns (83.317%))
  Logic Levels:           15  (CARRY4=2 LUT3=3 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 5.290 - 4.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3227, unset)         1.602     1.602    c_LSQ_data/loadQ/clk
    SLICE_X26Y96         FDRE                                         r  c_LSQ_data/loadQ/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y96         FDRE (Prop_fdre_C_Q)         0.269     1.871 f  c_LSQ_data/loadQ/head_reg[0]/Q
                         net (fo=93, routed)          0.571     2.442    c_LSQ_data/loadQ/loadQ_io_loadHead[0]
    SLICE_X26Y97         LUT3 (Prop_lut3_I0_O)        0.053     2.495 r  c_LSQ_data/loadQ/addrKnown_5_i_9/O
                         net (fo=17, routed)          0.276     2.772    c_LSQ_data/loadQ/addrKnown_5_i_9_n_0
    SLICE_X26Y98         LUT5 (Prop_lut5_I0_O)        0.053     2.825 r  c_LSQ_data/loadQ/loadCompleted_1_i_8/O
                         net (fo=2, routed)           0.418     3.242    c_LSQ_data/loadQ/loadCompleted_1_i_8_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I0_O)        0.053     3.295 f  c_LSQ_data/loadQ/loadCompleted_4_i_2/O
                         net (fo=5, routed)           0.466     3.762    c_LSQ_data/loadQ/loadCompleted_4_i_2_n_0
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.053     3.815 f  c_LSQ_data/loadQ/dataQ_0[31]_i_50/O
                         net (fo=1, routed)           0.247     4.062    c_LSQ_data/loadQ/dataQ_0[31]_i_50_n_0
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.053     4.115 r  c_LSQ_data/loadQ/dataQ_0[31]_i_41/O
                         net (fo=64, routed)          0.791     4.906    c_LSQ_data/loadQ/dataQ_0[31]_i_41_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.053     4.959 f  c_LSQ_data/loadQ/dataQ_0[19]_i_33/O
                         net (fo=1, routed)           0.453     5.412    c_LSQ_data/loadQ/dataQ_0[19]_i_33_n_0
    SLICE_X38Y99         LUT4 (Prop_lut4_I2_O)        0.053     5.465 r  c_LSQ_data/loadQ/dataQ_0[19]_i_12/O
                         net (fo=4, routed)           0.566     6.031    icmp_40/LSQ_data_dataOutArray_1[19]
    SLICE_X36Y103        LUT5 (Prop_lut5_I2_O)        0.053     6.084 r  icmp_40/i__i_26/O
                         net (fo=1, routed)           0.000     6.084    icmp_40/i__i_26_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.408 r  icmp_40/i__i_10/CO[3]
                         net (fo=1, routed)           0.000     6.408    icmp_40/i__i_10_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.466 r  icmp_40/i__i_9/CO[3]
                         net (fo=33, routed)          0.594     7.060    select_0/Antitokens/dataOutArray[0][0]
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.053     7.113 r  select_0/Antitokens/i__i_8/O
                         net (fo=1, routed)           0.343     7.456    c_LSQ_data/loadQ/reg_out1_i_2
    SLICE_X39Y106        LUT6 (Prop_lut6_I5_O)        0.053     7.509 r  c_LSQ_data/loadQ/i__i_3/O
                         net (fo=9, routed)           0.551     8.060    c_LSQ_data/loadQ/add_42_pValidArray_1
    SLICE_X38Y113        LUT3 (Prop_lut3_I2_O)        0.053     8.113 r  c_LSQ_data/loadQ/cnt[3]_i_3__0/O
                         net (fo=12, routed)          0.402     8.514    c_LSQ_data/storeQ/store_1_pValidArray_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.053     8.567 f  c_LSQ_data/storeQ/dataKnown_3_i_3__0/O
                         net (fo=34, routed)          0.454     9.022    c_LSQ_data/storeQ/dataKnown_0_reg_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I0_O)        0.053     9.075 r  c_LSQ_data/storeQ/dataQ_3[31]_i_1__0/O
                         net (fo=32, routed)          0.560     9.634    c_LSQ_data/storeQ/dataQ_3
    SLICE_X39Y112        FDRE                                         r  c_LSQ_data/storeQ/dataQ_3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3227, unset)         1.290     5.290    c_LSQ_data/storeQ/clk
    SLICE_X39Y112        FDRE                                         r  c_LSQ_data/storeQ/dataQ_3_reg[10]/C
                         clock pessimism              0.010     5.300    
                         clock uncertainty           -0.035     5.265    
    SLICE_X39Y112        FDRE (Setup_fdre_C_CE)      -0.244     5.021    c_LSQ_data/storeQ/dataQ_3_reg[10]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 -4.614    




INFO: [Common 17-206] Exiting Vivado at Sun Jun 25 11:56:58 2023...
