--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VGAController.twx VGAController.ncd -o VGAController.twr
VGAController.pcf -ucf Nexys3_Master.ucf

Design file:              VGAController.ncd
Physical constraint file: VGAController.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3666 paths analyzed, 491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.238ns.
--------------------------------------------------------------------------------

Paths for end point _pixelGenerator/next_color_3 (SLICE_X13Y9.A4), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          _pixelGenerator/next_color_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.152ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.336 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to _pixelGenerator/next_color_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA5    Trcko_DOA             1.850   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X32Y16.A4      net (fanout=1)        2.554   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<5>
    SLICE_X32Y16.A       Tilo                  0.205   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_74
    SLICE_X16Y16.B3      net (fanout=1)        1.365   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_74
    SLICE_X16Y16.B       Tilo                  0.205   data_out<12>
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>21
    SLICE_X16Y16.C4      net (fanout=1)        0.346   data_out<12>
    SLICE_X16Y16.CMUX    Tilo                  0.343   data_out<12>
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_3
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_2_f7
    SLICE_X13Y9.A4       net (fanout=8)        0.962   _pixelGenerator/latched_column[2]_upper_bits[7]_Mux_4_o
    SLICE_X13Y9.CLK      Tas                   0.322   _pixelGenerator/next_color<6>
                                                       _pixelGenerator/Mmux_mode[1]_PWR_2_o_wide_mux_10_OUT41
                                                       _pixelGenerator/next_color_3
    -------------------------------------------------  ---------------------------
    Total                                      8.152ns (2.925ns logic, 5.227ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          _pixelGenerator/next_color_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.801ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.336 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to _pixelGenerator/next_color_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA1    Trcko_DOA             1.850   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X32Y16.B6      net (fanout=1)        2.433   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<1>
    SLICE_X32Y16.B       Tilo                  0.205   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714
    SLICE_X16Y16.A5      net (fanout=1)        1.209   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714
    SLICE_X16Y16.A       Tilo                  0.205   data_out<12>
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>71
    SLICE_X16Y16.D3      net (fanout=1)        0.277   data_out<8>
    SLICE_X16Y16.CMUX    Topdc                 0.338   data_out<12>
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_4
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_2_f7
    SLICE_X13Y9.A4       net (fanout=8)        0.962   _pixelGenerator/latched_column[2]_upper_bits[7]_Mux_4_o
    SLICE_X13Y9.CLK      Tas                   0.322   _pixelGenerator/next_color<6>
                                                       _pixelGenerator/Mmux_mode[1]_PWR_2_o_wide_mux_10_OUT41
                                                       _pixelGenerator/next_color_3
    -------------------------------------------------  ---------------------------
    Total                                      7.801ns (2.920ns logic, 4.881ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          _pixelGenerator/next_color_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.475ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.336 - 0.391)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to _pixelGenerator/next_color_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA7    Trcko_DOA             1.850   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X7Y15.B1       net (fanout=1)        2.497   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<7>
    SLICE_X7Y15.B        Tilo                  0.259   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_64
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_78
    SLICE_X7Y15.A5       net (fanout=1)        0.187   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_78
    SLICE_X7Y15.A        Tilo                  0.259   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_64
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>41
    SLICE_X16Y16.C6      net (fanout=1)        0.796   data_out<14>
    SLICE_X16Y16.CMUX    Tilo                  0.343   data_out<12>
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_3
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_2_f7
    SLICE_X13Y9.A4       net (fanout=8)        0.962   _pixelGenerator/latched_column[2]_upper_bits[7]_Mux_4_o
    SLICE_X13Y9.CLK      Tas                   0.322   _pixelGenerator/next_color<6>
                                                       _pixelGenerator/Mmux_mode[1]_PWR_2_o_wide_mux_10_OUT41
                                                       _pixelGenerator/next_color_3
    -------------------------------------------------  ---------------------------
    Total                                      7.475ns (3.033ns logic, 4.442ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point _pixelGenerator/next_color_6 (SLICE_X13Y9.D4), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          _pixelGenerator/next_color_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.114ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.336 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to _pixelGenerator/next_color_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA5    Trcko_DOA             1.850   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X32Y16.A4      net (fanout=1)        2.554   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<5>
    SLICE_X32Y16.A       Tilo                  0.205   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_74
    SLICE_X16Y16.B3      net (fanout=1)        1.365   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_74
    SLICE_X16Y16.B       Tilo                  0.205   data_out<12>
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>21
    SLICE_X16Y16.C4      net (fanout=1)        0.346   data_out<12>
    SLICE_X16Y16.CMUX    Tilo                  0.343   data_out<12>
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_3
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_2_f7
    SLICE_X13Y9.D4       net (fanout=8)        0.924   _pixelGenerator/latched_column[2]_upper_bits[7]_Mux_4_o
    SLICE_X13Y9.CLK      Tas                   0.322   _pixelGenerator/next_color<6>
                                                       _pixelGenerator/Mmux_mode[1]_PWR_2_o_wide_mux_10_OUT71
                                                       _pixelGenerator/next_color_6
    -------------------------------------------------  ---------------------------
    Total                                      8.114ns (2.925ns logic, 5.189ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          _pixelGenerator/next_color_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.763ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.336 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to _pixelGenerator/next_color_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA1    Trcko_DOA             1.850   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X32Y16.B6      net (fanout=1)        2.433   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<1>
    SLICE_X32Y16.B       Tilo                  0.205   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714
    SLICE_X16Y16.A5      net (fanout=1)        1.209   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714
    SLICE_X16Y16.A       Tilo                  0.205   data_out<12>
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>71
    SLICE_X16Y16.D3      net (fanout=1)        0.277   data_out<8>
    SLICE_X16Y16.CMUX    Topdc                 0.338   data_out<12>
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_4
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_2_f7
    SLICE_X13Y9.D4       net (fanout=8)        0.924   _pixelGenerator/latched_column[2]_upper_bits[7]_Mux_4_o
    SLICE_X13Y9.CLK      Tas                   0.322   _pixelGenerator/next_color<6>
                                                       _pixelGenerator/Mmux_mode[1]_PWR_2_o_wide_mux_10_OUT71
                                                       _pixelGenerator/next_color_6
    -------------------------------------------------  ---------------------------
    Total                                      7.763ns (2.920ns logic, 4.843ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          _pixelGenerator/next_color_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.437ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.336 - 0.391)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to _pixelGenerator/next_color_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA7    Trcko_DOA             1.850   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X7Y15.B1       net (fanout=1)        2.497   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<7>
    SLICE_X7Y15.B        Tilo                  0.259   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_64
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_78
    SLICE_X7Y15.A5       net (fanout=1)        0.187   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_78
    SLICE_X7Y15.A        Tilo                  0.259   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_64
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>41
    SLICE_X16Y16.C6      net (fanout=1)        0.796   data_out<14>
    SLICE_X16Y16.CMUX    Tilo                  0.343   data_out<12>
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_3
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_2_f7
    SLICE_X13Y9.D4       net (fanout=8)        0.924   _pixelGenerator/latched_column[2]_upper_bits[7]_Mux_4_o
    SLICE_X13Y9.CLK      Tas                   0.322   _pixelGenerator/next_color<6>
                                                       _pixelGenerator/Mmux_mode[1]_PWR_2_o_wide_mux_10_OUT71
                                                       _pixelGenerator/next_color_6
    -------------------------------------------------  ---------------------------
    Total                                      7.437ns (3.033ns logic, 4.404ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point _pixelGenerator/next_color_4 (SLICE_X13Y9.B5), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          _pixelGenerator/next_color_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.070ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.336 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to _pixelGenerator/next_color_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA5    Trcko_DOA             1.850   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X32Y16.A4      net (fanout=1)        2.554   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<5>
    SLICE_X32Y16.A       Tilo                  0.205   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_74
    SLICE_X16Y16.B3      net (fanout=1)        1.365   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_74
    SLICE_X16Y16.B       Tilo                  0.205   data_out<12>
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>21
    SLICE_X16Y16.C4      net (fanout=1)        0.346   data_out<12>
    SLICE_X16Y16.CMUX    Tilo                  0.343   data_out<12>
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_3
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_2_f7
    SLICE_X13Y9.B5       net (fanout=8)        0.880   _pixelGenerator/latched_column[2]_upper_bits[7]_Mux_4_o
    SLICE_X13Y9.CLK      Tas                   0.322   _pixelGenerator/next_color<6>
                                                       _pixelGenerator/Mmux_mode[1]_PWR_2_o_wide_mux_10_OUT51
                                                       _pixelGenerator/next_color_4
    -------------------------------------------------  ---------------------------
    Total                                      8.070ns (2.925ns logic, 5.145ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          _pixelGenerator/next_color_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.719ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.336 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to _pixelGenerator/next_color_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA1    Trcko_DOA             1.850   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X32Y16.B6      net (fanout=1)        2.433   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<1>
    SLICE_X32Y16.B       Tilo                  0.205   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714
    SLICE_X16Y16.A5      net (fanout=1)        1.209   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714
    SLICE_X16Y16.A       Tilo                  0.205   data_out<12>
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>71
    SLICE_X16Y16.D3      net (fanout=1)        0.277   data_out<8>
    SLICE_X16Y16.CMUX    Topdc                 0.338   data_out<12>
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_4
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_2_f7
    SLICE_X13Y9.B5       net (fanout=8)        0.880   _pixelGenerator/latched_column[2]_upper_bits[7]_Mux_4_o
    SLICE_X13Y9.CLK      Tas                   0.322   _pixelGenerator/next_color<6>
                                                       _pixelGenerator/Mmux_mode[1]_PWR_2_o_wide_mux_10_OUT51
                                                       _pixelGenerator/next_color_4
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (2.920ns logic, 4.799ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          _pixelGenerator/next_color_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.393ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.336 - 0.391)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to _pixelGenerator/next_color_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA7    Trcko_DOA             1.850   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X7Y15.B1       net (fanout=1)        2.497   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<7>
    SLICE_X7Y15.B        Tilo                  0.259   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_64
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_78
    SLICE_X7Y15.A5       net (fanout=1)        0.187   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_78
    SLICE_X7Y15.A        Tilo                  0.259   _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_64
                                                       _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>41
    SLICE_X16Y16.C6      net (fanout=1)        0.796   data_out<14>
    SLICE_X16Y16.CMUX    Tilo                  0.343   data_out<12>
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_3
                                                       _pixelGenerator/Mmux_latched_column[2]_upper_bits[7]_Mux_4_o_2_f7
    SLICE_X13Y9.B5       net (fanout=8)        0.880   _pixelGenerator/latched_column[2]_upper_bits[7]_Mux_4_o
    SLICE_X13Y9.CLK      Tas                   0.322   _pixelGenerator/next_color<6>
                                                       _pixelGenerator/Mmux_mode[1]_PWR_2_o_wide_mux_10_OUT51
                                                       _pixelGenerator/next_color_4
    -------------------------------------------------  ---------------------------
    Total                                      7.393ns (3.033ns logic, 4.360ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _pixelGenerator/random_number_7 (SLICE_X15Y10.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _pixelGenerator/random_number_6 (FF)
  Destination:          _pixelGenerator/random_number_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _pixelGenerator/random_number_6 to _pixelGenerator/random_number_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.CQ      Tcko                  0.198   _pixelGenerator/random_number<7>
                                                       _pixelGenerator/random_number_6
    SLICE_X15Y10.DX      net (fanout=2)        0.136   _pixelGenerator/random_number<6>
    SLICE_X15Y10.CLK     Tckdi       (-Th)    -0.059   _pixelGenerator/random_number<7>
                                                       _pixelGenerator/random_number_7
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point _pixelGenerator/latched_column_0 (SLICE_X15Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _vgaSignalGenerator/column_counter_0 (FF)
  Destination:          _pixelGenerator/latched_column_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _vgaSignalGenerator/column_counter_0 to _pixelGenerator/latched_column_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.AQ      Tcko                  0.234   _vgaSignalGenerator/column_counter<3>
                                                       _vgaSignalGenerator/column_counter_0
    SLICE_X15Y16.AX      net (fanout=3)        0.141   _vgaSignalGenerator/column_counter<0>
    SLICE_X15Y16.CLK     Tckdi       (-Th)    -0.059   _pixelGenerator/latched_column<5>
                                                       _pixelGenerator/latched_column_0
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.293ns logic, 0.141ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Paths for end point _pixelGenerator/random_number_3 (SLICE_X14Y11.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _pixelGenerator/random_number_2 (FF)
  Destination:          _pixelGenerator/random_number_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _pixelGenerator/random_number_2 to _pixelGenerator/random_number_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.CQ      Tcko                  0.234   _pixelGenerator/random_number<3>
                                                       _pixelGenerator/random_number_2
    SLICE_X14Y11.DX      net (fanout=2)        0.158   _pixelGenerator/random_number<2>
    SLICE_X14Y11.CLK     Tckdi       (-Th)    -0.041   _pixelGenerator/random_number<3>
                                                       _pixelGenerator/random_number_3
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.275ns logic, 0.158ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: _VGARam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.238|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3666 paths, 0 nets, and 719 connections

Design statistics:
   Minimum period:   8.238ns{1}   (Maximum frequency: 121.389MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 22 11:22:55 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 403 MB



