<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ADD_SUB_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="BranchDecider.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BranchDecider.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BranchDecider.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BranchDecider.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BranchDecider.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="BranchDecider.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BranchDecider.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="BranchDecider.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="BranchDecider.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="BranchDecider.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BranchDecider.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="BranchDecider.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BranchDecider.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BranchDecider.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="BranchDecider.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="BranchDecider.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="BranchDecider.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="BranchDecider.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BranchDecider.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="BranchDecider_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BranchDecider_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BranchDecider_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BranchDecider_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="BranchDecider_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BranchDecider_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BranchDecider_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="BranchDecider_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="BranchDecider_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BranchDecider_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="BranchDecider_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="BranchDecider_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BranchDecider_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BranchDecider_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_branch_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_branch_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_branch_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1476299277" xil_pn:in_ck="3214929033929545987" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1476299277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD_SUB.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_tb.vhd"/>
      <outfile xil_pn:name="AND_OR.vhd"/>
      <outfile xil_pn:name="AND_OR32b.vhd"/>
      <outfile xil_pn:name="BranchDecider.vhd"/>
      <outfile xil_pn:name="FULL_ADDER.vhd"/>
      <outfile xil_pn:name="MUX32b.vhd"/>
      <outfile xil_pn:name="Mux1b.vhd"/>
      <outfile xil_pn:name="test_branch.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476298752" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="370416389558602083" xil_pn:start_ts="1476298752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476298752" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7486103445264957989" xil_pn:start_ts="1476298752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476298482" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5009265094514411703" xil_pn:start_ts="1476298482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476299277" xil_pn:in_ck="3214929033929545987" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1476299277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD_SUB.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_tb.vhd"/>
      <outfile xil_pn:name="AND_OR.vhd"/>
      <outfile xil_pn:name="AND_OR32b.vhd"/>
      <outfile xil_pn:name="BranchDecider.vhd"/>
      <outfile xil_pn:name="FULL_ADDER.vhd"/>
      <outfile xil_pn:name="MUX32b.vhd"/>
      <outfile xil_pn:name="Mux1b.vhd"/>
      <outfile xil_pn:name="test_branch.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476299283" xil_pn:in_ck="3214929033929545987" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4102227564139746600" xil_pn:start_ts="1476299277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_branch_beh.prj"/>
      <outfile xil_pn:name="test_branch_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1476299283" xil_pn:in_ck="-5333519016509392670" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2177220753947005195" xil_pn:start_ts="1476299283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_branch_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1476298427" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4093738028899759107" xil_pn:start_ts="1476298427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476298427" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5009265094514411703" xil_pn:start_ts="1476298427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476298427" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1476298427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476298427" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3996213557072922625" xil_pn:start_ts="1476298427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476298427" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1476298427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476298427" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6031750219320738835" xil_pn:start_ts="1476298427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476298438" xil_pn:in_ck="-9000624106210845633" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5458048734934555718" xil_pn:start_ts="1476298427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BranchDecider.lso"/>
      <outfile xil_pn:name="BranchDecider.ngc"/>
      <outfile xil_pn:name="BranchDecider.ngr"/>
      <outfile xil_pn:name="BranchDecider.prj"/>
      <outfile xil_pn:name="BranchDecider.stx"/>
      <outfile xil_pn:name="BranchDecider.syr"/>
      <outfile xil_pn:name="BranchDecider.xst"/>
      <outfile xil_pn:name="BranchDecider_vhdl.prj"/>
      <outfile xil_pn:name="BranchDecider_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1476298438" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1614630545192826602" xil_pn:start_ts="1476298438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476298445" xil_pn:in_ck="-8123868860743071132" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2630084804654839286" xil_pn:start_ts="1476298438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BranchDecider.bld"/>
      <outfile xil_pn:name="BranchDecider.ngd"/>
      <outfile xil_pn:name="BranchDecider_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1476298450" xil_pn:in_ck="-8123868860743071131" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1476298445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BranchDecider.pcf"/>
      <outfile xil_pn:name="BranchDecider_map.map"/>
      <outfile xil_pn:name="BranchDecider_map.mrp"/>
      <outfile xil_pn:name="BranchDecider_map.ncd"/>
      <outfile xil_pn:name="BranchDecider_map.ngm"/>
      <outfile xil_pn:name="BranchDecider_map.xrpt"/>
      <outfile xil_pn:name="BranchDecider_summary.xml"/>
      <outfile xil_pn:name="BranchDecider_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1476298467" xil_pn:in_ck="6577897459204932606" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1476298450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BranchDecider.ncd"/>
      <outfile xil_pn:name="BranchDecider.pad"/>
      <outfile xil_pn:name="BranchDecider.par"/>
      <outfile xil_pn:name="BranchDecider.ptwx"/>
      <outfile xil_pn:name="BranchDecider.unroutes"/>
      <outfile xil_pn:name="BranchDecider.xpi"/>
      <outfile xil_pn:name="BranchDecider_pad.csv"/>
      <outfile xil_pn:name="BranchDecider_pad.txt"/>
      <outfile xil_pn:name="BranchDecider_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1476298467" xil_pn:in_ck="-8123868860743071263" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1476298463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BranchDecider.twr"/>
      <outfile xil_pn:name="BranchDecider.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
