Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 17:13:37 2024
| Host         : ERMAN-WORK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   261 |
|    Minimum number of control sets                        |   261 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   919 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   261 |
| >= 0 to < 4        |    65 |
| >= 4 to < 6        |    48 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |   106 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1469 |          366 |
| No           | No                    | Yes                    |             155 |           48 |
| No           | Yes                   | No                     |            6484 |         1346 |
| Yes          | No                    | No                     |             919 |          298 |
| Yes          | No                    | Yes                    |              82 |           16 |
| Yes          | Yes                   | No                     |            2300 |          476 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_int_i_IBUF_BUFG                    | button_unit/dbU/debounce_r                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw1/debounce_r                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw1/btn_prev_r_i_1__5_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw0/btn_prev_r_i_1__4_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw0/debounce_r                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbR/btn_prev_r_i_1__1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw3/btn_prev_r_i_1__7_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw14/debounce_r                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw14/btn_prev_r_i_1__15_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw15/btn_prev_r_i_1__16_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbL/debounce_r                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbL/btn_prev_r_i_1__2_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbD/btn_prev_r_i_1__0_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbU/clear                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbD/debounce_r                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbC/btn_prev_r_i_1__3_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw5/btn_prev_r_i_1__9_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw5/debounce_r                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw4/debounce_r                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw4/btn_prev_r_i_1__8_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw3/debounce_r                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw7/debounce_r                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw7/btn_prev_r_i_1__11_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbC/debounce_r                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw2/btn_prev_r_i_1__6_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw2/debounce_r                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw15/debounce_r                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw9/debounce_r                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw9/btn_prev_r_i_1__13_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw8/debounce_r                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw6/btn_prev_r_i_1__10_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw8/btn_prev_r_i_1__12_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw10/debounce_r                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw10/btn_prev_r_i_1__14_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw6/debounce_r                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbR/debounce_r                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_wiz_inst/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_wiz_inst/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk_wiz_inst/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_wiz_inst/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             | switch_unit/dbsw14/load_map_i0                                                                                                                                                                                                                           | rst_4x4                                                                                                                                                                                                                                 |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
| ~rst_4x4                                |                                                                                                                                                                                                                                                          | rst_4x4                                                                                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                2 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                           |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                           |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             | map_size_inst/game_16x16/labyrinth_game_inst/player_x_o[3]_i_1_n_0                                                                                                                                                                                       | switch_unit/dbsw15/rst_16x16                                                                                                                                                                                                            |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             | map_size_inst/game_16x16/labyrinth_game_inst/player_y_o[3]_i_1_n_0                                                                                                                                                                                       | switch_unit/dbsw15/rst_16x16                                                                                                                                                                                                            |                2 |              4 |
|  clk_wiz_inst/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  clk_wiz_inst/inst/clk_out1             | uart_unit/receiver/rx_done_tick                                                                                                                                                                                                                          | switch_unit/dbsw15/debounce_r_reg_0                                                                                                                                                                                                     |                2 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             | uart_unit/map_size_o[3]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                     |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1             | switch_unit/dbsw0/break_wall_i_4x4                                                                                                                                                                                                                       | switch_unit/dbsw14/SR[0]                                                                                                                                                                                                                |                1 |              5 |
|  clk_wiz_inst/inst/clk_out1             | button_unit/dbU/E[0]                                                                                                                                                                                                                                     | rst_32x32                                                                                                                                                                                                                               |                3 |              5 |
|  clk_int_i_IBUF_BUFG                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              5 |
|  clk_wiz_inst/inst/clk_out1             | switch_unit/dbsw14/break_wall_i_16x16                                                                                                                                                                                                                    | switch_unit/dbsw9/finished_delayed_reg[0]                                                                                                                                                                                               |                1 |              5 |
|  clk_wiz_inst/inst/clk_out1             | switch_unit/dbsw14/break_wall_i_32x32                                                                                                                                                                                                                    | switch_unit/dbsw14/finished_delayed_reg_0[0]                                                                                                                                                                                            |                1 |              5 |
|  clk_wiz_inst/inst/clk_out1             | button_unit/dbD/move_down_o_reg_0[0]                                                                                                                                                                                                                     | rst_32x32                                                                                                                                                                                                                               |                2 |              5 |
|  clk_wiz_inst/inst/clk_out1             | switch_unit/dbsw14/break_wall_i_8x8                                                                                                                                                                                                                      | switch_unit/dbsw14/finished_delayed_reg[0]                                                                                                                                                                                              |                1 |              5 |
| ~rst_8x8                                |                                                                                                                                                                                                                                                          | rst_8x8                                                                                                                                                                                                                                 |                3 |              6 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_0                                                                                                                                                               |                1 |              6 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  clk_wiz_inst/inst/clk_out1             | switch_unit/dbsw2/load_map_i0_1                                                                                                                                                                                                                          | rst_8x8                                                                                                                                                                                                                                 |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  clk_wiz_inst/inst/clk_out1             | switch_unit/dbsw14/load_map_i0_3                                                                                                                                                                                                                         | switch_unit/dbsw15/rst_16x16                                                                                                                                                                                                            |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  switch_unit/dbsw2/E[0]                 |                                                                                                                                                                                                                                                          | switch_unit/dbsw15/rst_16x16                                                                                                                                                                                                            |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  clk_wiz_inst/inst/clk_out1             | uart_unit/receiver/data[7]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              8 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |                2 |              9 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                3 |              9 |
|  clk_wiz_inst/inst/clk_out2             | map_size_inst/render_16x16/vga_unit/v_counter[9]_i_1__1_n_0                                                                                                                                                                                              | switch_unit/dbsw15/debounce_r_reg_0                                                                                                                                                                                                     |                4 |             10 |
|  clk_wiz_inst/inst/clk_out2             | map_size_inst/render_32x32/vga_unit/v_counter[9]_i_1__2_n_0                                                                                                                                                                                              | switch_unit/dbsw15/debounce_r_reg_0                                                                                                                                                                                                     |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
| ~rst_32x32                              |                                                                                                                                                                                                                                                          | rst_32x32                                                                                                                                                                                                                               |                4 |             10 |
|  clk_wiz_inst/inst/clk_out1             | switch_unit/dbsw14/load_map_i0_5                                                                                                                                                                                                                         | rst_32x32                                                                                                                                                                                                                               |                4 |             10 |
|  clk_wiz_inst/inst/clk_out2             | map_size_inst/render_4x4/vga_unit/v_counter                                                                                                                                                                                                              | switch_unit/dbsw15/debounce_r_reg_0                                                                                                                                                                                                     |                3 |             10 |
|  clk_wiz_inst/inst/clk_out2             | map_size_inst/render_8x8/vga_unit/v_counter[9]_i_1__0_n_0                                                                                                                                                                                                | switch_unit/dbsw15/debounce_r_reg_0                                                                                                                                                                                                     |                4 |             10 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             10 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             11 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             11 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             11 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             11 |
|  clk_wiz_inst/inst/clk_out1             | uart_unit/receiver/shift_reg                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                 |                4 |             12 |
|  clk_wiz_inst/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                             |                6 |             12 |
|  clk_wiz_inst/inst/clk_out1             | switch_unit/dbsw9/points_o0_2                                                                                                                                                                                                                            | switch_unit/dbsw15/rst_16x16                                                                                                                                                                                                            |                4 |             13 |
|  clk_wiz_inst/inst/clk_out1             | switch_unit/dbsw9/points_o0                                                                                                                                                                                                                              | rst_4x4                                                                                                                                                                                                                                 |                4 |             14 |
|  clk_wiz_inst/inst/clk_out1             | switch_unit/dbsw14/points_o0_4                                                                                                                                                                                                                           | rst_32x32                                                                                                                                                                                                                               |                4 |             14 |
|  clk_wiz_inst/inst/clk_out1             | switch_unit/dbsw14/points_o0_0                                                                                                                                                                                                                           | rst_8x8                                                                                                                                                                                                                                 |                4 |             14 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             16 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz_inst/inst/clk_out1             | uart_unit/receiver/clk_count[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz_inst/inst/clk_out1             | map_size_inst/game_8x8/p_1_out                                                                                                                                                                                                                           | rst_8x8                                                                                                                                                                                                                                 |                4 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |
|  clk_wiz_inst/inst/clk_out1             | map_size_inst/game_16x16/break_wall_lives_o[15]_i_1__1_n_0                                                                                                                                                                                               | switch_unit/dbsw15/rst_16x16                                                                                                                                                                                                            |                5 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[4]                                                                                                                                               |                6 |             16 |
|  clk_wiz_inst/inst/clk_out1             | map_size_inst/game_4x4/break_wall_lives_o[15]_i_1_n_0                                                                                                                                                                                                    | rst_4x4                                                                                                                                                                                                                                 |                6 |             16 |
|  clk_wiz_inst/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz_inst/inst/clk_out1             | map_size_inst/game_32x32/p_1_out                                                                                                                                                                                                                         | rst_32x32                                                                                                                                                                                                                               |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_wiz_inst/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_wiz_inst/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  clk_wiz_inst/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbC/btn_ctr_r[0]_i_1__3_n_0                                                                                                                                                                                                                  | button_unit/dbC/btn_prev_r_i_1__3_n_0                                                                                                                                                                                                   |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbD/btn_ctr_r[0]_i_1__0_n_0                                                                                                                                                                                                                  | button_unit/dbD/btn_prev_r_i_1__0_n_0                                                                                                                                                                                                   |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbL/btn_ctr_r[0]_i_1__2_n_0                                                                                                                                                                                                                  | button_unit/dbL/btn_prev_r_i_1__2_n_0                                                                                                                                                                                                   |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbR/btn_ctr_r[0]_i_1__1_n_0                                                                                                                                                                                                                  | button_unit/dbR/btn_prev_r_i_1__1_n_0                                                                                                                                                                                                   |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw0/btn_ctr_r[0]_i_1__4_n_0                                                                                                                                                                                                                | switch_unit/dbsw0/btn_prev_r_i_1__4_n_0                                                                                                                                                                                                 |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw1/btn_ctr_r[0]_i_1__5_n_0                                                                                                                                                                                                                | switch_unit/dbsw1/btn_prev_r_i_1__5_n_0                                                                                                                                                                                                 |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw10/btn_ctr_r[0]_i_1__14_n_0                                                                                                                                                                                                              | switch_unit/dbsw10/btn_prev_r_i_1__14_n_0                                                                                                                                                                                               |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw8/btn_ctr_r[0]_i_1__12_n_0                                                                                                                                                                                                               | switch_unit/dbsw8/btn_prev_r_i_1__12_n_0                                                                                                                                                                                                |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw9/btn_ctr_r[0]_i_1__13_n_0                                                                                                                                                                                                               | switch_unit/dbsw9/btn_prev_r_i_1__13_n_0                                                                                                                                                                                                |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw15/btn_ctr_r[0]_i_1__16_n_0                                                                                                                                                                                                              | switch_unit/dbsw15/btn_prev_r_i_1__16_n_0                                                                                                                                                                                               |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw2/btn_ctr_r[0]_i_1__6_n_0                                                                                                                                                                                                                | switch_unit/dbsw2/btn_prev_r_i_1__6_n_0                                                                                                                                                                                                 |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw3/btn_ctr_r[0]_i_1__7_n_0                                                                                                                                                                                                                | switch_unit/dbsw3/btn_prev_r_i_1__7_n_0                                                                                                                                                                                                 |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw4/btn_ctr_r[0]_i_1__8_n_0                                                                                                                                                                                                                | switch_unit/dbsw4/btn_prev_r_i_1__8_n_0                                                                                                                                                                                                 |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw5/btn_ctr_r[0]_i_1__9_n_0                                                                                                                                                                                                                | switch_unit/dbsw5/btn_prev_r_i_1__9_n_0                                                                                                                                                                                                 |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw6/btn_ctr_r[0]_i_1__10_n_0                                                                                                                                                                                                               | switch_unit/dbsw6/btn_prev_r_i_1__10_n_0                                                                                                                                                                                                |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw7/btn_ctr_r[0]_i_1__11_n_0                                                                                                                                                                                                               | switch_unit/dbsw7/btn_prev_r_i_1__11_n_0                                                                                                                                                                                                |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | switch_unit/dbsw14/btn_ctr_r[0]_i_1__15_n_0                                                                                                                                                                                                              | switch_unit/dbsw14/btn_prev_r_i_1__15_n_0                                                                                                                                                                                               |                5 |             20 |
|  clk_int_i_IBUF_BUFG                    | button_unit/dbU/btn_ctr_r[0]_i_1_n_0                                                                                                                                                                                                                     | button_unit/dbU/clear                                                                                                                                                                                                                   |                5 |             20 |
|  clk_wiz_inst/inst/clk_out1             | map_size_inst/game_4x4/goal_x_init[1]_i_1_n_0                                                                                                                                                                                                            | rst_4x4                                                                                                                                                                                                                                 |                4 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_wiz_inst/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |               13 |             27 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  clk_wiz_inst/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | switch_unit/dbsw15/debounce_r_reg_0                                                                                                                                                                                                     |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             35 |
|  clk_wiz_inst/inst/clk_out2             |                                                                                                                                                                                                                                                          | switch_unit/dbsw15/debounce_r_reg_0                                                                                                                                                                                                     |               15 |             40 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             41 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             41 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             63 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               29 |             76 |
|  clk_wiz_inst/inst/clk_out1             | map_size_inst/game_8x8/map_init[63]_i_1_n_0                                                                                                                                                                                                              | rst_8x8                                                                                                                                                                                                                                 |               12 |             76 |
|  clk_wiz_inst/inst/clk_out1             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            103 |
|  clk_wiz_inst/inst/clk_out1             | map_size_inst/game_16x16/map_init[255]_i_1_n_0                                                                                                                                                                                                           | switch_unit/dbsw15/rst_16x16                                                                                                                                                                                                            |               44 |            272 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | rst_4x4                                                                                                                                                                                                                                 |              146 |            932 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | rst_8x8                                                                                                                                                                                                                                 |              168 |           1027 |
|  clk_wiz_inst/inst/clk_out1             | map_size_inst/game_32x32/map_init[1023]_i_1_n_0                                                                                                                                                                                                          | rst_32x32                                                                                                                                                                                                                               |              179 |           1044 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | switch_unit/dbsw15/rst_16x16                                                                                                                                                                                                            |              256 |           1364 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              344 |           1628 |
|  clk_wiz_inst/inst/clk_out1             |                                                                                                                                                                                                                                                          | rst_32x32                                                                                                                                                                                                                               |              611 |           2688 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


