{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576273390338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576273390343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 18:43:10 2019 " "Processing started: Fri Dec 13 18:43:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576273390343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273390343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273390343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576273390655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576273390655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_115.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DE2_115.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115-rtl " "Found design unit 1: DE2_115-rtl" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400052 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-RTL " "Found design unit 1: sram-RTL" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400053 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-RTL " "Found design unit 1: register_file-RTL" {  } { { "../../../registers/register_file.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400054 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../../registers/register_file.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-RTL " "Found design unit 1: dmemory-RTL" {  } { { "../../../memory/dmemory.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400055 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../../../memory/dmemory.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iram_quartus-SYN " "Found design unit 1: iram_quartus-SYN" {  } { { "../../../memory/iram_quartus.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400056 ""} { "Info" "ISGN_ENTITY_NAME" "1 iram_quartus " "Found entity 1: iram_quartus" {  } { { "../../../memory/iram_quartus.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iregister-RTL " "Found design unit 1: iregister-RTL" {  } { { "../../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400056 ""} { "Info" "ISGN_ENTITY_NAME" "1 iregister " "Found entity 1: iregister" {  } { { "../../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_types " "Found design unit 1: decoder_types" {  } { { "../../../decoder/decoder_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_types-body " "Found design unit 2: decoder_types-body" {  } { { "../../../decoder/decoder_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-RTL " "Found design unit 1: decoder-RTL" {  } { { "../../../decoder/decoder.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400058 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../../decoder/decoder.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-RTL " "Found design unit 1: core-RTL" {  } { { "../../../core/core.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400059 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../../../core/core.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_types " "Found design unit 1: M_types" {  } { { "../../../alu/m/M_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400060 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 M_types-body " "Found design unit 2: M_types-body" {  } { { "../../../alu/m/M_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M-RTL " "Found design unit 1: M-RTL" {  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400061 ""} { "Info" "ISGN_ENTITY_NAME" "1 M " "Found entity 1: M" {  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_types " "Found design unit 1: alu_types" {  } { { "../../../alu/alu_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400061 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_types-body " "Found design unit 2: alu_types-body" {  } { { "../../../alu/alu_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-RTL " "Found design unit 1: ULA-RTL" {  } { { "../../../alu/alu.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400062 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../../../alu/alu.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../../../pll/pll.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400063 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../../../pll/pll.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576273400126 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SMA_CLKOUT DE2_115.vhdl(20) " "VHDL Signal Declaration warning at DE2_115.vhdl(20): used implicit default value for signal \"SMA_CLKOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400129 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG DE2_115.vhdl(21) " "VHDL Signal Declaration warning at DE2_115.vhdl(21): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400129 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR DE2_115.vhdl(22) " "VHDL Signal Declaration warning at DE2_115.vhdl(22): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400129 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 DE2_115.vhdl(32) " "VHDL Signal Declaration warning at DE2_115.vhdl(32): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400129 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX7 DE2_115.vhdl(33) " "VHDL Signal Declaration warning at DE2_115.vhdl(33): used implicit default value for signal \"HEX7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400129 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON DE2_115.vhdl(34) " "VHDL Signal Declaration warning at DE2_115.vhdl(34): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400129 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_EN DE2_115.vhdl(36) " "VHDL Signal Declaration warning at DE2_115.vhdl(36): used implicit default value for signal \"LCD_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400130 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_ON DE2_115.vhdl(37) " "VHDL Signal Declaration warning at DE2_115.vhdl(37): used implicit default value for signal \"LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400130 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS DE2_115.vhdl(38) " "VHDL Signal Declaration warning at DE2_115.vhdl(38): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400130 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW DE2_115.vhdl(39) " "VHDL Signal Declaration warning at DE2_115.vhdl(39): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400130 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_RTS DE2_115.vhdl(41) " "VHDL Signal Declaration warning at DE2_115.vhdl(41): used implicit default value for signal \"UART_RTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400130 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD DE2_115.vhdl(43) " "VHDL Signal Declaration warning at DE2_115.vhdl(43): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400130 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK DE2_115.vhdl(48) " "VHDL Signal Declaration warning at DE2_115.vhdl(48): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400130 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B DE2_115.vhdl(52) " "VHDL Signal Declaration warning at DE2_115.vhdl(52): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400130 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK_N DE2_115.vhdl(53) " "VHDL Signal Declaration warning at DE2_115.vhdl(53): used implicit default value for signal \"VGA_BLANK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400130 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK DE2_115.vhdl(54) " "VHDL Signal Declaration warning at DE2_115.vhdl(54): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400130 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G DE2_115.vhdl(55) " "VHDL Signal Declaration warning at DE2_115.vhdl(55): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400131 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS DE2_115.vhdl(56) " "VHDL Signal Declaration warning at DE2_115.vhdl(56): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400131 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R DE2_115.vhdl(57) " "VHDL Signal Declaration warning at DE2_115.vhdl(57): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400131 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N DE2_115.vhdl(58) " "VHDL Signal Declaration warning at DE2_115.vhdl(58): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400131 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS DE2_115.vhdl(59) " "VHDL Signal Declaration warning at DE2_115.vhdl(59): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400131 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT DE2_115.vhdl(63) " "VHDL Signal Declaration warning at DE2_115.vhdl(63): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400131 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK DE2_115.vhdl(65) " "VHDL Signal Declaration warning at DE2_115.vhdl(65): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400131 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EEP_I2C_SCLK DE2_115.vhdl(66) " "VHDL Signal Declaration warning at DE2_115.vhdl(66): used implicit default value for signal \"EEP_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400131 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK DE2_115.vhdl(68) " "VHDL Signal Declaration warning at DE2_115.vhdl(68): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400131 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_GTX_CLK DE2_115.vhdl(70) " "VHDL Signal Declaration warning at DE2_115.vhdl(70): used implicit default value for signal \"ENET0_GTX_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400131 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_MDC DE2_115.vhdl(73) " "VHDL Signal Declaration warning at DE2_115.vhdl(73): used implicit default value for signal \"ENET0_MDC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400131 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_RST_N DE2_115.vhdl(75) " "VHDL Signal Declaration warning at DE2_115.vhdl(75): used implicit default value for signal \"ENET0_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400132 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_DATA DE2_115.vhdl(83) " "VHDL Signal Declaration warning at DE2_115.vhdl(83): used implicit default value for signal \"ENET0_TX_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400132 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_EN DE2_115.vhdl(84) " "VHDL Signal Declaration warning at DE2_115.vhdl(84): used implicit default value for signal \"ENET0_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400132 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_ER DE2_115.vhdl(85) " "VHDL Signal Declaration warning at DE2_115.vhdl(85): used implicit default value for signal \"ENET0_TX_ER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400132 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_GTX_CLK DE2_115.vhdl(87) " "VHDL Signal Declaration warning at DE2_115.vhdl(87): used implicit default value for signal \"ENET1_GTX_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400132 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_MDC DE2_115.vhdl(90) " "VHDL Signal Declaration warning at DE2_115.vhdl(90): used implicit default value for signal \"ENET1_MDC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400132 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_RST_N DE2_115.vhdl(92) " "VHDL Signal Declaration warning at DE2_115.vhdl(92): used implicit default value for signal \"ENET1_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400132 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_DATA DE2_115.vhdl(100) " "VHDL Signal Declaration warning at DE2_115.vhdl(100): used implicit default value for signal \"ENET1_TX_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400133 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_EN DE2_115.vhdl(101) " "VHDL Signal Declaration warning at DE2_115.vhdl(101): used implicit default value for signal \"ENET1_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400133 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_ER DE2_115.vhdl(102) " "VHDL Signal Declaration warning at DE2_115.vhdl(102): used implicit default value for signal \"ENET1_TX_ER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400133 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N DE2_115.vhdl(106) " "VHDL Signal Declaration warning at DE2_115.vhdl(106): used implicit default value for signal \"TD_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400133 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_ADDR DE2_115.vhdl(108) " "VHDL Signal Declaration warning at DE2_115.vhdl(108): used implicit default value for signal \"OTG_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400133 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_CS_N DE2_115.vhdl(109) " "VHDL Signal Declaration warning at DE2_115.vhdl(109): used implicit default value for signal \"OTG_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400133 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RD_N DE2_115.vhdl(112) " "VHDL Signal Declaration warning at DE2_115.vhdl(112): used implicit default value for signal \"OTG_RD_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400133 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RST_N DE2_115.vhdl(113) " "VHDL Signal Declaration warning at DE2_115.vhdl(113): used implicit default value for signal \"OTG_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400133 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_WE_N DE2_115.vhdl(114) " "VHDL Signal Declaration warning at DE2_115.vhdl(114): used implicit default value for signal \"OTG_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400133 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA DE2_115.vhdl(117) " "VHDL Signal Declaration warning at DE2_115.vhdl(117): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400134 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE2_115.vhdl(118) " "VHDL Signal Declaration warning at DE2_115.vhdl(118): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400134 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE2_115.vhdl(119) " "VHDL Signal Declaration warning at DE2_115.vhdl(119): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400134 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE2_115.vhdl(120) " "VHDL Signal Declaration warning at DE2_115.vhdl(120): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400134 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE2_115.vhdl(121) " "VHDL Signal Declaration warning at DE2_115.vhdl(121): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400134 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_DQM DE2_115.vhdl(123) " "VHDL Signal Declaration warning at DE2_115.vhdl(123): used implicit default value for signal \"DRAM_DQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400134 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE2_115.vhdl(124) " "VHDL Signal Declaration warning at DE2_115.vhdl(124): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400134 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE2_115.vhdl(125) " "VHDL Signal Declaration warning at DE2_115.vhdl(125): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400134 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_ADDR DE2_115.vhdl(133) " "VHDL Signal Declaration warning at DE2_115.vhdl(133): used implicit default value for signal \"FL_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400134 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_CE_N DE2_115.vhdl(134) " "VHDL Signal Declaration warning at DE2_115.vhdl(134): used implicit default value for signal \"FL_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400135 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_OE_N DE2_115.vhdl(136) " "VHDL Signal Declaration warning at DE2_115.vhdl(136): used implicit default value for signal \"FL_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400135 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_RST_N DE2_115.vhdl(137) " "VHDL Signal Declaration warning at DE2_115.vhdl(137): used implicit default value for signal \"FL_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400135 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WE_N DE2_115.vhdl(139) " "VHDL Signal Declaration warning at DE2_115.vhdl(139): used implicit default value for signal \"FL_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 139 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400135 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WP_N DE2_115.vhdl(140) " "VHDL Signal Declaration warning at DE2_115.vhdl(140): used implicit default value for signal \"FL_WP_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273400135 "|DE2_115"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked_sig DE2_115.vhdl(170) " "Verilog HDL or VHDL warning at DE2_115.vhdl(170): object \"locked_sig\" assigned a value but never read" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576273400135 "|DE2_115"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state DE2_115.vhdl(173) " "Verilog HDL or VHDL warning at DE2_115.vhdl(173): object \"state\" assigned a value but never read" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576273400135 "|DE2_115"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in_SRAM DE2_115.vhdl(186) " "Verilog HDL or VHDL warning at DE2_115.vhdl(186): object \"data_in_SRAM\" assigned a value but never read" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576273400136 "|DE2_115"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DRAM_ADDR\[12..10\] DE2_115.vhdl(116) " "Using initial value X (don't care) for net \"DRAM_ADDR\[12..10\]\" at DE2_115.vhdl(116)" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 116 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400142 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "DE2_115.vhdl" "pll_inst" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../../../pll/pll.vhd" "altpll_component" { Text "/run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../../../pll/pll.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400235 ""}  } { { "../../../pll/pll.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576273400235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:sram " "Elaborating entity \"sram\" for hierarchy \"sram:sram\"" {  } { { "DE2_115.vhdl" "sram" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400285 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_WE_N sram.vhd(72) " "VHDL Process Statement warning at sram.vhd(72): inferring latch(es) for signal or variable \"SRAM_WE_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1576273400286 "|DE2_115|sram:sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_OE_N sram.vhd(72) " "VHDL Process Statement warning at sram.vhd(72): inferring latch(es) for signal or variable \"SRAM_OE_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1576273400286 "|DE2_115|sram:sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_LB_N sram.vhd(72) " "VHDL Process Statement warning at sram.vhd(72): inferring latch(es) for signal or variable \"SRAM_LB_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1576273400286 "|DE2_115|sram:sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_UB_N sram.vhd(72) " "VHDL Process Statement warning at sram.vhd(72): inferring latch(es) for signal or variable \"SRAM_UB_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1576273400286 "|DE2_115|sram:sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_in sram.vhd(72) " "VHDL Process Statement warning at sram.vhd(72): inferring latch(es) for signal or variable \"data_in\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1576273400286 "|DE2_115|sram:sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_DQ sram.vhd(72) " "VHDL Process Statement warning at sram.vhd(72): inferring latch(es) for signal or variable \"SRAM_DQ\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1576273400286 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[0\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[0\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400286 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[1\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[1\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[2\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[2\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[3\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[3\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[4\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[4\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[5\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[5\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[6\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[6\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[7\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[7\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[8\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[8\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[9\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[9\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[10\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[10\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[11\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[11\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[12\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[12\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[13\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[13\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[14\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[14\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[15\] sram.vhd(72) " "Inferred latch for \"SRAM_DQ\[15\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] sram.vhd(72) " "Inferred latch for \"data_in\[0\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400287 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] sram.vhd(72) " "Inferred latch for \"data_in\[1\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] sram.vhd(72) " "Inferred latch for \"data_in\[2\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] sram.vhd(72) " "Inferred latch for \"data_in\[3\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] sram.vhd(72) " "Inferred latch for \"data_in\[4\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] sram.vhd(72) " "Inferred latch for \"data_in\[5\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] sram.vhd(72) " "Inferred latch for \"data_in\[6\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] sram.vhd(72) " "Inferred latch for \"data_in\[7\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] sram.vhd(72) " "Inferred latch for \"data_in\[8\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] sram.vhd(72) " "Inferred latch for \"data_in\[9\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] sram.vhd(72) " "Inferred latch for \"data_in\[10\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] sram.vhd(72) " "Inferred latch for \"data_in\[11\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] sram.vhd(72) " "Inferred latch for \"data_in\[12\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] sram.vhd(72) " "Inferred latch for \"data_in\[13\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] sram.vhd(72) " "Inferred latch for \"data_in\[14\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] sram.vhd(72) " "Inferred latch for \"data_in\[15\]\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_UB_N sram.vhd(72) " "Inferred latch for \"SRAM_UB_N\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_LB_N sram.vhd(72) " "Inferred latch for \"SRAM_LB_N\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400288 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_OE_N sram.vhd(72) " "Inferred latch for \"SRAM_OE_N\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400289 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_WE_N sram.vhd(72) " "Inferred latch for \"SRAM_WE_N\" at sram.vhd(72)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400289 "|DE2_115|sram:sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iram_quartus iram_quartus:iram_quartus_inst " "Elaborating entity \"iram_quartus\" for hierarchy \"iram_quartus:iram_quartus_inst\"" {  } { { "DE2_115.vhdl" "iram_quartus_inst" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../memory/iram_quartus.vhd" "altsyncram_component" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../memory/iram_quartus.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/aluno/riscv-multicycle/tests/quartus.hex " "Parameter \"init_file\" = \"/home/aluno/riscv-multicycle/tests/quartus.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400329 ""}  } { { "../../../memory/iram_quartus.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576273400329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n824 " "Found entity 1: altsyncram_n824" {  } { { "db/altsyncram_n824.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n824 iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated " "Elaborating entity \"altsyncram_n824\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n303.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n303.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n303 " "Found entity 1: altsyncram_n303" {  } { { "db/altsyncram_n303.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n303.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273400411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273400411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n303 iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|altsyncram_n303:altsyncram1 " "Elaborating entity \"altsyncram_n303\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|altsyncram_n303:altsyncram1\"" {  } { { "db/altsyncram_n824.tdf" "altsyncram1" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n824.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400411 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 775 /home/aluno/riscv-multicycle/tests/quartus.hex " "Memory depth (1024) in the design file differs from memory depth (775) in the Memory Initialization File \"/home/aluno/riscv-multicycle/tests/quartus.hex\" -- setting initial value for remaining addresses to 0" {  } { { "../../../memory/iram_quartus.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 62 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1576273400422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_n824.tdf" "mgl_prim2" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n824.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_n824.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n824.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 822083584 " "Parameter \"NODE_NAME\" = \"822083584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273400596 ""}  } { { "db/altsyncram_n824.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n824.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576273400596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n824:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory dmemory:dmem " "Elaborating entity \"dmemory\" for hierarchy \"dmemory:dmem\"" {  } { { "DE2_115.vhdl" "dmem" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:myRisc " "Elaborating entity \"core\" for hierarchy \"core:myRisc\"" {  } { { "DE2_115.vhdl" "myRisc" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iregister core:myRisc\|iregister:ins_register " "Elaborating entity \"iregister\" for hierarchy \"core:myRisc\|iregister:ins_register\"" {  } { { "../../../core/core.vhd" "ins_register" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file core:myRisc\|register_file:registers " "Elaborating entity \"register_file\" for hierarchy \"core:myRisc\|register_file:registers\"" {  } { { "../../../core/core.vhd" "registers" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273400994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder core:myRisc\|decoder:decoder0 " "Elaborating entity \"decoder\" for hierarchy \"core:myRisc\|decoder:decoder0\"" {  } { { "../../../core/core.vhd" "decoder0" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273401004 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dmemory.bus_lag decoder.vhd(15) " "Using initial value X (don't care) for net \"dmemory.bus_lag\" at decoder.vhd(15)" {  } { { "../../../decoder/decoder.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273401008 "|DE2_115|core:myRisc|decoder:decoder0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA core:myRisc\|ULA:alu_0 " "Elaborating entity \"ULA\" for hierarchy \"core:myRisc\|ULA:alu_0\"" {  } { { "../../../core/core.vhd" "alu_0" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273401019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M core:myRisc\|M:M_0 " "Elaborating entity \"M\" for hierarchy \"core:myRisc\|M:M_0\"" {  } { { "../../../core/core.vhd" "M_0" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273401027 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1576273401254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.12.13.19:43:25 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl " "2019.12.13.19:43:25 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273405088 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273406958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273407095 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273407732 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273407827 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273407923 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273408040 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273408043 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273408043 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1576273408708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/alt_sld_fab.v" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273408941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273408941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273409015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273409015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273409016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273409016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273409073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273409073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273409153 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273409153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273409153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273409213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273409213 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:myRisc\|register_file:registers\|ram_rtl_0 " "Inferred RAM node \"core:myRisc\|register_file:registers\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576273410302 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:myRisc\|register_file:registers\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:myRisc\|register_file:registers\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/DE2_115.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:myRisc\|register_file:registers\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"core:myRisc\|register_file:registers\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/DE2_115.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmemory:dmem\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmemory:dmem\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576273411046 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576273411046 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576273411046 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "core:myRisc\|M:M_0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:myRisc\|M:M_0\|Mult1\"" {  } { { "../../../alu/m/M.vhd" "Mult1" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273411049 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:myRisc\|M:M_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:myRisc\|M:M_0\|Mult0\"" {  } { { "../../../alu/m/M.vhd" "Mult0" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273411049 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:myRisc\|M:M_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:myRisc\|M:M_0\|Div0\"" {  } { { "../../../alu/m/M.vhd" "Div0" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273411049 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:myRisc\|M:M_0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:myRisc\|M:M_0\|Mod1\"" {  } { { "../../../alu/m/M.vhd" "Mod1" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273411049 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:myRisc\|M:M_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:myRisc\|M:M_0\|Mod0\"" {  } { { "../../../alu/m/M.vhd" "Mod0" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273411049 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:myRisc\|M:M_0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:myRisc\|M:M_0\|Div1\"" {  } { { "../../../alu/m/M.vhd" "Div1" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273411049 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576273411049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|register_file:registers\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"core:myRisc\|register_file:registers\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273411069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|register_file:registers\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"core:myRisc\|register_file:registers\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411069 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576273411069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nsl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nsl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nsl1 " "Found entity 1: altsyncram_nsl1" {  } { { "db/altsyncram_nsl1.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_nsl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmemory:dmem\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"dmemory:dmem\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273411150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmemory:dmem\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"dmemory:dmem\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411150 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576273411150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vh41 " "Found entity 1: altsyncram_vh41" {  } { { "db/altsyncram_vh41.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_vh41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|M:M_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"core:myRisc\|M:M_0\|lpm_mult:Mult1\"" {  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273411223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|M:M_0\|lpm_mult:Mult1 " "Instantiated megafunction \"core:myRisc\|M:M_0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411223 ""}  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576273411223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|M:M_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:myRisc\|M:M_0\|lpm_mult:Mult0\"" {  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273411276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|M:M_0\|lpm_mult:Mult0 " "Instantiated megafunction \"core:myRisc\|M:M_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411276 ""}  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576273411276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|M:M_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"core:myRisc\|M:M_0\|lpm_divide:Div0\"" {  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273411337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|M:M_0\|lpm_divide:Div0 " "Instantiated megafunction \"core:myRisc\|M:M_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411337 ""}  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576273411337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|M:M_0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"core:myRisc\|M:M_0\|lpm_divide:Mod1\"" {  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273411661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|M:M_0\|lpm_divide:Mod1 " "Instantiated megafunction \"core:myRisc\|M:M_0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411661 ""}  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576273411661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|M:M_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"core:myRisc\|M:M_0\|lpm_divide:Mod0\"" {  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273411719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|M:M_0\|lpm_divide:Mod0 " "Instantiated megafunction \"core:myRisc\|M:M_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411719 ""}  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576273411719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|M:M_0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"core:myRisc\|M:M_0\|lpm_divide:Div1\"" {  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273411771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|M:M_0\|lpm_divide:Div1 " "Instantiated megafunction \"core:myRisc\|M:M_0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576273411771 ""}  } { { "../../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576273411771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576273411807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273411807 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "580 " "Ignored 580 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1576273412914 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "456 " "Ignored 456 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1576273412914 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1576273412914 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[0\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[0\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[1\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[1\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[2\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[2\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[3\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[3\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[4\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[4\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[5\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[5\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[6\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[6\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[7\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[7\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[8\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[8\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[9\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[9\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[10\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[10\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[11\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[11\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[12\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[12\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[13\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[13\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[14\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[14\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[15\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[15\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[16\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[16\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[17\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[17\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[18\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[18\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[19\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[19\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[20\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[20\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[21\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[21\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[22\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[22\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[23\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[23\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[24\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[24\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[25\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[25\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[26\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[26\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[27\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[27\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[28\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[28\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[29\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[29\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[30\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[30\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[31\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[31\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[0\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[0\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[1\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[1\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[2\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[2\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[3\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[3\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[4\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[4\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[5\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[5\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[6\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[6\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[7\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[7\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[8\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[8\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[9\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[9\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[10\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[10\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[11\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[11\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[12\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[12\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[13\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[13\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[14\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[14\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[15\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[15\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1576273412935 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1576273412935 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1576273412936 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1576273412936 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1576273412973 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1576273412973 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[0\]~synth " "Node \"DRAM_DQ\[0\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[1\]~synth " "Node \"DRAM_DQ\[1\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[2\]~synth " "Node \"DRAM_DQ\[2\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[3\]~synth " "Node \"DRAM_DQ\[3\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[4\]~synth " "Node \"DRAM_DQ\[4\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[5\]~synth " "Node \"DRAM_DQ\[5\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[6\]~synth " "Node \"DRAM_DQ\[6\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[7\]~synth " "Node \"DRAM_DQ\[7\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[8\]~synth " "Node \"DRAM_DQ\[8\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[9\]~synth " "Node \"DRAM_DQ\[9\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[10\]~synth " "Node \"DRAM_DQ\[10\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[11\]~synth " "Node \"DRAM_DQ\[11\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[12\]~synth " "Node \"DRAM_DQ\[12\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[13\]~synth " "Node \"DRAM_DQ\[13\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[14\]~synth " "Node \"DRAM_DQ\[14\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[15\]~synth " "Node \"DRAM_DQ\[15\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[16\]~synth " "Node \"DRAM_DQ\[16\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[17\]~synth " "Node \"DRAM_DQ\[17\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[18\]~synth " "Node \"DRAM_DQ\[18\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[19\]~synth " "Node \"DRAM_DQ\[19\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[20\]~synth " "Node \"DRAM_DQ\[20\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[21\]~synth " "Node \"DRAM_DQ\[21\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[22\]~synth " "Node \"DRAM_DQ\[22\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[23\]~synth " "Node \"DRAM_DQ\[23\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[24\]~synth " "Node \"DRAM_DQ\[24\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[25\]~synth " "Node \"DRAM_DQ\[25\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[26\]~synth " "Node \"DRAM_DQ\[26\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[27\]~synth " "Node \"DRAM_DQ\[27\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[28\]~synth " "Node \"DRAM_DQ\[28\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[29\]~synth " "Node \"DRAM_DQ\[29\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[30\]~synth " "Node \"DRAM_DQ\[30\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[31\]~synth " "Node \"DRAM_DQ\[31\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[0\]~synth " "Node \"SRAM_DQ\[0\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[1\]~synth " "Node \"SRAM_DQ\[1\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[2\]~synth " "Node \"SRAM_DQ\[2\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[3\]~synth " "Node \"SRAM_DQ\[3\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[4\]~synth " "Node \"SRAM_DQ\[4\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[5\]~synth " "Node \"SRAM_DQ\[5\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[6\]~synth " "Node \"SRAM_DQ\[6\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[7\]~synth " "Node \"SRAM_DQ\[7\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[8\]~synth " "Node \"SRAM_DQ\[8\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[9\]~synth " "Node \"SRAM_DQ\[9\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[10\]~synth " "Node \"SRAM_DQ\[10\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[11\]~synth " "Node \"SRAM_DQ\[11\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[12\]~synth " "Node \"SRAM_DQ\[12\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[13\]~synth " "Node \"SRAM_DQ\[13\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[14\]~synth " "Node \"SRAM_DQ\[14\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[15\]~synth " "Node \"SRAM_DQ\[15\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273420181 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576273420181 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576273420184 "|DE2_115|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576273420184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273420429 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:myRisc\|iregister:ins_register\|imm_i\[0\] Low " "Register core:myRisc\|iregister:ins_register\|imm_i\[0\] will power up to Low" {  } { { "../../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1576273420578 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:myRisc\|iregister:ins_register\|imm_s\[0\] Low " "Register core:myRisc\|iregister:ins_register\|imm_s\[0\] will power up to Low" {  } { { "../../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1576273420578 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:myRisc\|iregister:ins_register\|imm_b\[0\] Low " "Register core:myRisc\|iregister:ins_register\|imm_b\[0\] will power up to Low" {  } { { "../../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1576273420578 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:myRisc\|iregister:ins_register\|imm_i\[31\] Low " "Register core:myRisc\|iregister:ins_register\|imm_i\[31\] will power up to Low" {  } { { "../../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1576273420578 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1576273420578 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576273425471 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "core:myRisc\|Add1~22 " "Logic cell \"core:myRisc\|Add1~22\"" {  } { { "../../../core/core.vhd" "Add1~22" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273425509 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRisc\|jal_target\[0\]~22 " "Logic cell \"core:myRisc\|jal_target\[0\]~22\"" {  } { { "../../../core/core.vhd" "jal_target\[0\]~22" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273425509 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1576273425509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576273426870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576273426870 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "62 " "Design contains 62 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576273427342 "|DE2_115|FL_RY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576273427342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7575 " "Implemented 7575 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576273427344 ""} { "Info" "ICUT_CUT_TM_OPINS" "229 " "Implemented 229 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576273427344 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "103 " "Implemented 103 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1576273427344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7025 " "Implemented 7025 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576273427344 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576273427344 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1576273427344 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1576273427344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576273427344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 470 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 470 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1224 " "Peak virtual memory: 1224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576273427384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 18:43:47 2019 " "Processing ended: Fri Dec 13 18:43:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576273427384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576273427384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576273427384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576273427384 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1576273428839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576273428843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 18:43:48 2019 " "Processing started: Fri Dec 13 18:43:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576273428843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576273428843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576273428843 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576273428888 ""}
{ "Info" "0" "" "Project  = DE2_115" {  } {  } 0 0 "Project  = DE2_115" 0 0 "Fitter" 0 0 1576273428889 ""}
{ "Info" "0" "" "Revision = DE2_115" {  } {  } 0 0 "Revision = DE2_115" 0 0 "Fitter" 0 0 1576273428889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1576273429023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576273429023 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576273429081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576273429118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576273429118 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 1166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576273429188 ""}  } { { "db/pll_altpll.v" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 1166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1576273429188 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576273429595 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576273429785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576273429785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576273429785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576273429785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576273429785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576273429785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576273429785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576273429785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576273429785 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576273429785 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 19424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576273429801 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 19426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576273429801 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 19428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576273429801 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 19430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576273429801 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 19432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576273429801 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576273429801 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576273429813 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576273431512 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1576273433725 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576273433730 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576273433730 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1576273433730 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1576273433730 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1576273433763 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576273433765 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1576273433765 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1576273433765 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sram:sram\|mem_state.WRITE_M " "Node: sram:sram\|mem_state.WRITE_M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sram:sram\|SRAM_DQ\[1\]\$latch sram:sram\|mem_state.WRITE_M " "Latch sram:sram\|SRAM_DQ\[1\]\$latch is being clocked by sram:sram\|mem_state.WRITE_M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576273433778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1576273433778 "|DE2_115|sram:sram|mem_state.WRITE_M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sram:sram\|mem_state.DONE " "Node: sram:sram\|mem_state.DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sram:sram\|SRAM_UB_N sram:sram\|mem_state.DONE " "Latch sram:sram\|SRAM_UB_N is being clocked by sram:sram\|mem_state.DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576273433778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1576273433778 "|DE2_115|sram:sram|mem_state.DONE"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1576273433811 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1576273433813 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576273433813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576273433813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576273433813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576273433813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576273433813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576273433813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "1000.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576273433813 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1576273433813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576273434612 ""}  } { { "db/pll_altpll.v" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 1166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576273434612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576273434612 ""}  } { { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 18645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576273434612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram:sram\|mem_state.WRITE_M  " "Automatically promoted node sram:sram\|mem_state.WRITE_M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576273434612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram:sram\|SRAM_OE_N~0 " "Destination node sram:sram\|SRAM_OE_N~0" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576273434612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram:sram\|SRAM_WE_N " "Destination node sram:sram\|SRAM_WE_N" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576273434612 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576273434612 ""}  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576273434612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram:sram\|mem_state.DONE  " "Automatically promoted node sram:sram\|mem_state.DONE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576273434612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram:sram\|Selector0~1 " "Destination node sram:sram\|Selector0~1" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 16129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576273434612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_CE_N~output " "Destination node SRAM_CE_N~output" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 127 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 19269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576273434612 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576273434612 ""}  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 1159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576273434612 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576273435631 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576273435634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576273435635 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576273435643 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576273435649 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576273435654 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576273436031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Embedded multiplier block " "Packed 128 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1576273436035 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "128 " "Created 128 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1576273436035 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576273436035 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576273438181 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1576273438195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576273441185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576273442590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576273442680 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576273445731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576273445731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576273447415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576273453507 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576273453507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1576273454355 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1576273454355 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576273454355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576273454356 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.81 " "Total time spent on timing analysis during the Fitter is 1.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576273454632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576273454690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576273455755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576273455759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576273456812 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576273458500 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "148 Cyclone IV E " "148 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 17 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 18 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SMA_CLKIN } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 19 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 23 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 23 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 23 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 23 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[16] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[17] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL J13 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { UART_CTS } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 40 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 42 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_WP_N } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 51 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_ADCDAT } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 60 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ENET0_LINK100 } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 72 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ENETCLK_25 } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 86 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ENET1_LINK100 } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 89 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TD_CLK27 } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 103 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TD_DATA[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TD_DATA[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TD_DATA[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TD_DATA[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TD_DATA[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TD_DATA[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TD_DATA[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TD_DATA[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 104 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TD_HS } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 105 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TD_VS } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 107 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_INT } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 111 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { IRDA_RXD } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 115 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_RY } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 138 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 44 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 45 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 46 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 47 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 49 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 50 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 50 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 50 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 50 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 61 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 64 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 67 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 69 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 16 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 25 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576273460680 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1576273460680 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "103 " "Following 103 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 35 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 44 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 45 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 46 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 47 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 49 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 50 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 50 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 50 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 50 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 61 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 64 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 67 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 69 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ENET0_MDIO } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 74 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 91 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 110 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 135 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently enabled " "Pin DRAM_DQ\[0\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently enabled " "Pin DRAM_DQ\[1\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently enabled " "Pin DRAM_DQ\[2\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently enabled " "Pin DRAM_DQ\[3\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently enabled " "Pin DRAM_DQ\[4\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently enabled " "Pin DRAM_DQ\[5\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently enabled " "Pin DRAM_DQ\[6\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently enabled " "Pin DRAM_DQ\[7\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently enabled " "Pin DRAM_DQ\[8\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently enabled " "Pin DRAM_DQ\[9\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently enabled " "Pin DRAM_DQ\[10\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently enabled " "Pin DRAM_DQ\[11\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently enabled " "Pin DRAM_DQ\[12\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently enabled " "Pin DRAM_DQ\[13\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently enabled " "Pin DRAM_DQ\[14\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently enabled " "Pin DRAM_DQ\[15\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently enabled " "Pin DRAM_DQ\[16\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently enabled " "Pin DRAM_DQ\[17\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently enabled " "Pin DRAM_DQ\[18\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently enabled " "Pin DRAM_DQ\[19\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently enabled " "Pin DRAM_DQ\[20\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently enabled " "Pin DRAM_DQ\[21\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently enabled " "Pin DRAM_DQ\[22\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently enabled " "Pin DRAM_DQ\[23\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently enabled " "Pin DRAM_DQ\[24\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently enabled " "Pin DRAM_DQ\[25\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently enabled " "Pin DRAM_DQ\[26\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently enabled " "Pin DRAM_DQ\[27\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently enabled " "Pin DRAM_DQ\[28\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently enabled " "Pin DRAM_DQ\[29\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently enabled " "Pin DRAM_DQ\[30\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently enabled " "Pin DRAM_DQ\[31\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 122 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently enabled " "Pin SRAM_DQ\[0\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently enabled " "Pin SRAM_DQ\[1\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently enabled " "Pin SRAM_DQ\[2\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently enabled " "Pin SRAM_DQ\[3\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently enabled " "Pin SRAM_DQ\[4\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently enabled " "Pin SRAM_DQ\[5\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently enabled " "Pin SRAM_DQ\[6\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently enabled " "Pin SRAM_DQ\[7\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently enabled " "Pin SRAM_DQ\[8\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently enabled " "Pin SRAM_DQ\[9\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently enabled " "Pin SRAM_DQ\[10\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently enabled " "Pin SRAM_DQ\[11\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently enabled " "Pin SRAM_DQ\[12\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently enabled " "Pin SRAM_DQ\[13\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently enabled " "Pin SRAM_DQ\[14\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently enabled " "Pin SRAM_DQ\[15\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl" 128 0 0 } } { "temporary_test_loc" "" { Generic "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576273460688 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1576273460688 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.fit.smsg " "Generated suppressed messages file /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576273461262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1907 " "Peak virtual memory: 1907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576273462486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 18:44:22 2019 " "Processing ended: Fri Dec 13 18:44:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576273462486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576273462486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576273462486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576273462486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576273464050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576273464053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 18:44:23 2019 " "Processing started: Fri Dec 13 18:44:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576273464053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576273464053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576273464053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1576273464366 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576273467459 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576273467573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576273467882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 18:44:27 2019 " "Processing ended: Fri Dec 13 18:44:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576273467882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576273467882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576273467882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576273467882 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576273521321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576273522081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576273522084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 18:45:21 2019 " "Processing started: Fri Dec 13 18:45:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576273522084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1576273522084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115 -c DE2_115 " "Command: quartus_sta DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1576273522085 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1576273522136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1576273522384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1576273522385 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273522421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273522421 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1576273523048 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576273523188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576273523188 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1576273523188 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1576273523188 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1576273523218 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576273523219 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576273523219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1576273523219 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sram:sram\|mem_state.WRITE_M " "Node: sram:sram\|mem_state.WRITE_M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sram:sram\|SRAM_DQ\[1\]\$latch sram:sram\|mem_state.WRITE_M " "Latch sram:sram\|SRAM_DQ\[1\]\$latch is being clocked by sram:sram\|mem_state.WRITE_M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576273523231 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1576273523231 "|DE2_115|sram:sram|mem_state.WRITE_M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sram:sram\|mem_state.DONE " "Node: sram:sram\|mem_state.DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sram:sram\|SRAM_UB_N sram:sram\|mem_state.DONE " "Latch sram:sram\|SRAM_UB_N is being clocked by sram:sram\|mem_state.DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576273523231 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1576273523231 "|DE2_115|sram:sram|mem_state.DONE"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576273523241 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1576273523242 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1576273523254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.385 " "Worst-case setup slack is 45.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.385               0.000 altera_reserved_tck  " "   45.385               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  828.349               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  828.349               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273523350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.314 " "Worst-case hold slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.314               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273523370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.995 " "Worst-case recovery slack is 96.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.995               0.000 altera_reserved_tck  " "   96.995               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273523371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.000 " "Worst-case removal slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 altera_reserved_tck  " "    1.000               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273523372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.819 " "Worst-case minimum pulse width slack is 9.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.502               0.000 altera_reserved_tck  " "   49.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.617               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.617               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273523373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273523373 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273566172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273566172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273566172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273566172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.177 ns " "Worst Case Available Settling Time: 345.177 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273566172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273566172 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576273566172 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576273566176 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1576273566206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1576273567291 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sram:sram\|mem_state.WRITE_M " "Node: sram:sram\|mem_state.WRITE_M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sram:sram\|SRAM_DQ\[1\]\$latch sram:sram\|mem_state.WRITE_M " "Latch sram:sram\|SRAM_DQ\[1\]\$latch is being clocked by sram:sram\|mem_state.WRITE_M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576273567551 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1576273567551 "|DE2_115|sram:sram|mem_state.WRITE_M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sram:sram\|mem_state.DONE " "Node: sram:sram\|mem_state.DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sram:sram\|SRAM_UB_N sram:sram\|mem_state.DONE " "Latch sram:sram\|SRAM_UB_N is being clocked by sram:sram\|mem_state.DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576273567551 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1576273567551 "|DE2_115|sram:sram|mem_state.DONE"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576273567553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.808 " "Worst-case setup slack is 45.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.808               0.000 altera_reserved_tck  " "   45.808               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  844.700               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  844.700               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273567603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.327 " "Worst-case hold slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.327               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273567625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.229 " "Worst-case recovery slack is 97.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.229               0.000 altera_reserved_tck  " "   97.229               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273567627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.905 " "Worst-case removal slack is 0.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 altera_reserved_tck  " "    0.905               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273567629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.799 " "Worst-case minimum pulse width slack is 9.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.414               0.000 altera_reserved_tck  " "   49.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.635               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.635               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273567632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273567632 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273610640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273610640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273610640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273610640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.729 ns " "Worst Case Available Settling Time: 345.729 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273610640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273610640 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576273610640 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576273610644 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sram:sram\|mem_state.WRITE_M " "Node: sram:sram\|mem_state.WRITE_M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sram:sram\|SRAM_DQ\[1\]\$latch sram:sram\|mem_state.WRITE_M " "Latch sram:sram\|SRAM_DQ\[1\]\$latch is being clocked by sram:sram\|mem_state.WRITE_M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576273610851 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1576273610851 "|DE2_115|sram:sram|mem_state.WRITE_M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sram:sram\|mem_state.DONE " "Node: sram:sram\|mem_state.DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sram:sram\|SRAM_UB_N sram:sram\|mem_state.DONE " "Latch sram:sram\|SRAM_UB_N is being clocked by sram:sram\|mem_state.DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576273610851 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1576273610851 "|DE2_115|sram:sram|mem_state.DONE"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576273610853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.001 " "Worst-case setup slack is 48.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.001               0.000 altera_reserved_tck  " "   48.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  914.458               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  914.458               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273610874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.119               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273610897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.416 " "Worst-case recovery slack is 98.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.416               0.000 altera_reserved_tck  " "   98.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273610901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.485 " "Worst-case removal slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 altera_reserved_tck  " "    0.485               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273610904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.400 " "Worst-case minimum pulse width slack is 9.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.286               0.000 altera_reserved_tck  " "   49.286               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.753               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.753               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576273610907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576273610907 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273659527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273659527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273659527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273659527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 348.071 ns " "Worst Case Available Settling Time: 348.071 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273659527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576273659527 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576273659527 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576273660213 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576273660219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1381 " "Peak virtual memory: 1381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576273660357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 18:47:40 2019 " "Processing ended: Fri Dec 13 18:47:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576273660357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576273660357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:20 " "Total CPU time (on all processors): 00:02:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576273660357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1576273660357 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 486 s " "Quartus Prime Full Compilation was successful. 0 errors, 486 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1576273661131 ""}
