INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/project_Lab6/project_Lab6.srcs/sources_1/new/Unsigned.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/project_Lab6/project_Lab6.srcs/sim_1/new/Unsigned_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_tb
