--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2365 paths analyzed, 355 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.455ns.
--------------------------------------------------------------------------------
Slack:                  13.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_11 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.434ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.629 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_11 to statemachine/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.DQ      Tcko                  0.525   statemachine/M_counter_q[11]
                                                       statemachine/M_counter_q_11
    SLICE_X10Y43.B2      net (fanout=8)        1.518   statemachine/M_counter_q[11]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X8Y46.C2       net (fanout=8)        1.125   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B2      net (fanout=1)        1.281   statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X8Y46.CX       net (fanout=3)        1.151   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X8Y46.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.434ns (1.359ns logic, 5.075ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  13.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_12 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.027ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.629 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_12 to statemachine/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.525   statemachine/M_counter_q[15]
                                                       statemachine/M_counter_q_12
    SLICE_X8Y47.C4       net (fanout=9)        1.787   statemachine/M_counter_q[12]
    SLICE_X8Y47.C        Tilo                  0.255   statemachine/M_store1_q[2]
                                                       statemachine/M_state_q_FSM_FFd5-In15
    SLICE_X14Y43.B3      net (fanout=1)        1.368   statemachine/M_state_q_FSM_FFd5-In16
    SLICE_X14Y43.B       Tilo                  0.235   statemachine/M_state_q_FSM_FFd5-In12
                                                       statemachine/M_state_q_FSM_FFd5-In16
    SLICE_X11Y45.D2      net (fanout=1)        1.484   statemachine/M_state_q_FSM_FFd5-In17
    SLICE_X11Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd5
                                                       statemachine/M_state_q_FSM_FFd5-In19
                                                       statemachine/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      6.027ns (1.388ns logic, 4.639ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  13.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_14 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.021ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.629 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_14 to statemachine/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   statemachine/M_counter_q[15]
                                                       statemachine/M_counter_q_14
    SLICE_X10Y43.B4      net (fanout=8)        1.105   statemachine/M_counter_q[14]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X8Y46.C2       net (fanout=8)        1.125   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B2      net (fanout=1)        1.281   statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X8Y46.CX       net (fanout=3)        1.151   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X8Y46.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.021ns (1.359ns logic, 4.662ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  13.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_11 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.997ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_11 to statemachine/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.DQ      Tcko                  0.525   statemachine/M_counter_q[11]
                                                       statemachine/M_counter_q_11
    SLICE_X10Y43.B2      net (fanout=8)        1.518   statemachine/M_counter_q[11]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X8Y46.C2       net (fanout=8)        1.125   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B2      net (fanout=1)        1.281   statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X13Y44.AX      net (fanout=3)        0.685   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X13Y44.CLK     Tdick                 0.114   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.997ns (1.388ns logic, 4.609ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  13.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_11 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.007ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.627 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_11 to statemachine/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.DQ      Tcko                  0.525   statemachine/M_counter_q[11]
                                                       statemachine/M_counter_q_11
    SLICE_X10Y43.B2      net (fanout=8)        1.518   statemachine/M_counter_q[11]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X8Y46.C2       net (fanout=8)        1.125   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B2      net (fanout=1)        1.281   statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X11Y44.AX      net (fanout=3)        0.695   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      6.007ns (1.388ns logic, 4.619ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  14.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_13 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.948ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.629 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_13 to statemachine/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.BQ      Tcko                  0.525   statemachine/M_counter_q[15]
                                                       statemachine/M_counter_q_13
    SLICE_X10Y43.B5      net (fanout=8)        1.032   statemachine/M_counter_q[13]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X8Y46.C2       net (fanout=8)        1.125   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B2      net (fanout=1)        1.281   statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X8Y46.CX       net (fanout=3)        1.151   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X8Y46.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.948ns (1.359ns logic, 4.589ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  14.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_store2_q_0 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.905ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_store2_q_0 to statemachine/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   statemachine/M_store2_q[2]
                                                       statemachine/M_store2_q_0
    SLICE_X11Y46.B2      net (fanout=3)        1.015   statemachine/M_store2_q[0]
    SLICE_X11Y46.B       Tilo                  0.259   statemachine/M_correct2_q[1]
                                                       statemachine/M_store2_q[2]_M_correct2_q[2]_equal_247_o31
    SLICE_X13Y43.B4      net (fanout=3)        1.263   statemachine/M_store2_q[2]_M_correct2_q[2]_equal_247_o
    SLICE_X13Y43.B       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In7
    SLICE_X13Y43.A5      net (fanout=1)        0.230   statemachine/M_state_q_FSM_FFd4-In8
    SLICE_X13Y43.A       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In9
    SLICE_X11Y45.A2      net (fanout=1)        1.238   statemachine/M_state_q_FSM_FFd4-In10
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       statemachine/M_state_q_FSM_FFd4-In13
    SLICE_X11Y44.DX      net (fanout=1)        0.533   statemachine/M_state_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.905ns (1.626ns logic, 4.279ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  14.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_12 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.860ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.629 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_12 to statemachine/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.525   statemachine/M_counter_q[15]
                                                       statemachine/M_counter_q_12
    SLICE_X10Y43.B6      net (fanout=9)        0.944   statemachine/M_counter_q[12]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X8Y46.C2       net (fanout=8)        1.125   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B2      net (fanout=1)        1.281   statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X8Y46.CX       net (fanout=3)        1.151   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X8Y46.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.860ns (1.359ns logic, 4.501ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  14.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_state_q_FSM_FFd2_1 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.629 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_state_q_FSM_FFd2_1 to statemachine/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AQ      Tcko                  0.525   statemachine/M_state_q_FSM_FFd2_1
                                                       statemachine/M_state_q_FSM_FFd2_1
    SLICE_X14Y43.C3      net (fanout=13)       1.724   statemachine/M_state_q_FSM_FFd2_1
    SLICE_X14Y43.CMUX    Tilo                  0.298   statemachine/M_state_q_FSM_FFd5-In12
                                                       statemachine/M_state_q_FSM_FFd3-In1
    SLICE_X14Y43.A2      net (fanout=2)        0.732   statemachine/M_state_q_FSM_FFd3-In1
    SLICE_X14Y43.A       Tilo                  0.235   statemachine/M_state_q_FSM_FFd5-In12
                                                       statemachine/M_state_q_FSM_FFd3-In4_SW0
    SLICE_X13Y44.B1      net (fanout=1)        0.756   statemachine/N22
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X8Y46.CX       net (fanout=3)        1.151   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X8Y46.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (1.402ns logic, 4.363ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  14.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_12 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.694ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.629 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_12 to statemachine/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.525   statemachine/M_counter_q[15]
                                                       statemachine/M_counter_q_12
    SLICE_X11Y47.A3      net (fanout=9)        1.666   statemachine/M_counter_q[12]
    SLICE_X11Y47.A       Tilo                  0.259   statemachine/M_store3_q[2]
                                                       statemachine/M_state_q_FSM_FFd5-In14
    SLICE_X14Y43.B2      net (fanout=1)        1.152   statemachine/M_state_q_FSM_FFd5-In15
    SLICE_X14Y43.B       Tilo                  0.235   statemachine/M_state_q_FSM_FFd5-In12
                                                       statemachine/M_state_q_FSM_FFd5-In16
    SLICE_X11Y45.D2      net (fanout=1)        1.484   statemachine/M_state_q_FSM_FFd5-In17
    SLICE_X11Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd5
                                                       statemachine/M_state_q_FSM_FFd5-In19
                                                       statemachine/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (1.392ns logic, 4.302ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  14.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_11 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.627 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_11 to statemachine/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.DQ      Tcko                  0.525   statemachine/M_counter_q[11]
                                                       statemachine/M_counter_q_11
    SLICE_X10Y43.B2      net (fanout=8)        1.518   statemachine/M_counter_q[11]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X13Y43.A2      net (fanout=8)        0.989   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X13Y43.A       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In9
    SLICE_X11Y45.A2      net (fanout=1)        1.238   statemachine/M_state_q_FSM_FFd4-In10
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       statemachine/M_state_q_FSM_FFd4-In13
    SLICE_X11Y44.DX      net (fanout=1)        0.533   statemachine/M_state_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (1.392ns logic, 4.278ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  14.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_14 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.584ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.292 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_14 to statemachine/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   statemachine/M_counter_q[15]
                                                       statemachine/M_counter_q_14
    SLICE_X10Y43.B4      net (fanout=8)        1.105   statemachine/M_counter_q[14]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X8Y46.C2       net (fanout=8)        1.125   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B2      net (fanout=1)        1.281   statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X13Y44.AX      net (fanout=3)        0.685   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X13Y44.CLK     Tdick                 0.114   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.584ns (1.388ns logic, 4.196ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  14.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_14 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.594ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.627 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_14 to statemachine/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   statemachine/M_counter_q[15]
                                                       statemachine/M_counter_q_14
    SLICE_X10Y43.B4      net (fanout=8)        1.105   statemachine/M_counter_q[14]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X8Y46.C2       net (fanout=8)        1.125   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B2      net (fanout=1)        1.281   statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X11Y44.AX      net (fanout=3)        0.695   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      5.594ns (1.388ns logic, 4.206ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  14.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_correct2_q_1 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.568ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_correct2_q_1 to statemachine/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.CQ      Tcko                  0.430   statemachine/M_correct2_q[1]
                                                       statemachine/M_correct2_q_1
    SLICE_X11Y46.B1      net (fanout=3)        0.724   statemachine/M_correct2_q[1]
    SLICE_X11Y46.B       Tilo                  0.259   statemachine/M_correct2_q[1]
                                                       statemachine/M_store2_q[2]_M_correct2_q[2]_equal_247_o31
    SLICE_X13Y43.B4      net (fanout=3)        1.263   statemachine/M_store2_q[2]_M_correct2_q[2]_equal_247_o
    SLICE_X13Y43.B       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In7
    SLICE_X13Y43.A5      net (fanout=1)        0.230   statemachine/M_state_q_FSM_FFd4-In8
    SLICE_X13Y43.A       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In9
    SLICE_X11Y45.A2      net (fanout=1)        1.238   statemachine/M_state_q_FSM_FFd4-In10
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       statemachine/M_state_q_FSM_FFd4-In13
    SLICE_X11Y44.DX      net (fanout=1)        0.533   statemachine/M_state_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.568ns (1.580ns logic, 3.988ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_13 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.511ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.292 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_13 to statemachine/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.BQ      Tcko                  0.525   statemachine/M_counter_q[15]
                                                       statemachine/M_counter_q_13
    SLICE_X10Y43.B5      net (fanout=8)        1.032   statemachine/M_counter_q[13]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X8Y46.C2       net (fanout=8)        1.125   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B2      net (fanout=1)        1.281   statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X13Y44.AX      net (fanout=3)        0.685   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X13Y44.CLK     Tdick                 0.114   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.511ns (1.388ns logic, 4.123ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_13 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.521ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.627 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_13 to statemachine/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.BQ      Tcko                  0.525   statemachine/M_counter_q[15]
                                                       statemachine/M_counter_q_13
    SLICE_X10Y43.B5      net (fanout=8)        1.032   statemachine/M_counter_q[13]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X8Y46.C2       net (fanout=8)        1.125   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B2      net (fanout=1)        1.281   statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X11Y44.AX      net (fanout=3)        0.695   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      5.521ns (1.388ns logic, 4.133ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  14.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_store2_q_1 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.461ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_store2_q_1 to statemachine/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.BQ      Tcko                  0.476   statemachine/M_store2_q[2]
                                                       statemachine/M_store2_q_1
    SLICE_X11Y46.B3      net (fanout=3)        0.571   statemachine/M_store2_q[1]
    SLICE_X11Y46.B       Tilo                  0.259   statemachine/M_correct2_q[1]
                                                       statemachine/M_store2_q[2]_M_correct2_q[2]_equal_247_o31
    SLICE_X13Y43.B4      net (fanout=3)        1.263   statemachine/M_store2_q[2]_M_correct2_q[2]_equal_247_o
    SLICE_X13Y43.B       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In7
    SLICE_X13Y43.A5      net (fanout=1)        0.230   statemachine/M_state_q_FSM_FFd4-In8
    SLICE_X13Y43.A       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In9
    SLICE_X11Y45.A2      net (fanout=1)        1.238   statemachine/M_state_q_FSM_FFd4-In10
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       statemachine/M_state_q_FSM_FFd4-In13
    SLICE_X11Y44.DX      net (fanout=1)        0.533   statemachine/M_state_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.461ns (1.626ns logic, 3.835ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  14.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_12 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.423ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.292 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_12 to statemachine/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.525   statemachine/M_counter_q[15]
                                                       statemachine/M_counter_q_12
    SLICE_X10Y43.B6      net (fanout=9)        0.944   statemachine/M_counter_q[12]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X8Y46.C2       net (fanout=8)        1.125   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B2      net (fanout=1)        1.281   statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X13Y44.AX      net (fanout=3)        0.685   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X13Y44.CLK     Tdick                 0.114   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.423ns (1.388ns logic, 4.035ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  14.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_12 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.433ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.627 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_12 to statemachine/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.525   statemachine/M_counter_q[15]
                                                       statemachine/M_counter_q_12
    SLICE_X10Y43.B6      net (fanout=9)        0.944   statemachine/M_counter_q[12]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X8Y46.C2       net (fanout=8)        1.125   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B2      net (fanout=1)        1.281   statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X11Y44.AX      net (fanout=3)        0.695   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      5.433ns (1.388ns logic, 4.045ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  14.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_12 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.431ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.627 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_12 to statemachine/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.525   statemachine/M_counter_q[15]
                                                       statemachine/M_counter_q_12
    SLICE_X13Y43.C2      net (fanout=9)        1.033   statemachine/M_counter_q[12]
    SLICE_X13Y43.C       Tilo                  0.259   Sh455
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_308_o<14>1
    SLICE_X13Y43.B1      net (fanout=6)        0.722   statemachine/M_counter_q[14]_PWR_8_o_equal_308_o
    SLICE_X13Y43.B       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In7
    SLICE_X13Y43.A5      net (fanout=1)        0.230   statemachine/M_state_q_FSM_FFd4-In8
    SLICE_X13Y43.A       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In9
    SLICE_X11Y45.A2      net (fanout=1)        1.238   statemachine/M_state_q_FSM_FFd4-In10
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       statemachine/M_state_q_FSM_FFd4-In13
    SLICE_X11Y44.DX      net (fanout=1)        0.533   statemachine/M_state_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.431ns (1.675ns logic, 3.756ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  14.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_13 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.422ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.627 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_13 to statemachine/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.BQ      Tcko                  0.525   statemachine/M_counter_q[15]
                                                       statemachine/M_counter_q_13
    SLICE_X13Y43.C1      net (fanout=8)        1.024   statemachine/M_counter_q[13]
    SLICE_X13Y43.C       Tilo                  0.259   Sh455
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_308_o<14>1
    SLICE_X13Y43.B1      net (fanout=6)        0.722   statemachine/M_counter_q[14]_PWR_8_o_equal_308_o
    SLICE_X13Y43.B       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In7
    SLICE_X13Y43.A5      net (fanout=1)        0.230   statemachine/M_state_q_FSM_FFd4-In8
    SLICE_X13Y43.A       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In9
    SLICE_X11Y45.A2      net (fanout=1)        1.238   statemachine/M_state_q_FSM_FFd4-In10
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       statemachine/M_state_q_FSM_FFd4-In13
    SLICE_X11Y44.DX      net (fanout=1)        0.533   statemachine/M_state_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.422ns (1.675ns logic, 3.747ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  14.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_store2_q_0 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.372ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.196 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_store2_q_0 to statemachine/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   statemachine/M_store2_q[2]
                                                       statemachine/M_store2_q_0
    SLICE_X11Y46.B2      net (fanout=3)        1.015   statemachine/M_store2_q[0]
    SLICE_X11Y46.B       Tilo                  0.259   statemachine/M_correct2_q[1]
                                                       statemachine/M_store2_q[2]_M_correct2_q[2]_equal_247_o31
    SLICE_X13Y43.B4      net (fanout=3)        1.263   statemachine/M_store2_q[2]_M_correct2_q[2]_equal_247_o
    SLICE_X13Y43.B       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In7
    SLICE_X13Y43.A5      net (fanout=1)        0.230   statemachine/M_state_q_FSM_FFd4-In8
    SLICE_X13Y43.A       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In9
    SLICE_X11Y45.A2      net (fanout=1)        1.238   statemachine/M_state_q_FSM_FFd4-In10
    SLICE_X11Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd5
                                                       statemachine/M_state_q_FSM_FFd4-In13
                                                       statemachine/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (1.626ns logic, 3.746ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  14.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_state_q_FSM_FFd2 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.322 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_state_q_FSM_FFd2 to statemachine/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd2
    SLICE_X15Y43.B4      net (fanout=45)       1.655   M_state_q_FSM_FFd2
    SLICE_X15Y43.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd4-In6
                                                       statemachine/M_state_q_FSM_FFd4-In5
    SLICE_X13Y43.A4      net (fanout=1)        0.502   statemachine/M_state_q_FSM_FFd4-In6
    SLICE_X13Y43.A       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In9
    SLICE_X11Y45.A2      net (fanout=1)        1.238   statemachine/M_state_q_FSM_FFd4-In10
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       statemachine/M_state_q_FSM_FFd4-In13
    SLICE_X11Y44.DX      net (fanout=1)        0.533   statemachine/M_state_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (1.416ns logic, 3.928ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  14.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_state_q_FSM_FFd2_1 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.328ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.192 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_state_q_FSM_FFd2_1 to statemachine/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AQ      Tcko                  0.525   statemachine/M_state_q_FSM_FFd2_1
                                                       statemachine/M_state_q_FSM_FFd2_1
    SLICE_X14Y43.C3      net (fanout=13)       1.724   statemachine/M_state_q_FSM_FFd2_1
    SLICE_X14Y43.CMUX    Tilo                  0.298   statemachine/M_state_q_FSM_FFd5-In12
                                                       statemachine/M_state_q_FSM_FFd3-In1
    SLICE_X14Y43.A2      net (fanout=2)        0.732   statemachine/M_state_q_FSM_FFd3-In1
    SLICE_X14Y43.A       Tilo                  0.235   statemachine/M_state_q_FSM_FFd5-In12
                                                       statemachine/M_state_q_FSM_FFd3-In4_SW0
    SLICE_X13Y44.B1      net (fanout=1)        0.756   statemachine/N22
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X13Y44.AX      net (fanout=3)        0.685   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X13Y44.CLK     Tdick                 0.114   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.328ns (1.431ns logic, 3.897ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  14.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_state_q_FSM_FFd2_1 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.338ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_state_q_FSM_FFd2_1 to statemachine/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AQ      Tcko                  0.525   statemachine/M_state_q_FSM_FFd2_1
                                                       statemachine/M_state_q_FSM_FFd2_1
    SLICE_X14Y43.C3      net (fanout=13)       1.724   statemachine/M_state_q_FSM_FFd2_1
    SLICE_X14Y43.CMUX    Tilo                  0.298   statemachine/M_state_q_FSM_FFd5-In12
                                                       statemachine/M_state_q_FSM_FFd3-In1
    SLICE_X14Y43.A2      net (fanout=2)        0.732   statemachine/M_state_q_FSM_FFd3-In1
    SLICE_X14Y43.A       Tilo                  0.235   statemachine/M_state_q_FSM_FFd5-In12
                                                       statemachine/M_state_q_FSM_FFd3-In4_SW0
    SLICE_X13Y44.B1      net (fanout=1)        0.756   statemachine/N22
    SLICE_X13Y44.B       Tilo                  0.259   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
    SLICE_X11Y44.AX      net (fanout=3)        0.695   statemachine/M_state_q_FSM_FFd3-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (1.431ns logic, 3.907ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  14.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_counter_q_11 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.312ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_counter_q_11 to statemachine/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.DQ      Tcko                  0.525   statemachine/M_counter_q[11]
                                                       statemachine/M_counter_q_11
    SLICE_X10Y43.B2      net (fanout=8)        1.518   statemachine/M_counter_q[11]
    SLICE_X10Y43.B       Tilo                  0.235   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
                                                       statemachine/M_counter_q[14]_PWR_8_o_equal_309_o<14>1
    SLICE_X8Y46.C2       net (fanout=8)        1.125   statemachine/M_counter_q[14]_PWR_8_o_equal_309_o
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.B2      net (fanout=1)        1.281   statemachine/M_state_q_FSM_FFd3-In3
    SLICE_X13Y44.CLK     Tas                   0.373   statemachine/M_state_q_FSM_FFd3_3
                                                       statemachine/M_state_q_FSM_FFd3-In9
                                                       statemachine/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                      5.312ns (1.388ns logic, 3.924ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  14.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_store3_q_0 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.289ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.196 - 0.209)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_store3_q_0 to statemachine/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y47.AQ      Tcko                  0.430   statemachine/M_store3_q[2]
                                                       statemachine/M_store3_q_0
    SLICE_X11Y47.A5      net (fanout=2)        1.356   statemachine/M_store3_q[0]
    SLICE_X11Y47.A       Tilo                  0.259   statemachine/M_store3_q[2]
                                                       statemachine/M_state_q_FSM_FFd5-In14
    SLICE_X14Y43.B2      net (fanout=1)        1.152   statemachine/M_state_q_FSM_FFd5-In15
    SLICE_X14Y43.B       Tilo                  0.235   statemachine/M_state_q_FSM_FFd5-In12
                                                       statemachine/M_state_q_FSM_FFd5-In16
    SLICE_X11Y45.D2      net (fanout=1)        1.484   statemachine/M_state_q_FSM_FFd5-In17
    SLICE_X11Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd5
                                                       statemachine/M_state_q_FSM_FFd5-In19
                                                       statemachine/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (1.297ns logic, 3.992ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  14.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_bloat_q_0 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.195 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_bloat_q_0 to statemachine/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.430   statemachine/M_bloat_q[2]
                                                       statemachine/M_bloat_q_0
    SLICE_X11Y42.D3      net (fanout=9)        0.662   statemachine/M_bloat_q[0]
    SLICE_X11Y42.D       Tilo                  0.259   statemachine/M_bloat_q[2]_GND_7_o_equal_2_o
                                                       statemachine/M_bloat_q[2]_GND_7_o_equal_2_o<2>1
    SLICE_X12Y46.D1      net (fanout=2)        1.438   statemachine/M_bloat_q[2]_GND_7_o_equal_2_o
    SLICE_X12Y46.D       Tilo                  0.254   statemachine/M_state_q_FSM_FFd2_1
                                                       statemachine/M_state_q_FSM_FFd2-In1
    SLICE_X12Y46.A1      net (fanout=1)        1.069   statemachine/M_state_q_FSM_FFd2-In1
    SLICE_X12Y46.A       Tilo                  0.254   statemachine/M_state_q_FSM_FFd2_1
                                                       statemachine/M_state_q_FSM_FFd2-In6
    SLICE_X8Y46.BX       net (fanout=1)        0.817   statemachine/M_state_q_FSM_FFd2-In
    SLICE_X8Y46.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       statemachine/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (1.282ns logic, 3.986ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  14.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_store2_q_2 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.259ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_store2_q_2 to statemachine/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.CQ      Tcko                  0.476   statemachine/M_store2_q[2]
                                                       statemachine/M_store2_q_2
    SLICE_X11Y46.B4      net (fanout=3)        0.369   statemachine/M_store2_q[2]
    SLICE_X11Y46.B       Tilo                  0.259   statemachine/M_correct2_q[1]
                                                       statemachine/M_store2_q[2]_M_correct2_q[2]_equal_247_o31
    SLICE_X13Y43.B4      net (fanout=3)        1.263   statemachine/M_store2_q[2]_M_correct2_q[2]_equal_247_o
    SLICE_X13Y43.B       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In7
    SLICE_X13Y43.A5      net (fanout=1)        0.230   statemachine/M_state_q_FSM_FFd4-In8
    SLICE_X13Y43.A       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In9
    SLICE_X11Y45.A2      net (fanout=1)        1.238   statemachine/M_state_q_FSM_FFd4-In10
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       statemachine/M_state_q_FSM_FFd4-In13
    SLICE_X11Y44.DX      net (fanout=1)        0.533   statemachine/M_state_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.259ns (1.626ns logic, 3.633ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  14.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/M_state_q_FSM_FFd3_2 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.264ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/M_state_q_FSM_FFd3_2 to statemachine/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd3_2
    SLICE_X13Y43.D3      net (fanout=12)       0.947   M_state_q_FSM_FFd3_2
    SLICE_X13Y43.D       Tilo                  0.259   Sh455
                                                       Sh455
    SLICE_X13Y43.A6      net (fanout=1)        1.225   Sh455
    SLICE_X13Y43.A       Tilo                  0.259   Sh455
                                                       statemachine/M_state_q_FSM_FFd4-In9
    SLICE_X11Y45.A2      net (fanout=1)        1.238   statemachine/M_state_q_FSM_FFd4-In10
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       statemachine/M_state_q_FSM_FFd4-In13
    SLICE_X11Y44.DX      net (fanout=1)        0.533   statemachine/M_state_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       statemachine/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.264ns (1.321ns logic, 3.943ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[3]/CLK
  Logical resource: statemachine/M_counter_q_0/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[3]/CLK
  Logical resource: statemachine/M_counter_q_1/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[3]/CLK
  Logical resource: statemachine/M_counter_q_2/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[3]/CLK
  Logical resource: statemachine/M_counter_q_3/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[7]/CLK
  Logical resource: statemachine/M_counter_q_4/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[7]/CLK
  Logical resource: statemachine/M_counter_q_5/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[7]/CLK
  Logical resource: statemachine/M_counter_q_6/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[7]/CLK
  Logical resource: statemachine/M_counter_q_7/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[11]/CLK
  Logical resource: statemachine/M_counter_q_8/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[11]/CLK
  Logical resource: statemachine/M_counter_q_9/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[11]/CLK
  Logical resource: statemachine/M_counter_q_10/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[11]/CLK
  Logical resource: statemachine/M_counter_q_11/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[15]/CLK
  Logical resource: statemachine/M_counter_q_12/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[15]/CLK
  Logical resource: statemachine/M_counter_q_13/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[15]/CLK
  Logical resource: statemachine/M_counter_q_14/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[15]/CLK
  Logical resource: statemachine/M_counter_q_15/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[19]/CLK
  Logical resource: statemachine/M_counter_q_16/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[19]/CLK
  Logical resource: statemachine/M_counter_q_17/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[19]/CLK
  Logical resource: statemachine/M_counter_q_18/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[19]/CLK
  Logical resource: statemachine/M_counter_q_19/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[23]/CLK
  Logical resource: statemachine/M_counter_q_20/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[23]/CLK
  Logical resource: statemachine/M_counter_q_21/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[23]/CLK
  Logical resource: statemachine/M_counter_q_22/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q[23]/CLK
  Logical resource: statemachine/M_counter_q_23/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_clock3/CLK
  Logical resource: statemachine/M_counter_q_24/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_clock3/CLK
  Logical resource: statemachine/M_counter_q_25/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_clock3/CLK
  Logical resource: statemachine/M_counter_q_26/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_clock3/CLK
  Logical resource: statemachine/M_counter_q_27/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_clock7/CLK
  Logical resource: statemachine/M_counter_q_28/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.455|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2365 paths, 0 nets, and 657 connections

Design statistics:
   Minimum period:   6.455ns{1}   (Maximum frequency: 154.919MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 08:48:12 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 204 MB



