<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu_vpu_top.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="clkgen.v"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="clkgen_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cpu_vpu_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="cpu_vpu_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cpu_vpu_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cpu_vpu_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="cpu_vpu_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cpu_vpu_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cpu_vpu_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cpu_vpu_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cpu_vpu_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cpu_vpu_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="cpu_vpu_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="cpu_vpu_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="cpu_vpu_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_vpu_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="cpu_vpu_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu_vpu_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cpu_vpu_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="cpu_vpu_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="cpu_vpu_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="cpu_vpu_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cpu_vpu_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="cpu_vpu_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cpu_vpu_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_vpu_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="cpu_vpu_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cpu_vpu_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cpu_vpu_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cpu_vpu_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="cpu_vpu_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_vpu_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_vpu_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="cpu_vpu_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="cpu_vpu_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_vpu_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_vpu_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="cpu_vpu_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="cpu_vpu_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_vpu_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/clkgen.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2verilog.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1462421489" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1462421489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462421489" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="861124909831917081" xil_pn:start_ts="1462421489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462421490" xil_pn:in_ck="4105405422413187019" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5376178035110195968" xil_pn:start_ts="1462421489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/divider.ngc"/>
      <outfile xil_pn:name="ipcore_dir/divider.v"/>
      <outfile xil_pn:name="ipcore_dir/fifo_xclk.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_xclk.v"/>
      <outfile xil_pn:name="ipcore_dir/frame_cell_block.ngc"/>
      <outfile xil_pn:name="ipcore_dir/frame_cell_block.v"/>
      <outfile xil_pn:name="ipcore_dir/rast_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/rast_fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/rast_mult.ngc"/>
      <outfile xil_pn:name="ipcore_dir/rast_mult.v"/>
    </transform>
    <transform xil_pn:end_ts="1462421490" xil_pn:in_ck="-6862740720559635178" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1462421490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462421490" xil_pn:in_ck="-2674789249731067327" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7104496549346654763" xil_pn:start_ts="1462421490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clkgen.v"/>
    </transform>
    <transform xil_pn:end_ts="1462421490" xil_pn:in_ck="-6862740720559635178" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1462421490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462421490" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1397175674321329930" xil_pn:start_ts="1462421490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462421652" xil_pn:in_ck="555721789807792945" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="7762974850420184445" xil_pn:start_ts="1462421490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cpu_vpu_top.lso"/>
      <outfile xil_pn:name="cpu_vpu_top.ngc"/>
      <outfile xil_pn:name="cpu_vpu_top.ngr"/>
      <outfile xil_pn:name="cpu_vpu_top.prj"/>
      <outfile xil_pn:name="cpu_vpu_top.stx"/>
      <outfile xil_pn:name="cpu_vpu_top.syr"/>
      <outfile xil_pn:name="cpu_vpu_top.xst"/>
      <outfile xil_pn:name="cpu_vpu_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1462420468" xil_pn:in_ck="-1501125560343565216" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5830210096958944170" xil_pn:start_ts="1462420468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462421682" xil_pn:in_ck="8480584157745469547" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9080127701456979241" xil_pn:start_ts="1462421670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="cpu_vpu_top.bld"/>
      <outfile xil_pn:name="cpu_vpu_top.ngd"/>
      <outfile xil_pn:name="cpu_vpu_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1462421727" xil_pn:in_ck="8827691400716343835" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="6733564432430981316" xil_pn:start_ts="1462421682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="cpu_vpu_top.pcf"/>
      <outfile xil_pn:name="cpu_vpu_top_map.map"/>
      <outfile xil_pn:name="cpu_vpu_top_map.mrp"/>
      <outfile xil_pn:name="cpu_vpu_top_map.ncd"/>
      <outfile xil_pn:name="cpu_vpu_top_map.ngm"/>
      <outfile xil_pn:name="cpu_vpu_top_map.xrpt"/>
      <outfile xil_pn:name="cpu_vpu_top_summary.xml"/>
      <outfile xil_pn:name="cpu_vpu_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1462421842" xil_pn:in_ck="4989980535397516308" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4097515898943074650" xil_pn:start_ts="1462421727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="cpu_vpu_top.ncd"/>
      <outfile xil_pn:name="cpu_vpu_top.pad"/>
      <outfile xil_pn:name="cpu_vpu_top.par"/>
      <outfile xil_pn:name="cpu_vpu_top.ptwx"/>
      <outfile xil_pn:name="cpu_vpu_top.unroutes"/>
      <outfile xil_pn:name="cpu_vpu_top.xpi"/>
      <outfile xil_pn:name="cpu_vpu_top_pad.csv"/>
      <outfile xil_pn:name="cpu_vpu_top_pad.txt"/>
      <outfile xil_pn:name="cpu_vpu_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1462421952" xil_pn:in_ck="-1501125560343572841" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="8260439009076787147" xil_pn:start_ts="1462421876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="cpu_vpu_top.bgn"/>
      <outfile xil_pn:name="cpu_vpu_top.bit"/>
      <outfile xil_pn:name="cpu_vpu_top.drc"/>
      <outfile xil_pn:name="cpu_vpu_top.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1462479453" xil_pn:in_ck="-1501125560343585695" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7814804799388247210" xil_pn:start_ts="1462479451">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1462421842" xil_pn:in_ck="5682263707859571223" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1462421827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="cpu_vpu_top.twr"/>
      <outfile xil_pn:name="cpu_vpu_top.twx"/>
    </transform>
  </transforms>

</generated_project>
