Analysis & Synthesis report for project
Tue Apr 04 17:03:08 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |project|states:s0|current_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 15. Parameter Settings for User Entity Instance: vga_adapter:VGA
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 21. altsyncram Parameter Settings by Entity Instance
 22. altpll Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "counter2:c0|set:s"
 24. Port Connectivity Checks: "load:l0|segments:y1"
 25. Port Connectivity Checks: "load:l0"
 26. Port Connectivity Checks: "states:s0"
 27. Port Connectivity Checks: "vga_adapter:VGA"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr 04 17:03:08 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; project                                     ;
; Top-level Entity Name           ; project                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 374                                         ;
; Total pins                      ; 88                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 57,600                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; project            ; project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; vga_pll.v                        ; yes             ; User Wizard-Generated File   ; C:/CSC258W/part2/vga_pll.v                                                ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File        ; C:/CSC258W/part2/vga_controller.v                                         ;         ;
; vga_address_translator.v         ; yes             ; User Verilog HDL File        ; C:/CSC258W/part2/vga_address_translator.v                                 ;         ;
; vga_adapter.v                    ; yes             ; User Verilog HDL File        ; C:/CSC258W/part2/vga_adapter.v                                            ;         ;
; project.v                        ; yes             ; User Verilog HDL File        ; C:/CSC258W/part2/project.v                                                ;         ;
; counter2.v                       ; yes             ; User Verilog HDL File        ; C:/CSC258W/part2/counter2.v                                               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_m6m1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/CSC258W/part2/db/altsyncram_m6m1.tdf                                   ;         ;
; db/decode_7la.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/CSC258W/part2/db/decode_7la.tdf                                        ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/CSC258W/part2/db/decode_01a.tdf                                        ;         ;
; db/mux_ifb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/CSC258W/part2/db/mux_ifb.tdf                                           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/CSC258W/part2/db/altpll_80u.tdf                                        ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 614            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1002           ;
;     -- 7 input functions                    ; 8              ;
;     -- 6 input functions                    ; 214            ;
;     -- 5 input functions                    ; 154            ;
;     -- 4 input functions                    ; 112            ;
;     -- <=3 input functions                  ; 514            ;
;                                             ;                ;
; Dedicated logic registers                   ; 374            ;
;                                             ;                ;
; I/O pins                                    ; 88             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 57600          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 354            ;
; Total fan-out                               ; 5322           ;
; Average fan-out                             ; 3.41           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name            ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |project                                                ; 1002 (1)          ; 374 (0)      ; 57600             ; 0          ; 88   ; 0            ; |project                                                                                                ; project                ; work         ;
;    |counter2:c0|                                        ; 166 (0)           ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|counter2:c0                                                                                    ; counter2               ; work         ;
;       |set:s|                                           ; 166 (136)         ; 96 (96)      ; 0                 ; 0          ; 0    ; 0            ; |project|counter2:c0|set:s                                                                              ; set                    ; work         ;
;          |segments:segs0|                               ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|counter2:c0|set:s|segments:segs0                                                               ; segments               ; work         ;
;          |segments:segs1|                               ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|counter2:c0|set:s|segments:segs1                                                               ; segments               ; work         ;
;    |datapath:d0|                                        ; 442 (442)         ; 174 (174)    ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0                                                                                    ; datapath               ; work         ;
;    |delay_counter:dc|                                   ; 38 (38)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |project|delay_counter:dc                                                                               ; delay_counter          ; work         ;
;    |frame_counter:f0|                                   ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |project|frame_counter:f0                                                                               ; frame_counter          ; work         ;
;    |load:l0|                                            ; 187 (169)         ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |project|load:l0                                                                                        ; load                   ; work         ;
;       |segments:y0|                                     ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|load:l0|segments:y0                                                                            ; segments               ; work         ;
;       |segments:y1|                                     ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|load:l0|segments:y1                                                                            ; segments               ; work         ;
;    |states:s0|                                          ; 98 (98)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |project|states:s0                                                                                      ; states                 ; work         ;
;    |vga_adapter:VGA|                                    ; 64 (3)            ; 30 (0)       ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)             ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_m6m1:auto_generated|               ; 9 (0)             ; 4 (4)        ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                          ; altsyncram_m6m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2       ; decode_7la             ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3             ; mux_ifb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                      ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|states:s0|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+----------------------+---------------------+---------------------+-----------------------------+--------------------+--------------------------+---------------------+--------------------------+--------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+-------------------------+--------------------------+---------------------+-----------------------+
; Name                        ; current_state.UPDATE ; current_state.ERASE ; current_state.COUNT ; current_state.RESET_COUNTER ; current_state.PLOT ; current_state.RESET_WAIT ; current_state.RESET ; current_state.upperbound ; current_state.core ; current_state.food10 ; current_state.food9 ; current_state.food8 ; current_state.food7 ; current_state.food6 ; current_state.food5 ; current_state.food4 ; current_state.food3 ; current_state.food2 ; current_state.food1 ; current_state.rect9 ; current_state.rect8 ; current_state.rect7 ; current_state.rect6 ; current_state.rect5 ; current_state.rect4 ; current_state.rect3 ; current_state.rect2 ; current_state.rect1 ; current_state.rightbound ; current_state.leftbound ; current_state.lowerbound ; current_state.black ; current_state.ENDGAME ;
+-----------------------------+----------------------+---------------------+---------------------+-----------------------------+--------------------+--------------------------+---------------------+--------------------------+--------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+-------------------------+--------------------------+---------------------+-----------------------+
; current_state.black         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 0                   ; 0                     ;
; current_state.lowerbound    ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 1                        ; 1                   ; 0                     ;
; current_state.leftbound     ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 1                       ; 0                        ; 1                   ; 0                     ;
; current_state.rightbound    ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.rect1         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.rect2         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.rect3         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.rect4         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.rect5         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.rect6         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.rect7         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.rect8         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.rect9         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.food1         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.food2         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.food3         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.food4         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.food5         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.food6         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.food7         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.food8         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.food9         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.food10        ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.core          ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 1                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.upperbound    ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 1                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.RESET         ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 1                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.RESET_WAIT    ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 1                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.PLOT          ; 0                    ; 0                   ; 0                   ; 0                           ; 1                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.RESET_COUNTER ; 0                    ; 0                   ; 0                   ; 1                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.COUNT         ; 0                    ; 0                   ; 1                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.ERASE         ; 0                    ; 1                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.UPDATE        ; 1                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 0                     ;
; current_state.ENDGAME       ; 0                    ; 0                   ; 0                   ; 0                           ; 0                  ; 0                        ; 0                   ; 0                        ; 0                  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                       ; 0                        ; 1                   ; 1                     ;
+-----------------------------+----------------------+---------------------+---------------------+-----------------------------+--------------------+--------------------------+---------------------+--------------------------+--------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+-------------------------+--------------------------+---------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                   ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; load:l0|s1                                          ; load:l0|s1                            ; yes                    ;
; load:l0|s2                                          ; load:l0|s2                            ; yes                    ;
; load:l0|s3                                          ; load:l0|s3                            ; yes                    ;
; load:l0|s4                                          ; load:l0|s4                            ; yes                    ;
; load:l0|s5                                          ; load:l0|s5                            ; yes                    ;
; load:l0|s6                                          ; load:l0|s6                            ; yes                    ;
; load:l0|s7                                          ; load:l0|s7                            ; yes                    ;
; load:l0|s8                                          ; load:l0|s8                            ; yes                    ;
; load:l0|s9                                          ; load:l0|s9                            ; yes                    ;
; load:l0|s10                                         ; load:l0|s10                           ; yes                    ;
; counter2:c0|set:s|segments:segs0|z[0]               ; counter2:c0|set:s|segments:segs0|Mux7 ; yes                    ;
; counter2:c0|set:s|segments:segs0|z[1]               ; counter2:c0|set:s|segments:segs0|Mux7 ; yes                    ;
; counter2:c0|set:s|segments:segs0|z[2]               ; counter2:c0|set:s|segments:segs0|Mux7 ; yes                    ;
; counter2:c0|set:s|segments:segs0|z[3]               ; counter2:c0|set:s|segments:segs0|Mux7 ; yes                    ;
; counter2:c0|set:s|segments:segs0|z[4]               ; counter2:c0|set:s|segments:segs0|Mux7 ; yes                    ;
; counter2:c0|set:s|segments:segs0|z[5]               ; counter2:c0|set:s|segments:segs0|Mux7 ; yes                    ;
; counter2:c0|set:s|segments:segs0|z[6]               ; counter2:c0|set:s|segments:segs0|Mux7 ; yes                    ;
; counter2:c0|set:s|segments:segs1|z[0]               ; counter2:c0|set:s|segments:segs1|Mux7 ; yes                    ;
; counter2:c0|set:s|segments:segs1|z[1]               ; counter2:c0|set:s|segments:segs1|Mux7 ; yes                    ;
; counter2:c0|set:s|segments:segs1|z[2]               ; counter2:c0|set:s|segments:segs1|Mux7 ; yes                    ;
; counter2:c0|set:s|segments:segs1|z[3]               ; counter2:c0|set:s|segments:segs1|Mux7 ; yes                    ;
; counter2:c0|set:s|segments:segs1|z[4]               ; counter2:c0|set:s|segments:segs1|Mux7 ; yes                    ;
; counter2:c0|set:s|segments:segs1|z[5]               ; counter2:c0|set:s|segments:segs1|Mux7 ; yes                    ;
; counter2:c0|set:s|segments:segs1|z[6]               ; counter2:c0|set:s|segments:segs1|Mux7 ; yes                    ;
; load:l0|segments:y0|z[0]                            ; load:l0|segments:y0|Mux7              ; yes                    ;
; load:l0|segments:y0|z[1]                            ; load:l0|segments:y0|Mux7              ; yes                    ;
; load:l0|segments:y0|z[2]                            ; load:l0|segments:y0|Mux7              ; yes                    ;
; load:l0|segments:y0|z[3]                            ; load:l0|segments:y0|Mux7              ; yes                    ;
; load:l0|segments:y0|z[4]                            ; load:l0|segments:y0|Mux7              ; yes                    ;
; load:l0|segments:y0|z[5]                            ; load:l0|segments:y0|Mux7              ; yes                    ;
; load:l0|segments:y0|z[6]                            ; load:l0|segments:y0|Mux7              ; yes                    ;
; states:s0|cases[0]                                  ; states:s0|current_state.ENDGAME       ; yes                    ;
; states:s0|cases[1]                                  ; states:s0|current_state.ENDGAME       ; yes                    ;
; states:s0|cases[2]                                  ; states:s0|current_state.ENDGAME       ; yes                    ;
; states:s0|cases[3]                                  ; states:s0|current_state.ENDGAME       ; yes                    ;
; states:s0|cases[4]                                  ; states:s0|current_state.ENDGAME       ; yes                    ;
; datapath:d0|y_out[6]                                ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|y_out[5]                                ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|y_out[4]                                ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|y_out[3]                                ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|colour_out[2]                           ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|x_out[0]                                ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|x_out[1]                                ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|x_out[2]                                ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|x_out[3]                                ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|x_out[4]                                ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|colour_out[1]                           ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|colour_out[0]                           ; datapath:d0|Equal2                    ; yes                    ;
; load:l0|lower[0]                                    ; load:l0|lower[3]                      ; yes                    ;
; load:l0|lower[1]                                    ; load:l0|lower[3]                      ; yes                    ;
; load:l0|lower[2]                                    ; load:l0|lower[3]                      ; yes                    ;
; load:l0|lower[3]                                    ; load:l0|lower[3]                      ; yes                    ;
; datapath:d0|doneplot                                ; datapath:d0|Mux15                     ; yes                    ;
; load:l0|cases.11_1498                               ; GND                                   ; yes                    ;
; load:l0|cases.10_1507                               ; GND                                   ; yes                    ;
; load:l0|cases.01_1516                               ; GND                                   ; yes                    ;
; load:l0|cases.00_1525                               ; GND                                   ; yes                    ;
; states:s0|colour[2]                                 ; states:s0|WideOr32                    ; yes                    ;
; datapath:d0|y_out[0]                                ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|x_out[5]                                ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|x_out[6]                                ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|y_out[1]                                ; datapath:d0|Equal2                    ; yes                    ;
; datapath:d0|y_out[2]                                ; datapath:d0|Equal2                    ; yes                    ;
; states:s0|colour[1]                                 ; states:s0|WideOr32                    ; yes                    ;
; states:s0|colour[0]                                 ; states:s0|WideOr32                    ; yes                    ;
; states:s0|y[6]                                      ; states:s0|WideOr32                    ; yes                    ;
; states:s0|y[5]                                      ; states:s0|WideOr32                    ; yes                    ;
; states:s0|y[4]                                      ; states:s0|WideOr32                    ; yes                    ;
; states:s0|y[3]                                      ; states:s0|WideOr32                    ; yes                    ;
; states:s0|x[0]                                      ; states:s0|WideOr32                    ; yes                    ;
; states:s0|x[1]                                      ; states:s0|WideOr32                    ; yes                    ;
; states:s0|x[2]                                      ; states:s0|WideOr32                    ; yes                    ;
; states:s0|x[3]                                      ; states:s0|WideOr32                    ; yes                    ;
; states:s0|x[4]                                      ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthx[2]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthx[3]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthx[4]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthx[5]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthx[6]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthx[0]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthx[1]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthy[0]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthy[1]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthy[2]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthy[3]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthy[4]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthy[5]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|lengthy[6]                                ; states:s0|WideOr32                    ; yes                    ;
; states:s0|y[2]                                      ; states:s0|WideOr32                    ; yes                    ;
; states:s0|y[0]                                      ; states:s0|WideOr32                    ; yes                    ;
; states:s0|x[5]                                      ; states:s0|WideOr32                    ; yes                    ;
; states:s0|x[6]                                      ; states:s0|WideOr32                    ; yes                    ;
; states:s0|y[1]                                      ; states:s0|WideOr32                    ; yes                    ;
; Number of user-specified and inferred latches = 93  ;                                       ;                        ;
+-----------------------------------------------------+---------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; datapath:d0|count_x6[2]                ; Stuck at GND due to stuck port data_in ;
; datapath:d0|count_x7[2]                ; Stuck at GND due to stuck port data_in ;
; datapath:d0|count_x10[2]               ; Stuck at GND due to stuck port data_in ;
; datapath:d0|count_x12[2]               ; Stuck at GND due to stuck port data_in ;
; states:s0|current_state~2              ; Lost fanout                            ;
; states:s0|current_state~3              ; Lost fanout                            ;
; states:s0|current_state~4              ; Lost fanout                            ;
; states:s0|current_state~5              ; Lost fanout                            ;
; states:s0|current_state~6              ; Lost fanout                            ;
; states:s0|current_state~8              ; Lost fanout                            ;
; states:s0|current_state~9              ; Lost fanout                            ;
; Total Number of Removed Registers = 11 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 374   ;
; Number of registers using Synchronous Clear  ; 126   ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 225   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|datapath:d0|corex[0]                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |project|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|datapath:d0|count_x3[3]                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|datapath:d0|count_x4[2]                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|datapath:d0|count_x5[4]                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|datapath:d0|count_x6[0]                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|datapath:d0|count_x7[1]                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|datapath:d0|count_x8[3]                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|datapath:d0|count_x9[6]                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|datapath:d0|count_x10[2]                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|datapath:d0|count_x11[5]                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|datapath:d0|count_x12[2]                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|datapath:d0|count_x13[3]                                                                          ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |project|counter2:c0|set:s|rate050[1]                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |project|counter2:c0|set:s|rate050[27]                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |project|counter2:c0|set:s|rate100[15]                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |project|counter2:c0|set:s|rate100[16]                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|datapath:d0|count_x1[4]                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|frame_counter:f0|frames[0]                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |project|delay_counter:dc|counter[4]                                                                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |project|delay_counter:dc|counter[22]                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|counter2:c0|set:s|out[3]                                                                          ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |project|load:l0|x[6]                                                                                      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |project|load:l0|y[6]                                                                                      ;
; 1:1                ; 14 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |project|datapath:d0|Mux4                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|load:l0|cases.10                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|load:l0|higher[1]                                                                                 ;
; 31:1               ; 14 bits   ; 280 LEs       ; 14 LEs               ; 266 LEs                ; No         ; |project|datapath:d0|Add51                                                                                 ;
; 31:1               ; 4 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |project|datapath:d0|Add51                                                                                 ;
; 31:1               ; 4 bits    ; 80 LEs        ; 44 LEs               ; 36 LEs                 ; No         ; |project|datapath:d0|Add50                                                                                 ;
; 31:1               ; 2 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |project|datapath:d0|Add51                                                                                 ;
; 31:1               ; 2 bits    ; 40 LEs        ; 26 LEs               ; 14 LEs                 ; No         ; |project|datapath:d0|Add51                                                                                 ;
; 31:1               ; 2 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |project|datapath:d0|Add50                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "counter2:c0|set:s" ;
+---------+-------+----------+------------------+
; Port    ; Type  ; Severity ; Details          ;
+---------+-------+----------+------------------+
; sig[1]  ; Input ; Info     ; Stuck at GND     ;
; sig[0]  ; Input ; Info     ; Stuck at VCC     ;
; parload ; Input ; Info     ; Stuck at GND     ;
+---------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "load:l0|segments:y1" ;
+---------+-------+----------+--------------------+
; Port    ; Type  ; Severity ; Details            ;
+---------+-------+----------+--------------------+
; x[3..2] ; Input ; Info     ; Stuck at GND       ;
+---------+-------+----------+--------------------+


+------------------------------------------------+
; Port Connectivity Checks: "load:l0"            ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; colour_in[2] ; Input ; Info     ; Stuck at VCC ;
; colour_in[1] ; Input ; Info     ; Stuck at GND ;
; colour_in[0] ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "states:s0"       ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; en        ; Input ; Info     ; Stuck at VCC ;
; go        ; Input ; Info     ; Stuck at VCC ;
; doneflash ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                           ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; resetn ; Input ; Info     ; Stuck at VCC                                                                                                                              ;
; x      ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "x[7..7]" will be connected to GND. ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 374                         ;
;     ENA               ; 151                         ;
;     ENA SCLR          ; 60                          ;
;     ENA SLD           ; 14                          ;
;     SCLR              ; 66                          ;
;     plain             ; 83                          ;
; arriav_lcell_comb     ; 1004                        ;
;     arith             ; 301                         ;
;         1 data inputs ; 254                         ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 16                          ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 675                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 158                         ;
;         4 data inputs ; 107                         ;
;         5 data inputs ; 138                         ;
;         6 data inputs ; 214                         ;
;     shared            ; 20                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 88                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.29                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Apr 04 17:02:51 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/CSC258W/part2/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/CSC258W/part2/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/CSC258W/part2/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/CSC258W/part2/vga_adapter.v Line: 78
Info (12021): Found 6 design units, including 6 entities, in source file project.v
    Info (12023): Found entity 1: project File: C:/CSC258W/part2/project.v Line: 3
    Info (12023): Found entity 2: states File: C:/CSC258W/part2/project.v Line: 223
    Info (12023): Found entity 3: datapath File: C:/CSC258W/part2/project.v Line: 683
    Info (12023): Found entity 4: delay_counter File: C:/CSC258W/part2/project.v Line: 1953
    Info (12023): Found entity 5: frame_counter File: C:/CSC258W/part2/project.v Line: 1974
    Info (12023): Found entity 6: load File: C:/CSC258W/part2/project.v Line: 1996
Warning (12019): Can't analyze file -- file ../../Downloads/counter2.v is missing
Info (12021): Found 3 design units, including 3 entities, in source file counter2.v
    Info (12023): Found entity 1: counter2 File: C:/CSC258W/part2/counter2.v Line: 3
    Info (12023): Found entity 2: set File: C:/CSC258W/part2/counter2.v Line: 20
    Info (12023): Found entity 3: segments File: C:/CSC258W/part2/counter2.v Line: 103
Info (12127): Elaborating entity "project" for the top level hierarchy
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/CSC258W/part2/project.v Line: 79
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/CSC258W/part2/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/CSC258W/part2/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/CSC258W/part2/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/CSC258W/part2/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: C:/CSC258W/part2/db/altsyncram_m6m1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/CSC258W/part2/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: C:/CSC258W/part2/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/CSC258W/part2/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: C:/CSC258W/part2/db/altsyncram_m6m1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/CSC258W/part2/db/mux_ifb.tdf Line: 23
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: C:/CSC258W/part2/db/altsyncram_m6m1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/CSC258W/part2/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/CSC258W/part2/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/CSC258W/part2/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/CSC258W/part2/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/CSC258W/part2/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/CSC258W/part2/vga_adapter.v Line: 252
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: C:/CSC258W/part2/project.v Line: 109
Warning (10230): Verilog HDL assignment warning at project.v(779): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 779
Warning (10230): Verilog HDL assignment warning at project.v(811): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 811
Warning (10230): Verilog HDL assignment warning at project.v(846): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 846
Warning (10230): Verilog HDL assignment warning at project.v(881): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 881
Warning (10230): Verilog HDL assignment warning at project.v(916): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 916
Warning (10230): Verilog HDL assignment warning at project.v(953): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 953
Warning (10230): Verilog HDL assignment warning at project.v(991): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 991
Warning (10230): Verilog HDL assignment warning at project.v(1028): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1028
Warning (10230): Verilog HDL assignment warning at project.v(1064): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1064
Warning (10230): Verilog HDL assignment warning at project.v(1102): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1102
Warning (10230): Verilog HDL assignment warning at project.v(1141): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1141
Warning (10230): Verilog HDL assignment warning at project.v(1179): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1179
Warning (10230): Verilog HDL assignment warning at project.v(1217): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1217
Warning (10230): Verilog HDL assignment warning at project.v(1254): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1254
Warning (10230): Verilog HDL assignment warning at project.v(1290): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1290
Warning (10230): Verilog HDL assignment warning at project.v(1330): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1330
Warning (10230): Verilog HDL assignment warning at project.v(1367): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1367
Warning (10230): Verilog HDL assignment warning at project.v(1404): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1404
Warning (10230): Verilog HDL assignment warning at project.v(1442): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1442
Warning (10230): Verilog HDL assignment warning at project.v(1480): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1480
Warning (10230): Verilog HDL assignment warning at project.v(1519): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1519
Warning (10230): Verilog HDL assignment warning at project.v(1557): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1557
Warning (10230): Verilog HDL assignment warning at project.v(1595): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1595
Warning (10230): Verilog HDL assignment warning at project.v(1630): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1630
Warning (10230): Verilog HDL assignment warning at project.v(1667): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1667
Warning (10230): Verilog HDL assignment warning at project.v(1722): truncated value with size 8 to match size of target (7) File: C:/CSC258W/part2/project.v Line: 1722
Warning (10230): Verilog HDL assignment warning at project.v(1728): truncated value with size 8 to match size of target (7) File: C:/CSC258W/part2/project.v Line: 1728
Warning (10230): Verilog HDL assignment warning at project.v(1735): truncated value with size 8 to match size of target (7) File: C:/CSC258W/part2/project.v Line: 1735
Warning (10230): Verilog HDL assignment warning at project.v(1743): truncated value with size 8 to match size of target (7) File: C:/CSC258W/part2/project.v Line: 1743
Warning (10230): Verilog HDL assignment warning at project.v(1750): truncated value with size 8 to match size of target (7) File: C:/CSC258W/part2/project.v Line: 1750
Warning (10230): Verilog HDL assignment warning at project.v(1756): truncated value with size 8 to match size of target (7) File: C:/CSC258W/part2/project.v Line: 1756
Warning (10230): Verilog HDL assignment warning at project.v(1764): truncated value with size 8 to match size of target (7) File: C:/CSC258W/part2/project.v Line: 1764
Warning (10230): Verilog HDL assignment warning at project.v(1770): truncated value with size 8 to match size of target (7) File: C:/CSC258W/part2/project.v Line: 1770
Warning (10270): Verilog HDL Case Statement warning at project.v(1695): incomplete case statement has no default case item File: C:/CSC258W/part2/project.v Line: 1695
Warning (10240): Verilog HDL Always Construct warning at project.v(1694): inferring latch(es) for variable "x_out", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 1694
Warning (10240): Verilog HDL Always Construct warning at project.v(1694): inferring latch(es) for variable "y_out", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 1694
Warning (10240): Verilog HDL Always Construct warning at project.v(1694): inferring latch(es) for variable "colour_out", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 1694
Warning (10240): Verilog HDL Always Construct warning at project.v(1694): inferring latch(es) for variable "doneplot", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "doneplot" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "colour_out[0]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "colour_out[1]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "colour_out[2]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "y_out[0]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "y_out[1]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "y_out[2]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "y_out[3]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "y_out[4]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "y_out[5]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "y_out[6]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "x_out[0]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "x_out[1]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "x_out[2]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "x_out[3]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "x_out[4]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "x_out[5]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (10041): Inferred latch for "x_out[6]" at project.v(1694) File: C:/CSC258W/part2/project.v Line: 1694
Info (12128): Elaborating entity "states" for hierarchy "states:s0" File: C:/CSC258W/part2/project.v Line: 157
Warning (10240): Verilog HDL Always Construct warning at project.v(349): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 349
Warning (10240): Verilog HDL Always Construct warning at project.v(349): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 349
Warning (10240): Verilog HDL Always Construct warning at project.v(349): inferring latch(es) for variable "lengthx", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 349
Warning (10240): Verilog HDL Always Construct warning at project.v(349): inferring latch(es) for variable "lengthy", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 349
Warning (10240): Verilog HDL Always Construct warning at project.v(349): inferring latch(es) for variable "colour", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 349
Warning (10240): Verilog HDL Always Construct warning at project.v(349): inferring latch(es) for variable "cases", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "cases[0]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "cases[1]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "cases[2]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "cases[3]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "cases[4]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "cases[5]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "colour[0]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "colour[1]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "colour[2]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthy[0]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthy[1]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthy[2]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthy[3]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthy[4]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthy[5]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthy[6]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthx[0]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthx[1]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthx[2]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthx[3]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthx[4]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthx[5]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "lengthx[6]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "y[0]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "y[1]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "y[2]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "y[3]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "y[4]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "y[5]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "y[6]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "x[0]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "x[1]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "x[2]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "x[3]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "x[4]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "x[5]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (10041): Inferred latch for "x[6]" at project.v(349) File: C:/CSC258W/part2/project.v Line: 349
Info (12128): Elaborating entity "load" for hierarchy "load:l0" File: C:/CSC258W/part2/project.v Line: 196
Warning (10240): Verilog HDL Always Construct warning at project.v(2016): inferring latch(es) for variable "cases", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 2016
Warning (10230): Verilog HDL assignment warning at project.v(2077): truncated value with size 32 to match size of target (4) File: C:/CSC258W/part2/project.v Line: 2077
Warning (10230): Verilog HDL assignment warning at project.v(2081): truncated value with size 32 to match size of target (4) File: C:/CSC258W/part2/project.v Line: 2081
Warning (10230): Verilog HDL assignment warning at project.v(2085): truncated value with size 32 to match size of target (4) File: C:/CSC258W/part2/project.v Line: 2085
Warning (10240): Verilog HDL Always Construct warning at project.v(2070): inferring latch(es) for variable "lower", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 2070
Warning (10240): Verilog HDL Always Construct warning at project.v(2094): inferring latch(es) for variable "s1", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 2094
Warning (10240): Verilog HDL Always Construct warning at project.v(2109): inferring latch(es) for variable "s2", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 2109
Warning (10240): Verilog HDL Always Construct warning at project.v(2124): inferring latch(es) for variable "s3", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 2124
Warning (10240): Verilog HDL Always Construct warning at project.v(2140): inferring latch(es) for variable "s4", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 2140
Warning (10240): Verilog HDL Always Construct warning at project.v(2156): inferring latch(es) for variable "s5", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 2156
Warning (10240): Verilog HDL Always Construct warning at project.v(2170): inferring latch(es) for variable "s6", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 2170
Warning (10240): Verilog HDL Always Construct warning at project.v(2185): inferring latch(es) for variable "s7", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 2185
Warning (10240): Verilog HDL Always Construct warning at project.v(2200): inferring latch(es) for variable "s8", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 2200
Warning (10240): Verilog HDL Always Construct warning at project.v(2216): inferring latch(es) for variable "s9", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 2216
Warning (10240): Verilog HDL Always Construct warning at project.v(2232): inferring latch(es) for variable "s10", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/project.v Line: 2232
Warning (10235): Verilog HDL Always Construct warning at project.v(2250): variable "timesup" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/CSC258W/part2/project.v Line: 2250
Warning (10230): Verilog HDL assignment warning at project.v(2288): truncated value with size 32 to match size of target (7) File: C:/CSC258W/part2/project.v Line: 2288
Warning (10230): Verilog HDL assignment warning at project.v(2319): truncated value with size 32 to match size of target (7) File: C:/CSC258W/part2/project.v Line: 2319
Warning (10230): Verilog HDL assignment warning at project.v(2349): truncated value with size 32 to match size of target (7) File: C:/CSC258W/part2/project.v Line: 2349
Warning (10230): Verilog HDL assignment warning at project.v(2380): truncated value with size 32 to match size of target (7) File: C:/CSC258W/part2/project.v Line: 2380
Info (10041): Inferred latch for "s10" at project.v(2232) File: C:/CSC258W/part2/project.v Line: 2232
Info (10041): Inferred latch for "s9" at project.v(2216) File: C:/CSC258W/part2/project.v Line: 2216
Info (10041): Inferred latch for "s8" at project.v(2200) File: C:/CSC258W/part2/project.v Line: 2200
Info (10041): Inferred latch for "s7" at project.v(2185) File: C:/CSC258W/part2/project.v Line: 2185
Info (10041): Inferred latch for "s6" at project.v(2170) File: C:/CSC258W/part2/project.v Line: 2170
Info (10041): Inferred latch for "s5" at project.v(2156) File: C:/CSC258W/part2/project.v Line: 2156
Info (10041): Inferred latch for "s4" at project.v(2140) File: C:/CSC258W/part2/project.v Line: 2140
Info (10041): Inferred latch for "s3" at project.v(2124) File: C:/CSC258W/part2/project.v Line: 2124
Info (10041): Inferred latch for "s2" at project.v(2109) File: C:/CSC258W/part2/project.v Line: 2109
Info (10041): Inferred latch for "s1" at project.v(2094) File: C:/CSC258W/part2/project.v Line: 2094
Info (10041): Inferred latch for "lower[0]" at project.v(2075) File: C:/CSC258W/part2/project.v Line: 2075
Info (10041): Inferred latch for "lower[1]" at project.v(2075) File: C:/CSC258W/part2/project.v Line: 2075
Info (10041): Inferred latch for "lower[2]" at project.v(2075) File: C:/CSC258W/part2/project.v Line: 2075
Info (10041): Inferred latch for "lower[3]" at project.v(2075) File: C:/CSC258W/part2/project.v Line: 2075
Info (10041): Inferred latch for "cases.11" at project.v(2016) File: C:/CSC258W/part2/project.v Line: 2016
Info (10041): Inferred latch for "cases.10" at project.v(2016) File: C:/CSC258W/part2/project.v Line: 2016
Info (10041): Inferred latch for "cases.01" at project.v(2016) File: C:/CSC258W/part2/project.v Line: 2016
Info (10041): Inferred latch for "cases.00" at project.v(2016) File: C:/CSC258W/part2/project.v Line: 2016
Info (12128): Elaborating entity "segments" for hierarchy "load:l0|segments:y0" File: C:/CSC258W/part2/project.v Line: 2089
Warning (10270): Verilog HDL Case Statement warning at counter2.v(107): incomplete case statement has no default case item File: C:/CSC258W/part2/counter2.v Line: 107
Warning (10240): Verilog HDL Always Construct warning at counter2.v(107): inferring latch(es) for variable "z", which holds its previous value in one or more paths through the always construct File: C:/CSC258W/part2/counter2.v Line: 107
Info (10041): Inferred latch for "z[0]" at counter2.v(107) File: C:/CSC258W/part2/counter2.v Line: 107
Info (10041): Inferred latch for "z[1]" at counter2.v(107) File: C:/CSC258W/part2/counter2.v Line: 107
Info (10041): Inferred latch for "z[2]" at counter2.v(107) File: C:/CSC258W/part2/counter2.v Line: 107
Info (10041): Inferred latch for "z[3]" at counter2.v(107) File: C:/CSC258W/part2/counter2.v Line: 107
Info (10041): Inferred latch for "z[4]" at counter2.v(107) File: C:/CSC258W/part2/counter2.v Line: 107
Info (10041): Inferred latch for "z[5]" at counter2.v(107) File: C:/CSC258W/part2/counter2.v Line: 107
Info (10041): Inferred latch for "z[6]" at counter2.v(107) File: C:/CSC258W/part2/counter2.v Line: 107
Info (12128): Elaborating entity "delay_counter" for hierarchy "delay_counter:dc" File: C:/CSC258W/part2/project.v Line: 203
Warning (10230): Verilog HDL assignment warning at project.v(1958): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1958
Info (12128): Elaborating entity "frame_counter" for hierarchy "frame_counter:f0" File: C:/CSC258W/part2/project.v Line: 210
Warning (10230): Verilog HDL assignment warning at project.v(1980): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/project.v Line: 1980
Warning (10230): Verilog HDL assignment warning at project.v(1991): truncated value with size 32 to match size of target (4) File: C:/CSC258W/part2/project.v Line: 1991
Info (12128): Elaborating entity "counter2" for hierarchy "counter2:c0" File: C:/CSC258W/part2/project.v Line: 215
Info (12128): Elaborating entity "set" for hierarchy "counter2:c0|set:s" File: C:/CSC258W/part2/counter2.v Line: 16
Warning (10230): Verilog HDL assignment warning at counter2.v(58): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/counter2.v Line: 58
Warning (10230): Verilog HDL assignment warning at counter2.v(59): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/counter2.v Line: 59
Warning (10230): Verilog HDL assignment warning at counter2.v(60): truncated value with size 32 to match size of target (1) File: C:/CSC258W/part2/counter2.v Line: 60
Warning (10230): Verilog HDL assignment warning at counter2.v(88): truncated value with size 32 to match size of target (8) File: C:/CSC258W/part2/counter2.v Line: 88
Warning (14026): LATCH primitive "load:l0|segments:y1|z[0]" is permanently enabled File: C:/CSC258W/part2/counter2.v Line: 107
Warning (14026): LATCH primitive "load:l0|segments:y1|z[2]" is permanently enabled File: C:/CSC258W/part2/counter2.v Line: 107
Warning (14026): LATCH primitive "load:l0|segments:y1|z[3]" is permanently enabled File: C:/CSC258W/part2/counter2.v Line: 107
Warning (14026): LATCH primitive "load:l0|segments:y1|z[4]" is permanently enabled File: C:/CSC258W/part2/counter2.v Line: 107
Warning (14026): LATCH primitive "load:l0|segments:y1|z[5]" is permanently enabled File: C:/CSC258W/part2/counter2.v Line: 107
Warning (14026): LATCH primitive "load:l0|segments:y1|z[6]" is permanently enabled File: C:/CSC258W/part2/counter2.v Line: 107
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "states:s0|lengthx[6]" merged with LATCH primitive "states:s0|lengthx[2]" File: C:/CSC258W/part2/project.v Line: 349
    Info (13026): Duplicate LATCH primitive "states:s0|lengthx[4]" merged with LATCH primitive "states:s0|lengthx[2]" File: C:/CSC258W/part2/project.v Line: 349
    Info (13026): Duplicate LATCH primitive "states:s0|lengthy[6]" merged with LATCH primitive "states:s0|lengthy[2]" File: C:/CSC258W/part2/project.v Line: 349
    Info (13026): Duplicate LATCH primitive "states:s0|lengthy[4]" merged with LATCH primitive "states:s0|lengthy[2]" File: C:/CSC258W/part2/project.v Line: 349
Warning (13012): Latch load:l0|s1 has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2029
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal load:l0|s1 File: C:/CSC258W/part2/project.v Line: 2029
Warning (13012): Latch load:l0|s2 has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2030
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal load:l0|s2 File: C:/CSC258W/part2/project.v Line: 2030
Warning (13012): Latch load:l0|s3 has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2031
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal load:l0|s3 File: C:/CSC258W/part2/project.v Line: 2031
Warning (13012): Latch load:l0|s4 has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2032
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal load:l0|s4 File: C:/CSC258W/part2/project.v Line: 2032
Warning (13012): Latch load:l0|s5 has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2033
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal load:l0|s5 File: C:/CSC258W/part2/project.v Line: 2033
Warning (13012): Latch load:l0|s6 has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2034
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal load:l0|s6 File: C:/CSC258W/part2/project.v Line: 2034
Warning (13012): Latch load:l0|s7 has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2035
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal load:l0|s7 File: C:/CSC258W/part2/project.v Line: 2035
Warning (13012): Latch load:l0|s8 has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2036
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal load:l0|s8 File: C:/CSC258W/part2/project.v Line: 2036
Warning (13012): Latch load:l0|s9 has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2037
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal load:l0|s9 File: C:/CSC258W/part2/project.v Line: 2037
Warning (13012): Latch load:l0|s10 has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2038
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal load:l0|s10 File: C:/CSC258W/part2/project.v Line: 2038
Warning (13012): Latch counter2:c0|set:s|segments:segs0|z[0] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[1] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch counter2:c0|set:s|segments:segs0|z[1] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[2] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch counter2:c0|set:s|segments:segs0|z[2] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[2] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch counter2:c0|set:s|segments:segs0|z[3] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[1] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch counter2:c0|set:s|segments:segs0|z[4] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[2] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch counter2:c0|set:s|segments:segs0|z[5] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[1] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch counter2:c0|set:s|segments:segs0|z[6] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[1] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch counter2:c0|set:s|segments:segs1|z[0] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[5] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch counter2:c0|set:s|segments:segs1|z[1] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[6] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch counter2:c0|set:s|segments:segs1|z[2] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[5] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch counter2:c0|set:s|segments:segs1|z[3] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[5] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch counter2:c0|set:s|segments:segs1|z[4] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[5] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch counter2:c0|set:s|segments:segs1|z[5] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[5] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch counter2:c0|set:s|segments:segs1|z[6] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter2:c0|set:s|out[5] File: C:/CSC258W/part2/counter2.v Line: 80
Warning (13012): Latch load:l0|segments:y0|z[0] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal load:l0|lower[1] File: C:/CSC258W/part2/project.v Line: 2075
Warning (13012): Latch load:l0|segments:y0|z[1] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal load:l0|lower[2] File: C:/CSC258W/part2/project.v Line: 2075
Warning (13012): Latch load:l0|segments:y0|z[2] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal load:l0|lower[2] File: C:/CSC258W/part2/project.v Line: 2075
Warning (13012): Latch load:l0|segments:y0|z[3] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal load:l0|lower[1] File: C:/CSC258W/part2/project.v Line: 2075
Warning (13012): Latch load:l0|segments:y0|z[4] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal load:l0|lower[2] File: C:/CSC258W/part2/project.v Line: 2075
Warning (13012): Latch load:l0|segments:y0|z[5] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal load:l0|lower[1] File: C:/CSC258W/part2/project.v Line: 2075
Warning (13012): Latch load:l0|segments:y0|z[6] has unsafe behavior File: C:/CSC258W/part2/counter2.v Line: 107
    Warning (13013): Ports D and ENA on the latch are fed by the same signal load:l0|lower[1] File: C:/CSC258W/part2/project.v Line: 2075
Warning (13012): Latch datapath:d0|colour_out[2] has unsafe behavior File: C:/CSC258W/part2/project.v Line: 1694
    Warning (13013): Ports D and ENA on the latch are fed by the same signal states:s0|cases[3] File: C:/CSC258W/part2/project.v Line: 349
Warning (13012): Latch datapath:d0|colour_out[1] has unsafe behavior File: C:/CSC258W/part2/project.v Line: 1694
    Warning (13013): Ports D and ENA on the latch are fed by the same signal states:s0|cases[3] File: C:/CSC258W/part2/project.v Line: 349
Warning (13012): Latch datapath:d0|colour_out[0] has unsafe behavior File: C:/CSC258W/part2/project.v Line: 1694
    Warning (13013): Ports D and ENA on the latch are fed by the same signal states:s0|cases[3] File: C:/CSC258W/part2/project.v Line: 349
Warning (13012): Latch load:l0|lower[0] has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2075
    Warning (13013): Ports D and ENA on the latch are fed by the same signal states:s0|current_state.lowerbound File: C:/CSC258W/part2/project.v Line: 256
Warning (13012): Latch load:l0|lower[1] has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2075
    Warning (13013): Ports D and ENA on the latch are fed by the same signal states:s0|current_state.lowerbound File: C:/CSC258W/part2/project.v Line: 256
Warning (13012): Latch load:l0|lower[2] has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2075
    Warning (13013): Ports D and ENA on the latch are fed by the same signal states:s0|current_state.lowerbound File: C:/CSC258W/part2/project.v Line: 256
Warning (13012): Latch load:l0|lower[3] has unsafe behavior File: C:/CSC258W/part2/project.v Line: 2075
    Warning (13013): Ports D and ENA on the latch are fed by the same signal states:s0|current_state.lowerbound File: C:/CSC258W/part2/project.v Line: 256
Warning (13012): Latch datapath:d0|doneplot has unsafe behavior File: C:/CSC258W/part2/project.v Line: 696
    Warning (13013): Ports D and ENA on the latch are fed by the same signal states:s0|cases[3] File: C:/CSC258W/part2/project.v Line: 349
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/CSC258W/part2/project.v Line: 35
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/CSC258W/part2/project.v Line: 39
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/CSC258W/part2/output_files/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/CSC258W/part2/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/CSC258W/part2/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/CSC258W/part2/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/CSC258W/part2/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/CSC258W/part2/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/CSC258W/part2/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/CSC258W/part2/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/CSC258W/part2/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/CSC258W/part2/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/CSC258W/part2/project.v Line: 26
Info (21057): Implemented 1130 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 73 output pins
    Info (21061): Implemented 1032 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 560 warnings
    Info: Peak virtual memory: 941 megabytes
    Info: Processing ended: Tue Apr 04 17:03:08 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/CSC258W/part2/output_files/project.map.smsg.


