

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s'
================================================================
* Date:           Mon Apr 28 20:13:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  11.369 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |      901|      901|  27.030 us|  27.030 us|  900|  900|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      899|      899|         1|          1|          1|   900|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.3>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 4 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer4_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %layer2_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %i1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln41 = br void %ReLUPackLoop.split_ifconv" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 8 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1_load = load i10 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 10 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] ( I:3.62ns O:3.62ns )   --->   "%layer2_out_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %layer2_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 13 'read' 'layer2_out_read' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 900> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i40 %layer2_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 14 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = partselect i20 @_ssdm_op_PartSelect.i20.i40.i32.i32, i40 %layer2_out_read, i32 20, i32 39" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 15 'partselect' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.28ns)   --->   "%icmp_ln51 = icmp_sgt  i20 %trunc_ln44, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 16 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer2_out_read, i32 19" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%trunc_ln52 = trunc i40 %layer2_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 18 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln52, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %layer2_out_read, i32 4, i32 19" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 20 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%xor_ln52 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 21 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.14ns)   --->   "%icmp_ln52 = icmp_ne  i16 %tmp_2, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 22 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln52 = and i1 %icmp_ln52, i1 %xor_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'and' 'and_ln52' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%select_ln52_26 = select i1 %and_ln52, i6 63, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 24 'select' 'select_ln52_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%or_ln52 = or i1 %and_ln52, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 25 'or' 'or_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%select_ln52 = select i1 %or_ln52, i6 %select_ln52_26, i6 %shl_ln" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.99ns) (out node of the LUT)   --->   "%out_data_0_0_0_0_0_load = select i1 %icmp_ln51, i6 %select_ln52, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 27 'select' 'out_data_0_0_0_0_0_load' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.28ns)   --->   "%icmp_ln51_1 = icmp_sgt  i20 %trunc_ln44_1, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 28 'icmp' 'icmp_ln51_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer2_out_read, i32 39" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 29 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i40.i32.i32, i40 %layer2_out_read, i32 20, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 30 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%and_ln52_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %tmp_5, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 31 'bitconcatenate' 'and_ln52_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %layer2_out_read, i32 24, i32 39" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 32 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln52_1)   --->   "%xor_ln52_1 = xor i1 %tmp_57, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'xor' 'xor_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.14ns)   --->   "%icmp_ln52_1 = icmp_ne  i16 %tmp_4, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 34 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln52_1 = and i1 %icmp_ln52_1, i1 %xor_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 35 'and' 'and_ln52_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%select_ln52_27 = select i1 %and_ln52_1, i6 63, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 36 'select' 'select_ln52_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%or_ln52_1 = or i1 %and_ln52_1, i1 %tmp_57" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 37 'or' 'or_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%select_ln52_1 = select i1 %or_ln52_1, i6 %select_ln52_27, i6 %and_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'select' 'select_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.99ns) (out node of the LUT)   --->   "%storemerge = select i1 %icmp_ln51_1, i6 %select_ln52_1, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 39 'select' 'storemerge' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %storemerge, i6 %out_data_0_0_0_0_0_load" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 40 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] ( I:3.62ns O:3.62ns )   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %layer4_out, i12 %tmp_6" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 41 'write' 'write_ln57' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 900> <FIFO>
ST_1 : Operation 42 [1/1] (2.12ns)   --->   "%i = add i10 %i1_load, i10 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.12ns)   --->   "%icmp_ln41 = icmp_eq  i10 %i1_load, i10 899" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 43 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln41 = store i10 %i, i10 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 44 'store' 'store_ln41' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split_ifconv, void %for.end15" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 45 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.61ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 46 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 1.61>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer4_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                      (alloca           ) [ 01]
specinterface_ln0       (specinterface    ) [ 00]
specinterface_ln0       (specinterface    ) [ 00]
store_ln0               (store            ) [ 00]
br_ln41                 (br               ) [ 00]
i1_load                 (load             ) [ 00]
specpipeline_ln42       (specpipeline     ) [ 00]
speclooptripcount_ln41  (speclooptripcount) [ 00]
specloopname_ln41       (specloopname     ) [ 00]
layer2_out_read         (read             ) [ 00]
trunc_ln44              (trunc            ) [ 00]
trunc_ln44_1            (partselect       ) [ 00]
icmp_ln51               (icmp             ) [ 00]
tmp                     (bitselect        ) [ 00]
trunc_ln52              (trunc            ) [ 00]
shl_ln                  (bitconcatenate   ) [ 00]
tmp_2                   (partselect       ) [ 00]
xor_ln52                (xor              ) [ 00]
icmp_ln52               (icmp             ) [ 00]
and_ln52                (and              ) [ 00]
select_ln52_26          (select           ) [ 00]
or_ln52                 (or               ) [ 00]
select_ln52             (select           ) [ 00]
out_data_0_0_0_0_0_load (select           ) [ 00]
icmp_ln51_1             (icmp             ) [ 00]
tmp_57                  (bitselect        ) [ 00]
tmp_5                   (partselect       ) [ 00]
and_ln52_2              (bitconcatenate   ) [ 00]
tmp_4                   (partselect       ) [ 00]
xor_ln52_1              (xor              ) [ 00]
icmp_ln52_1             (icmp             ) [ 00]
and_ln52_1              (and              ) [ 00]
select_ln52_27          (select           ) [ 00]
or_ln52_1               (or               ) [ 00]
select_ln52_1           (select           ) [ 00]
storemerge              (select           ) [ 00]
tmp_6                   (bitconcatenate   ) [ 00]
write_ln57              (write            ) [ 00]
i                       (add              ) [ 00]
icmp_ln41               (icmp             ) [ 01]
store_ln41              (store            ) [ 00]
br_ln41                 (br               ) [ 00]
ret_ln59                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer4_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="layer2_out_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="40" slack="0"/>
<pin id="78" dir="0" index="1" bw="40" slack="0"/>
<pin id="79" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_out_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln57_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="12" slack="0"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="10" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i1_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="trunc_ln44_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="40" slack="0"/>
<pin id="99" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="trunc_ln44_1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="20" slack="0"/>
<pin id="103" dir="0" index="1" bw="40" slack="0"/>
<pin id="104" dir="0" index="2" bw="6" slack="0"/>
<pin id="105" dir="0" index="3" bw="7" slack="0"/>
<pin id="106" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln51_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="20" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="40" slack="0"/>
<pin id="120" dir="0" index="2" bw="6" slack="0"/>
<pin id="121" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln52_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="40" slack="0"/>
<pin id="127" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="shl_ln_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="40" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="6" slack="0"/>
<pin id="142" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="xor_ln52_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln52_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="and_ln52_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="select_ln52_26_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_26/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="or_ln52_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln52_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="out_data_0_0_0_0_0_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_0_0_0_0_0_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln51_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="20" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_57_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="40" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_5_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="40" slack="0"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="0" index="3" bw="6" slack="0"/>
<pin id="214" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln52_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln52_2/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_4_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="40" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="7" slack="0"/>
<pin id="232" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xor_ln52_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln52_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="and_ln52_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_1/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln52_27_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_27/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="or_ln52_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln52_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="storemerge_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_6_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="0" index="1" bw="6" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln41_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln41_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="10" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="10" slack="0"/>
<pin id="313" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="66" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="76" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="76" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="115"><net_src comp="97" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="76" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="76" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="76" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="151"><net_src comp="117" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="137" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="147" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="159" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="117" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="165" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="129" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="111" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="179" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="101" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="76" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="76" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="209" pin="4"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="76" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="241"><net_src comp="201" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="227" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="237" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="249" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="201" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="255" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="219" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="282"><net_src comp="195" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="269" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="277" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="187" pin="3"/><net_sink comp="285" pin=2"/></net>

<net id="293"><net_src comp="285" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="298"><net_src comp="94" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="94" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="294" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="72" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="306" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer4_out | {1 }
 - Input state : 
	Port: relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> : layer2_out | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i1_load : 1
		icmp_ln51 : 1
		shl_ln : 1
		xor_ln52 : 1
		icmp_ln52 : 1
		and_ln52 : 2
		select_ln52_26 : 2
		or_ln52 : 2
		select_ln52 : 2
		out_data_0_0_0_0_0_load : 3
		icmp_ln51_1 : 1
		and_ln52_2 : 1
		xor_ln52_1 : 1
		icmp_ln52_1 : 1
		and_ln52_1 : 2
		select_ln52_27 : 2
		or_ln52_1 : 2
		select_ln52_1 : 2
		storemerge : 3
		tmp_6 : 4
		write_ln57 : 5
		i : 2
		icmp_ln41 : 2
		store_ln41 : 3
		br_ln41 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln51_fu_111        |    0    |    27   |
|          |        icmp_ln52_fu_153        |    0    |    23   |
|   icmp   |       icmp_ln51_1_fu_195       |    0    |    27   |
|          |       icmp_ln52_1_fu_243       |    0    |    23   |
|          |        icmp_ln41_fu_300        |    0    |    17   |
|----------|--------------------------------|---------|---------|
|          |      select_ln52_26_fu_165     |    0    |    2    |
|          |       select_ln52_fu_179       |    0    |    6    |
|  select  | out_data_0_0_0_0_0_load_fu_187 |    0    |    6    |
|          |      select_ln52_27_fu_255     |    0    |    2    |
|          |      select_ln52_1_fu_269      |    0    |    6    |
|          |        storemerge_fu_277       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|    add   |            i_fu_294            |    0    |    17   |
|----------|--------------------------------|---------|---------|
|    xor   |         xor_ln52_fu_147        |    0    |    2    |
|          |        xor_ln52_1_fu_237       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln52_fu_159        |    0    |    2    |
|          |        and_ln52_1_fu_249       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln52_fu_173         |    0    |    2    |
|          |        or_ln52_1_fu_263        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|   read   |   layer2_out_read_read_fu_76   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |     write_ln57_write_fu_82     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln44_fu_97        |    0    |    0    |
|          |        trunc_ln52_fu_125       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln44_1_fu_101      |    0    |    0    |
|partselect|          tmp_2_fu_137          |    0    |    0    |
|          |          tmp_5_fu_209          |    0    |    0    |
|          |          tmp_4_fu_227          |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|           tmp_fu_117           |    0    |    0    |
|          |          tmp_57_fu_201         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          shl_ln_fu_129         |    0    |    0    |
|bitconcatenate|        and_ln52_2_fu_219       |    0    |    0    |
|          |          tmp_6_fu_285          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   174   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i1_reg_311|   10   |
+----------+--------+
|   Total  |   10   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   174  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   10   |    -   |
+-----------+--------+--------+
|   Total   |   10   |   174  |
+-----------+--------+--------+
