<profile>

<section name = "Vitis HLS Report for 'conv1d_0'" level="0">
<item name = "Date">Sat Aug 31 19:36:52 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">vitis_test</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.131 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3782, 3782, 37.820 us, 37.820 us, 3782, 3782, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_25_1_VITIS_LOOP_27_2">3780, 3780, 7, 2, 1, 1888, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, -, 0, 216, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 31, 8, -</column>
<column name="Multiplexer">-, -, -, 136, -</column>
<column name="Register">-, -, 157, 32, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_8s_24ns_24_4_1_U17">mac_muladd_16s_8s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_8s_24ns_24_4_1_U18">mac_muladd_16s_8s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mul_mul_16s_8s_24_4_1_U16">mul_mul_16s_8s_24_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="conv1d_0_biases_V_U">conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R, 0, 7, 2, 0, 16, 7, 1, 112</column>
<column name="conv1d_0_weights_V_0_0_U">conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R, 0, 8, 2, 0, 16, 8, 1, 128</column>
<column name="conv1d_0_weights_V_1_0_U">conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R, 0, 8, 2, 0, 16, 8, 1, 128</column>
<column name="conv1d_0_weights_V_2_0_U">conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R, 0, 8, 2, 0, 16, 8, 1, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1271_1_fu_267_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln1271_2_fu_286_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln1271_fu_240_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln17_fu_432_p2">+, 0, 0, 22, 15, 15</column>
<column name="add_ln25_fu_214_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln27_fu_316_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln37_fu_310_p2">+, 0, 0, 18, 11, 11</column>
<column name="x_V_fu_426_p2">+, 0, 0, 23, 16, 16</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_214">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1649_fu_438_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln25_fu_208_p2">icmp, 0, 0, 11, 11, 9</column>
<column name="icmp_ln27_fu_226_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="output_r_d0">select, 0, 0, 15, 1, 15</column>
<column name="select_ln25_1_fu_246_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln25_2_fu_273_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln25_3_fu_292_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln25_fu_232_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 11, 22</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 5, 10</column>
<column name="i_fu_80">9, 2, 7, 14</column>
<column name="indvar_flatten_fu_84">9, 2, 11, 22</column>
<column name="input_0_address0">14, 3, 7, 21</column>
<column name="j_fu_76">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln37_reg_525">11, 0, 11, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="conv1d_0_biases_V_load_reg_600">7, 0, 7, 0</column>
<column name="conv1d_0_weights_V_1_0_load_reg_555">8, 0, 8, 0</column>
<column name="i_fu_80">7, 0, 7, 0</column>
<column name="icmp_ln25_reg_500">1, 0, 1, 0</column>
<column name="icmp_ln25_reg_500_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_84">11, 0, 11, 0</column>
<column name="j_cast_reg_519">5, 0, 64, 59</column>
<column name="j_cast_reg_519_pp0_iter1_reg">5, 0, 64, 59</column>
<column name="j_fu_76">5, 0, 5, 0</column>
<column name="reg_186">16, 0, 16, 0</column>
<column name="select_ln25_3_reg_514">7, 0, 7, 0</column>
<column name="add_ln37_reg_525">64, 32, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="input_0_address0">out, 7, ap_memory, input_0, array</column>
<column name="input_0_ce0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_q0">in, 16, ap_memory, input_0, array</column>
<column name="input_0_address1">out, 7, ap_memory, input_0, array</column>
<column name="input_0_ce1">out, 1, ap_memory, input_0, array</column>
<column name="input_0_q1">in, 16, ap_memory, input_0, array</column>
<column name="output_r_address0">out, 11, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 15, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
