
led.elf:     file format elf32-littlearm


Disassembly of section .text:

87800000 <_start>:
87800000:	e59f0038 	ldr	r0, [pc, #56]	; 87800040 <loop+0x4>
87800004:	e59f1038 	ldr	r1, [pc, #56]	; 87800044 <loop+0x8>
87800008:	e5801000 	str	r1, [r0]
8780000c:	e59f0034 	ldr	r0, [pc, #52]	; 87800048 <loop+0xc>
87800010:	e3a01005 	mov	r1, #5
87800014:	e5801000 	str	r1, [r0]
87800018:	e59f002c 	ldr	r0, [pc, #44]	; 8780004c <loop+0x10>
8780001c:	e59f102c 	ldr	r1, [pc, #44]	; 87800050 <loop+0x14>
87800020:	e5801000 	str	r1, [r0]
87800024:	e59f0028 	ldr	r0, [pc, #40]	; 87800054 <loop+0x18>
87800028:	e3a01008 	mov	r1, #8
8780002c:	e5801000 	str	r1, [r0]
87800030:	e59f0020 	ldr	r0, [pc, #32]	; 87800058 <loop+0x1c>
87800034:	e3a01000 	mov	r1, #0
87800038:	e5801000 	str	r1, [r0]

8780003c <loop>:
8780003c:	eafffffe 	b	8780003c <loop>
87800040:	020c406c 	andeq	r4, ip, #108	; 0x6c
87800044:	0c0c0000 	stceq	0, cr0, [ip], {-0}
87800048:	020e0068 	andeq	r0, lr, #104	; 0x68
8780004c:	020e02f4 	andeq	r0, lr, #244, 4	; 0x4000000f
87800050:	000010b0 	strheq	r1, [r0], -r0
87800054:	0209c004 	andeq	ip, r9, #4
87800058:	0209c000 	andeq	ip, r9, #0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	87800000 	strhi	r0, [r0, r0]
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000058 	andeq	r0, r0, r8, asr r0
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	87800000 	strhi	r0, [r0, r0]
  14:	8780005c 			; <UNDEFINED> instruction: 0x8780005c
  18:	7364656c 	cmnvc	r4, #108, 10	; 0x1b000000
  1c:	2f00732e 	svccs	0x0000732e
  20:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  24:	687a732f 	ldmdavs	sl!, {r0, r1, r2, r3, r5, r8, r9, ip, sp, lr}^
  28:	6e696c2f 	cdpvs	12, 6, cr6, cr9, cr15, {1}
  2c:	692f7875 	stmdbvs	pc!, {r0, r2, r4, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
  30:	7536786d 	ldrvc	r7, [r6, #-2157]!	; 0xfffff793
  34:	622f6c6c 	eorvs	r6, pc, #108, 24	; 0x6c00
  38:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0xfffffe91
  3c:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
  40:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
  44:	6c5f312f 	ldfvse	f3, [pc], {47}	; 0x2f
  48:	00736465 	rsbseq	r6, r3, r5, ror #8
  4c:	20554e47 	subscs	r4, r5, r7, asr #28
  50:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
  54:	2e38322e 	cdpcs	2, 3, cr3, cr8, cr14, {1}
  58:	80010032 	andhi	r0, r1, r2, lsr r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_start-0x875ff3ec>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000048 	andeq	r0, r0, r8, asr #32
   4:	001d0002 	andseq	r0, sp, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	7364656c 	cmnvc	r4, #108, 10	; 0x1b000000
  20:	0000732e 	andeq	r7, r0, lr, lsr #6
  24:	00000000 	andeq	r0, r0, r0
  28:	00000205 	andeq	r0, r0, r5, lsl #4
  2c:	2f168780 	svccs	0x00168780
  30:	2f2f312f 	svccs	0x002f312f
  34:	312f2f31 			; <UNDEFINED> instruction: 0x312f2f31
  38:	2f312f2f 	svccs	0x00312f2f
  3c:	6703312f 	strvs	r3, [r3, -pc, lsr #2]
  40:	33322f2e 	teqcc	r2, #46, 30	; 0xb8
  44:	0233322f 	eorseq	r3, r3, #-268435454	; 0xf0000002
  48:	01010002 	tsteq	r1, r2
