
*** Running vivado
    with args -log top_level.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 319.926 ; gain = 111.750
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/multiplex_UART.vhd:22]
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:68]
INFO: [Synth 8-3491] module 'clk1Mhz' declared at 'C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/clk1Mhz.vhd:6' bound to instance 'Inst_sys_clk' of component 'clk1Mhz' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:300]
INFO: [Synth 8-638] synthesizing module 'clk1Mhz' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/clk1Mhz.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'clk1Mhz' (1#1) [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/clk1Mhz.vhd:17]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/btn_debounce_toggle.vhd:32' bound to instance 'Inst_ResetDeb' of component 'btn_debounce_toggle' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:309]
INFO: [Synth 8-638] synthesizing module 'btn_debounce_toggle' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/btn_debounce_toggle.vhd:41]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-256] done synthesizing module 'btn_debounce_toggle' (2#1) [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/btn_debounce_toggle.vhd:41]
	Parameter samples bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'ADC_Controller' declared at 'C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/ADC_Controller.vhd:7' bound to instance 'Inst_ADC' of component 'ADC_Controller' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:352]
INFO: [Synth 8-638] synthesizing module 'ADC_Controller' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/ADC_Controller.vhd:21]
	Parameter samples bound to: 128 - type: integer 
WARNING: [Synth 8-614] signal 'clk_en' is read in the process but is not in the sensitivity list [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/ADC_Controller.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'ADC_Controller' (3#1) [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/ADC_Controller.vhd:21]
	Parameter samples bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Controller' declared at 'C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/RAM_Controller.vhd:35' bound to instance 'Inst_RAM_Controller' of component 'RAM_Controller' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:367]
INFO: [Synth 8-638] synthesizing module 'RAM_Controller' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/RAM_Controller.vhd:57]
	Parameter samples bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Controller' (4#1) [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/RAM_Controller.vhd:57]
INFO: [Synth 8-3491] module 'sig1dualRAM' declared at 'C:/Users/ulab/Desktop/craddockEE316/craddockEE316.runs/synth_1/.Xil/Vivado-7644-ul-43/realtime/sig1dualRAM_stub.vhdl:5' bound to instance 'Inst_RAM1' of component 'sig1dualRAM' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:390]
INFO: [Synth 8-638] synthesizing module 'sig1dualRAM' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.runs/synth_1/.Xil/Vivado-7644-ul-43/realtime/sig1dualRAM_stub.vhdl:20]
INFO: [Synth 8-3491] module 'sig1dualRAM' declared at 'C:/Users/ulab/Desktop/craddockEE316/craddockEE316.runs/synth_1/.Xil/Vivado-7644-ul-43/realtime/sig1dualRAM_stub.vhdl:5' bound to instance 'Inst_RAM2' of component 'sig1dualRAM' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:403]
WARNING: [Synth 8-5640] Port 'in_c' is missing in component declaration [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:164]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'multiplex_UART' declared at 'C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/multiplex_UART.vhd:12' bound to instance 'Inst_Mux' of component 'multiplex_UART' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:416]
INFO: [Synth 8-638] synthesizing module 'multiplex_UART' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/multiplex_UART.vhd:19]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplex_UART' (5#1) [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/multiplex_UART.vhd:19]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 500000 - type: integer 
	Parameter bits_resolution bound to: 8 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/pwm.vhd:32' bound to instance 'Inst_PWM' of component 'pwm' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:428]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/pwm.vhd:47]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 500000 - type: integer 
	Parameter bits_resolution bound to: 8 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm' (6#1) [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/pwm.vhd:47]
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/UART.vhd:200' bound to instance 'Inst_UART' of component 'uart' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:468]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/UART.vhd:218]
WARNING: [Synth 8-3848] Net tx_empty in module/entity uart does not have driver. [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/UART.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'uart' (7#1) [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/UART.vhd:218]
WARNING: [Synth 8-3848] Net otx_ready in module/entity top_level does not have driver. [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_level' (8#1) [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:68]
WARNING: [Synth 8-3331] design uart has unconnected port tx_empty
WARNING: [Synth 8-3331] design multiplex_UART has unconnected port in_c[7]
WARNING: [Synth 8-3331] design multiplex_UART has unconnected port in_c[6]
WARNING: [Synth 8-3331] design multiplex_UART has unconnected port in_c[5]
WARNING: [Synth 8-3331] design multiplex_UART has unconnected port in_c[4]
WARNING: [Synth 8-3331] design multiplex_UART has unconnected port in_c[3]
WARNING: [Synth 8-3331] design multiplex_UART has unconnected port in_c[2]
WARNING: [Synth 8-3331] design multiplex_UART has unconnected port in_c[1]
WARNING: [Synth 8-3331] design multiplex_UART has unconnected port in_c[0]
WARNING: [Synth 8-3331] design RAM_Controller has unconnected port clk500kHz
WARNING: [Synth 8-3331] design RAM_Controller has unconnected port idata_valid
WARNING: [Synth 8-3331] design top_level has unconnected port otx_ready
WARNING: [Synth 8-3331] design top_level has unconnected port SW
WARNING: [Synth 8-3331] design top_level has unconnected port inStartOutput
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 355.965 ; gain = 147.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 355.965 ; gain = 147.789
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'sig1dualRAM' instantiated as 'Inst_RAM1'. 2 instances of this cell are unresolved black boxes. [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/top_level.vhd:390]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.runs/synth_1/.Xil/Vivado-7644-ul-43/dcp/sig1dualRAM_in_context.xdc] for cell 'Inst_RAM1'
Finished Parsing XDC File [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.runs/synth_1/.Xil/Vivado-7644-ul-43/dcp/sig1dualRAM_in_context.xdc] for cell 'Inst_RAM1'
Parsing XDC File [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.runs/synth_1/.Xil/Vivado-7644-ul-43/dcp/sig1dualRAM_in_context.xdc] for cell 'Inst_RAM2'
Finished Parsing XDC File [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.runs/synth_1/.Xil/Vivado-7644-ul-43/dcp/sig1dualRAM_in_context.xdc] for cell 'Inst_RAM2'
Parsing XDC File [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/constrs_1/imports/test2/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/constrs_1/imports/test2/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/constrs_1/imports/test2/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 658.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ADC_Controller'
INFO: [Synth 8-5545] ROM "dataCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sadc_dataSelect" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oOE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Write_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "internalCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "enb1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "internalCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "doneFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "doneFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "doneFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "doneCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "half_duty[0]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000001
                 iSTATE1 |                              010 | 00000000000000000000000000000010
                 iSTATE2 |                              011 | 00000000000000000000000000000011
                 iSTATE3 |                              100 | 00000000000000000000000000000100
                 iSTATE4 |                              101 | 00000000000000000000000000000101
                 iSTATE5 |                              110 | 00000000000000000000000000000110
                 iSTATE6 |                              111 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ADC_Controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
	   8 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk1Mhz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module btn_debounce_toggle 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ADC_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
Module RAM_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module multiplex_UART 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Inst_ADC/clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_ADC/clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_ADC/dataCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_ADC/sadc_dataSelect" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_RAM_Controller/doneFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_RAM_Controller/doneCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_RAM_Controller/count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Inst_PWM/half_duty[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top_level has unconnected port otx_ready
WARNING: [Synth 8-3331] design top_level has unconnected port SW
WARNING: [Synth 8-3331] design top_level has unconnected port inStartOutput
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 658.242 ; gain = 450.066

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Inst_UART/rx_reg_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (Inst_UART/rx_reg_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (Inst_UART/rx_reg_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (Inst_UART/rx_reg_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (Inst_UART/rx_reg_reg[3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (Inst_UART/rx_reg_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (Inst_UART/rx_data_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (Inst_UART/rx_data_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (Inst_UART/rx_data_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (Inst_UART/rx_data_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (Inst_UART/rx_data_reg[3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (Inst_UART/rx_data_reg[2]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 658.242 ; gain = 450.066

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\Inst_RAM_Controller/wea_reg[0] ) from module (top_level) as it is equivalent to (\Inst_RAM_Controller/wea_reg[0]__0 ) and driving same net [C:/Users/ulab/Desktop/craddockEE316/craddockEE316.srcs/sources_1/imports/testFolder/RAM_Controller.vhd:126]
WARNING: [Synth 8-3332] Sequential element (Inst_RAM_Controller/wea_reg[0]__0) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 658.242 ; gain = 450.066

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |sig1dualRAM   |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |sig1dualRAM_bbox   |     1|
|2     |sig1dualRAM_bbox_0 |     1|
|3     |BUFG               |     3|
|4     |CARRY4             |   139|
|5     |LUT1               |   348|
|6     |LUT2               |   203|
|7     |LUT3               |    67|
|8     |LUT4               |   112|
|9     |LUT5               |    53|
|10    |LUT6               |    41|
|11    |FDCE               |    43|
|12    |FDPE               |     4|
|13    |FDRE               |   215|
|14    |FDSE               |   128|
|15    |IBUF               |    12|
|16    |OBUF               |     9|
|17    |OBUFT              |     1|
+------+-------------------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  1394|
|2     |  Inst_ADC            |ADC_Controller      |   184|
|3     |  Inst_Mux            |multiplex_UART      |     8|
|4     |  Inst_PWM            |pwm                 |   213|
|5     |  Inst_RAM_Controller |RAM_Controller      |   576|
|6     |  Inst_ResetDeb       |btn_debounce_toggle |    43|
|7     |  Inst_UART           |uart                |    66|
|8     |  Inst_sys_clk        |clk1Mhz             |   263|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 658.242 ; gain = 450.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 658.242 ; gain = 106.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 658.242 ; gain = 450.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 658.242 ; gain = 414.199
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 658.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 13:51:31 2017...
