Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/egkatastasi/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto ceab51c30ee446b9899fbed86bc2bdd9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Fuction_full_tb_behav xil_defaultlib.Fuction_full_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.not_gate [not_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.Fuction_full [fuction_full_default]
Compiling architecture behavioral of entity xil_defaultlib.fuction_full_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Fuction_full_tb_behav
